
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c608  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001770  0800c718  0800c718  0000d718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de88  0800de88  0000f1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800de88  0800de88  0000ee88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de90  0800de90  0000f1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de90  0800de90  0000ee90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800de94  0800de94  0000ee94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  0800de98  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016fc  200001d0  0800e064  0000f1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200018cc  0800e064  0000f8cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d82  00000000  00000000  0000f1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003eac  00000000  00000000  00025f77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  00029e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001079  00000000  00000000  0002b390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b31c  00000000  00000000  0002c409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b23f  00000000  00000000  00047725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009137d  00000000  00000000  00062964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3ce1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006334  00000000  00000000  000f3d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000fa058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d0 	.word	0x200001d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c700 	.word	0x0800c700

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d4 	.word	0x200001d4
 800014c:	0800c700 	.word	0x0800c700

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <int_to_str>:

    return ERROR_NONE;
}


void int_to_str(int num, char *str) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	@ 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
    char tmp[12]; // Временный буфер
    int i = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]

    // Обрабатываем 0 отдельно
    if (num == 0) {
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d125      	bne.n	8000ae8 <int_to_str+0x60>
        str[0] = '0';
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	2230      	movs	r2, #48	@ 0x30
 8000aa0:	701a      	strb	r2, [r3, #0]
        str[1] = '\0';
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	e039      	b.n	8000b20 <int_to_str+0x98>
        return;
    }

    // Записываем цифры в обратном порядке
    while (num > 0) {
        tmp[i++] = '0' + (num % 10);
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4b1e      	ldr	r3, [pc, #120]	@ (8000b28 <int_to_str+0xa0>)
 8000ab0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab4:	1099      	asrs	r1, r3, #2
 8000ab6:	17d3      	asrs	r3, r2, #31
 8000ab8:	1ac9      	subs	r1, r1, r3
 8000aba:	460b      	mov	r3, r1
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	440b      	add	r3, r1
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	1ad1      	subs	r1, r2, r3
 8000ac4:	b2ca      	uxtb	r2, r1
 8000ac6:	69fb      	ldr	r3, [r7, #28]
 8000ac8:	1c59      	adds	r1, r3, #1
 8000aca:	61f9      	str	r1, [r7, #28]
 8000acc:	3230      	adds	r2, #48	@ 0x30
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	3320      	adds	r3, #32
 8000ad2:	443b      	add	r3, r7
 8000ad4:	f803 2c14 	strb.w	r2, [r3, #-20]
        num /= 10;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a13      	ldr	r2, [pc, #76]	@ (8000b28 <int_to_str+0xa0>)
 8000adc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae0:	1092      	asrs	r2, r2, #2
 8000ae2:	17db      	asrs	r3, r3, #31
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	dcde      	bgt.n	8000aac <int_to_str+0x24>
    }

    // Разворачиваем строку
    int j = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61bb      	str	r3, [r7, #24]
    while (i-- > 0) {
 8000af2:	e00b      	b.n	8000b0c <int_to_str+0x84>
        str[j++] = tmp[i];
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	1c5a      	adds	r2, r3, #1
 8000af8:	61ba      	str	r2, [r7, #24]
 8000afa:	461a      	mov	r2, r3
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	f107 010c 	add.w	r1, r7, #12
 8000b04:	69fa      	ldr	r2, [r7, #28]
 8000b06:	440a      	add	r2, r1
 8000b08:	7812      	ldrb	r2, [r2, #0]
 8000b0a:	701a      	strb	r2, [r3, #0]
    while (i-- > 0) {
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	1e5a      	subs	r2, r3, #1
 8000b10:	61fa      	str	r2, [r7, #28]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	dcee      	bgt.n	8000af4 <int_to_str+0x6c>
    }
    str[j] = '\0';
 8000b16:	69bb      	ldr	r3, [r7, #24]
 8000b18:	683a      	ldr	r2, [r7, #0]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
}
 8000b20:	3724      	adds	r7, #36	@ 0x24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	66666667 	.word	0x66666667

08000b2c <Is_Flash_Valid>:

char Is_Flash_Valid() {
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
    // Чтение метки из Flash
    uint32_t magic = *(__IO uint32_t*)FLASH_USER_START_ADDR;
 8000b32:	4b07      	ldr	r3, [pc, #28]	@ (8000b50 <Is_Flash_Valid+0x24>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	607b      	str	r3, [r7, #4]
    if(magic == FLASH_MAGIC_NUMBER){
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a06      	ldr	r2, [pc, #24]	@ (8000b54 <Is_Flash_Valid+0x28>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d101      	bne.n	8000b44 <Is_Flash_Valid+0x18>
    	return 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	e000      	b.n	8000b46 <Is_Flash_Valid+0x1a>
    }else{
    	return 0;
 8000b44:	2300      	movs	r3, #0
    }
    //return (magic == FLASH_MAGIC_NUMBER);
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr
 8000b50:	0801fc00 	.word	0x0801fc00
 8000b54:	deadbeef 	.word	0xdeadbeef

08000b58 <Read_Flash_Array>:

void Read_Flash_Array(int32_t *output) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
    if (!Is_Flash_Valid()) {
 8000b60:	f7ff ffe4 	bl	8000b2c <Is_Flash_Valid>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d105      	bne.n	8000b76 <Read_Flash_Array+0x1e>
        // Данные не валидны (первый запуск)
        memset(output, 0, ARRAY_SIZE * sizeof(int32_t));
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f00a fa1a 	bl	800afa8 <memset>
        return;
 8000b74:	e008      	b.n	8000b88 <Read_Flash_Array+0x30>
    }

    // Чтение данных (пропускаем метку)
    FlashData *flash_data = (FlashData*)FLASH_USER_START_ADDR;
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <Read_Flash_Array+0x38>)
 8000b78:	60fb      	str	r3, [r7, #12]
    memcpy(output, flash_data->data, ARRAY_SIZE * sizeof(int32_t));
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	3304      	adds	r3, #4
 8000b7e:	220c      	movs	r2, #12
 8000b80:	4619      	mov	r1, r3
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f00a fa56 	bl	800b034 <memcpy>
}
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	0801fc00 	.word	0x0801fc00

08000b94 <Write_Flash_Array>:

void Write_Flash_Array(int32_t *data) {
 8000b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b98:	b090      	sub	sp, #64	@ 0x40
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000b9e:	f001 fc41 	bl	8002424 <HAL_FLASH_Unlock>

    // Стирание страницы
    FLASH_EraseInitTypeDef erase;
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61fb      	str	r3, [r7, #28]
    erase.PageAddress = FLASH_USER_START_ADDR;
 8000ba6:	4b28      	ldr	r3, [pc, #160]	@ (8000c48 <Write_Flash_Array+0xb4>)
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbPages = 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	62bb      	str	r3, [r7, #40]	@ 0x28

    uint32_t page_error;
    HAL_FLASHEx_Erase(&erase, &page_error);
 8000bae:	f107 0218 	add.w	r2, r7, #24
 8000bb2:	f107 031c 	add.w	r3, r7, #28
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fd1b 	bl	80025f4 <HAL_FLASHEx_Erase>

    // Запись структуры (метка + данные)
    FlashData flash_data;
    flash_data.magic = FLASH_MAGIC_NUMBER;
 8000bbe:	4b23      	ldr	r3, [pc, #140]	@ (8000c4c <Write_Flash_Array+0xb8>)
 8000bc0:	60bb      	str	r3, [r7, #8]
    memcpy(flash_data.data, data, ARRAY_SIZE * sizeof(int32_t));
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	3304      	adds	r3, #4
 8000bc8:	220c      	movs	r2, #12
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f00a fa31 	bl	800b034 <memcpy>

    // Запись по 16-битным полусловам
    uint32_t addr = FLASH_USER_START_ADDR;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <Write_Flash_Array+0xb4>)
 8000bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t *ptr = (uint32_t*)&flash_data;
 8000bd6:	f107 0308 	add.w	r3, r7, #8
 8000bda:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t size = sizeof(FlashData) / 2; // Количество 16-битных слов
 8000bdc:	2308      	movs	r3, #8
 8000bde:	633b      	str	r3, [r7, #48]	@ 0x30

    for (uint32_t i = 0; i < size; i++) {
 8000be0:	2300      	movs	r3, #0
 8000be2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000be4:	e024      	b.n	8000c30 <Write_Flash_Array+0x9c>
        uint32_t value = ptr[i];
 8000be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000bec:	4413      	add	r3, r2
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, addr, value & 0xFFFF);
 8000bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	4693      	mov	fp, r2
 8000bfa:	fa1f f48a 	uxth.w	r4, sl
 8000bfe:	2500      	movs	r5, #0
 8000c00:	4622      	mov	r2, r4
 8000c02:	462b      	mov	r3, r5
 8000c04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000c06:	2001      	movs	r0, #1
 8000c08:	f001 fb9c 	bl	8002344 <HAL_FLASH_Program>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, addr + 2, (value >> 16) & 0xFFFF);
 8000c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c0e:	1c99      	adds	r1, r3, #2
 8000c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c12:	0c1b      	lsrs	r3, r3, #16
 8000c14:	2200      	movs	r2, #0
 8000c16:	4698      	mov	r8, r3
 8000c18:	4691      	mov	r9, r2
 8000c1a:	4642      	mov	r2, r8
 8000c1c:	464b      	mov	r3, r9
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f001 fb90 	bl	8002344 <HAL_FLASH_Program>
        addr += 4;
 8000c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c26:	3304      	adds	r3, #4
 8000c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < size; i++) {
 8000c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d3d6      	bcc.n	8000be6 <Write_Flash_Array+0x52>
    }

    HAL_FLASH_Lock();
 8000c38:	f001 fc1a 	bl	8002470 <HAL_FLASH_Lock>
}
 8000c3c:	bf00      	nop
 8000c3e:	3740      	adds	r7, #64	@ 0x40
 8000c40:	46bd      	mov	sp, r7
 8000c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000c46:	bf00      	nop
 8000c48:	0801fc00 	.word	0x0801fc00
 8000c4c:	deadbeef 	.word	0xdeadbeef

08000c50 <get_encoder>:


int get_encoder(){
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	return (int)TIM1->CNT/4;//для энкодера использующегося в проекте
 8000c54:	4b04      	ldr	r3, [pc, #16]	@ (8000c68 <get_encoder+0x18>)
 8000c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	da00      	bge.n	8000c5e <get_encoder+0xe>
 8000c5c:	3303      	adds	r3, #3
 8000c5e:	109b      	asrs	r3, r3, #2
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	40012c00 	.word	0x40012c00

08000c6c <set_encoder>:

void set_encoder(int e){
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	TIM1->CNT=e*4;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	009a      	lsls	r2, r3, #2
 8000c78:	4b03      	ldr	r3, [pc, #12]	@ (8000c88 <set_encoder+0x1c>)
 8000c7a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000c7c:	bf00      	nop
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc80      	pop	{r7}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	40012c00 	.word	0x40012c00

08000c8c <print_interface_mode0>:


void print_interface_mode0(){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af02      	add	r7, sp, #8
	ssd1306_SetCursor(1, 1);
 8000c92:	2101      	movs	r1, #1
 8000c94:	2001      	movs	r0, #1
 8000c96:	f001 f977 	bl	8001f88 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f001 f82a 	bl	8001cf4 <ssd1306_Fill>
	ssd1306_WriteString(num_string[0], Font_7x10, White);
 8000ca0:	4b25      	ldr	r3, [pc, #148]	@ (8000d38 <print_interface_mode0+0xac>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	9200      	str	r2, [sp, #0]
 8000ca6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ca8:	4824      	ldr	r0, [pc, #144]	@ (8000d3c <print_interface_mode0+0xb0>)
 8000caa:	f001 f947 	bl	8001f3c <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8000cae:	4b22      	ldr	r3, [pc, #136]	@ (8000d38 <print_interface_mode0+0xac>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	9200      	str	r2, [sp, #0]
 8000cb4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cb6:	4822      	ldr	r0, [pc, #136]	@ (8000d40 <print_interface_mode0+0xb4>)
 8000cb8:	f001 f940 	bl	8001f3c <ssd1306_WriteString>
	ssd1306_WriteString(num_string[1], Font_7x10, White);
 8000cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8000d38 <print_interface_mode0+0xac>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	9200      	str	r2, [sp, #0]
 8000cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cc4:	481f      	ldr	r0, [pc, #124]	@ (8000d44 <print_interface_mode0+0xb8>)
 8000cc6:	f001 f939 	bl	8001f3c <ssd1306_WriteString>
	ssd1306_SetCursor(1, 10);//для переноса на следующую строку
 8000cca:	210a      	movs	r1, #10
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f001 f95b 	bl	8001f88 <ssd1306_SetCursor>
	ssd1306_WriteString(num_string[2], Font_7x10, White);
 8000cd2:	4b19      	ldr	r3, [pc, #100]	@ (8000d38 <print_interface_mode0+0xac>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	9200      	str	r2, [sp, #0]
 8000cd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cda:	481b      	ldr	r0, [pc, #108]	@ (8000d48 <print_interface_mode0+0xbc>)
 8000cdc:	f001 f92e 	bl	8001f3c <ssd1306_WriteString>
	ssd1306_WriteString("   ", Font_7x10, White);
 8000ce0:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <print_interface_mode0+0xac>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	9200      	str	r2, [sp, #0]
 8000ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ce8:	4815      	ldr	r0, [pc, #84]	@ (8000d40 <print_interface_mode0+0xb4>)
 8000cea:	f001 f927 	bl	8001f3c <ssd1306_WriteString>
	if(choiced_channel==0){
 8000cee:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <print_interface_mode0+0xc0>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d107      	bne.n	8000d06 <print_interface_mode0+0x7a>
		ssd1306_WriteString("ch0", Font_7x10, White);
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <print_interface_mode0+0xac>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	9200      	str	r2, [sp, #0]
 8000cfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cfe:	4814      	ldr	r0, [pc, #80]	@ (8000d50 <print_interface_mode0+0xc4>)
 8000d00:	f001 f91c 	bl	8001f3c <ssd1306_WriteString>
 8000d04:	e012      	b.n	8000d2c <print_interface_mode0+0xa0>
	}else if(choiced_channel==1){
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <print_interface_mode0+0xc0>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b01      	cmp	r3, #1
 8000d0c:	d107      	bne.n	8000d1e <print_interface_mode0+0x92>
		ssd1306_WriteString("ch1", Font_7x10, White);
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <print_interface_mode0+0xac>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	9200      	str	r2, [sp, #0]
 8000d14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d16:	480f      	ldr	r0, [pc, #60]	@ (8000d54 <print_interface_mode0+0xc8>)
 8000d18:	f001 f910 	bl	8001f3c <ssd1306_WriteString>
 8000d1c:	e006      	b.n	8000d2c <print_interface_mode0+0xa0>
	}else{
		ssd1306_WriteString("ch2", Font_7x10, White);
 8000d1e:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <print_interface_mode0+0xac>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	9200      	str	r2, [sp, #0]
 8000d24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d26:	480c      	ldr	r0, [pc, #48]	@ (8000d58 <print_interface_mode0+0xcc>)
 8000d28:	f001 f908 	bl	8001f3c <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 8000d2c:	f000 fffa 	bl	8001d24 <ssd1306_UpdateScreen>
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	0800dce4 	.word	0x0800dce4
 8000d3c:	20000338 	.word	0x20000338
 8000d40:	0800c718 	.word	0x0800c718
 8000d44:	2000033f 	.word	0x2000033f
 8000d48:	20000346 	.word	0x20000346
 8000d4c:	2000034e 	.word	0x2000034e
 8000d50:	0800c71c 	.word	0x0800c71c
 8000d54:	0800c720 	.word	0x0800c720
 8000d58:	0800c724 	.word	0x0800c724

08000d5c <print_interface_mode1>:

void print_interface_mode1(){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af02      	add	r7, sp, #8
	ssd1306_SetCursor(1, 1);
 8000d62:	2101      	movs	r1, #1
 8000d64:	2001      	movs	r0, #1
 8000d66:	f001 f90f 	bl	8001f88 <ssd1306_SetCursor>
	ssd1306_Fill(Black);
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f000 ffc2 	bl	8001cf4 <ssd1306_Fill>
	if(choiced_num==0){
 8000d70:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee4 <print_interface_mode1+0x188>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d139      	bne.n	8000dec <print_interface_mode1+0x90>
		uint16_t size=strlen(num_string[choiced_channel]);
 8000d78:	4b5b      	ldr	r3, [pc, #364]	@ (8000ee8 <print_interface_mode1+0x18c>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4613      	mov	r3, r2
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	1a9b      	subs	r3, r3, r2
 8000d84:	4a59      	ldr	r2, [pc, #356]	@ (8000eec <print_interface_mode1+0x190>)
 8000d86:	4413      	add	r3, r2
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff f9e1 	bl	8000150 <strlen>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	813b      	strh	r3, [r7, #8]
		for(int i=size;i<6;++i){
 8000d92:	893b      	ldrh	r3, [r7, #8]
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	e009      	b.n	8000dac <print_interface_mode1+0x50>
			ssd1306_WriteString("0", Font_7x10, White);
 8000d98:	4b55      	ldr	r3, [pc, #340]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	9200      	str	r2, [sp, #0]
 8000d9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000da0:	4854      	ldr	r0, [pc, #336]	@ (8000ef4 <print_interface_mode1+0x198>)
 8000da2:	f001 f8cb 	bl	8001f3c <ssd1306_WriteString>
		for(int i=size;i<6;++i){
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	3301      	adds	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	2b05      	cmp	r3, #5
 8000db0:	ddf2      	ble.n	8000d98 <print_interface_mode1+0x3c>
		}
		ssd1306_WriteString(num_string[choiced_channel], Font_7x10, White);
 8000db2:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee8 <print_interface_mode1+0x18c>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	4613      	mov	r3, r2
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	1a9b      	subs	r3, r3, r2
 8000dbe:	4a4b      	ldr	r2, [pc, #300]	@ (8000eec <print_interface_mode1+0x190>)
 8000dc0:	1898      	adds	r0, r3, r2
 8000dc2:	4b4b      	ldr	r3, [pc, #300]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	9200      	str	r2, [sp, #0]
 8000dc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dca:	f001 f8b7 	bl	8001f3c <ssd1306_WriteString>


		ssd1306_WriteString("   ", Font_7x10, White);
 8000dce:	4b48      	ldr	r3, [pc, #288]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	9200      	str	r2, [sp, #0]
 8000dd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dd6:	4848      	ldr	r0, [pc, #288]	@ (8000ef8 <print_interface_mode1+0x19c>)
 8000dd8:	f001 f8b0 	bl	8001f3c <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_11x18, White);
 8000ddc:	4b47      	ldr	r3, [pc, #284]	@ (8000efc <print_interface_mode1+0x1a0>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	9200      	str	r2, [sp, #0]
 8000de2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000de4:	4846      	ldr	r0, [pc, #280]	@ (8000f00 <print_interface_mode1+0x1a4>)
 8000de6:	f001 f8a9 	bl	8001f3c <ssd1306_WriteString>
 8000dea:	e075      	b.n	8000ed8 <print_interface_mode1+0x17c>
	}else{
		uint16_t size=strlen(num_string[choiced_channel]);
 8000dec:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee8 <print_interface_mode1+0x18c>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4613      	mov	r3, r2
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	1a9b      	subs	r3, r3, r2
 8000df8:	4a3c      	ldr	r2, [pc, #240]	@ (8000eec <print_interface_mode1+0x190>)
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff f9a7 	bl	8000150 <strlen>
 8000e02:	4603      	mov	r3, r0
 8000e04:	817b      	strh	r3, [r7, #10]
		for(int i=5;i>size-1;--i){
 8000e06:	2305      	movs	r3, #5
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	e017      	b.n	8000e3c <print_interface_mode1+0xe0>
			if(i==choiced_num-1){
 8000e0c:	4b35      	ldr	r3, [pc, #212]	@ (8000ee4 <print_interface_mode1+0x188>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d107      	bne.n	8000e28 <print_interface_mode1+0xcc>
				ssd1306_WriteString("0", Font_11x18, White);
 8000e18:	4b38      	ldr	r3, [pc, #224]	@ (8000efc <print_interface_mode1+0x1a0>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	9200      	str	r2, [sp, #0]
 8000e1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e20:	4834      	ldr	r0, [pc, #208]	@ (8000ef4 <print_interface_mode1+0x198>)
 8000e22:	f001 f88b 	bl	8001f3c <ssd1306_WriteString>
 8000e26:	e006      	b.n	8000e36 <print_interface_mode1+0xda>
			}else{
				ssd1306_WriteString("0", Font_7x10, White);
 8000e28:	4b31      	ldr	r3, [pc, #196]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	9200      	str	r2, [sp, #0]
 8000e2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e30:	4830      	ldr	r0, [pc, #192]	@ (8000ef4 <print_interface_mode1+0x198>)
 8000e32:	f001 f883 	bl	8001f3c <ssd1306_WriteString>
		for(int i=5;i>size-1;--i){
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	897b      	ldrh	r3, [r7, #10]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	dae3      	bge.n	8000e0c <print_interface_mode1+0xb0>
			}
		}
		for(int i=0;i<size;++i){
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	e034      	b.n	8000eb4 <print_interface_mode1+0x158>
			if(i==size-choiced_num){
 8000e4a:	897b      	ldrh	r3, [r7, #10]
 8000e4c:	4a25      	ldr	r2, [pc, #148]	@ (8000ee4 <print_interface_mode1+0x188>)
 8000e4e:	7812      	ldrb	r2, [r2, #0]
 8000e50:	1a9b      	subs	r3, r3, r2
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d115      	bne.n	8000e84 <print_interface_mode1+0x128>

				char str[2] = {num_string[choiced_channel][i], '\0'};
 8000e58:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <print_interface_mode1+0x18c>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4a23      	ldr	r2, [pc, #140]	@ (8000eec <print_interface_mode1+0x190>)
 8000e60:	460b      	mov	r3, r1
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	441a      	add	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	713b      	strb	r3, [r7, #4]
 8000e70:	2300      	movs	r3, #0
 8000e72:	717b      	strb	r3, [r7, #5]
				ssd1306_WriteString(str, Font_11x18, White);
 8000e74:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <print_interface_mode1+0x1a0>)
 8000e76:	1d38      	adds	r0, r7, #4
 8000e78:	2201      	movs	r2, #1
 8000e7a:	9200      	str	r2, [sp, #0]
 8000e7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e7e:	f001 f85d 	bl	8001f3c <ssd1306_WriteString>
 8000e82:	e014      	b.n	8000eae <print_interface_mode1+0x152>
			}else{

				char str[2] = {num_string[choiced_channel][i], '\0'};
 8000e84:	4b18      	ldr	r3, [pc, #96]	@ (8000ee8 <print_interface_mode1+0x18c>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4a18      	ldr	r2, [pc, #96]	@ (8000eec <print_interface_mode1+0x190>)
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	1a5b      	subs	r3, r3, r1
 8000e92:	441a      	add	r2, r3
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	4413      	add	r3, r2
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	703b      	strb	r3, [r7, #0]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	707b      	strb	r3, [r7, #1]
				ssd1306_WriteString(str, Font_7x10, White);
 8000ea0:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000ea2:	4638      	mov	r0, r7
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	9200      	str	r2, [sp, #0]
 8000ea8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eaa:	f001 f847 	bl	8001f3c <ssd1306_WriteString>
		for(int i=0;i<size;++i){
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	897b      	ldrh	r3, [r7, #10]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	dbc6      	blt.n	8000e4a <print_interface_mode1+0xee>
			}
		}
		ssd1306_WriteString("   ", Font_7x10, White);
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	9200      	str	r2, [sp, #0]
 8000ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <print_interface_mode1+0x19c>)
 8000ec6:	f001 f839 	bl	8001f3c <ssd1306_WriteString>
		ssd1306_WriteString("send", Font_7x10, White);
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <print_interface_mode1+0x194>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	9200      	str	r2, [sp, #0]
 8000ed0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ed2:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <print_interface_mode1+0x1a4>)
 8000ed4:	f001 f832 	bl	8001f3c <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 8000ed8:	f000 ff24 	bl	8001d24 <ssd1306_UpdateScreen>
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	2000034d 	.word	0x2000034d
 8000ee8:	2000034e 	.word	0x2000034e
 8000eec:	20000338 	.word	0x20000338
 8000ef0:	0800dce4 	.word	0x0800dce4
 8000ef4:	0800c728 	.word	0x0800c728
 8000ef8:	0800c718 	.word	0x0800c718
 8000efc:	0800dcf0 	.word	0x0800dcf0
 8000f00:	0800c72c 	.word	0x0800c72c

08000f04 <int_mode_0>:

void int_mode_0(){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {  // Если кнопка нажата (подтяжка к VCC)
 8000f08:	2101      	movs	r1, #1
 8000f0a:	481d      	ldr	r0, [pc, #116]	@ (8000f80 <int_mode_0+0x7c>)
 8000f0c:	f001 fd9e 	bl	8002a4c <HAL_GPIO_ReadPin>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d102      	bne.n	8000f1c <int_mode_0+0x18>
		choice=1;
 8000f16:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <int_mode_0+0x80>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET);  // Ждём отпускания
 8000f1c:	bf00      	nop
 8000f1e:	2101      	movs	r1, #1
 8000f20:	4817      	ldr	r0, [pc, #92]	@ (8000f80 <int_mode_0+0x7c>)
 8000f22:	f001 fd93 	bl	8002a4c <HAL_GPIO_ReadPin>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0f8      	beq.n	8000f1e <int_mode_0+0x1a>
	if(choice==0){
 8000f2c:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <int_mode_0+0x80>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d111      	bne.n	8000f58 <int_mode_0+0x54>
		choiced_channel=get_encoder()%3;
 8000f34:	f7ff fe8c 	bl	8000c50 <get_encoder>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <int_mode_0+0x84>)
 8000f3c:	fb83 3102 	smull	r3, r1, r3, r2
 8000f40:	17d3      	asrs	r3, r2, #31
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	460b      	mov	r3, r1
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	440b      	add	r3, r1
 8000f4a:	1ad1      	subs	r1, r2, r3
 8000f4c:	b2ca      	uxtb	r2, r1
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <int_mode_0+0x88>)
 8000f50:	701a      	strb	r2, [r3, #0]
		print_interface_mode0();
 8000f52:	f7ff fe9b 	bl	8000c8c <print_interface_mode0>
		interface_mode=1;
		choice=0;
		print_interface_mode1();
	}

}
 8000f56:	e011      	b.n	8000f7c <int_mode_0+0x78>
	}else if(choice==1){
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <int_mode_0+0x80>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d10d      	bne.n	8000f7c <int_mode_0+0x78>
		set_encoder(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f7ff fe83 	bl	8000c6c <set_encoder>
		choiced_num=1;//потому что есть send который будем считать за 0 положение
 8000f66:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <int_mode_0+0x8c>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	701a      	strb	r2, [r3, #0]
		interface_mode=1;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <int_mode_0+0x90>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
		choice=0;
 8000f72:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <int_mode_0+0x80>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 8000f78:	f7ff fef0 	bl	8000d5c <print_interface_mode1>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40010800 	.word	0x40010800
 8000f84:	20000334 	.word	0x20000334
 8000f88:	55555556 	.word	0x55555556
 8000f8c:	2000034e 	.word	0x2000034e
 8000f90:	2000034d 	.word	0x2000034d
 8000f94:	2000034f 	.word	0x2000034f

08000f98 <min_freq>:



void min_freq(){
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
	num_string[choiced_channel][0]='8';
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <min_freq+0x38>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8000fd4 <min_freq+0x3c>)
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	00db      	lsls	r3, r3, #3
 8000fa8:	1a5b      	subs	r3, r3, r1
 8000faa:	4413      	add	r3, r2
 8000fac:	2238      	movs	r2, #56	@ 0x38
 8000fae:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][1]='\0';
 8000fb0:	4b07      	ldr	r3, [pc, #28]	@ (8000fd0 <min_freq+0x38>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <min_freq+0x3c>)
 8000fb8:	460b      	mov	r3, r1
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	1a5b      	subs	r3, r3, r1
 8000fbe:	4413      	add	r3, r2
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	2000034e 	.word	0x2000034e
 8000fd4:	20000338 	.word	0x20000338

08000fd8 <max_freq>:

void max_freq(){
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
	num_string[choiced_channel][0]='1';
 8000fdc:	4b27      	ldr	r3, [pc, #156]	@ (800107c <max_freq+0xa4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4a27      	ldr	r2, [pc, #156]	@ (8001080 <max_freq+0xa8>)
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	1a5b      	subs	r3, r3, r1
 8000fea:	4413      	add	r3, r2
 8000fec:	2231      	movs	r2, #49	@ 0x31
 8000fee:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][1]='6';
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <max_freq+0xa4>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4a22      	ldr	r2, [pc, #136]	@ (8001080 <max_freq+0xa8>)
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	00db      	lsls	r3, r3, #3
 8000ffc:	1a5b      	subs	r3, r3, r1
 8000ffe:	4413      	add	r3, r2
 8001000:	3301      	adds	r3, #1
 8001002:	2236      	movs	r2, #54	@ 0x36
 8001004:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][2]='0';
 8001006:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <max_freq+0xa4>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	4619      	mov	r1, r3
 800100c:	4a1c      	ldr	r2, [pc, #112]	@ (8001080 <max_freq+0xa8>)
 800100e:	460b      	mov	r3, r1
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	1a5b      	subs	r3, r3, r1
 8001014:	4413      	add	r3, r2
 8001016:	3302      	adds	r3, #2
 8001018:	2230      	movs	r2, #48	@ 0x30
 800101a:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][3]='0';
 800101c:	4b17      	ldr	r3, [pc, #92]	@ (800107c <max_freq+0xa4>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	4a17      	ldr	r2, [pc, #92]	@ (8001080 <max_freq+0xa8>)
 8001024:	460b      	mov	r3, r1
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	1a5b      	subs	r3, r3, r1
 800102a:	4413      	add	r3, r2
 800102c:	3303      	adds	r3, #3
 800102e:	2230      	movs	r2, #48	@ 0x30
 8001030:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][4]='0';
 8001032:	4b12      	ldr	r3, [pc, #72]	@ (800107c <max_freq+0xa4>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	4619      	mov	r1, r3
 8001038:	4a11      	ldr	r2, [pc, #68]	@ (8001080 <max_freq+0xa8>)
 800103a:	460b      	mov	r3, r1
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	1a5b      	subs	r3, r3, r1
 8001040:	4413      	add	r3, r2
 8001042:	3304      	adds	r3, #4
 8001044:	2230      	movs	r2, #48	@ 0x30
 8001046:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][5]='0';
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <max_freq+0xa4>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	4a0c      	ldr	r2, [pc, #48]	@ (8001080 <max_freq+0xa8>)
 8001050:	460b      	mov	r3, r1
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	1a5b      	subs	r3, r3, r1
 8001056:	4413      	add	r3, r2
 8001058:	3305      	adds	r3, #5
 800105a:	2230      	movs	r2, #48	@ 0x30
 800105c:	701a      	strb	r2, [r3, #0]
	num_string[choiced_channel][6]='\0';
 800105e:	4b07      	ldr	r3, [pc, #28]	@ (800107c <max_freq+0xa4>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	4619      	mov	r1, r3
 8001064:	4a06      	ldr	r2, [pc, #24]	@ (8001080 <max_freq+0xa8>)
 8001066:	460b      	mov	r3, r1
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	1a5b      	subs	r3, r3, r1
 800106c:	4413      	add	r3, r2
 800106e:	3306      	adds	r3, #6
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]

}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	2000034e 	.word	0x2000034e
 8001080:	20000338 	.word	0x20000338

08001084 <int_mode_1>:

void int_mode_1(){
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
		set_encoder(choiced_num);
	}

*/

	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET) {  // Если кнопка нажата (подтяжка к VCC)
 800108a:	2102      	movs	r1, #2
 800108c:	4896      	ldr	r0, [pc, #600]	@ (80012e8 <int_mode_1+0x264>)
 800108e:	f001 fcdd 	bl	8002a4c <HAL_GPIO_ReadPin>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d11b      	bne.n	80010d0 <int_mode_1+0x4c>
		if(choice==0){
 8001098:	4b94      	ldr	r3, [pc, #592]	@ (80012ec <int_mode_1+0x268>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10f      	bne.n	80010c0 <int_mode_1+0x3c>

			choice=1;
 80010a0:	4b92      	ldr	r3, [pc, #584]	@ (80012ec <int_mode_1+0x268>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	701a      	strb	r2, [r3, #0]
			if(choiced_num!=0){
 80010a6:	4b92      	ldr	r3, [pc, #584]	@ (80012f0 <int_mode_1+0x26c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d010      	beq.n	80010d0 <int_mode_1+0x4c>
				prev_encoder=1000;
 80010ae:	4b91      	ldr	r3, [pc, #580]	@ (80012f4 <int_mode_1+0x270>)
 80010b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010b4:	601a      	str	r2, [r3, #0]
				set_encoder(1000);
 80010b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010ba:	f7ff fdd7 	bl	8000c6c <set_encoder>
 80010be:	e007      	b.n	80010d0 <int_mode_1+0x4c>

			}
		}else{
			choice=0;
 80010c0:	4b8a      	ldr	r3, [pc, #552]	@ (80012ec <int_mode_1+0x268>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
			set_encoder(choiced_num);
 80010c6:	4b8a      	ldr	r3, [pc, #552]	@ (80012f0 <int_mode_1+0x26c>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fdce 	bl	8000c6c <set_encoder>
		}

	}
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET);  // Ждём отпускания
 80010d0:	bf00      	nop
 80010d2:	2102      	movs	r1, #2
 80010d4:	4884      	ldr	r0, [pc, #528]	@ (80012e8 <int_mode_1+0x264>)
 80010d6:	f001 fcb9 	bl	8002a4c <HAL_GPIO_ReadPin>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0f8      	beq.n	80010d2 <int_mode_1+0x4e>
	if(choice==0){
 80010e0:	4b82      	ldr	r3, [pc, #520]	@ (80012ec <int_mode_1+0x268>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d113      	bne.n	8001110 <int_mode_1+0x8c>
		choiced_num=get_encoder()%7;
 80010e8:	f7ff fdb2 	bl	8000c50 <get_encoder>
 80010ec:	4602      	mov	r2, r0
 80010ee:	4b82      	ldr	r3, [pc, #520]	@ (80012f8 <int_mode_1+0x274>)
 80010f0:	fb83 1302 	smull	r1, r3, r3, r2
 80010f4:	4413      	add	r3, r2
 80010f6:	1099      	asrs	r1, r3, #2
 80010f8:	17d3      	asrs	r3, r2, #31
 80010fa:	1ac9      	subs	r1, r1, r3
 80010fc:	460b      	mov	r3, r1
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	1a5b      	subs	r3, r3, r1
 8001102:	1ad1      	subs	r1, r2, r3
 8001104:	b2ca      	uxtb	r2, r1
 8001106:	4b7a      	ldr	r3, [pc, #488]	@ (80012f0 <int_mode_1+0x26c>)
 8001108:	701a      	strb	r2, [r3, #0]
		print_interface_mode1();
 800110a:	f7ff fe27 	bl	8000d5c <print_interface_mode1>
			int_to_str(freq[choiced_channel],num_string[choiced_channel]);
			print_interface_mode1();

		}
	}
}
 800110e:	e0e7      	b.n	80012e0 <int_mode_1+0x25c>
	}else if(choice==1){
 8001110:	4b76      	ldr	r3, [pc, #472]	@ (80012ec <int_mode_1+0x268>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	f040 80e3 	bne.w	80012e0 <int_mode_1+0x25c>
		if(choiced_num==0){
 800111a:	4b75      	ldr	r3, [pc, #468]	@ (80012f0 <int_mode_1+0x26c>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d134      	bne.n	800118c <int_mode_1+0x108>
			choice=0;
 8001122:	4b72      	ldr	r3, [pc, #456]	@ (80012ec <int_mode_1+0x268>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
			interface_mode=0;
 8001128:	4b74      	ldr	r3, [pc, #464]	@ (80012fc <int_mode_1+0x278>)
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]
			if(freq[choiced_channel]<8){
 800112e:	4b74      	ldr	r3, [pc, #464]	@ (8001300 <int_mode_1+0x27c>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	4b73      	ldr	r3, [pc, #460]	@ (8001304 <int_mode_1+0x280>)
 8001136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800113a:	2b07      	cmp	r3, #7
 800113c:	dc09      	bgt.n	8001152 <int_mode_1+0xce>
				freq[choiced_channel]=8;
 800113e:	4b70      	ldr	r3, [pc, #448]	@ (8001300 <int_mode_1+0x27c>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	4b6f      	ldr	r3, [pc, #444]	@ (8001304 <int_mode_1+0x280>)
 8001146:	2208      	movs	r2, #8
 8001148:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				min_freq();
 800114c:	f7ff ff24 	bl	8000f98 <min_freq>
 8001150:	e011      	b.n	8001176 <int_mode_1+0xf2>
			}else if(freq[choiced_channel]>160000){
 8001152:	4b6b      	ldr	r3, [pc, #428]	@ (8001300 <int_mode_1+0x27c>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	4b6a      	ldr	r3, [pc, #424]	@ (8001304 <int_mode_1+0x280>)
 800115a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115e:	4a6a      	ldr	r2, [pc, #424]	@ (8001308 <int_mode_1+0x284>)
 8001160:	4293      	cmp	r3, r2
 8001162:	dd08      	ble.n	8001176 <int_mode_1+0xf2>
				freq[choiced_channel]=160000;
 8001164:	4b66      	ldr	r3, [pc, #408]	@ (8001300 <int_mode_1+0x27c>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	4b66      	ldr	r3, [pc, #408]	@ (8001304 <int_mode_1+0x280>)
 800116c:	4a66      	ldr	r2, [pc, #408]	@ (8001308 <int_mode_1+0x284>)
 800116e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
				max_freq();
 8001172:	f7ff ff31 	bl	8000fd8 <max_freq>
			Write_Flash_Array(freq);
 8001176:	4863      	ldr	r0, [pc, #396]	@ (8001304 <int_mode_1+0x280>)
 8001178:	f7ff fd0c 	bl	8000b94 <Write_Flash_Array>
			set_encoder(choiced_channel);
 800117c:	4b60      	ldr	r3, [pc, #384]	@ (8001300 <int_mode_1+0x27c>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fd73 	bl	8000c6c <set_encoder>
			print_interface_mode0();
 8001186:	f7ff fd81 	bl	8000c8c <print_interface_mode0>
}
 800118a:	e0a9      	b.n	80012e0 <int_mode_1+0x25c>
			int delta = get_encoder();
 800118c:	f7ff fd60 	bl	8000c50 <get_encoder>
 8001190:	6078      	str	r0, [r7, #4]
			freq[choiced_channel]+=(delta-prev_encoder)*pow(10,choiced_num-1);
 8001192:	4b58      	ldr	r3, [pc, #352]	@ (80012f4 <int_mode_1+0x270>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f932 	bl	8000404 <__aeabi_i2d>
 80011a0:	4604      	mov	r4, r0
 80011a2:	460d      	mov	r5, r1
 80011a4:	4b52      	ldr	r3, [pc, #328]	@ (80012f0 <int_mode_1+0x26c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f92a 	bl	8000404 <__aeabi_i2d>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	f04f 0000 	mov.w	r0, #0
 80011b8:	4954      	ldr	r1, [pc, #336]	@ (800130c <int_mode_1+0x288>)
 80011ba:	f00a fb95 	bl	800b8e8 <pow>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4620      	mov	r0, r4
 80011c4:	4629      	mov	r1, r5
 80011c6:	f7ff f987 	bl	80004d8 <__aeabi_dmul>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4614      	mov	r4, r2
 80011d0:	461d      	mov	r5, r3
 80011d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001300 <int_mode_1+0x27c>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001304 <int_mode_1+0x280>)
 80011da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f910 	bl	8000404 <__aeabi_i2d>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4620      	mov	r0, r4
 80011ea:	4629      	mov	r1, r5
 80011ec:	f7fe ffbe 	bl	800016c <__adddf3>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4942      	ldr	r1, [pc, #264]	@ (8001300 <int_mode_1+0x27c>)
 80011f6:	7809      	ldrb	r1, [r1, #0]
 80011f8:	460c      	mov	r4, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fc1b 	bl	8000a38 <__aeabi_d2iz>
 8001202:	4603      	mov	r3, r0
 8001204:	4a3f      	ldr	r2, [pc, #252]	@ (8001304 <int_mode_1+0x280>)
 8001206:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if(freq[choiced_channel]<0){
 800120a:	4b3d      	ldr	r3, [pc, #244]	@ (8001300 <int_mode_1+0x27c>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	461a      	mov	r2, r3
 8001210:	4b3c      	ldr	r3, [pc, #240]	@ (8001304 <int_mode_1+0x280>)
 8001212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001216:	2b00      	cmp	r3, #0
 8001218:	da10      	bge.n	800123c <int_mode_1+0x1b8>
				freq[choiced_channel]=1000000+freq[choiced_channel];
 800121a:	4b39      	ldr	r3, [pc, #228]	@ (8001300 <int_mode_1+0x27c>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	4b38      	ldr	r3, [pc, #224]	@ (8001304 <int_mode_1+0x280>)
 8001222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001226:	4a36      	ldr	r2, [pc, #216]	@ (8001300 <int_mode_1+0x27c>)
 8001228:	7812      	ldrb	r2, [r2, #0]
 800122a:	4611      	mov	r1, r2
 800122c:	f503 2374 	add.w	r3, r3, #999424	@ 0xf4000
 8001230:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8001234:	4a33      	ldr	r2, [pc, #204]	@ (8001304 <int_mode_1+0x280>)
 8001236:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800123a:	e03a      	b.n	80012b2 <int_mode_1+0x22e>
			}else if(freq[choiced_channel]>999999){
 800123c:	4b30      	ldr	r3, [pc, #192]	@ (8001300 <int_mode_1+0x27c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <int_mode_1+0x280>)
 8001244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001248:	4a31      	ldr	r2, [pc, #196]	@ (8001310 <int_mode_1+0x28c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	dd31      	ble.n	80012b2 <int_mode_1+0x22e>
				freq[choiced_channel]=(7+(delta-prev_encoder)*pow(10,choiced_num-1));
 800124e:	4b29      	ldr	r3, [pc, #164]	@ (80012f4 <int_mode_1+0x270>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f8d4 	bl	8000404 <__aeabi_i2d>
 800125c:	4604      	mov	r4, r0
 800125e:	460d      	mov	r5, r1
 8001260:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <int_mode_1+0x26c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	3b01      	subs	r3, #1
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f8cc 	bl	8000404 <__aeabi_i2d>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	f04f 0000 	mov.w	r0, #0
 8001274:	4925      	ldr	r1, [pc, #148]	@ (800130c <int_mode_1+0x288>)
 8001276:	f00a fb37 	bl	800b8e8 <pow>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4620      	mov	r0, r4
 8001280:	4629      	mov	r1, r5
 8001282:	f7ff f929 	bl	80004d8 <__aeabi_dmul>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	4610      	mov	r0, r2
 800128c:	4619      	mov	r1, r3
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b20      	ldr	r3, [pc, #128]	@ (8001314 <int_mode_1+0x290>)
 8001294:	f7fe ff6a 	bl	800016c <__adddf3>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4918      	ldr	r1, [pc, #96]	@ (8001300 <int_mode_1+0x27c>)
 800129e:	7809      	ldrb	r1, [r1, #0]
 80012a0:	460c      	mov	r4, r1
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff fbc7 	bl	8000a38 <__aeabi_d2iz>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a15      	ldr	r2, [pc, #84]	@ (8001304 <int_mode_1+0x280>)
 80012ae:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			prev_encoder=delta;
 80012b2:	4a10      	ldr	r2, [pc, #64]	@ (80012f4 <int_mode_1+0x270>)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6013      	str	r3, [r2, #0]
			int_to_str(freq[choiced_channel],num_string[choiced_channel]);
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <int_mode_1+0x27c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <int_mode_1+0x280>)
 80012c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <int_mode_1+0x27c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	460b      	mov	r3, r1
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	1a5b      	subs	r3, r3, r1
 80012d0:	4911      	ldr	r1, [pc, #68]	@ (8001318 <int_mode_1+0x294>)
 80012d2:	440b      	add	r3, r1
 80012d4:	4619      	mov	r1, r3
 80012d6:	4610      	mov	r0, r2
 80012d8:	f7ff fbd6 	bl	8000a88 <int_to_str>
			print_interface_mode1();
 80012dc:	f7ff fd3e 	bl	8000d5c <print_interface_mode1>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bdb0      	pop	{r4, r5, r7, pc}
 80012e8:	40010800 	.word	0x40010800
 80012ec:	20000334 	.word	0x20000334
 80012f0:	2000034d 	.word	0x2000034d
 80012f4:	20000330 	.word	0x20000330
 80012f8:	92492493 	.word	0x92492493
 80012fc:	2000034f 	.word	0x2000034f
 8001300:	2000034e 	.word	0x2000034e
 8001304:	20000324 	.word	0x20000324
 8001308:	00027100 	.word	0x00027100
 800130c:	40240000 	.word	0x40240000
 8001310:	000f423f 	.word	0x000f423f
 8001314:	401c0000 	.word	0x401c0000
 8001318:	20000338 	.word	0x20000338

0800131c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800132c:	d108      	bne.n	8001340 <HAL_TIM_PeriodElapsedCallback+0x24>
    {
    	if(interface_mode==0){
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d102      	bne.n	800133c <HAL_TIM_PeriodElapsedCallback+0x20>
    		int_mode_0();
 8001336:	f7ff fde5 	bl	8000f04 <int_mode_0>
    	}else{
    		int_mode_1();
    	}
    }
}
 800133a:	e001      	b.n	8001340 <HAL_TIM_PeriodElapsedCallback+0x24>
    		int_mode_1();
 800133c:	f7ff fea2 	bl	8001084 <int_mode_1>
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	2000034f 	.word	0x2000034f

0800134c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001350:	f000 fe64 	bl	800201c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001354:	f000 f86e 	bl	8001434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001358:	f000 f9d4 	bl	8001704 <MX_GPIO_Init>
  MX_I2C1_Init();
 800135c:	f000 f8c4 	bl	80014e8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001360:	f000 f91e 	bl	80015a0 <MX_TIM1_Init>
  MX_I2C2_Init();
 8001364:	f000 f8ee 	bl	8001544 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001368:	f000 f972 	bl	8001650 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 800136c:	f008 ff90 	bl	800a290 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001370:	213c      	movs	r1, #60	@ 0x3c
 8001372:	4824      	ldr	r0, [pc, #144]	@ (8001404 <main+0xb8>)
 8001374:	f004 fb9b 	bl	8005aae <HAL_TIM_Encoder_Start>
  ssd1306_Init();
 8001378:	f000 fc52 	bl	8001c20 <ssd1306_Init>
  //si5351_Init();
  set_encoder(0);//выставление энкодера в 0
 800137c:	2000      	movs	r0, #0
 800137e:	f7ff fc75 	bl	8000c6c <set_encoder>
      freq[0]=8;//начальная минимальная частота канала 0
 8001382:	4b21      	ldr	r3, [pc, #132]	@ (8001408 <main+0xbc>)
 8001384:	2208      	movs	r2, #8
 8001386:	601a      	str	r2, [r3, #0]
      freq[1]=8;//начальная минимальная частота канала 1
 8001388:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <main+0xbc>)
 800138a:	2208      	movs	r2, #8
 800138c:	605a      	str	r2, [r3, #4]
      freq[2]=8;//начальная минимальная частота канала 2
 800138e:	4b1e      	ldr	r3, [pc, #120]	@ (8001408 <main+0xbc>)
 8001390:	2208      	movs	r2, #8
 8001392:	609a      	str	r2, [r3, #8]
      if (Is_Flash_Valid()==0) {
 8001394:	f7ff fbca 	bl	8000b2c <Is_Flash_Valid>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d103      	bne.n	80013a6 <main+0x5a>
          Write_Flash_Array(freq);
 800139e:	481a      	ldr	r0, [pc, #104]	@ (8001408 <main+0xbc>)
 80013a0:	f7ff fbf8 	bl	8000b94 <Write_Flash_Array>
 80013a4:	e002      	b.n	80013ac <main+0x60>
      }else{
    	  Read_Flash_Array(freq);
 80013a6:	4818      	ldr	r0, [pc, #96]	@ (8001408 <main+0xbc>)
 80013a8:	f7ff fbd6 	bl	8000b58 <Read_Flash_Array>
      }
      choice=0;//переменная для считывания был ли нажат энкодер
 80013ac:	4b17      	ldr	r3, [pc, #92]	@ (800140c <main+0xc0>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
      prev_choice=0;
 80013b2:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <main+0xc4>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
      int_to_str(freq[2],num_string[2]);
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <main+0xbc>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	4915      	ldr	r1, [pc, #84]	@ (8001414 <main+0xc8>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fb62 	bl	8000a88 <int_to_str>
      int_to_str(freq[1],num_string[1]);
 80013c4:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <main+0xbc>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4913      	ldr	r1, [pc, #76]	@ (8001418 <main+0xcc>)
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fb5c 	bl	8000a88 <int_to_str>
      int_to_str(freq[0],num_string[0]);
 80013d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <main+0xbc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4911      	ldr	r1, [pc, #68]	@ (800141c <main+0xd0>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fb56 	bl	8000a88 <int_to_str>
      choiced_num=0;//переменная для определения выбранной цифры в массиве частоты
 80013dc:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <main+0xd4>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
      choiced_channel=0;// номер выбранного канала
 80013e2:	4b10      	ldr	r3, [pc, #64]	@ (8001424 <main+0xd8>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
      interface_mode=0;//переменная для определения что должно показыватиься на экране(0-значения частот, 1-редактирование частоты)
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <main+0xdc>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]
      prev_encoder=8;
 80013ee:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <main+0xe0>)
 80013f0:	2208      	movs	r2, #8
 80013f2:	601a      	str	r2, [r3, #0]
      print_interface_mode0();
 80013f4:	f7ff fc4a 	bl	8000c8c <print_interface_mode0>
      HAL_TIM_Base_Start_IT(&htim2);  // Запуск таймера с прерыванием
 80013f8:	480d      	ldr	r0, [pc, #52]	@ (8001430 <main+0xe4>)
 80013fa:	f004 fa15 	bl	8005828 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013fe:	bf00      	nop
 8001400:	e7fd      	b.n	80013fe <main+0xb2>
 8001402:	bf00      	nop
 8001404:	20000294 	.word	0x20000294
 8001408:	20000324 	.word	0x20000324
 800140c:	20000334 	.word	0x20000334
 8001410:	20000335 	.word	0x20000335
 8001414:	20000346 	.word	0x20000346
 8001418:	2000033f 	.word	0x2000033f
 800141c:	20000338 	.word	0x20000338
 8001420:	2000034d 	.word	0x2000034d
 8001424:	2000034e 	.word	0x2000034e
 8001428:	2000034f 	.word	0x2000034f
 800142c:	20000330 	.word	0x20000330
 8001430:	200002dc 	.word	0x200002dc

08001434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b094      	sub	sp, #80	@ 0x50
 8001438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800143e:	2228      	movs	r2, #40	@ 0x28
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f009 fdb0 	bl	800afa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001464:	2301      	movs	r3, #1
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001468:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800146c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001472:	2301      	movs	r3, #1
 8001474:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001476:	2302      	movs	r3, #2
 8001478:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800147a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800147e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001480:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001484:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001486:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800148a:	4618      	mov	r0, r3
 800148c:	f003 fd1a 	bl	8004ec4 <HAL_RCC_OscConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001496:	f000 f99b 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149a:	230f      	movs	r3, #15
 800149c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149e:	2302      	movs	r3, #2
 80014a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80014a2:	2390      	movs	r3, #144	@ 0x90
 80014a4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014aa:	2300      	movs	r3, #0
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	2101      	movs	r1, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 ff87 	bl	80053c8 <HAL_RCC_ClockConfig>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80014c0:	f000 f986 	bl	80017d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80014c4:	2310      	movs	r3, #16
 80014c6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80014c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80014cc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	4618      	mov	r0, r3
 80014d2:	f004 f8f3 	bl	80056bc <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80014dc:	f000 f978 	bl	80017d0 <Error_Handler>
  }
}
 80014e0:	bf00      	nop
 80014e2:	3750      	adds	r7, #80	@ 0x50
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MX_I2C1_Init+0x50>)
 80014ee:	4a13      	ldr	r2, [pc, #76]	@ (800153c <MX_I2C1_Init+0x54>)
 80014f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014f2:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <MX_I2C1_Init+0x50>)
 80014f4:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <MX_I2C1_Init+0x58>)
 80014f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_I2C1_Init+0x50>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <MX_I2C1_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_I2C1_Init+0x50>)
 8001506:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800150a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <MX_I2C1_Init+0x50>)
 800150e:	2200      	movs	r2, #0
 8001510:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_I2C1_Init+0x50>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <MX_I2C1_Init+0x50>)
 800151a:	2200      	movs	r2, #0
 800151c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_I2C1_Init+0x50>)
 8001520:	2200      	movs	r2, #0
 8001522:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001524:	4804      	ldr	r0, [pc, #16]	@ (8001538 <MX_I2C1_Init+0x50>)
 8001526:	f001 fac1 	bl	8002aac <HAL_I2C_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001530:	f000 f94e 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200001ec 	.word	0x200001ec
 800153c:	40005400 	.word	0x40005400
 8001540:	000186a0 	.word	0x000186a0

08001544 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001548:	4b12      	ldr	r3, [pc, #72]	@ (8001594 <MX_I2C2_Init+0x50>)
 800154a:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <MX_I2C2_Init+0x54>)
 800154c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001550:	4a12      	ldr	r2, [pc, #72]	@ (800159c <MX_I2C2_Init+0x58>)
 8001552:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001554:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800155a:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <MX_I2C2_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001562:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001566:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001568:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <MX_I2C2_Init+0x50>)
 800156a:	2200      	movs	r2, #0
 800156c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800156e:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001574:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800157a:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <MX_I2C2_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001580:	4804      	ldr	r0, [pc, #16]	@ (8001594 <MX_I2C2_Init+0x50>)
 8001582:	f001 fa93 	bl	8002aac <HAL_I2C_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800158c:	f000 f920 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000240 	.word	0x20000240
 8001598:	40005800 	.word	0x40005800
 800159c:	000186a0 	.word	0x000186a0

080015a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08c      	sub	sp, #48	@ 0x30
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015a6:	f107 030c 	add.w	r3, r7, #12
 80015aa:	2224      	movs	r2, #36	@ 0x24
 80015ac:	2100      	movs	r1, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f009 fcfa 	bl	800afa8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015bc:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015be:	4a23      	ldr	r2, [pc, #140]	@ (800164c <MX_TIM1_Init+0xac>)
 80015c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015c2:	4b21      	ldr	r3, [pc, #132]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015d0:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80015d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e2:	4b19      	ldr	r3, [pc, #100]	@ (8001648 <MX_TIM1_Init+0xa8>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015e8:	2303      	movs	r3, #3
 80015ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015f0:	2301      	movs	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001600:	2301      	movs	r3, #1
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	4619      	mov	r1, r3
 8001612:	480d      	ldr	r0, [pc, #52]	@ (8001648 <MX_TIM1_Init+0xa8>)
 8001614:	f004 f9a9 	bl	800596a <HAL_TIM_Encoder_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800161e:	f000 f8d7 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	4619      	mov	r1, r3
 800162e:	4806      	ldr	r0, [pc, #24]	@ (8001648 <MX_TIM1_Init+0xa8>)
 8001630:	f004 febc 	bl	80063ac <HAL_TIMEx_MasterConfigSynchronization>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800163a:	f000 f8c9 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	3730      	adds	r7, #48	@ 0x30
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000294 	.word	0x20000294
 800164c:	40012c00 	.word	0x40012c00

08001650 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	@ 0x28
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001656:	f107 0320 	add.w	r3, r7, #32
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]
 800166e:	615a      	str	r2, [r3, #20]
 8001670:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001672:	4b23      	ldr	r3, [pc, #140]	@ (8001700 <MX_TIM2_Init+0xb0>)
 8001674:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001678:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 299;
 800167a:	4b21      	ldr	r3, [pc, #132]	@ (8001700 <MX_TIM2_Init+0xb0>)
 800167c:	f240 122b 	movw	r2, #299	@ 0x12b
 8001680:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001682:	4b1f      	ldr	r3, [pc, #124]	@ (8001700 <MX_TIM2_Init+0xb0>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001688:	4b1d      	ldr	r3, [pc, #116]	@ (8001700 <MX_TIM2_Init+0xb0>)
 800168a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800168e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001690:	4b1b      	ldr	r3, [pc, #108]	@ (8001700 <MX_TIM2_Init+0xb0>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001696:	4b1a      	ldr	r3, [pc, #104]	@ (8001700 <MX_TIM2_Init+0xb0>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800169c:	4818      	ldr	r0, [pc, #96]	@ (8001700 <MX_TIM2_Init+0xb0>)
 800169e:	f004 f915 	bl	80058cc <HAL_TIM_PWM_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f000 f892 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016b4:	f107 0320 	add.w	r3, r7, #32
 80016b8:	4619      	mov	r1, r3
 80016ba:	4811      	ldr	r0, [pc, #68]	@ (8001700 <MX_TIM2_Init+0xb0>)
 80016bc:	f004 fe76 	bl	80063ac <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80016c6:	f000 f883 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ca:	2360      	movs	r3, #96	@ 0x60
 80016cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	2200      	movs	r2, #0
 80016de:	4619      	mov	r1, r3
 80016e0:	4807      	ldr	r0, [pc, #28]	@ (8001700 <MX_TIM2_Init+0xb0>)
 80016e2:	f004 fb63 	bl	8005dac <HAL_TIM_PWM_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80016ec:	f000 f870 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016f0:	4803      	ldr	r0, [pc, #12]	@ (8001700 <MX_TIM2_Init+0xb0>)
 80016f2:	f000 f975 	bl	80019e0 <HAL_TIM_MspPostInit>

}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	@ 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200002dc 	.word	0x200002dc

08001704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001718:	4b2a      	ldr	r3, [pc, #168]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	4a29      	ldr	r2, [pc, #164]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800171e:	f043 0310 	orr.w	r3, r3, #16
 8001722:	6193      	str	r3, [r2, #24]
 8001724:	4b27      	ldr	r3, [pc, #156]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	f003 0310 	and.w	r3, r3, #16
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001730:	4b24      	ldr	r3, [pc, #144]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	4a23      	ldr	r2, [pc, #140]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001736:	f043 0320 	orr.w	r3, r3, #32
 800173a:	6193      	str	r3, [r2, #24]
 800173c:	4b21      	ldr	r3, [pc, #132]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b1e      	ldr	r3, [pc, #120]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a1d      	ldr	r2, [pc, #116]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800174e:	f043 0304 	orr.w	r3, r3, #4
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0304 	and.w	r3, r3, #4
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001760:	4b18      	ldr	r3, [pc, #96]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 8001766:	f043 0308 	orr.w	r3, r3, #8
 800176a:	6193      	str	r3, [r2, #24]
 800176c:	4b15      	ldr	r3, [pc, #84]	@ (80017c4 <MX_GPIO_Init+0xc0>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f003 0308 	and.w	r3, r3, #8
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800177e:	4812      	ldr	r0, [pc, #72]	@ (80017c8 <MX_GPIO_Init+0xc4>)
 8001780:	f001 f97b 	bl	8002a7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001784:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2302      	movs	r3, #2
 8001794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	4619      	mov	r1, r3
 800179c:	480a      	ldr	r0, [pc, #40]	@ (80017c8 <MX_GPIO_Init+0xc4>)
 800179e:	f000 ffd1 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017a2:	2301      	movs	r3, #1
 80017a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ae:	f107 0310 	add.w	r3, r7, #16
 80017b2:	4619      	mov	r1, r3
 80017b4:	4805      	ldr	r0, [pc, #20]	@ (80017cc <MX_GPIO_Init+0xc8>)
 80017b6:	f000 ffc5 	bl	8002744 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80017ba:	bf00      	nop
 80017bc:	3720      	adds	r7, #32
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40011000 	.word	0x40011000
 80017cc:	40010800 	.word	0x40010800

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <Error_Handler+0x8>

080017dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_MspInit+0x5c>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a14      	ldr	r2, [pc, #80]	@ (8001838 <HAL_MspInit+0x5c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_MspInit+0x5c>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_MspInit+0x5c>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001838 <HAL_MspInit+0x5c>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <HAL_MspInit+0x5c>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001812:	4b0a      	ldr	r3, [pc, #40]	@ (800183c <HAL_MspInit+0x60>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	4a04      	ldr	r2, [pc, #16]	@ (800183c <HAL_MspInit+0x60>)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	40021000 	.word	0x40021000
 800183c:	40010000 	.word	0x40010000

08001840 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	@ 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0318 	add.w	r3, r7, #24
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a2b      	ldr	r2, [pc, #172]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d124      	bne.n	80018aa <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001860:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	4a29      	ldr	r2, [pc, #164]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	6193      	str	r3, [r2, #24]
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001878:	23c0      	movs	r3, #192	@ 0xc0
 800187a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800187c:	2312      	movs	r3, #18
 800187e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001884:	f107 0318 	add.w	r3, r7, #24
 8001888:	4619      	mov	r1, r3
 800188a:	4821      	ldr	r0, [pc, #132]	@ (8001910 <HAL_I2C_MspInit+0xd0>)
 800188c:	f000 ff5a 	bl	8002744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001890:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	4a1d      	ldr	r2, [pc, #116]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 8001896:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800189a:	61d3      	str	r3, [r2, #28]
 800189c:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80018a8:	e029      	b.n	80018fe <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a19      	ldr	r2, [pc, #100]	@ (8001914 <HAL_I2C_MspInit+0xd4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d124      	bne.n	80018fe <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a14      	ldr	r2, [pc, #80]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018ba:	f043 0308 	orr.w	r3, r3, #8
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018cc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d2:	2312      	movs	r3, #18
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018da:	f107 0318 	add.w	r3, r7, #24
 80018de:	4619      	mov	r1, r3
 80018e0:	480b      	ldr	r0, [pc, #44]	@ (8001910 <HAL_I2C_MspInit+0xd0>)
 80018e2:	f000 ff2f 	bl	8002744 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a08      	ldr	r2, [pc, #32]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
}
 80018fe:	bf00      	nop
 8001900:	3728      	adds	r7, #40	@ 0x28
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40005400 	.word	0x40005400
 800190c:	40021000 	.word	0x40021000
 8001910:	40010c00 	.word	0x40010c00
 8001914:	40005800 	.word	0x40005800

08001918 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 0310 	add.w	r3, r7, #16
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a16      	ldr	r2, [pc, #88]	@ (800198c <HAL_TIM_Encoder_MspInit+0x74>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d124      	bne.n	8001982 <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001938:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 800193e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001950:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	4a0e      	ldr	r2, [pc, #56]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 8001956:	f043 0304 	orr.w	r3, r3, #4
 800195a:	6193      	str	r3, [r2, #24]
 800195c:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <HAL_TIM_Encoder_MspInit+0x78>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	f003 0304 	and.w	r3, r3, #4
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001968:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800196c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <HAL_TIM_Encoder_MspInit+0x7c>)
 800197e:	f000 fee1 	bl	8002744 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001982:	bf00      	nop
 8001984:	3720      	adds	r7, #32
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40012c00 	.word	0x40012c00
 8001990:	40021000 	.word	0x40021000
 8001994:	40010800 	.word	0x40010800

08001998 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019a8:	d113      	bne.n	80019d2 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_TIM_PWM_MspInit+0x44>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	4a0b      	ldr	r2, [pc, #44]	@ (80019dc <HAL_TIM_PWM_MspInit+0x44>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	61d3      	str	r3, [r2, #28]
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <HAL_TIM_PWM_MspInit+0x44>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	201c      	movs	r0, #28
 80019c8:	f000 fc85 	bl	80022d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019cc:	201c      	movs	r0, #28
 80019ce:	f000 fc9e 	bl	800230e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019d2:	bf00      	nop
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000

080019e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019fe:	d12a      	bne.n	8001a56 <HAL_TIM_MspPostInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_TIM_MspPostInit+0x80>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a16      	ldr	r2, [pc, #88]	@ (8001a60 <HAL_TIM_MspPostInit+0x80>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b14      	ldr	r3, [pc, #80]	@ (8001a60 <HAL_TIM_MspPostInit+0x80>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a26:	f107 030c 	add.w	r3, r7, #12
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <HAL_TIM_MspPostInit+0x84>)
 8001a2e:	f000 fe89 	bl	8002744 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001a32:	4b0d      	ldr	r3, [pc, #52]	@ (8001a68 <HAL_TIM_MspPostInit+0x88>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	61fb      	str	r3, [r7, #28]
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a3e:	61fb      	str	r3, [r7, #28]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001a46:	61fb      	str	r3, [r7, #28]
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4e:	61fb      	str	r3, [r7, #28]
 8001a50:	4a05      	ldr	r2, [pc, #20]	@ (8001a68 <HAL_TIM_MspPostInit+0x88>)
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a56:	bf00      	nop
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40010800 	.word	0x40010800
 8001a68:	40010000 	.word	0x40010000

08001a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <NMI_Handler+0x4>

08001a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <HardFault_Handler+0x4>

08001a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <MemManage_Handler+0x4>

08001a84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <BusFault_Handler+0x4>

08001a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <UsageFault_Handler+0x4>

08001a94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001abc:	f000 faf4 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001aca:	f001 fdb7 	bl	800363c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000128c 	.word	0x2000128c

08001ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM2_IRQHandler+0x10>)
 8001ade:	f004 f874 	bl	8005bca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200002dc 	.word	0x200002dc

08001aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af4:	4a14      	ldr	r2, [pc, #80]	@ (8001b48 <_sbrk+0x5c>)
 8001af6:	4b15      	ldr	r3, [pc, #84]	@ (8001b4c <_sbrk+0x60>)
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b00:	4b13      	ldr	r3, [pc, #76]	@ (8001b50 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <_sbrk+0x64>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	@ (8001b54 <_sbrk+0x68>)
 8001b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d207      	bcs.n	8001b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b1c:	f009 fa5e 	bl	800afdc <__errno>
 8001b20:	4603      	mov	r3, r0
 8001b22:	220c      	movs	r2, #12
 8001b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	e009      	b.n	8001b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b32:	4b07      	ldr	r3, [pc, #28]	@ (8001b50 <_sbrk+0x64>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <_sbrk+0x64>)
 8001b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20005000 	.word	0x20005000
 8001b4c:	00000400 	.word	0x00000400
 8001b50:	20000350 	.word	0x20000350
 8001b54:	200018d0 	.word	0x200018d0

08001b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b64:	f7ff fff8 	bl	8001b58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b68:	480b      	ldr	r0, [pc, #44]	@ (8001b98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b6a:	490c      	ldr	r1, [pc, #48]	@ (8001b9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b70:	e002      	b.n	8001b78 <LoopCopyDataInit>

08001b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b76:	3304      	adds	r3, #4

08001b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b7c:	d3f9      	bcc.n	8001b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b80:	4c09      	ldr	r4, [pc, #36]	@ (8001ba8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b84:	e001      	b.n	8001b8a <LoopFillZerobss>

08001b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b88:	3204      	adds	r2, #4

08001b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b8c:	d3fb      	bcc.n	8001b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b8e:	f009 fa2b 	bl	800afe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b92:	f7ff fbdb 	bl	800134c <main>
  bx lr
 8001b96:	4770      	bx	lr
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b9c:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001ba0:	0800de98 	.word	0x0800de98
  ldr r2, =_sbss
 8001ba4:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001ba8:	200018cc 	.word	0x200018cc

08001bac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC1_2_IRQHandler>

08001bae <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001bae:	b480      	push	{r7}
 8001bb0:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
	...

08001bbc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af04      	add	r7, sp, #16
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	9302      	str	r3, [sp, #8]
 8001bcc:	2301      	movs	r3, #1
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	1dfb      	adds	r3, r7, #7
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2178      	movs	r1, #120	@ 0x78
 8001bda:	4803      	ldr	r0, [pc, #12]	@ (8001be8 <ssd1306_WriteCommand+0x2c>)
 8001bdc:	f001 f8aa 	bl	8002d34 <HAL_I2C_Mem_Write>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000240 	.word	0x20000240

08001bec <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af04      	add	r7, sp, #16
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8001bfe:	9202      	str	r2, [sp, #8]
 8001c00:	9301      	str	r3, [sp, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	2301      	movs	r3, #1
 8001c08:	2240      	movs	r2, #64	@ 0x40
 8001c0a:	2178      	movs	r1, #120	@ 0x78
 8001c0c:	4803      	ldr	r0, [pc, #12]	@ (8001c1c <ssd1306_WriteData+0x30>)
 8001c0e:	f001 f891 	bl	8002d34 <HAL_I2C_Mem_Write>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000240 	.word	0x20000240

08001c20 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001c24:	f7ff ffc3 	bl	8001bae <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001c28:	2064      	movs	r0, #100	@ 0x64
 8001c2a:	f000 fa59 	bl	80020e0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f000 f9d6 	bl	8001fe0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001c34:	2020      	movs	r0, #32
 8001c36:	f7ff ffc1 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff ffbe 	bl	8001bbc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001c40:	20b0      	movs	r0, #176	@ 0xb0
 8001c42:	f7ff ffbb 	bl	8001bbc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001c46:	20c8      	movs	r0, #200	@ 0xc8
 8001c48:	f7ff ffb8 	bl	8001bbc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff ffb5 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001c52:	2010      	movs	r0, #16
 8001c54:	f7ff ffb2 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001c58:	2040      	movs	r0, #64	@ 0x40
 8001c5a:	f7ff ffaf 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001c5e:	20ff      	movs	r0, #255	@ 0xff
 8001c60:	f000 f9aa 	bl	8001fb8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001c64:	20a1      	movs	r0, #161	@ 0xa1
 8001c66:	f7ff ffa9 	bl	8001bbc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001c6a:	20a6      	movs	r0, #166	@ 0xa6
 8001c6c:	f7ff ffa6 	bl	8001bbc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001c70:	20a8      	movs	r0, #168	@ 0xa8
 8001c72:	f7ff ffa3 	bl	8001bbc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8001c76:	201f      	movs	r0, #31
 8001c78:	f7ff ffa0 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c7c:	20a4      	movs	r0, #164	@ 0xa4
 8001c7e:	f7ff ff9d 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001c82:	20d3      	movs	r0, #211	@ 0xd3
 8001c84:	f7ff ff9a 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001c88:	2000      	movs	r0, #0
 8001c8a:	f7ff ff97 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001c8e:	20d5      	movs	r0, #213	@ 0xd5
 8001c90:	f7ff ff94 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001c94:	20f0      	movs	r0, #240	@ 0xf0
 8001c96:	f7ff ff91 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001c9a:	20d9      	movs	r0, #217	@ 0xd9
 8001c9c:	f7ff ff8e 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ca0:	2022      	movs	r0, #34	@ 0x22
 8001ca2:	f7ff ff8b 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ca6:	20da      	movs	r0, #218	@ 0xda
 8001ca8:	f7ff ff88 	bl	8001bbc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8001cac:	2002      	movs	r0, #2
 8001cae:	f7ff ff85 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001cb2:	20db      	movs	r0, #219	@ 0xdb
 8001cb4:	f7ff ff82 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001cb8:	2020      	movs	r0, #32
 8001cba:	f7ff ff7f 	bl	8001bbc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001cbe:	208d      	movs	r0, #141	@ 0x8d
 8001cc0:	f7ff ff7c 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001cc4:	2014      	movs	r0, #20
 8001cc6:	f7ff ff79 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f000 f988 	bl	8001fe0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f000 f80f 	bl	8001cf4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001cd6:	f000 f825 	bl	8001d24 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001cda:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <ssd1306_Init+0xd0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001ce0:	4b03      	ldr	r3, [pc, #12]	@ (8001cf0 <ssd1306_Init+0xd0>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001ce6:	4b02      	ldr	r3, [pc, #8]	@ (8001cf0 <ssd1306_Init+0xd0>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	711a      	strb	r2, [r3, #4]
}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000554 	.word	0x20000554

08001cf4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <ssd1306_Fill+0x14>
 8001d04:	2300      	movs	r3, #0
 8001d06:	e000      	b.n	8001d0a <ssd1306_Fill+0x16>
 8001d08:	23ff      	movs	r3, #255	@ 0xff
 8001d0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4803      	ldr	r0, [pc, #12]	@ (8001d20 <ssd1306_Fill+0x2c>)
 8001d12:	f009 f949 	bl	800afa8 <memset>
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000354 	.word	0x20000354

08001d24 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	71fb      	strb	r3, [r7, #7]
 8001d2e:	e016      	b.n	8001d5e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	3b50      	subs	r3, #80	@ 0x50
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff ff40 	bl	8001bbc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7ff ff3d 	bl	8001bbc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001d42:	2010      	movs	r0, #16
 8001d44:	f7ff ff3a 	bl	8001bbc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	01db      	lsls	r3, r3, #7
 8001d4c:	4a08      	ldr	r2, [pc, #32]	@ (8001d70 <ssd1306_UpdateScreen+0x4c>)
 8001d4e:	4413      	add	r3, r2
 8001d50:	2180      	movs	r1, #128	@ 0x80
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff4a 	bl	8001bec <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	71fb      	strb	r3, [r7, #7]
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	d9e5      	bls.n	8001d30 <ssd1306_UpdateScreen+0xc>
    }
}
 8001d64:	bf00      	nop
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000354 	.word	0x20000354

08001d74 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	460b      	mov	r3, r1
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	4613      	mov	r3, r2
 8001d84:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	db3d      	blt.n	8001e0a <ssd1306_DrawPixel+0x96>
 8001d8e:	79bb      	ldrb	r3, [r7, #6]
 8001d90:	2b1f      	cmp	r3, #31
 8001d92:	d83a      	bhi.n	8001e0a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001d94:	797b      	ldrb	r3, [r7, #5]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d11a      	bne.n	8001dd0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001d9a:	79fa      	ldrb	r2, [r7, #7]
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	08db      	lsrs	r3, r3, #3
 8001da0:	b2d8      	uxtb	r0, r3
 8001da2:	4603      	mov	r3, r0
 8001da4:	01db      	lsls	r3, r3, #7
 8001da6:	4413      	add	r3, r2
 8001da8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e14 <ssd1306_DrawPixel+0xa0>)
 8001daa:	5cd3      	ldrb	r3, [r2, r3]
 8001dac:	b25a      	sxtb	r2, r3
 8001dae:	79bb      	ldrb	r3, [r7, #6]
 8001db0:	f003 0307 	and.w	r3, r3, #7
 8001db4:	2101      	movs	r1, #1
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b259      	sxtb	r1, r3
 8001dc0:	79fa      	ldrb	r2, [r7, #7]
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	01db      	lsls	r3, r3, #7
 8001dc6:	4413      	add	r3, r2
 8001dc8:	b2c9      	uxtb	r1, r1
 8001dca:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <ssd1306_DrawPixel+0xa0>)
 8001dcc:	54d1      	strb	r1, [r2, r3]
 8001dce:	e01d      	b.n	8001e0c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001dd0:	79fa      	ldrb	r2, [r7, #7]
 8001dd2:	79bb      	ldrb	r3, [r7, #6]
 8001dd4:	08db      	lsrs	r3, r3, #3
 8001dd6:	b2d8      	uxtb	r0, r3
 8001dd8:	4603      	mov	r3, r0
 8001dda:	01db      	lsls	r3, r3, #7
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a0d      	ldr	r2, [pc, #52]	@ (8001e14 <ssd1306_DrawPixel+0xa0>)
 8001de0:	5cd3      	ldrb	r3, [r2, r3]
 8001de2:	b25a      	sxtb	r2, r3
 8001de4:	79bb      	ldrb	r3, [r7, #6]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f303 	lsl.w	r3, r1, r3
 8001df0:	b25b      	sxtb	r3, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	b25b      	sxtb	r3, r3
 8001df6:	4013      	ands	r3, r2
 8001df8:	b259      	sxtb	r1, r3
 8001dfa:	79fa      	ldrb	r2, [r7, #7]
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	01db      	lsls	r3, r3, #7
 8001e00:	4413      	add	r3, r2
 8001e02:	b2c9      	uxtb	r1, r1
 8001e04:	4a03      	ldr	r2, [pc, #12]	@ (8001e14 <ssd1306_DrawPixel+0xa0>)
 8001e06:	54d1      	strb	r1, [r2, r3]
 8001e08:	e000      	b.n	8001e0c <ssd1306_DrawPixel+0x98>
        return;
 8001e0a:	bf00      	nop
    }
}
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	20000354 	.word	0x20000354

08001e18 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001e18:	b590      	push	{r4, r7, lr}
 8001e1a:	b089      	sub	sp, #36	@ 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4604      	mov	r4, r0
 8001e20:	4638      	mov	r0, r7
 8001e22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001e26:	4623      	mov	r3, r4
 8001e28:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001e2a:	7bfb      	ldrb	r3, [r7, #15]
 8001e2c:	2b1f      	cmp	r3, #31
 8001e2e:	d902      	bls.n	8001e36 <ssd1306_WriteChar+0x1e>
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e34:	d901      	bls.n	8001e3a <ssd1306_WriteChar+0x22>
        return 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e079      	b.n	8001f2e <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d005      	beq.n	8001e4c <ssd1306_WriteChar+0x34>
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	3b20      	subs	r3, #32
 8001e46:	4413      	add	r3, r2
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	e000      	b.n	8001e4e <ssd1306_WriteChar+0x36>
 8001e4c:	783b      	ldrb	r3, [r7, #0]
 8001e4e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001e50:	4b39      	ldr	r3, [pc, #228]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
 8001e58:	4413      	add	r3, r2
 8001e5a:	2b80      	cmp	r3, #128	@ 0x80
 8001e5c:	dc06      	bgt.n	8001e6c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001e5e:	4b36      	ldr	r3, [pc, #216]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001e60:	885b      	ldrh	r3, [r3, #2]
 8001e62:	461a      	mov	r2, r3
 8001e64:	787b      	ldrb	r3, [r7, #1]
 8001e66:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	dd01      	ble.n	8001e70 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	e05e      	b.n	8001f2e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	e04d      	b.n	8001f12 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	3b20      	subs	r3, #32
 8001e7c:	7879      	ldrb	r1, [r7, #1]
 8001e7e:	fb01 f303 	mul.w	r3, r1, r3
 8001e82:	4619      	mov	r1, r3
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	440b      	add	r3, r1
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	4413      	add	r3, r2
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001e90:	2300      	movs	r3, #0
 8001e92:	61bb      	str	r3, [r7, #24]
 8001e94:	e036      	b.n	8001f04 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d013      	beq.n	8001ece <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001ea8:	881b      	ldrh	r3, [r3, #0]
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b2d8      	uxtb	r0, r3
 8001eb4:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001eb6:	885b      	ldrh	r3, [r3, #2]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f7ff ff54 	bl	8001d74 <ssd1306_DrawPixel>
 8001ecc:	e017      	b.n	8001efe <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ece:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	4413      	add	r3, r2
 8001eda:	b2d8      	uxtb	r0, r3
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001ede:	885b      	ldrh	r3, [r3, #2]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b2d9      	uxtb	r1, r3
 8001eea:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	bf0c      	ite	eq
 8001ef2:	2301      	moveq	r3, #1
 8001ef4:	2300      	movne	r3, #0
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f7ff ff3b 	bl	8001d74 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	3301      	adds	r3, #1
 8001f02:	61bb      	str	r3, [r7, #24]
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3c4      	bcc.n	8001e96 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	61fb      	str	r3, [r7, #28]
 8001f12:	787b      	ldrb	r3, [r7, #1]
 8001f14:	461a      	mov	r2, r3
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d3ac      	bcc.n	8001e76 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001f1e:	881a      	ldrh	r2, [r3, #0]
 8001f20:	7dfb      	ldrb	r3, [r7, #23]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	4413      	add	r3, r2
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <ssd1306_WriteChar+0x120>)
 8001f2a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3724      	adds	r7, #36	@ 0x24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd90      	pop	{r4, r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000554 	.word	0x20000554

08001f3c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	4638      	mov	r0, r7
 8001f46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001f4a:	e013      	b.n	8001f74 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	7818      	ldrb	r0, [r3, #0]
 8001f50:	7e3b      	ldrb	r3, [r7, #24]
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	463b      	mov	r3, r7
 8001f56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f58:	f7ff ff5e 	bl	8001e18 <ssd1306_WriteChar>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d002      	beq.n	8001f6e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	e008      	b.n	8001f80 <ssd1306_WriteString+0x44>
        }
        str++;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	3301      	adds	r3, #1
 8001f72:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1e7      	bne.n	8001f4c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	781b      	ldrb	r3, [r3, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	460a      	mov	r2, r1
 8001f92:	71fb      	strb	r3, [r7, #7]
 8001f94:	4613      	mov	r3, r2
 8001f96:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <ssd1306_SetCursor+0x2c>)
 8001f9e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001fa0:	79bb      	ldrb	r3, [r7, #6]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	4b03      	ldr	r3, [pc, #12]	@ (8001fb4 <ssd1306_SetCursor+0x2c>)
 8001fa6:	805a      	strh	r2, [r3, #2]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000554 	.word	0x20000554

08001fb8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001fc2:	2381      	movs	r3, #129	@ 0x81
 8001fc4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff fdf7 	bl	8001bbc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff fdf3 	bl	8001bbc <ssd1306_WriteCommand>
}
 8001fd6:	bf00      	nop
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d005      	beq.n	8001ffc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ff0:	23af      	movs	r3, #175	@ 0xaf
 8001ff2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ff4:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <ssd1306_SetDisplayOn+0x38>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	715a      	strb	r2, [r3, #5]
 8001ffa:	e004      	b.n	8002006 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ffc:	23ae      	movs	r3, #174	@ 0xae
 8001ffe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <ssd1306_SetDisplayOn+0x38>)
 8002002:	2200      	movs	r2, #0
 8002004:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff fdd7 	bl	8001bbc <ssd1306_WriteCommand>
}
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000554 	.word	0x20000554

0800201c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <HAL_Init+0x28>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	@ (8002044 <HAL_Init+0x28>)
 8002026:	f043 0310 	orr.w	r3, r3, #16
 800202a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f000 f947 	bl	80022c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	200f      	movs	r0, #15
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fbd0 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40022000 	.word	0x40022000

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f95f 	bl	800232a <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f000 f927 	bl	80022d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	@ (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000008 	.word	0x20000008
 80020a4:	20000004 	.word	0x20000004

080020a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b05      	ldr	r3, [pc, #20]	@ (80020c4 <HAL_IncTick+0x1c>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HAL_IncTick+0x20>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a03      	ldr	r2, [pc, #12]	@ (80020c8 <HAL_IncTick+0x20>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	20000008 	.word	0x20000008
 80020c8:	2000055c 	.word	0x2000055c

080020cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return uwTick;
 80020d0:	4b02      	ldr	r3, [pc, #8]	@ (80020dc <HAL_GetTick+0x10>)
 80020d2:	681b      	ldr	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr
 80020dc:	2000055c 	.word	0x2000055c

080020e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e8:	f7ff fff0 	bl	80020cc <HAL_GetTick>
 80020ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f8:	d005      	beq.n	8002106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <HAL_Delay+0x44>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	461a      	mov	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4413      	add	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002106:	bf00      	nop
 8002108:	f7ff ffe0 	bl	80020cc <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	429a      	cmp	r2, r3
 8002116:	d8f7      	bhi.n	8002108 <HAL_Delay+0x28>
  {
  }
}
 8002118:	bf00      	nop
 800211a:	bf00      	nop
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000008 	.word	0x20000008

08002128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002138:	4b0c      	ldr	r3, [pc, #48]	@ (800216c <__NVIC_SetPriorityGrouping+0x44>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002144:	4013      	ands	r3, r2
 8002146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002150:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800215a:	4a04      	ldr	r2, [pc, #16]	@ (800216c <__NVIC_SetPriorityGrouping+0x44>)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	60d3      	str	r3, [r2, #12]
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002174:	4b04      	ldr	r3, [pc, #16]	@ (8002188 <__NVIC_GetPriorityGrouping+0x18>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	0a1b      	lsrs	r3, r3, #8
 800217a:	f003 0307 	and.w	r3, r3, #7
}
 800217e:	4618      	mov	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219a:	2b00      	cmp	r3, #0
 800219c:	db0b      	blt.n	80021b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	f003 021f 	and.w	r2, r3, #31
 80021a4:	4906      	ldr	r1, [pc, #24]	@ (80021c0 <__NVIC_EnableIRQ+0x34>)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	095b      	lsrs	r3, r3, #5
 80021ac:	2001      	movs	r0, #1
 80021ae:	fa00 f202 	lsl.w	r2, r0, r2
 80021b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	e000e100 	.word	0xe000e100

080021c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	db0a      	blt.n	80021ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	490c      	ldr	r1, [pc, #48]	@ (8002210 <__NVIC_SetPriority+0x4c>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	440b      	add	r3, r1
 80021e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ec:	e00a      	b.n	8002204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4908      	ldr	r1, [pc, #32]	@ (8002214 <__NVIC_SetPriority+0x50>)
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	3b04      	subs	r3, #4
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	440b      	add	r3, r1
 8002202:	761a      	strb	r2, [r3, #24]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	e000e100 	.word	0xe000e100
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002218:	b480      	push	{r7}
 800221a:	b089      	sub	sp, #36	@ 0x24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f1c3 0307 	rsb	r3, r3, #7
 8002232:	2b04      	cmp	r3, #4
 8002234:	bf28      	it	cs
 8002236:	2304      	movcs	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3304      	adds	r3, #4
 800223e:	2b06      	cmp	r3, #6
 8002240:	d902      	bls.n	8002248 <NVIC_EncodePriority+0x30>
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3b03      	subs	r3, #3
 8002246:	e000      	b.n	800224a <NVIC_EncodePriority+0x32>
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43da      	mvns	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	401a      	ands	r2, r3
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002260:	f04f 31ff 	mov.w	r1, #4294967295
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	fa01 f303 	lsl.w	r3, r1, r3
 800226a:	43d9      	mvns	r1, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	4313      	orrs	r3, r2
         );
}
 8002272:	4618      	mov	r0, r3
 8002274:	3724      	adds	r7, #36	@ 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3b01      	subs	r3, #1
 8002288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800228c:	d301      	bcc.n	8002292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800228e:	2301      	movs	r3, #1
 8002290:	e00f      	b.n	80022b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002292:	4a0a      	ldr	r2, [pc, #40]	@ (80022bc <SysTick_Config+0x40>)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3b01      	subs	r3, #1
 8002298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800229a:	210f      	movs	r1, #15
 800229c:	f04f 30ff 	mov.w	r0, #4294967295
 80022a0:	f7ff ff90 	bl	80021c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022a4:	4b05      	ldr	r3, [pc, #20]	@ (80022bc <SysTick_Config+0x40>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022aa:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <SysTick_Config+0x40>)
 80022ac:	2207      	movs	r2, #7
 80022ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	e000e010 	.word	0xe000e010

080022c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f7ff ff2d 	bl	8002128 <__NVIC_SetPriorityGrouping>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b086      	sub	sp, #24
 80022da:	af00      	add	r7, sp, #0
 80022dc:	4603      	mov	r3, r0
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	607a      	str	r2, [r7, #4]
 80022e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022e8:	f7ff ff42 	bl	8002170 <__NVIC_GetPriorityGrouping>
 80022ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68b9      	ldr	r1, [r7, #8]
 80022f2:	6978      	ldr	r0, [r7, #20]
 80022f4:	f7ff ff90 	bl	8002218 <NVIC_EncodePriority>
 80022f8:	4602      	mov	r2, r0
 80022fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fe:	4611      	mov	r1, r2
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff5f 	bl	80021c4 <__NVIC_SetPriority>
}
 8002306:	bf00      	nop
 8002308:	3718      	adds	r7, #24
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b082      	sub	sp, #8
 8002312:	af00      	add	r7, sp, #0
 8002314:	4603      	mov	r3, r0
 8002316:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff35 	bl	800218c <__NVIC_EnableIRQ>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b082      	sub	sp, #8
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff ffa2 	bl	800227c <SysTick_Config>
 8002338:	4603      	mov	r3, r0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002346:	b087      	sub	sp, #28
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800235e:	4b2f      	ldr	r3, [pc, #188]	@ (800241c <HAL_FLASH_Program+0xd8>)
 8002360:	7e1b      	ldrb	r3, [r3, #24]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d101      	bne.n	800236a <HAL_FLASH_Program+0x26>
 8002366:	2302      	movs	r3, #2
 8002368:	e054      	b.n	8002414 <HAL_FLASH_Program+0xd0>
 800236a:	4b2c      	ldr	r3, [pc, #176]	@ (800241c <HAL_FLASH_Program+0xd8>)
 800236c:	2201      	movs	r2, #1
 800236e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002370:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002374:	f000 f8a8 	bl	80024c8 <FLASH_WaitForLastOperation>
 8002378:	4603      	mov	r3, r0
 800237a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800237c:	7dfb      	ldrb	r3, [r7, #23]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d144      	bne.n	800240c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d102      	bne.n	800238e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002388:	2301      	movs	r3, #1
 800238a:	757b      	strb	r3, [r7, #21]
 800238c:	e007      	b.n	800239e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2b02      	cmp	r3, #2
 8002392:	d102      	bne.n	800239a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002394:	2302      	movs	r3, #2
 8002396:	757b      	strb	r3, [r7, #21]
 8002398:	e001      	b.n	800239e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800239a:	2304      	movs	r3, #4
 800239c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800239e:	2300      	movs	r3, #0
 80023a0:	75bb      	strb	r3, [r7, #22]
 80023a2:	e02d      	b.n	8002400 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80023a4:	7dbb      	ldrb	r3, [r7, #22]
 80023a6:	005a      	lsls	r2, r3, #1
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	eb02 0c03 	add.w	ip, r2, r3
 80023ae:	7dbb      	ldrb	r3, [r7, #22]
 80023b0:	0119      	lsls	r1, r3, #4
 80023b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023b6:	f1c1 0620 	rsb	r6, r1, #32
 80023ba:	f1a1 0020 	sub.w	r0, r1, #32
 80023be:	fa22 f401 	lsr.w	r4, r2, r1
 80023c2:	fa03 f606 	lsl.w	r6, r3, r6
 80023c6:	4334      	orrs	r4, r6
 80023c8:	fa23 f000 	lsr.w	r0, r3, r0
 80023cc:	4304      	orrs	r4, r0
 80023ce:	fa23 f501 	lsr.w	r5, r3, r1
 80023d2:	b2a3      	uxth	r3, r4
 80023d4:	4619      	mov	r1, r3
 80023d6:	4660      	mov	r0, ip
 80023d8:	f000 f85a 	bl	8002490 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80023dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80023e0:	f000 f872 	bl	80024c8 <FLASH_WaitForLastOperation>
 80023e4:	4603      	mov	r3, r0
 80023e6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80023e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_FLASH_Program+0xdc>)
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002420 <HAL_FLASH_Program+0xdc>)
 80023ee:	f023 0301 	bic.w	r3, r3, #1
 80023f2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d107      	bne.n	800240a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80023fa:	7dbb      	ldrb	r3, [r7, #22]
 80023fc:	3301      	adds	r3, #1
 80023fe:	75bb      	strb	r3, [r7, #22]
 8002400:	7dba      	ldrb	r2, [r7, #22]
 8002402:	7d7b      	ldrb	r3, [r7, #21]
 8002404:	429a      	cmp	r2, r3
 8002406:	d3cd      	bcc.n	80023a4 <HAL_FLASH_Program+0x60>
 8002408:	e000      	b.n	800240c <HAL_FLASH_Program+0xc8>
      {
        break;
 800240a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800240c:	4b03      	ldr	r3, [pc, #12]	@ (800241c <HAL_FLASH_Program+0xd8>)
 800240e:	2200      	movs	r2, #0
 8002410:	761a      	strb	r2, [r3, #24]

  return status;
 8002412:	7dfb      	ldrb	r3, [r7, #23]
}
 8002414:	4618      	mov	r0, r3
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800241c:	20000560 	.word	0x20000560
 8002420:	40022000 	.word	0x40022000

08002424 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800242e:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <HAL_FLASH_Unlock+0x40>)
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00d      	beq.n	8002456 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800243a:	4b0a      	ldr	r3, [pc, #40]	@ (8002464 <HAL_FLASH_Unlock+0x40>)
 800243c:	4a0a      	ldr	r2, [pc, #40]	@ (8002468 <HAL_FLASH_Unlock+0x44>)
 800243e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002440:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <HAL_FLASH_Unlock+0x40>)
 8002442:	4a0a      	ldr	r2, [pc, #40]	@ (800246c <HAL_FLASH_Unlock+0x48>)
 8002444:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002446:	4b07      	ldr	r3, [pc, #28]	@ (8002464 <HAL_FLASH_Unlock+0x40>)
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002456:	79fb      	ldrb	r3, [r7, #7]
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40022000 	.word	0x40022000
 8002468:	45670123 	.word	0x45670123
 800246c:	cdef89ab 	.word	0xcdef89ab

08002470 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002474:	4b05      	ldr	r3, [pc, #20]	@ (800248c <HAL_FLASH_Lock+0x1c>)
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	4a04      	ldr	r2, [pc, #16]	@ (800248c <HAL_FLASH_Lock+0x1c>)
 800247a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800247e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	40022000 	.word	0x40022000

08002490 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <FLASH_Program_HalfWord+0x30>)
 800249e:	2200      	movs	r2, #0
 80024a0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80024a2:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <FLASH_Program_HalfWord+0x34>)
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	4a07      	ldr	r2, [pc, #28]	@ (80024c4 <FLASH_Program_HalfWord+0x34>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	887a      	ldrh	r2, [r7, #2]
 80024b2:	801a      	strh	r2, [r3, #0]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	20000560 	.word	0x20000560
 80024c4:	40022000 	.word	0x40022000

080024c8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff fdfc 	bl	80020cc <HAL_GetTick>
 80024d4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80024d6:	e010      	b.n	80024fa <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024de:	d00c      	beq.n	80024fa <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d007      	beq.n	80024f6 <FLASH_WaitForLastOperation+0x2e>
 80024e6:	f7ff fdf1 	bl	80020cc <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d201      	bcs.n	80024fa <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e025      	b.n	8002546 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80024fa:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1e8      	bne.n	80024d8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002506:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002512:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 8002514:	2220      	movs	r2, #32
 8002516:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002518:	4b0d      	ldr	r3, [pc, #52]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 0310 	and.w	r3, r3, #16
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10b      	bne.n	800253c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002524:	4b0a      	ldr	r3, [pc, #40]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800252c:	2b00      	cmp	r3, #0
 800252e:	d105      	bne.n	800253c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002530:	4b07      	ldr	r3, [pc, #28]	@ (8002550 <FLASH_WaitForLastOperation+0x88>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800253c:	f000 f80a 	bl	8002554 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e000      	b.n	8002546 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40022000 	.word	0x40022000

08002554 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800255e:	4b23      	ldr	r3, [pc, #140]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f003 0310 	and.w	r3, r3, #16
 8002566:	2b00      	cmp	r3, #0
 8002568:	d009      	beq.n	800257e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800256a:	4b21      	ldr	r3, [pc, #132]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	4a1f      	ldr	r2, [pc, #124]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 8002574:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f043 0310 	orr.w	r3, r3, #16
 800257c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800257e:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	d009      	beq.n	800259e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800258a:	4b19      	ldr	r3, [pc, #100]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	4a17      	ldr	r2, [pc, #92]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 8002594:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f043 0304 	orr.w	r3, r3, #4
 800259c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800259e:	4b13      	ldr	r3, [pc, #76]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025a0:	69db      	ldr	r3, [r3, #28]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00b      	beq.n	80025c2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80025aa:	4b11      	ldr	r3, [pc, #68]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	f043 0304 	orr.w	r3, r3, #4
 80025b2:	4a0f      	ldr	r2, [pc, #60]	@ (80025f0 <FLASH_SetErrorCode+0x9c>)
 80025b4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80025b6:	4b0d      	ldr	r3, [pc, #52]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	4a0c      	ldr	r2, [pc, #48]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025bc:	f023 0301 	bic.w	r3, r3, #1
 80025c0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f240 1201 	movw	r2, #257	@ 0x101
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d106      	bne.n	80025da <FLASH_SetErrorCode+0x86>
 80025cc:	4b07      	ldr	r3, [pc, #28]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	4a06      	ldr	r2, [pc, #24]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025d2:	f023 0301 	bic.w	r3, r3, #1
 80025d6:	61d3      	str	r3, [r2, #28]
}  
 80025d8:	e002      	b.n	80025e0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80025da:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <FLASH_SetErrorCode+0x98>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	60d3      	str	r3, [r2, #12]
}  
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	40022000 	.word	0x40022000
 80025f0:	20000560 	.word	0x20000560

080025f4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002606:	4b2f      	ldr	r3, [pc, #188]	@ (80026c4 <HAL_FLASHEx_Erase+0xd0>)
 8002608:	7e1b      	ldrb	r3, [r3, #24]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <HAL_FLASHEx_Erase+0x1e>
 800260e:	2302      	movs	r3, #2
 8002610:	e053      	b.n	80026ba <HAL_FLASHEx_Erase+0xc6>
 8002612:	4b2c      	ldr	r3, [pc, #176]	@ (80026c4 <HAL_FLASHEx_Erase+0xd0>)
 8002614:	2201      	movs	r2, #1
 8002616:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b02      	cmp	r3, #2
 800261e:	d116      	bne.n	800264e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002620:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002624:	f7ff ff50 	bl	80024c8 <FLASH_WaitForLastOperation>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d141      	bne.n	80026b2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800262e:	2001      	movs	r0, #1
 8002630:	f000 f84c 	bl	80026cc <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002634:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002638:	f7ff ff46 	bl	80024c8 <FLASH_WaitForLastOperation>
 800263c:	4603      	mov	r3, r0
 800263e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002640:	4b21      	ldr	r3, [pc, #132]	@ (80026c8 <HAL_FLASHEx_Erase+0xd4>)
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	4a20      	ldr	r2, [pc, #128]	@ (80026c8 <HAL_FLASHEx_Erase+0xd4>)
 8002646:	f023 0304 	bic.w	r3, r3, #4
 800264a:	6113      	str	r3, [r2, #16]
 800264c:	e031      	b.n	80026b2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800264e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002652:	f7ff ff39 	bl	80024c8 <FLASH_WaitForLastOperation>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d12a      	bne.n	80026b2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	f04f 32ff 	mov.w	r2, #4294967295
 8002662:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	e019      	b.n	80026a0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800266c:	68b8      	ldr	r0, [r7, #8]
 800266e:	f000 f849 	bl	8002704 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002672:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002676:	f7ff ff27 	bl	80024c8 <FLASH_WaitForLastOperation>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800267e:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <HAL_FLASHEx_Erase+0xd4>)
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	4a11      	ldr	r2, [pc, #68]	@ (80026c8 <HAL_FLASHEx_Erase+0xd4>)
 8002684:	f023 0302 	bic.w	r3, r3, #2
 8002688:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	601a      	str	r2, [r3, #0]
            break;
 8002696:	e00c      	b.n	80026b2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800269e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	029a      	lsls	r2, r3, #10
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	4413      	add	r3, r2
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d3dc      	bcc.n	800266c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80026b2:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <HAL_FLASHEx_Erase+0xd0>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	761a      	strb	r2, [r3, #24]

  return status;
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20000560 	.word	0x20000560
 80026c8:	40022000 	.word	0x40022000

080026cc <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80026d4:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <FLASH_MassErase+0x30>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80026da:	4b09      	ldr	r3, [pc, #36]	@ (8002700 <FLASH_MassErase+0x34>)
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	4a08      	ldr	r2, [pc, #32]	@ (8002700 <FLASH_MassErase+0x34>)
 80026e0:	f043 0304 	orr.w	r3, r3, #4
 80026e4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <FLASH_MassErase+0x34>)
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	4a05      	ldr	r2, [pc, #20]	@ (8002700 <FLASH_MassErase+0x34>)
 80026ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026f0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr
 80026fc:	20000560 	.word	0x20000560
 8002700:	40022000 	.word	0x40022000

08002704 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800270c:	4b0b      	ldr	r3, [pc, #44]	@ (800273c <FLASH_PageErase+0x38>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002712:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <FLASH_PageErase+0x3c>)
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	4a0a      	ldr	r2, [pc, #40]	@ (8002740 <FLASH_PageErase+0x3c>)
 8002718:	f043 0302 	orr.w	r3, r3, #2
 800271c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800271e:	4a08      	ldr	r2, [pc, #32]	@ (8002740 <FLASH_PageErase+0x3c>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <FLASH_PageErase+0x3c>)
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	4a05      	ldr	r2, [pc, #20]	@ (8002740 <FLASH_PageErase+0x3c>)
 800272a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800272e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000560 	.word	0x20000560
 8002740:	40022000 	.word	0x40022000

08002744 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002744:	b480      	push	{r7}
 8002746:	b08b      	sub	sp, #44	@ 0x2c
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002752:	2300      	movs	r3, #0
 8002754:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002756:	e169      	b.n	8002a2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002758:	2201      	movs	r2, #1
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	69fa      	ldr	r2, [r7, #28]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	429a      	cmp	r2, r3
 8002772:	f040 8158 	bne.w	8002a26 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	4a9a      	ldr	r2, [pc, #616]	@ (80029e4 <HAL_GPIO_Init+0x2a0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d05e      	beq.n	800283e <HAL_GPIO_Init+0xfa>
 8002780:	4a98      	ldr	r2, [pc, #608]	@ (80029e4 <HAL_GPIO_Init+0x2a0>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d875      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 8002786:	4a98      	ldr	r2, [pc, #608]	@ (80029e8 <HAL_GPIO_Init+0x2a4>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d058      	beq.n	800283e <HAL_GPIO_Init+0xfa>
 800278c:	4a96      	ldr	r2, [pc, #600]	@ (80029e8 <HAL_GPIO_Init+0x2a4>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d86f      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 8002792:	4a96      	ldr	r2, [pc, #600]	@ (80029ec <HAL_GPIO_Init+0x2a8>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d052      	beq.n	800283e <HAL_GPIO_Init+0xfa>
 8002798:	4a94      	ldr	r2, [pc, #592]	@ (80029ec <HAL_GPIO_Init+0x2a8>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d869      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 800279e:	4a94      	ldr	r2, [pc, #592]	@ (80029f0 <HAL_GPIO_Init+0x2ac>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d04c      	beq.n	800283e <HAL_GPIO_Init+0xfa>
 80027a4:	4a92      	ldr	r2, [pc, #584]	@ (80029f0 <HAL_GPIO_Init+0x2ac>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d863      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 80027aa:	4a92      	ldr	r2, [pc, #584]	@ (80029f4 <HAL_GPIO_Init+0x2b0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d046      	beq.n	800283e <HAL_GPIO_Init+0xfa>
 80027b0:	4a90      	ldr	r2, [pc, #576]	@ (80029f4 <HAL_GPIO_Init+0x2b0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d85d      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 80027b6:	2b12      	cmp	r3, #18
 80027b8:	d82a      	bhi.n	8002810 <HAL_GPIO_Init+0xcc>
 80027ba:	2b12      	cmp	r3, #18
 80027bc:	d859      	bhi.n	8002872 <HAL_GPIO_Init+0x12e>
 80027be:	a201      	add	r2, pc, #4	@ (adr r2, 80027c4 <HAL_GPIO_Init+0x80>)
 80027c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c4:	0800283f 	.word	0x0800283f
 80027c8:	08002819 	.word	0x08002819
 80027cc:	0800282b 	.word	0x0800282b
 80027d0:	0800286d 	.word	0x0800286d
 80027d4:	08002873 	.word	0x08002873
 80027d8:	08002873 	.word	0x08002873
 80027dc:	08002873 	.word	0x08002873
 80027e0:	08002873 	.word	0x08002873
 80027e4:	08002873 	.word	0x08002873
 80027e8:	08002873 	.word	0x08002873
 80027ec:	08002873 	.word	0x08002873
 80027f0:	08002873 	.word	0x08002873
 80027f4:	08002873 	.word	0x08002873
 80027f8:	08002873 	.word	0x08002873
 80027fc:	08002873 	.word	0x08002873
 8002800:	08002873 	.word	0x08002873
 8002804:	08002873 	.word	0x08002873
 8002808:	08002821 	.word	0x08002821
 800280c:	08002835 	.word	0x08002835
 8002810:	4a79      	ldr	r2, [pc, #484]	@ (80029f8 <HAL_GPIO_Init+0x2b4>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d013      	beq.n	800283e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002816:	e02c      	b.n	8002872 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	623b      	str	r3, [r7, #32]
          break;
 800281e:	e029      	b.n	8002874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	3304      	adds	r3, #4
 8002826:	623b      	str	r3, [r7, #32]
          break;
 8002828:	e024      	b.n	8002874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	3308      	adds	r3, #8
 8002830:	623b      	str	r3, [r7, #32]
          break;
 8002832:	e01f      	b.n	8002874 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	330c      	adds	r3, #12
 800283a:	623b      	str	r3, [r7, #32]
          break;
 800283c:	e01a      	b.n	8002874 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d102      	bne.n	800284c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002846:	2304      	movs	r3, #4
 8002848:	623b      	str	r3, [r7, #32]
          break;
 800284a:	e013      	b.n	8002874 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d105      	bne.n	8002860 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002854:	2308      	movs	r3, #8
 8002856:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69fa      	ldr	r2, [r7, #28]
 800285c:	611a      	str	r2, [r3, #16]
          break;
 800285e:	e009      	b.n	8002874 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002860:	2308      	movs	r3, #8
 8002862:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69fa      	ldr	r2, [r7, #28]
 8002868:	615a      	str	r2, [r3, #20]
          break;
 800286a:	e003      	b.n	8002874 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
          break;
 8002870:	e000      	b.n	8002874 <HAL_GPIO_Init+0x130>
          break;
 8002872:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	2bff      	cmp	r3, #255	@ 0xff
 8002878:	d801      	bhi.n	800287e <HAL_GPIO_Init+0x13a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	e001      	b.n	8002882 <HAL_GPIO_Init+0x13e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3304      	adds	r3, #4
 8002882:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	2bff      	cmp	r3, #255	@ 0xff
 8002888:	d802      	bhi.n	8002890 <HAL_GPIO_Init+0x14c>
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	e002      	b.n	8002896 <HAL_GPIO_Init+0x152>
 8002890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002892:	3b08      	subs	r3, #8
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	210f      	movs	r1, #15
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	fa01 f303 	lsl.w	r3, r1, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	401a      	ands	r2, r3
 80028a8:	6a39      	ldr	r1, [r7, #32]
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	431a      	orrs	r2, r3
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80b1 	beq.w	8002a26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028c4:	4b4d      	ldr	r3, [pc, #308]	@ (80029fc <HAL_GPIO_Init+0x2b8>)
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	4a4c      	ldr	r2, [pc, #304]	@ (80029fc <HAL_GPIO_Init+0x2b8>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	6193      	str	r3, [r2, #24]
 80028d0:	4b4a      	ldr	r3, [pc, #296]	@ (80029fc <HAL_GPIO_Init+0x2b8>)
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028dc:	4a48      	ldr	r2, [pc, #288]	@ (8002a00 <HAL_GPIO_Init+0x2bc>)
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	089b      	lsrs	r3, r3, #2
 80028e2:	3302      	adds	r3, #2
 80028e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	220f      	movs	r2, #15
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a40      	ldr	r2, [pc, #256]	@ (8002a04 <HAL_GPIO_Init+0x2c0>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d013      	beq.n	8002930 <HAL_GPIO_Init+0x1ec>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a08 <HAL_GPIO_Init+0x2c4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d00d      	beq.n	800292c <HAL_GPIO_Init+0x1e8>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a3e      	ldr	r2, [pc, #248]	@ (8002a0c <HAL_GPIO_Init+0x2c8>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d007      	beq.n	8002928 <HAL_GPIO_Init+0x1e4>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a3d      	ldr	r2, [pc, #244]	@ (8002a10 <HAL_GPIO_Init+0x2cc>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d101      	bne.n	8002924 <HAL_GPIO_Init+0x1e0>
 8002920:	2303      	movs	r3, #3
 8002922:	e006      	b.n	8002932 <HAL_GPIO_Init+0x1ee>
 8002924:	2304      	movs	r3, #4
 8002926:	e004      	b.n	8002932 <HAL_GPIO_Init+0x1ee>
 8002928:	2302      	movs	r3, #2
 800292a:	e002      	b.n	8002932 <HAL_GPIO_Init+0x1ee>
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <HAL_GPIO_Init+0x1ee>
 8002930:	2300      	movs	r3, #0
 8002932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002934:	f002 0203 	and.w	r2, r2, #3
 8002938:	0092      	lsls	r2, r2, #2
 800293a:	4093      	lsls	r3, r2
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	4313      	orrs	r3, r2
 8002940:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002942:	492f      	ldr	r1, [pc, #188]	@ (8002a00 <HAL_GPIO_Init+0x2bc>)
 8002944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002946:	089b      	lsrs	r3, r3, #2
 8002948:	3302      	adds	r3, #2
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d006      	beq.n	800296a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800295c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	492c      	ldr	r1, [pc, #176]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]
 8002968:	e006      	b.n	8002978 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800296a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	43db      	mvns	r3, r3
 8002972:	4928      	ldr	r1, [pc, #160]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 8002974:	4013      	ands	r3, r2
 8002976:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002984:	4b23      	ldr	r3, [pc, #140]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	4922      	ldr	r1, [pc, #136]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	60cb      	str	r3, [r1, #12]
 8002990:	e006      	b.n	80029a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002992:	4b20      	ldr	r3, [pc, #128]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	43db      	mvns	r3, r3
 800299a:	491e      	ldr	r1, [pc, #120]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 800299c:	4013      	ands	r3, r2
 800299e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d006      	beq.n	80029ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029ac:	4b19      	ldr	r3, [pc, #100]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	4918      	ldr	r1, [pc, #96]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
 80029b8:	e006      	b.n	80029c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029ba:	4b16      	ldr	r3, [pc, #88]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	4914      	ldr	r1, [pc, #80]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029c4:	4013      	ands	r3, r2
 80029c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d021      	beq.n	8002a18 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	490e      	ldr	r1, [pc, #56]	@ (8002a14 <HAL_GPIO_Init+0x2d0>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	4313      	orrs	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	e021      	b.n	8002a26 <HAL_GPIO_Init+0x2e2>
 80029e2:	bf00      	nop
 80029e4:	10320000 	.word	0x10320000
 80029e8:	10310000 	.word	0x10310000
 80029ec:	10220000 	.word	0x10220000
 80029f0:	10210000 	.word	0x10210000
 80029f4:	10120000 	.word	0x10120000
 80029f8:	10110000 	.word	0x10110000
 80029fc:	40021000 	.word	0x40021000
 8002a00:	40010000 	.word	0x40010000
 8002a04:	40010800 	.word	0x40010800
 8002a08:	40010c00 	.word	0x40010c00
 8002a0c:	40011000 	.word	0x40011000
 8002a10:	40011400 	.word	0x40011400
 8002a14:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a18:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <HAL_GPIO_Init+0x304>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	4909      	ldr	r1, [pc, #36]	@ (8002a48 <HAL_GPIO_Init+0x304>)
 8002a22:	4013      	ands	r3, r2
 8002a24:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	3301      	adds	r3, #1
 8002a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	fa22 f303 	lsr.w	r3, r2, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f47f ae8e 	bne.w	8002758 <HAL_GPIO_Init+0x14>
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	372c      	adds	r7, #44	@ 0x2c
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr
 8002a48:	40010400 	.word	0x40010400

08002a4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	460b      	mov	r3, r1
 8002a56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	887b      	ldrh	r3, [r7, #2]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d002      	beq.n	8002a6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
 8002a68:	e001      	b.n	8002a6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr

08002a7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	460b      	mov	r3, r1
 8002a84:	807b      	strh	r3, [r7, #2]
 8002a86:	4613      	mov	r3, r2
 8002a88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a8a:	787b      	ldrb	r3, [r7, #1]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d003      	beq.n	8002a98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a90:	887a      	ldrh	r2, [r7, #2]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a96:	e003      	b.n	8002aa0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a98:	887b      	ldrh	r3, [r7, #2]
 8002a9a:	041a      	lsls	r2, r3, #16
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	611a      	str	r2, [r3, #16]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr
	...

08002aac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e12b      	b.n	8002d16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d106      	bne.n	8002ad8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7fe feb4 	bl	8001840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2224      	movs	r2, #36	@ 0x24
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0201 	bic.w	r2, r2, #1
 8002aee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002afe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b10:	f002 fda2 	bl	8005658 <HAL_RCC_GetPCLK1Freq>
 8002b14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	4a81      	ldr	r2, [pc, #516]	@ (8002d20 <HAL_I2C_Init+0x274>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d807      	bhi.n	8002b30 <HAL_I2C_Init+0x84>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4a80      	ldr	r2, [pc, #512]	@ (8002d24 <HAL_I2C_Init+0x278>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	bf94      	ite	ls
 8002b28:	2301      	movls	r3, #1
 8002b2a:	2300      	movhi	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	e006      	b.n	8002b3e <HAL_I2C_Init+0x92>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4a7d      	ldr	r2, [pc, #500]	@ (8002d28 <HAL_I2C_Init+0x27c>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	bf94      	ite	ls
 8002b38:	2301      	movls	r3, #1
 8002b3a:	2300      	movhi	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e0e7      	b.n	8002d16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	4a78      	ldr	r2, [pc, #480]	@ (8002d2c <HAL_I2C_Init+0x280>)
 8002b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4e:	0c9b      	lsrs	r3, r3, #18
 8002b50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4a6a      	ldr	r2, [pc, #424]	@ (8002d20 <HAL_I2C_Init+0x274>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d802      	bhi.n	8002b80 <HAL_I2C_Init+0xd4>
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	e009      	b.n	8002b94 <HAL_I2C_Init+0xe8>
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	4a69      	ldr	r2, [pc, #420]	@ (8002d30 <HAL_I2C_Init+0x284>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	099b      	lsrs	r3, r3, #6
 8002b92:	3301      	adds	r3, #1
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	430b      	orrs	r3, r1
 8002b9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ba6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	495c      	ldr	r1, [pc, #368]	@ (8002d20 <HAL_I2C_Init+0x274>)
 8002bb0:	428b      	cmp	r3, r1
 8002bb2:	d819      	bhi.n	8002be8 <HAL_I2C_Init+0x13c>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	1e59      	subs	r1, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc2:	1c59      	adds	r1, r3, #1
 8002bc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002bc8:	400b      	ands	r3, r1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <HAL_I2C_Init+0x138>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1e59      	subs	r1, r3, #1
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bdc:	3301      	adds	r3, #1
 8002bde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be2:	e051      	b.n	8002c88 <HAL_I2C_Init+0x1dc>
 8002be4:	2304      	movs	r3, #4
 8002be6:	e04f      	b.n	8002c88 <HAL_I2C_Init+0x1dc>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d111      	bne.n	8002c14 <HAL_I2C_Init+0x168>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	1e58      	subs	r0, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	440b      	add	r3, r1
 8002bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c02:	3301      	adds	r3, #1
 8002c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	bf0c      	ite	eq
 8002c0c:	2301      	moveq	r3, #1
 8002c0e:	2300      	movne	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	e012      	b.n	8002c3a <HAL_I2C_Init+0x18e>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1e58      	subs	r0, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	0099      	lsls	r1, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_I2C_Init+0x196>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e022      	b.n	8002c88 <HAL_I2C_Init+0x1dc>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10e      	bne.n	8002c68 <HAL_I2C_Init+0x1bc>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1e58      	subs	r0, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6859      	ldr	r1, [r3, #4]
 8002c52:	460b      	mov	r3, r1
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	440b      	add	r3, r1
 8002c58:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c66:	e00f      	b.n	8002c88 <HAL_I2C_Init+0x1dc>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	1e58      	subs	r0, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6859      	ldr	r1, [r3, #4]
 8002c70:	460b      	mov	r3, r1
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	440b      	add	r3, r1
 8002c76:	0099      	lsls	r1, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	6809      	ldr	r1, [r1, #0]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69da      	ldr	r2, [r3, #28]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cb6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6911      	ldr	r1, [r2, #16]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	68d2      	ldr	r2, [r2, #12]
 8002cc2:	4311      	orrs	r1, r2
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6812      	ldr	r2, [r2, #0]
 8002cc8:	430b      	orrs	r3, r1
 8002cca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695a      	ldr	r2, [r3, #20]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0201 	orr.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	000186a0 	.word	0x000186a0
 8002d24:	001e847f 	.word	0x001e847f
 8002d28:	003d08ff 	.word	0x003d08ff
 8002d2c:	431bde83 	.word	0x431bde83
 8002d30:	10624dd3 	.word	0x10624dd3

08002d34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	4608      	mov	r0, r1
 8002d3e:	4611      	mov	r1, r2
 8002d40:	461a      	mov	r2, r3
 8002d42:	4603      	mov	r3, r0
 8002d44:	817b      	strh	r3, [r7, #10]
 8002d46:	460b      	mov	r3, r1
 8002d48:	813b      	strh	r3, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d4e:	f7ff f9bd 	bl	80020cc <HAL_GetTick>
 8002d52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	f040 80d9 	bne.w	8002f14 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	2319      	movs	r3, #25
 8002d68:	2201      	movs	r2, #1
 8002d6a:	496d      	ldr	r1, [pc, #436]	@ (8002f20 <HAL_I2C_Mem_Write+0x1ec>)
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 f971 	bl	8003054 <I2C_WaitOnFlagUntilTimeout>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e0cc      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d101      	bne.n	8002d8a <HAL_I2C_Mem_Write+0x56>
 8002d86:	2302      	movs	r3, #2
 8002d88:	e0c5      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d007      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dbe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2221      	movs	r2, #33	@ 0x21
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2240      	movs	r2, #64	@ 0x40
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6a3a      	ldr	r2, [r7, #32]
 8002dda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002de0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4a4d      	ldr	r2, [pc, #308]	@ (8002f24 <HAL_I2C_Mem_Write+0x1f0>)
 8002df0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002df2:	88f8      	ldrh	r0, [r7, #6]
 8002df4:	893a      	ldrh	r2, [r7, #8]
 8002df6:	8979      	ldrh	r1, [r7, #10]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	4603      	mov	r3, r0
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 f890 	bl	8002f28 <I2C_RequestMemoryWrite>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d052      	beq.n	8002eb4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e081      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f000 fa36 	bl	8003288 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00d      	beq.n	8002e3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	2b04      	cmp	r3, #4
 8002e28:	d107      	bne.n	8002e3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e06b      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e42:	781a      	ldrb	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	1c5a      	adds	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	695b      	ldr	r3, [r3, #20]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d11b      	bne.n	8002eb4 <HAL_I2C_Mem_Write+0x180>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d017      	beq.n	8002eb4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e88:	781a      	ldrb	r2, [r3, #0]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1aa      	bne.n	8002e12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 fa29 	bl	8003318 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00d      	beq.n	8002ee8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d107      	bne.n	8002ee4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e016      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ef6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e000      	b.n	8002f16 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002f14:	2302      	movs	r3, #2
  }
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	00100002 	.word	0x00100002
 8002f24:	ffff0000 	.word	0xffff0000

08002f28 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	4608      	mov	r0, r1
 8002f32:	4611      	mov	r1, r2
 8002f34:	461a      	mov	r2, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	817b      	strh	r3, [r7, #10]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	813b      	strh	r3, [r7, #8]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 f878 	bl	8003054 <I2C_WaitOnFlagUntilTimeout>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00d      	beq.n	8002f86 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f78:	d103      	bne.n	8002f82 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f80:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e05f      	b.n	8003046 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f86:	897b      	ldrh	r3, [r7, #10]
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f98:	6a3a      	ldr	r2, [r7, #32]
 8002f9a:	492d      	ldr	r1, [pc, #180]	@ (8003050 <I2C_RequestMemoryWrite+0x128>)
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f8d3 	bl	8003148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e04c      	b.n	8003046 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fc4:	6a39      	ldr	r1, [r7, #32]
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f95e 	bl	8003288 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00d      	beq.n	8002fee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d107      	bne.n	8002fea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fe8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e02b      	b.n	8003046 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fee:	88fb      	ldrh	r3, [r7, #6]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d105      	bne.n	8003000 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002ff4:	893b      	ldrh	r3, [r7, #8]
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	611a      	str	r2, [r3, #16]
 8002ffe:	e021      	b.n	8003044 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003000:	893b      	ldrh	r3, [r7, #8]
 8003002:	0a1b      	lsrs	r3, r3, #8
 8003004:	b29b      	uxth	r3, r3
 8003006:	b2da      	uxtb	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800300e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003010:	6a39      	ldr	r1, [r7, #32]
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f938 	bl	8003288 <I2C_WaitOnTXEFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00d      	beq.n	800303a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	2b04      	cmp	r3, #4
 8003024:	d107      	bne.n	8003036 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003034:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e005      	b.n	8003046 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800303a:	893b      	ldrh	r3, [r7, #8]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3718      	adds	r7, #24
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	00010002 	.word	0x00010002

08003054 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	4613      	mov	r3, r2
 8003062:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003064:	e048      	b.n	80030f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306c:	d044      	beq.n	80030f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306e:	f7ff f82d 	bl	80020cc <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d302      	bcc.n	8003084 <I2C_WaitOnFlagUntilTimeout+0x30>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d139      	bne.n	80030f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	0c1b      	lsrs	r3, r3, #16
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b01      	cmp	r3, #1
 800308c:	d10d      	bne.n	80030aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	43da      	mvns	r2, r3
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	4013      	ands	r3, r2
 800309a:	b29b      	uxth	r3, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	461a      	mov	r2, r3
 80030a8:	e00c      	b.n	80030c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	43da      	mvns	r2, r3
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	4013      	ands	r3, r2
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bf0c      	ite	eq
 80030bc:	2301      	moveq	r3, #1
 80030be:	2300      	movne	r3, #0
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	461a      	mov	r2, r3
 80030c4:	79fb      	ldrb	r3, [r7, #7]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d116      	bne.n	80030f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e4:	f043 0220 	orr.w	r2, r3, #32
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e023      	b.n	8003140 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	0c1b      	lsrs	r3, r3, #16
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d10d      	bne.n	800311e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	43da      	mvns	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4013      	ands	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	bf0c      	ite	eq
 8003114:	2301      	moveq	r3, #1
 8003116:	2300      	movne	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	461a      	mov	r2, r3
 800311c:	e00c      	b.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	43da      	mvns	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4013      	ands	r3, r2
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	429a      	cmp	r2, r3
 800313c:	d093      	beq.n	8003066 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3710      	adds	r7, #16
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
 8003154:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003156:	e071      	b.n	800323c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003166:	d123      	bne.n	80031b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003176:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003180:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2220      	movs	r2, #32
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	f043 0204 	orr.w	r2, r3, #4
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e067      	b.n	8003280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b6:	d041      	beq.n	800323c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b8:	f7fe ff88 	bl	80020cc <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d302      	bcc.n	80031ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d136      	bne.n	800323c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	0c1b      	lsrs	r3, r3, #16
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d10c      	bne.n	80031f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	43da      	mvns	r2, r3
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4013      	ands	r3, r2
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	bf14      	ite	ne
 80031ea:	2301      	movne	r3, #1
 80031ec:	2300      	moveq	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	e00b      	b.n	800320a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	43da      	mvns	r2, r3
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	4013      	ands	r3, r2
 80031fe:	b29b      	uxth	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf14      	ite	ne
 8003204:	2301      	movne	r3, #1
 8003206:	2300      	moveq	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d016      	beq.n	800323c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	f043 0220 	orr.w	r2, r3, #32
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e021      	b.n	8003280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	0c1b      	lsrs	r3, r3, #16
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b01      	cmp	r3, #1
 8003244:	d10c      	bne.n	8003260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	43da      	mvns	r2, r3
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	4013      	ands	r3, r2
 8003252:	b29b      	uxth	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	bf14      	ite	ne
 8003258:	2301      	movne	r3, #1
 800325a:	2300      	moveq	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	e00b      	b.n	8003278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	43da      	mvns	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	4013      	ands	r3, r2
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	bf14      	ite	ne
 8003272:	2301      	movne	r3, #1
 8003274:	2300      	moveq	r3, #0
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	f47f af6d 	bne.w	8003158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003294:	e034      	b.n	8003300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 f886 	bl	80033a8 <I2C_IsAcknowledgeFailed>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e034      	b.n	8003310 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ac:	d028      	beq.n	8003300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ae:	f7fe ff0d 	bl	80020cc <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d11d      	bne.n	8003300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ce:	2b80      	cmp	r3, #128	@ 0x80
 80032d0:	d016      	beq.n	8003300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2220      	movs	r2, #32
 80032dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e007      	b.n	8003310 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800330a:	2b80      	cmp	r3, #128	@ 0x80
 800330c:	d1c3      	bne.n	8003296 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003324:	e034      	b.n	8003390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f83e 	bl	80033a8 <I2C_IsAcknowledgeFailed>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e034      	b.n	80033a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333c:	d028      	beq.n	8003390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800333e:	f7fe fec5 	bl	80020cc <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	429a      	cmp	r2, r3
 800334c:	d302      	bcc.n	8003354 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d11d      	bne.n	8003390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	f003 0304 	and.w	r3, r3, #4
 800335e:	2b04      	cmp	r3, #4
 8003360:	d016      	beq.n	8003390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337c:	f043 0220 	orr.w	r2, r3, #32
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e007      	b.n	80033a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f003 0304 	and.w	r3, r3, #4
 800339a:	2b04      	cmp	r3, #4
 800339c:	d1c3      	bne.n	8003326 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033be:	d11b      	bne.n	80033f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e4:	f043 0204 	orr.w	r2, r3, #4
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	bc80      	pop	{r7}
 8003402:	4770      	bx	lr

08003404 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e0e8      	b.n	80035e8 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d106      	bne.n	8003430 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f007 fa54 	bl	800a8d8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2203      	movs	r2, #3
 8003434:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f003 f845 	bl	80064d2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3304      	adds	r3, #4
 8003450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003452:	f003 f81b 	bl	800648c <USB_CoreInit>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0bf      	b.n	80035e8 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2100      	movs	r1, #0
 800346e:	4618      	mov	r0, r3
 8003470:	f003 f849 	bl	8006506 <USB_SetCurrentMode>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d005      	beq.n	8003486 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2202      	movs	r2, #2
 800347e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0b0      	b.n	80035e8 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003486:	2300      	movs	r3, #0
 8003488:	73fb      	strb	r3, [r7, #15]
 800348a:	e03e      	b.n	800350a <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800348c:	7bfa      	ldrb	r2, [r7, #15]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	440b      	add	r3, r1
 800349a:	3311      	adds	r3, #17
 800349c:	2201      	movs	r2, #1
 800349e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034a0:	7bfa      	ldrb	r2, [r7, #15]
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	440b      	add	r3, r1
 80034ae:	3310      	adds	r3, #16
 80034b0:	7bfa      	ldrb	r2, [r7, #15]
 80034b2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	440b      	add	r3, r1
 80034c2:	3313      	adds	r3, #19
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034c8:	7bfa      	ldrb	r2, [r7, #15]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	440b      	add	r3, r1
 80034d6:	3320      	adds	r3, #32
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034dc:	7bfa      	ldrb	r2, [r7, #15]
 80034de:	6879      	ldr	r1, [r7, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	440b      	add	r3, r1
 80034ea:	3324      	adds	r3, #36	@ 0x24
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	4613      	mov	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	440b      	add	r3, r1
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	3301      	adds	r3, #1
 8003508:	73fb      	strb	r3, [r7, #15]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	791b      	ldrb	r3, [r3, #4]
 800350e:	7bfa      	ldrb	r2, [r7, #15]
 8003510:	429a      	cmp	r2, r3
 8003512:	d3bb      	bcc.n	800348c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]
 8003518:	e044      	b.n	80035a4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800351a:	7bfa      	ldrb	r2, [r7, #15]
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4413      	add	r3, r2
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	440b      	add	r3, r1
 8003528:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003530:	7bfa      	ldrb	r2, [r7, #15]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4413      	add	r3, r2
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	440b      	add	r3, r1
 800353e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003542:	7bfa      	ldrb	r2, [r7, #15]
 8003544:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003546:	7bfa      	ldrb	r2, [r7, #15]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4413      	add	r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	440b      	add	r3, r1
 8003554:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003558:	2200      	movs	r2, #0
 800355a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800355c:	7bfa      	ldrb	r2, [r7, #15]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	440b      	add	r3, r1
 800356a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	4413      	add	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	440b      	add	r3, r1
 8003580:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003588:	7bfa      	ldrb	r2, [r7, #15]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	440b      	add	r3, r1
 8003596:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800359e:	7bfb      	ldrb	r3, [r7, #15]
 80035a0:	3301      	adds	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	791b      	ldrb	r3, [r3, #4]
 80035a8:	7bfa      	ldrb	r2, [r7, #15]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d3b5      	bcc.n	800351a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6818      	ldr	r0, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3304      	adds	r3, #4
 80035b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035b8:	f002 ffb1 	bl	800651e <USB_DevInit>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d005      	beq.n	80035ce <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2202      	movs	r2, #2
 80035c6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e00c      	b.n	80035e8 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f005 fa30 	bl	8008a46 <USB_DevDisconnect>

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3710      	adds	r7, #16
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d101      	bne.n	8003606 <HAL_PCD_Start+0x16>
 8003602:	2302      	movs	r3, #2
 8003604:	e016      	b.n	8003634 <HAL_PCD_Start+0x44>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f002 ff47 	bl	80064a6 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003618:	2101      	movs	r1, #1
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f007 fbcf 	bl	800adbe <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f005 fa04 	bl	8008a32 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b088      	sub	sp, #32
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4618      	mov	r0, r3
 800364a:	f005 fa06 	bl	8008a5a <USB_ReadInterrupts>
 800364e:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 fb1a 	bl	8003c94 <PCD_EP_ISR_Handler>

    return;
 8003660:	e119      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003668:	2b00      	cmp	r3, #0
 800366a:	d013      	beq.n	8003694 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003674:	b29a      	uxth	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800367e:	b292      	uxth	r2, r2
 8003680:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f007 f9a2 	bl	800a9ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800368a:	2100      	movs	r1, #0
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 f905 	bl	800389c <HAL_PCD_SetAddress>

    return;
 8003692:	e100      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00c      	beq.n	80036b8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80036b0:	b292      	uxth	r2, r2
 80036b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036b6:	e0ee      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00c      	beq.n	80036dc <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036d4:	b292      	uxth	r2, r2
 80036d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036da:	e0dc      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d027      	beq.n	8003736 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0204 	bic.w	r2, r2, #4
 80036f8:	b292      	uxth	r2, r2
 80036fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003706:	b29a      	uxth	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0208 	bic.w	r2, r2, #8
 8003710:	b292      	uxth	r2, r2
 8003712:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f007 f992 	bl	800aa40 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003724:	b29a      	uxth	r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800372e:	b292      	uxth	r2, r2
 8003730:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003734:	e0af      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800373c:	2b00      	cmp	r3, #0
 800373e:	f000 8083 	beq.w	8003848 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003742:	2300      	movs	r3, #0
 8003744:	77fb      	strb	r3, [r7, #31]
 8003746:	e010      	b.n	800376a <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	7ffb      	ldrb	r3, [r7, #31]
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	441a      	add	r2, r3
 8003754:	7ffb      	ldrb	r3, [r7, #31]
 8003756:	8812      	ldrh	r2, [r2, #0]
 8003758:	b292      	uxth	r2, r2
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	3320      	adds	r3, #32
 800375e:	443b      	add	r3, r7
 8003760:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003764:	7ffb      	ldrb	r3, [r7, #31]
 8003766:	3301      	adds	r3, #1
 8003768:	77fb      	strb	r3, [r7, #31]
 800376a:	7ffb      	ldrb	r3, [r7, #31]
 800376c:	2b07      	cmp	r3, #7
 800376e:	d9eb      	bls.n	8003748 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003778:	b29a      	uxth	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0201 	orr.w	r2, r2, #1
 8003782:	b292      	uxth	r2, r2
 8003784:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003790:	b29a      	uxth	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	b292      	uxth	r2, r2
 800379c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80037a0:	bf00      	nop
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f6      	beq.n	80037a2 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037bc:	b29a      	uxth	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c6:	b292      	uxth	r2, r2
 80037c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80037cc:	2300      	movs	r3, #0
 80037ce:	77fb      	strb	r3, [r7, #31]
 80037d0:	e00f      	b.n	80037f2 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80037d2:	7ffb      	ldrb	r3, [r7, #31]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6812      	ldr	r2, [r2, #0]
 80037d8:	4611      	mov	r1, r2
 80037da:	7ffa      	ldrb	r2, [r7, #31]
 80037dc:	0092      	lsls	r2, r2, #2
 80037de:	440a      	add	r2, r1
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	3320      	adds	r3, #32
 80037e4:	443b      	add	r3, r7
 80037e6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80037ea:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80037ec:	7ffb      	ldrb	r3, [r7, #31]
 80037ee:	3301      	adds	r3, #1
 80037f0:	77fb      	strb	r3, [r7, #31]
 80037f2:	7ffb      	ldrb	r3, [r7, #31]
 80037f4:	2b07      	cmp	r3, #7
 80037f6:	d9ec      	bls.n	80037d2 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003800:	b29a      	uxth	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0208 	orr.w	r2, r2, #8
 800380a:	b292      	uxth	r2, r2
 800380c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003818:	b29a      	uxth	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003822:	b292      	uxth	r2, r2
 8003824:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003830:	b29a      	uxth	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 0204 	orr.w	r2, r2, #4
 800383a:	b292      	uxth	r2, r2
 800383c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f007 f8e3 	bl	800aa0c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003846:	e026      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00f      	beq.n	8003872 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800385a:	b29a      	uxth	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003864:	b292      	uxth	r2, r2
 8003866:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f007 f8a1 	bl	800a9b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003870:	e011      	b.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00c      	beq.n	8003896 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003884:	b29a      	uxth	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800388e:	b292      	uxth	r2, r2
 8003890:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003894:	bf00      	nop
  }
}
 8003896:	3720      	adds	r7, #32
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	460b      	mov	r3, r1
 80038a6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_PCD_SetAddress+0x1a>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e012      	b.n	80038dc <HAL_PCD_SetAddress+0x40>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	78fa      	ldrb	r2, [r7, #3]
 80038c2:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	78fa      	ldrb	r2, [r7, #3]
 80038ca:	4611      	mov	r1, r2
 80038cc:	4618      	mov	r0, r3
 80038ce:	f005 f89d 	bl	8008a0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3708      	adds	r7, #8
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	4608      	mov	r0, r1
 80038ee:	4611      	mov	r1, r2
 80038f0:	461a      	mov	r2, r3
 80038f2:	4603      	mov	r3, r0
 80038f4:	70fb      	strb	r3, [r7, #3]
 80038f6:	460b      	mov	r3, r1
 80038f8:	803b      	strh	r3, [r7, #0]
 80038fa:	4613      	mov	r3, r2
 80038fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80038fe:	2300      	movs	r3, #0
 8003900:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003902:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003906:	2b00      	cmp	r3, #0
 8003908:	da0e      	bge.n	8003928 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800390a:	78fb      	ldrb	r3, [r7, #3]
 800390c:	f003 0207 	and.w	r2, r3, #7
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	3310      	adds	r3, #16
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	4413      	add	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	705a      	strb	r2, [r3, #1]
 8003926:	e00e      	b.n	8003946 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003928:	78fb      	ldrb	r3, [r7, #3]
 800392a:	f003 0207 	and.w	r2, r3, #7
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	4413      	add	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003946:	78fb      	ldrb	r3, [r7, #3]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	b2da      	uxtb	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003952:	883a      	ldrh	r2, [r7, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	78ba      	ldrb	r2, [r7, #2]
 800395c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800395e:	78bb      	ldrb	r3, [r7, #2]
 8003960:	2b02      	cmp	r3, #2
 8003962:	d102      	bne.n	800396a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_PCD_EP_Open+0x94>
 8003974:	2302      	movs	r3, #2
 8003976:	e00e      	b.n	8003996 <HAL_PCD_EP_Open+0xb2>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68f9      	ldr	r1, [r7, #12]
 8003986:	4618      	mov	r0, r3
 8003988:	f002 fde6 	bl	8006558 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003994:	7afb      	ldrb	r3, [r7, #11]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
 80039a6:	460b      	mov	r3, r1
 80039a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80039aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	da0e      	bge.n	80039d0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039b2:	78fb      	ldrb	r3, [r7, #3]
 80039b4:	f003 0207 	and.w	r2, r3, #7
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	3310      	adds	r3, #16
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	4413      	add	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2201      	movs	r2, #1
 80039cc:	705a      	strb	r2, [r3, #1]
 80039ce:	e00e      	b.n	80039ee <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039d0:	78fb      	ldrb	r3, [r7, #3]
 80039d2:	f003 0207 	and.w	r2, r3, #7
 80039d6:	4613      	mov	r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	4413      	add	r3, r2
 80039e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80039ee:	78fb      	ldrb	r3, [r7, #3]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_PCD_EP_Close+0x6a>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e00e      	b.n	8003a26 <HAL_PCD_EP_Close+0x88>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68f9      	ldr	r1, [r7, #12]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f003 f95e 	bl	8006cd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a3e:	7afb      	ldrb	r3, [r7, #11]
 8003a40:	f003 0207 	and.w	r2, r3, #7
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	2200      	movs	r2, #0
 8003a66:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a6e:	7afb      	ldrb	r3, [r7, #11]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6979      	ldr	r1, [r7, #20]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f003 fb15 	bl	80070b0 <USB_EPStartXfer>

  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3718      	adds	r7, #24
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a9c:	78fb      	ldrb	r3, [r7, #3]
 8003a9e:	f003 0207 	and.w	r2, r3, #7
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	440b      	add	r3, r1
 8003aae:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003ab2:	681b      	ldr	r3, [r3, #0]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr

08003abe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b086      	sub	sp, #24
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	60f8      	str	r0, [r7, #12]
 8003ac6:	607a      	str	r2, [r7, #4]
 8003ac8:	603b      	str	r3, [r7, #0]
 8003aca:	460b      	mov	r3, r1
 8003acc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ace:	7afb      	ldrb	r3, [r7, #11]
 8003ad0:	f003 0207 	and.w	r2, r3, #7
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	3310      	adds	r3, #16
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	2200      	movs	r2, #0
 8003b02:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2201      	movs	r2, #1
 8003b08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b0a:	7afb      	ldrb	r3, [r7, #11]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6979      	ldr	r1, [r7, #20]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f003 fac7 	bl	80070b0 <USB_EPStartXfer>

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b38:	78fb      	ldrb	r3, [r7, #3]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	7912      	ldrb	r2, [r2, #4]
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d901      	bls.n	8003b4a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e04c      	b.n	8003be4 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	da0e      	bge.n	8003b70 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b52:	78fb      	ldrb	r3, [r7, #3]
 8003b54:	f003 0207 	and.w	r2, r3, #7
 8003b58:	4613      	mov	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	4413      	add	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	3310      	adds	r3, #16
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	4413      	add	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	705a      	strb	r2, [r3, #1]
 8003b6e:	e00c      	b.n	8003b8a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	4413      	add	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b90:	78fb      	ldrb	r3, [r7, #3]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d101      	bne.n	8003baa <HAL_PCD_EP_SetStall+0x7e>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e01c      	b.n	8003be4 <HAL_PCD_EP_SetStall+0xb8>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68f9      	ldr	r1, [r7, #12]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f004 fe2a 	bl	8008812 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003bbe:	78fb      	ldrb	r3, [r7, #3]
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d108      	bne.n	8003bda <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	f004 ff4f 	bl	8008a78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003bf8:	78fb      	ldrb	r3, [r7, #3]
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	7912      	ldrb	r2, [r2, #4]
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d901      	bls.n	8003c0a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e040      	b.n	8003c8c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003c0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	da0e      	bge.n	8003c30 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c12:	78fb      	ldrb	r3, [r7, #3]
 8003c14:	f003 0207 	and.w	r2, r3, #7
 8003c18:	4613      	mov	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4413      	add	r3, r2
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	3310      	adds	r3, #16
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	4413      	add	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	705a      	strb	r2, [r3, #1]
 8003c2e:	e00e      	b.n	8003c4e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	f003 0207 	and.w	r2, r3, #7
 8003c36:	4613      	mov	r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4413      	add	r3, r2
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	4413      	add	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d101      	bne.n	8003c6e <HAL_PCD_EP_ClrStall+0x82>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e00e      	b.n	8003c8c <HAL_PCD_EP_ClrStall+0xa0>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68f9      	ldr	r1, [r7, #12]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f004 fe18 	bl	80088b2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b096      	sub	sp, #88	@ 0x58
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c9c:	e3bb      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ca6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003caa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003cb8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f040 8175 	bne.w	8003fac <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003cc2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003cc6:	f003 0310 	and.w	r3, r3, #16
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d14e      	bne.n	8003d6c <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	881b      	ldrh	r3, [r3, #0]
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cde:	81fb      	strh	r3, [r7, #14]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	89fb      	ldrh	r3, [r7, #14]
 8003ce6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3310      	adds	r3, #16
 8003cf6:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	461a      	mov	r2, r3
 8003d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	3302      	adds	r3, #2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003d1a:	881b      	ldrh	r3, [r3, #0]
 8003d1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d22:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	441a      	add	r2, r3
 8003d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d30:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003d32:	2100      	movs	r1, #0
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f006 fe22 	bl	800a97e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	7b5b      	ldrb	r3, [r3, #13]
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8368 	beq.w	8004416 <PCD_EP_ISR_Handler+0x782>
 8003d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f040 8363 	bne.w	8004416 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	7b5b      	ldrb	r3, [r3, #13]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	735a      	strb	r2, [r3, #13]
 8003d6a:	e354      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003d72:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003d7e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003d82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d034      	beq.n	8003df4 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	461a      	mov	r2, r3
 8003d96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	3306      	adds	r3, #6
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6812      	ldr	r2, [r2, #0]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003db2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003db4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	f004 fea6 	bl	8008b1a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003dda:	4013      	ands	r3, r2
 8003ddc:	823b      	strh	r3, [r7, #16]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	8a3a      	ldrh	r2, [r7, #16]
 8003de4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003de8:	b292      	uxth	r2, r2
 8003dea:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f006 fd99 	bl	800a924 <HAL_PCD_SetupStageCallback>
 8003df2:	e310      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003df4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f280 830c 	bge.w	8004416 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	881b      	ldrh	r3, [r3, #0]
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	83fb      	strh	r3, [r7, #30]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	8bfa      	ldrh	r2, [r7, #30]
 8003e14:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e18:	b292      	uxth	r2, r2
 8003e1a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	461a      	mov	r2, r3
 8003e28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	4413      	add	r3, r2
 8003e30:	3306      	adds	r3, #6
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6812      	ldr	r2, [r2, #0]
 8003e38:	4413      	add	r3, r2
 8003e3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e3e:	881b      	ldrh	r3, [r3, #0]
 8003e40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e46:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d019      	beq.n	8003e84 <PCD_EP_ISR_Handler+0x1f0>
 8003e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d015      	beq.n	8003e84 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5e:	6959      	ldr	r1, [r3, #20]
 8003e60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e62:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003e64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e66:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	f004 fe56 	bl	8008b1a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003e6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	441a      	add	r2, r3
 8003e78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e7a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f006 fd62 	bl	800a948 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	881b      	ldrh	r3, [r3, #0]
 8003e8a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003e8e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f040 82bd 	bne.w	8004416 <PCD_EP_ISR_Handler+0x782>
 8003e9c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003ea0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003ea4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ea8:	f000 82b5 	beq.w	8004416 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	61bb      	str	r3, [r7, #24]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	61bb      	str	r3, [r7, #24]
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	881b      	ldrh	r3, [r3, #0]
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	801a      	strh	r2, [r3, #0]
 8003edc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ee2:	d91d      	bls.n	8003f20 <PCD_EP_ISR_Handler+0x28c>
 8003ee4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	095b      	lsrs	r3, r3, #5
 8003eea:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	f003 031f 	and.w	r3, r3, #31
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d102      	bne.n	8003efe <PCD_EP_ISR_Handler+0x26a>
 8003ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003efa:	3b01      	subs	r3, #1
 8003efc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	029b      	lsls	r3, r3, #10
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	801a      	strh	r2, [r3, #0]
 8003f1e:	e026      	b.n	8003f6e <PCD_EP_ISR_Handler+0x2da>
 8003f20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10a      	bne.n	8003f3e <PCD_EP_ISR_Handler+0x2aa>
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	801a      	strh	r2, [r3, #0]
 8003f3c:	e017      	b.n	8003f6e <PCD_EP_ISR_Handler+0x2da>
 8003f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	085b      	lsrs	r3, r3, #1
 8003f44:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d002      	beq.n	8003f58 <PCD_EP_ISR_Handler+0x2c4>
 8003f52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f54:	3301      	adds	r3, #1
 8003f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	029b      	lsls	r3, r3, #10
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	4313      	orrs	r3, r2
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	881b      	ldrh	r3, [r3, #0]
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f7e:	827b      	strh	r3, [r7, #18]
 8003f80:	8a7b      	ldrh	r3, [r7, #18]
 8003f82:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003f86:	827b      	strh	r3, [r7, #18]
 8003f88:	8a7b      	ldrh	r3, [r7, #18]
 8003f8a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f8e:	827b      	strh	r3, [r7, #18]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	8a7b      	ldrh	r3, [r7, #18]
 8003f96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	8013      	strh	r3, [r2, #0]
 8003faa:	e234      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003fc0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f280 80fc 	bge.w	80041c2 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	881b      	ldrh	r3, [r3, #0]
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	4413      	add	r3, r2
 8003ff4:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003ff8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004000:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004004:	4613      	mov	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	4413      	add	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	4413      	add	r3, r2
 8004014:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004018:	7b1b      	ldrb	r3, [r3, #12]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d125      	bne.n	800406a <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004026:	b29b      	uxth	r3, r3
 8004028:	461a      	mov	r2, r3
 800402a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	4413      	add	r3, r2
 8004032:	3306      	adds	r3, #6
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6812      	ldr	r2, [r2, #0]
 800403a:	4413      	add	r3, r2
 800403c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004046:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800404a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800404e:	2b00      	cmp	r3, #0
 8004050:	f000 8092 	beq.w	8004178 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800405a:	6959      	ldr	r1, [r3, #20]
 800405c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800405e:	88da      	ldrh	r2, [r3, #6]
 8004060:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004064:	f004 fd59 	bl	8008b1a <USB_ReadPMA>
 8004068:	e086      	b.n	8004178 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800406a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406c:	78db      	ldrb	r3, [r3, #3]
 800406e:	2b02      	cmp	r3, #2
 8004070:	d10a      	bne.n	8004088 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004072:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004076:	461a      	mov	r2, r3
 8004078:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f9d9 	bl	8004432 <HAL_PCD_EP_DB_Receive>
 8004080:	4603      	mov	r3, r0
 8004082:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8004086:	e077      	b.n	8004178 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	b29b      	uxth	r3, r3
 800409a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800409e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040a2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	461a      	mov	r2, r3
 80040ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	441a      	add	r2, r3
 80040b4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80040b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	461a      	mov	r2, r3
 80040d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4413      	add	r3, r2
 80040da:	881b      	ldrh	r3, [r3, #0]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d024      	beq.n	8004130 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	461a      	mov	r2, r3
 80040f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4413      	add	r3, r2
 80040fa:	3302      	adds	r3, #2
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	4413      	add	r3, r2
 8004104:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800410e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004112:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004116:	2b00      	cmp	r3, #0
 8004118:	d02e      	beq.n	8004178 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004120:	6959      	ldr	r1, [r3, #20]
 8004122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004124:	891a      	ldrh	r2, [r3, #8]
 8004126:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800412a:	f004 fcf6 	bl	8008b1a <USB_ReadPMA>
 800412e:	e023      	b.n	8004178 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004138:	b29b      	uxth	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	4413      	add	r3, r2
 8004144:	3306      	adds	r3, #6
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	4413      	add	r3, r2
 800414e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004158:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800415c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004160:	2b00      	cmp	r3, #0
 8004162:	d009      	beq.n	8004178 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800416a:	6959      	ldr	r1, [r3, #20]
 800416c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800416e:	895a      	ldrh	r2, [r3, #10]
 8004170:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004174:	f004 fcd1 	bl	8008b1a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004178:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800417a:	69da      	ldr	r2, [r3, #28]
 800417c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004180:	441a      	add	r2, r3
 8004182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004184:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004188:	695a      	ldr	r2, [r3, #20]
 800418a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800418e:	441a      	add	r2, r3
 8004190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004192:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <PCD_EP_ISR_Handler+0x514>
 800419c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80041a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d206      	bcs.n	80041b6 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80041a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	4619      	mov	r1, r3
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f006 fbca 	bl	800a948 <HAL_PCD_DataOutStageCallback>
 80041b4:	e005      	b.n	80041c2 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041bc:	4618      	mov	r0, r3
 80041be:	f002 ff77 	bl	80070b0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80041c2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80041c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 8123 	beq.w	8004416 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80041d0:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	3310      	adds	r3, #16
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	4413      	add	r3, r2
 80041e2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	461a      	mov	r2, r3
 80041ea:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80041fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	441a      	add	r2, r3
 8004210:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800421c:	b29b      	uxth	r3, r3
 800421e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004222:	78db      	ldrb	r3, [r3, #3]
 8004224:	2b01      	cmp	r3, #1
 8004226:	f040 80a2 	bne.w	800436e <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800422a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800422c:	2200      	movs	r2, #0
 800422e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004232:	7b1b      	ldrb	r3, [r3, #12]
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8093 	beq.w	8004360 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800423a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800423e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	d046      	beq.n	80042d4 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004248:	785b      	ldrb	r3, [r3, #1]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d126      	bne.n	800429c <PCD_EP_ISR_Handler+0x608>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	627b      	str	r3, [r7, #36]	@ 0x24
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800425c:	b29b      	uxth	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	4413      	add	r3, r2
 8004264:	627b      	str	r3, [r7, #36]	@ 0x24
 8004266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	011a      	lsls	r2, r3, #4
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	4413      	add	r3, r2
 8004270:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004274:	623b      	str	r3, [r7, #32]
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	881b      	ldrh	r3, [r3, #0]
 800427a:	b29b      	uxth	r3, r3
 800427c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004280:	b29a      	uxth	r2, r3
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	801a      	strh	r2, [r3, #0]
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004290:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004294:	b29a      	uxth	r2, r3
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	801a      	strh	r2, [r3, #0]
 800429a:	e061      	b.n	8004360 <PCD_EP_ISR_Handler+0x6cc>
 800429c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800429e:	785b      	ldrb	r3, [r3, #1]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d15d      	bne.n	8004360 <PCD_EP_ISR_Handler+0x6cc>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	461a      	mov	r2, r3
 80042b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b8:	4413      	add	r3, r2
 80042ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	011a      	lsls	r2, r3, #4
 80042c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c4:	4413      	add	r3, r2
 80042c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80042ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ce:	2200      	movs	r2, #0
 80042d0:	801a      	strh	r2, [r3, #0]
 80042d2:	e045      	b.n	8004360 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042dc:	785b      	ldrb	r3, [r3, #1]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d126      	bne.n	8004330 <PCD_EP_ISR_Handler+0x69c>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	461a      	mov	r2, r3
 80042f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f6:	4413      	add	r3, r2
 80042f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80042fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	011a      	lsls	r2, r3, #4
 8004300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004302:	4413      	add	r3, r2
 8004304:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004308:	633b      	str	r3, [r7, #48]	@ 0x30
 800430a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	b29b      	uxth	r3, r3
 8004310:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004314:	b29a      	uxth	r2, r3
 8004316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004318:	801a      	strh	r2, [r3, #0]
 800431a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	b29b      	uxth	r3, r3
 8004320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004328:	b29a      	uxth	r2, r3
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	801a      	strh	r2, [r3, #0]
 800432e:	e017      	b.n	8004360 <PCD_EP_ISR_Handler+0x6cc>
 8004330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004332:	785b      	ldrb	r3, [r3, #1]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d113      	bne.n	8004360 <PCD_EP_ISR_Handler+0x6cc>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004340:	b29b      	uxth	r3, r3
 8004342:	461a      	mov	r2, r3
 8004344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004346:	4413      	add	r3, r2
 8004348:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800434a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	011a      	lsls	r2, r3, #4
 8004350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004352:	4413      	add	r3, r2
 8004354:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004358:	63bb      	str	r3, [r7, #56]	@ 0x38
 800435a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800435c:	2200      	movs	r2, #0
 800435e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	4619      	mov	r1, r3
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f006 fb09 	bl	800a97e <HAL_PCD_DataInStageCallback>
 800436c:	e053      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800436e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004376:	2b00      	cmp	r3, #0
 8004378:	d146      	bne.n	8004408 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004382:	b29b      	uxth	r3, r3
 8004384:	461a      	mov	r2, r3
 8004386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	3302      	adds	r3, #2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	6812      	ldr	r2, [r2, #0]
 8004396:	4413      	add	r3, r2
 8004398:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800439c:	881b      	ldrh	r3, [r3, #0]
 800439e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043a2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80043a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d907      	bls.n	80043c2 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80043b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043ba:	1ad2      	subs	r2, r2, r3
 80043bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043be:	619a      	str	r2, [r3, #24]
 80043c0:	e002      	b.n	80043c8 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80043c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043c4:	2200      	movs	r2, #0
 80043c6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80043c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d106      	bne.n	80043de <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80043d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	4619      	mov	r1, r3
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f006 fad1 	bl	800a97e <HAL_PCD_DataInStageCallback>
 80043dc:	e01b      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80043de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043e6:	441a      	add	r2, r3
 80043e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ea:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80043ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043ee:	69da      	ldr	r2, [r3, #28]
 80043f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043f4:	441a      	add	r2, r3
 80043f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004400:	4618      	mov	r0, r3
 8004402:	f002 fe55 	bl	80070b0 <USB_EPStartXfer>
 8004406:	e006      	b.n	8004416 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004408:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800440c:	461a      	mov	r2, r3
 800440e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 f91b 	bl	800464c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800441e:	b29b      	uxth	r3, r3
 8004420:	b21b      	sxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	f6ff ac3b 	blt.w	8003c9e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3758      	adds	r7, #88	@ 0x58
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b088      	sub	sp, #32
 8004436:	af00      	add	r7, sp, #0
 8004438:	60f8      	str	r0, [r7, #12]
 800443a:	60b9      	str	r1, [r7, #8]
 800443c:	4613      	mov	r3, r2
 800443e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d07e      	beq.n	8004548 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004452:	b29b      	uxth	r3, r3
 8004454:	461a      	mov	r2, r3
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4413      	add	r3, r2
 800445e:	3302      	adds	r3, #2
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	6812      	ldr	r2, [r2, #0]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004472:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	699a      	ldr	r2, [r3, #24]
 8004478:	8b7b      	ldrh	r3, [r7, #26]
 800447a:	429a      	cmp	r2, r3
 800447c:	d306      	bcc.n	800448c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	8b7b      	ldrh	r3, [r7, #26]
 8004484:	1ad2      	subs	r2, r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	619a      	str	r2, [r3, #24]
 800448a:	e002      	b.n	8004492 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2200      	movs	r2, #0
 8004490:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d123      	bne.n	80044e2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4413      	add	r3, r2
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b4:	833b      	strh	r3, [r7, #24]
 80044b6:	8b3b      	ldrh	r3, [r7, #24]
 80044b8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80044bc:	833b      	strh	r3, [r7, #24]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	441a      	add	r2, r3
 80044cc:	8b3b      	ldrh	r3, [r7, #24]
 80044ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044de:	b29b      	uxth	r3, r3
 80044e0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d01f      	beq.n	800452c <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	461a      	mov	r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4413      	add	r3, r2
 80044fa:	881b      	ldrh	r3, [r3, #0]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004506:	82fb      	strh	r3, [r7, #22]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	461a      	mov	r2, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	441a      	add	r2, r3
 8004516:	8afb      	ldrh	r3, [r7, #22]
 8004518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800451c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004524:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004528:	b29b      	uxth	r3, r3
 800452a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800452c:	8b7b      	ldrh	r3, [r7, #26]
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 8087 	beq.w	8004642 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	6959      	ldr	r1, [r3, #20]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	891a      	ldrh	r2, [r3, #8]
 8004540:	8b7b      	ldrh	r3, [r7, #26]
 8004542:	f004 faea 	bl	8008b1a <USB_ReadPMA>
 8004546:	e07c      	b.n	8004642 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004550:	b29b      	uxth	r3, r3
 8004552:	461a      	mov	r2, r3
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	4413      	add	r3, r2
 800455c:	3306      	adds	r3, #6
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	4413      	add	r3, r2
 8004566:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800456a:	881b      	ldrh	r3, [r3, #0]
 800456c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004570:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	8b7b      	ldrh	r3, [r7, #26]
 8004578:	429a      	cmp	r2, r3
 800457a:	d306      	bcc.n	800458a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	699a      	ldr	r2, [r3, #24]
 8004580:	8b7b      	ldrh	r3, [r7, #26]
 8004582:	1ad2      	subs	r2, r2, r3
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	619a      	str	r2, [r3, #24]
 8004588:	e002      	b.n	8004590 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2200      	movs	r2, #0
 800458e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d123      	bne.n	80045e0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	461a      	mov	r2, r3
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	881b      	ldrh	r3, [r3, #0]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045b2:	83fb      	strh	r3, [r7, #30]
 80045b4:	8bfb      	ldrh	r3, [r7, #30]
 80045b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80045ba:	83fb      	strh	r3, [r7, #30]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	441a      	add	r2, r3
 80045ca:	8bfb      	ldrh	r3, [r7, #30]
 80045cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045dc:	b29b      	uxth	r3, r3
 80045de:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80045e0:	88fb      	ldrh	r3, [r7, #6]
 80045e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d11f      	bne.n	800462a <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	461a      	mov	r2, r3
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004604:	83bb      	strh	r3, [r7, #28]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	441a      	add	r2, r3
 8004614:	8bbb      	ldrh	r3, [r7, #28]
 8004616:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800461a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800461e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004622:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004626:	b29b      	uxth	r3, r3
 8004628:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800462a:	8b7b      	ldrh	r3, [r7, #26]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6818      	ldr	r0, [r3, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	6959      	ldr	r1, [r3, #20]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	895a      	ldrh	r2, [r3, #10]
 800463c:	8b7b      	ldrh	r3, [r7, #26]
 800463e:	f004 fa6c 	bl	8008b1a <USB_ReadPMA>
    }
  }

  return count;
 8004642:	8b7b      	ldrh	r3, [r7, #26]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3720      	adds	r7, #32
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b0a4      	sub	sp, #144	@ 0x90
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	4613      	mov	r3, r2
 8004658:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 81dd 	beq.w	8004a20 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800466e:	b29b      	uxth	r3, r3
 8004670:	461a      	mov	r2, r3
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	4413      	add	r3, r2
 800467a:	3302      	adds	r3, #2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	6812      	ldr	r2, [r2, #0]
 8004682:	4413      	add	r3, r2
 8004684:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800468e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800469a:	429a      	cmp	r2, r3
 800469c:	d907      	bls.n	80046ae <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80046a6:	1ad2      	subs	r2, r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	619a      	str	r2, [r3, #24]
 80046ac:	e002      	b.n	80046b4 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2200      	movs	r2, #0
 80046b2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f040 80b9 	bne.w	8004830 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	785b      	ldrb	r3, [r3, #1]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d126      	bne.n	8004714 <HAL_PCD_EP_DB_Transmit+0xc8>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046da:	4413      	add	r3, r2
 80046dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	011a      	lsls	r2, r3, #4
 80046e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e6:	4413      	add	r3, r2
 80046e8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80046ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f0:	881b      	ldrh	r3, [r3, #0]
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fc:	801a      	strh	r2, [r3, #0]
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004708:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800470c:	b29a      	uxth	r2, r3
 800470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e01a      	b.n	800474a <HAL_PCD_EP_DB_Transmit+0xfe>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	785b      	ldrb	r3, [r3, #1]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d116      	bne.n	800474a <HAL_PCD_EP_DB_Transmit+0xfe>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	637b      	str	r3, [r7, #52]	@ 0x34
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800472a:	b29b      	uxth	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004730:	4413      	add	r3, r2
 8004732:	637b      	str	r3, [r7, #52]	@ 0x34
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	011a      	lsls	r2, r3, #4
 800473a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473c:	4413      	add	r3, r2
 800473e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004742:	633b      	str	r3, [r7, #48]	@ 0x30
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	2200      	movs	r2, #0
 8004748:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	785b      	ldrb	r3, [r3, #1]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d126      	bne.n	80047a6 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	61fb      	str	r3, [r7, #28]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004766:	b29b      	uxth	r3, r3
 8004768:	461a      	mov	r2, r3
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	011a      	lsls	r2, r3, #4
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	4413      	add	r3, r2
 800477a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800477e:	61bb      	str	r3, [r7, #24]
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	881b      	ldrh	r3, [r3, #0]
 8004784:	b29b      	uxth	r3, r3
 8004786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800478a:	b29a      	uxth	r2, r3
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	801a      	strh	r2, [r3, #0]
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	b29b      	uxth	r3, r3
 8004796:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800479a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800479e:	b29a      	uxth	r2, r3
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	801a      	strh	r2, [r3, #0]
 80047a4:	e017      	b.n	80047d6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	785b      	ldrb	r3, [r3, #1]
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d113      	bne.n	80047d6 <HAL_PCD_EP_DB_Transmit+0x18a>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	461a      	mov	r2, r3
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	4413      	add	r3, r2
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	011a      	lsls	r2, r3, #4
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	4413      	add	r3, r2
 80047ca:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80047ce:	623b      	str	r3, [r7, #32]
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	2200      	movs	r2, #0
 80047d4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	4619      	mov	r1, r3
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f006 f8ce 	bl	800a97e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80047e2:	88fb      	ldrh	r3, [r7, #6]
 80047e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 82fc 	beq.w	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	461a      	mov	r2, r3
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004804:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004808:	82fb      	strh	r3, [r7, #22]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	441a      	add	r2, r3
 8004818:	8afb      	ldrh	r3, [r7, #22]
 800481a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800481e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004822:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004826:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800482a:	b29b      	uxth	r3, r3
 800482c:	8013      	strh	r3, [r2, #0]
 800482e:	e2da      	b.n	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004830:	88fb      	ldrh	r3, [r7, #6]
 8004832:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d021      	beq.n	800487e <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4413      	add	r3, r2
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	b29b      	uxth	r3, r3
 800484c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004850:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004854:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	441a      	add	r2, r3
 8004866:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800486a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800486e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004872:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800487a:	b29b      	uxth	r3, r3
 800487c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004884:	2b01      	cmp	r3, #1
 8004886:	f040 82ae 	bne.w	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	695a      	ldr	r2, [r3, #20]
 800488e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004892:	441a      	add	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	69da      	ldr	r2, [r3, #28]
 800489c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048a0:	441a      	add	r2, r3
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	6a1a      	ldr	r2, [r3, #32]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d30b      	bcc.n	80048ca <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	6a1a      	ldr	r2, [r3, #32]
 80048be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048c2:	1ad2      	subs	r2, r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	621a      	str	r2, [r3, #32]
 80048c8:	e017      	b.n	80048fa <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d108      	bne.n	80048e4 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80048d2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80048d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80048e2:	e00a      	b.n	80048fa <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2200      	movs	r2, #0
 80048f8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	785b      	ldrb	r3, [r3, #1]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d165      	bne.n	80049ce <HAL_PCD_EP_DB_Transmit+0x382>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004910:	b29b      	uxth	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004916:	4413      	add	r3, r2
 8004918:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	011a      	lsls	r2, r3, #4
 8004920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004922:	4413      	add	r3, r2
 8004924:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004928:	63bb      	str	r3, [r7, #56]	@ 0x38
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	881b      	ldrh	r3, [r3, #0]
 800492e:	b29b      	uxth	r3, r3
 8004930:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004934:	b29a      	uxth	r2, r3
 8004936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004938:	801a      	strh	r2, [r3, #0]
 800493a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800493e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004940:	d91d      	bls.n	800497e <HAL_PCD_EP_DB_Transmit+0x332>
 8004942:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	64bb      	str	r3, [r7, #72]	@ 0x48
 800494a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800494e:	f003 031f 	and.w	r3, r3, #31
 8004952:	2b00      	cmp	r3, #0
 8004954:	d102      	bne.n	800495c <HAL_PCD_EP_DB_Transmit+0x310>
 8004956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004958:	3b01      	subs	r3, #1
 800495a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800495c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495e:	881b      	ldrh	r3, [r3, #0]
 8004960:	b29a      	uxth	r2, r3
 8004962:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004964:	b29b      	uxth	r3, r3
 8004966:	029b      	lsls	r3, r3, #10
 8004968:	b29b      	uxth	r3, r3
 800496a:	4313      	orrs	r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004976:	b29a      	uxth	r2, r3
 8004978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497a:	801a      	strh	r2, [r3, #0]
 800497c:	e044      	b.n	8004a08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800497e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10a      	bne.n	800499c <HAL_PCD_EP_DB_Transmit+0x350>
 8004986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004988:	881b      	ldrh	r3, [r3, #0]
 800498a:	b29b      	uxth	r3, r3
 800498c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004994:	b29a      	uxth	r2, r3
 8004996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004998:	801a      	strh	r2, [r3, #0]
 800499a:	e035      	b.n	8004a08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800499c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049a0:	085b      	lsrs	r3, r3, #1
 80049a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <HAL_PCD_EP_DB_Transmit+0x36a>
 80049b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049b2:	3301      	adds	r3, #1
 80049b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b8:	881b      	ldrh	r3, [r3, #0]
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049be:	b29b      	uxth	r3, r3
 80049c0:	029b      	lsls	r3, r3, #10
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	4313      	orrs	r3, r2
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ca:	801a      	strh	r2, [r3, #0]
 80049cc:	e01c      	b.n	8004a08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	785b      	ldrb	r3, [r3, #1]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d118      	bne.n	8004a08 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	647b      	str	r3, [r7, #68]	@ 0x44
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	461a      	mov	r2, r3
 80049e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049ea:	4413      	add	r3, r2
 80049ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	011a      	lsls	r2, r3, #4
 80049f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049f6:	4413      	add	r3, r2
 80049f8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80049fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80049fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a06:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	6959      	ldr	r1, [r3, #20]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	891a      	ldrh	r2, [r3, #8]
 8004a14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	f004 f838 	bl	8008a8e <USB_WritePMA>
 8004a1e:	e1e2      	b.n	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4413      	add	r3, r2
 8004a34:	3306      	adds	r3, #6
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	6812      	ldr	r2, [r2, #0]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a42:	881b      	ldrh	r3, [r3, #0]
 8004a44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a48:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	699a      	ldr	r2, [r3, #24]
 8004a50:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d307      	bcc.n	8004a68 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	699a      	ldr	r2, [r3, #24]
 8004a5c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004a60:	1ad2      	subs	r2, r2, r3
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	619a      	str	r2, [r3, #24]
 8004a66:	e002      	b.n	8004a6e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f040 80c0 	bne.w	8004bf8 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	785b      	ldrb	r3, [r3, #1]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d126      	bne.n	8004ace <HAL_PCD_EP_DB_Transmit+0x482>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a94:	4413      	add	r3, r2
 8004a96:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	011a      	lsls	r2, r3, #4
 8004a9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004aa6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004aa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aaa:	881b      	ldrh	r3, [r3, #0]
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ab6:	801a      	strh	r2, [r3, #0]
 8004ab8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aca:	801a      	strh	r2, [r3, #0]
 8004acc:	e01a      	b.n	8004b04 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	785b      	ldrb	r3, [r3, #1]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d116      	bne.n	8004b04 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	667b      	str	r3, [r7, #100]	@ 0x64
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aea:	4413      	add	r3, r2
 8004aec:	667b      	str	r3, [r7, #100]	@ 0x64
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	011a      	lsls	r2, r3, #4
 8004af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004af6:	4413      	add	r3, r2
 8004af8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004afc:	663b      	str	r3, [r7, #96]	@ 0x60
 8004afe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b00:	2200      	movs	r2, #0
 8004b02:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	785b      	ldrb	r3, [r3, #1]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d12b      	bne.n	8004b6a <HAL_PCD_EP_DB_Transmit+0x51e>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b26:	4413      	add	r3, r2
 8004b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	011a      	lsls	r2, r3, #4
 8004b30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b32:	4413      	add	r3, r2
 8004b34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004b38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b4e:	801a      	strh	r2, [r3, #0]
 8004b50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b54:	881b      	ldrh	r3, [r3, #0]
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004b66:	801a      	strh	r2, [r3, #0]
 8004b68:	e017      	b.n	8004b9a <HAL_PCD_EP_DB_Transmit+0x54e>
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	785b      	ldrb	r3, [r3, #1]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d113      	bne.n	8004b9a <HAL_PCD_EP_DB_Transmit+0x54e>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b80:	4413      	add	r3, r2
 8004b82:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	011a      	lsls	r2, r3, #4
 8004b8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b8c:	4413      	add	r3, r2
 8004b8e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004b92:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b96:	2200      	movs	r2, #0
 8004b98:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f005 feec 	bl	800a97e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004ba6:	88fb      	ldrh	r3, [r7, #6]
 8004ba8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f040 811a 	bne.w	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bcc:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	441a      	add	r2, r3
 8004bde:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	8013      	strh	r3, [r2, #0]
 8004bf6:	e0f6      	b.n	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004bf8:	88fb      	ldrh	r3, [r7, #6]
 8004bfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d121      	bne.n	8004c46 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	461a      	mov	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	881b      	ldrh	r3, [r3, #0]
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	441a      	add	r2, r3
 8004c2e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	f040 80ca 	bne.w	8004de6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c5a:	441a      	add	r2, r3
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c68:	441a      	add	r2, r3
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	6a1a      	ldr	r2, [r3, #32]
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d30b      	bcc.n	8004c92 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	6a1a      	ldr	r2, [r3, #32]
 8004c86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c8a:	1ad2      	subs	r2, r2, r3
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	621a      	str	r2, [r3, #32]
 8004c90:	e017      	b.n	8004cc2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d108      	bne.n	8004cac <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004c9a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004caa:	e00a      	b.n	8004cc2 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	785b      	ldrb	r3, [r3, #1]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d165      	bne.n	8004d9c <HAL_PCD_EP_DB_Transmit+0x750>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ce4:	4413      	add	r3, r2
 8004ce6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	011a      	lsls	r2, r3, #4
 8004cee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cf0:	4413      	add	r3, r2
 8004cf2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004cf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cfa:	881b      	ldrh	r3, [r3, #0]
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d06:	801a      	strh	r2, [r3, #0]
 8004d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d0c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d0e:	d91d      	bls.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x700>
 8004d10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d14:	095b      	lsrs	r3, r3, #5
 8004d16:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d1c:	f003 031f 	and.w	r3, r3, #31
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d102      	bne.n	8004d2a <HAL_PCD_EP_DB_Transmit+0x6de>
 8004d24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d26:	3b01      	subs	r3, #1
 8004d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	029b      	lsls	r3, r3, #10
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d48:	801a      	strh	r2, [r3, #0]
 8004d4a:	e041      	b.n	8004dd0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004d4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10a      	bne.n	8004d6a <HAL_PCD_EP_DB_Transmit+0x71e>
 8004d54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d56:	881b      	ldrh	r3, [r3, #0]
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d66:	801a      	strh	r2, [r3, #0]
 8004d68:	e032      	b.n	8004dd0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004d6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d6e:	085b      	lsrs	r3, r3, #1
 8004d70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_PCD_EP_DB_Transmit+0x738>
 8004d7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d80:	3301      	adds	r3, #1
 8004d82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d86:	881b      	ldrh	r3, [r3, #0]
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	029b      	lsls	r3, r3, #10
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	4313      	orrs	r3, r2
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d98:	801a      	strh	r2, [r3, #0]
 8004d9a:	e019      	b.n	8004dd0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	785b      	ldrb	r3, [r3, #1]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d115      	bne.n	8004dd0 <HAL_PCD_EP_DB_Transmit+0x784>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004db2:	4413      	add	r3, r2
 8004db4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	011a      	lsls	r2, r3, #4
 8004dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004dc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dce:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6818      	ldr	r0, [r3, #0]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	6959      	ldr	r1, [r3, #20]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	895a      	ldrh	r2, [r3, #10]
 8004ddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	f003 fe54 	bl	8008a8e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4413      	add	r3, r2
 8004df4:	881b      	ldrh	r3, [r3, #0]
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e00:	82bb      	strh	r3, [r7, #20]
 8004e02:	8abb      	ldrh	r3, [r7, #20]
 8004e04:	f083 0310 	eor.w	r3, r3, #16
 8004e08:	82bb      	strh	r3, [r7, #20]
 8004e0a:	8abb      	ldrh	r3, [r7, #20]
 8004e0c:	f083 0320 	eor.w	r3, r3, #32
 8004e10:	82bb      	strh	r3, [r7, #20]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	441a      	add	r2, r3
 8004e20:	8abb      	ldrh	r3, [r7, #20]
 8004e22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3790      	adds	r7, #144	@ 0x90
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b087      	sub	sp, #28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	607b      	str	r3, [r7, #4]
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	817b      	strh	r3, [r7, #10]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004e52:	897b      	ldrh	r3, [r7, #10]
 8004e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00b      	beq.n	8004e76 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e5e:	897b      	ldrh	r3, [r7, #10]
 8004e60:	f003 0207 	and.w	r2, r3, #7
 8004e64:	4613      	mov	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	3310      	adds	r3, #16
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	4413      	add	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	e009      	b.n	8004e8a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004e76:	897a      	ldrh	r2, [r7, #10]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4413      	add	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004e8a:	893b      	ldrh	r3, [r7, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d107      	bne.n	8004ea0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	2200      	movs	r2, #0
 8004e94:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	80da      	strh	r2, [r3, #6]
 8004e9e:	e00b      	b.n	8004eb8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	0c1b      	lsrs	r3, r3, #16
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	371c      	adds	r7, #28
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e272      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 8087 	beq.w	8004ff2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ee4:	4b92      	ldr	r3, [pc, #584]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f003 030c 	and.w	r3, r3, #12
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d00c      	beq.n	8004f0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ef0:	4b8f      	ldr	r3, [pc, #572]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 030c 	and.w	r3, r3, #12
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	d112      	bne.n	8004f22 <HAL_RCC_OscConfig+0x5e>
 8004efc:	4b8c      	ldr	r3, [pc, #560]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f08:	d10b      	bne.n	8004f22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0a:	4b89      	ldr	r3, [pc, #548]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d06c      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x12c>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d168      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e24c      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2a:	d106      	bne.n	8004f3a <HAL_RCC_OscConfig+0x76>
 8004f2c:	4b80      	ldr	r3, [pc, #512]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a7f      	ldr	r2, [pc, #508]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f36:	6013      	str	r3, [r2, #0]
 8004f38:	e02e      	b.n	8004f98 <HAL_RCC_OscConfig+0xd4>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10c      	bne.n	8004f5c <HAL_RCC_OscConfig+0x98>
 8004f42:	4b7b      	ldr	r3, [pc, #492]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a7a      	ldr	r2, [pc, #488]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f4c:	6013      	str	r3, [r2, #0]
 8004f4e:	4b78      	ldr	r3, [pc, #480]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a77      	ldr	r2, [pc, #476]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	e01d      	b.n	8004f98 <HAL_RCC_OscConfig+0xd4>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f64:	d10c      	bne.n	8004f80 <HAL_RCC_OscConfig+0xbc>
 8004f66:	4b72      	ldr	r3, [pc, #456]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a71      	ldr	r2, [pc, #452]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f70:	6013      	str	r3, [r2, #0]
 8004f72:	4b6f      	ldr	r3, [pc, #444]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a6e      	ldr	r2, [pc, #440]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e00b      	b.n	8004f98 <HAL_RCC_OscConfig+0xd4>
 8004f80:	4b6b      	ldr	r3, [pc, #428]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a6a      	ldr	r2, [pc, #424]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	4b68      	ldr	r3, [pc, #416]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a67      	ldr	r2, [pc, #412]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d013      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa0:	f7fd f894 	bl	80020cc <HAL_GetTick>
 8004fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fa8:	f7fd f890 	bl	80020cc <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	@ 0x64
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e200      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fba:	4b5d      	ldr	r3, [pc, #372]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xe4>
 8004fc6:	e014      	b.n	8004ff2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc8:	f7fd f880 	bl	80020cc <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd0:	f7fd f87c 	bl	80020cc <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b64      	cmp	r3, #100	@ 0x64
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e1ec      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fe2:	4b53      	ldr	r3, [pc, #332]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x10c>
 8004fee:	e000      	b.n	8004ff2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d063      	beq.n	80050c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ffe:	4b4c      	ldr	r3, [pc, #304]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 030c 	and.w	r3, r3, #12
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800500a:	4b49      	ldr	r3, [pc, #292]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f003 030c 	and.w	r3, r3, #12
 8005012:	2b08      	cmp	r3, #8
 8005014:	d11c      	bne.n	8005050 <HAL_RCC_OscConfig+0x18c>
 8005016:	4b46      	ldr	r3, [pc, #280]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d116      	bne.n	8005050 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005022:	4b43      	ldr	r3, [pc, #268]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d005      	beq.n	800503a <HAL_RCC_OscConfig+0x176>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d001      	beq.n	800503a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e1c0      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503a:	4b3d      	ldr	r3, [pc, #244]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4939      	ldr	r1, [pc, #228]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800504e:	e03a      	b.n	80050c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d020      	beq.n	800509a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005058:	4b36      	ldr	r3, [pc, #216]	@ (8005134 <HAL_RCC_OscConfig+0x270>)
 800505a:	2201      	movs	r2, #1
 800505c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505e:	f7fd f835 	bl	80020cc <HAL_GetTick>
 8005062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005066:	f7fd f831 	bl	80020cc <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b02      	cmp	r3, #2
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e1a1      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005078:	4b2d      	ldr	r3, [pc, #180]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0f0      	beq.n	8005066 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005084:	4b2a      	ldr	r3, [pc, #168]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4927      	ldr	r1, [pc, #156]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 8005094:	4313      	orrs	r3, r2
 8005096:	600b      	str	r3, [r1, #0]
 8005098:	e015      	b.n	80050c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800509a:	4b26      	ldr	r3, [pc, #152]	@ (8005134 <HAL_RCC_OscConfig+0x270>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a0:	f7fd f814 	bl	80020cc <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fd f810 	bl	80020cc <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e180      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d03a      	beq.n	8005148 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d019      	beq.n	800510e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050da:	4b17      	ldr	r3, [pc, #92]	@ (8005138 <HAL_RCC_OscConfig+0x274>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050e0:	f7fc fff4 	bl	80020cc <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e8:	f7fc fff0 	bl	80020cc <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e160      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005130 <HAL_RCC_OscConfig+0x26c>)
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d0f0      	beq.n	80050e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005106:	2001      	movs	r0, #1
 8005108:	f000 faba 	bl	8005680 <RCC_Delay>
 800510c:	e01c      	b.n	8005148 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800510e:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <HAL_RCC_OscConfig+0x274>)
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005114:	f7fc ffda 	bl	80020cc <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800511a:	e00f      	b.n	800513c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800511c:	f7fc ffd6 	bl	80020cc <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d908      	bls.n	800513c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e146      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
 800512e:	bf00      	nop
 8005130:	40021000 	.word	0x40021000
 8005134:	42420000 	.word	0x42420000
 8005138:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800513c:	4b92      	ldr	r3, [pc, #584]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1e9      	bne.n	800511c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 80a6 	beq.w	80052a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005156:	2300      	movs	r3, #0
 8005158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800515a:	4b8b      	ldr	r3, [pc, #556]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10d      	bne.n	8005182 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005166:	4b88      	ldr	r3, [pc, #544]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	4a87      	ldr	r2, [pc, #540]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800516c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005170:	61d3      	str	r3, [r2, #28]
 8005172:	4b85      	ldr	r3, [pc, #532]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005174:	69db      	ldr	r3, [r3, #28]
 8005176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800517a:	60bb      	str	r3, [r7, #8]
 800517c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800517e:	2301      	movs	r3, #1
 8005180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005182:	4b82      	ldr	r3, [pc, #520]	@ (800538c <HAL_RCC_OscConfig+0x4c8>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800518a:	2b00      	cmp	r3, #0
 800518c:	d118      	bne.n	80051c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800518e:	4b7f      	ldr	r3, [pc, #508]	@ (800538c <HAL_RCC_OscConfig+0x4c8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a7e      	ldr	r2, [pc, #504]	@ (800538c <HAL_RCC_OscConfig+0x4c8>)
 8005194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800519a:	f7fc ff97 	bl	80020cc <HAL_GetTick>
 800519e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051a2:	f7fc ff93 	bl	80020cc <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b64      	cmp	r3, #100	@ 0x64
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e103      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051b4:	4b75      	ldr	r3, [pc, #468]	@ (800538c <HAL_RCC_OscConfig+0x4c8>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0f0      	beq.n	80051a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d106      	bne.n	80051d6 <HAL_RCC_OscConfig+0x312>
 80051c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	4a6e      	ldr	r2, [pc, #440]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051ce:	f043 0301 	orr.w	r3, r3, #1
 80051d2:	6213      	str	r3, [r2, #32]
 80051d4:	e02d      	b.n	8005232 <HAL_RCC_OscConfig+0x36e>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10c      	bne.n	80051f8 <HAL_RCC_OscConfig+0x334>
 80051de:	4b6a      	ldr	r3, [pc, #424]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	4a69      	ldr	r2, [pc, #420]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051e4:	f023 0301 	bic.w	r3, r3, #1
 80051e8:	6213      	str	r3, [r2, #32]
 80051ea:	4b67      	ldr	r3, [pc, #412]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	4a66      	ldr	r2, [pc, #408]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80051f0:	f023 0304 	bic.w	r3, r3, #4
 80051f4:	6213      	str	r3, [r2, #32]
 80051f6:	e01c      	b.n	8005232 <HAL_RCC_OscConfig+0x36e>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2b05      	cmp	r3, #5
 80051fe:	d10c      	bne.n	800521a <HAL_RCC_OscConfig+0x356>
 8005200:	4b61      	ldr	r3, [pc, #388]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	4a60      	ldr	r2, [pc, #384]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005206:	f043 0304 	orr.w	r3, r3, #4
 800520a:	6213      	str	r3, [r2, #32]
 800520c:	4b5e      	ldr	r3, [pc, #376]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	4a5d      	ldr	r2, [pc, #372]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005212:	f043 0301 	orr.w	r3, r3, #1
 8005216:	6213      	str	r3, [r2, #32]
 8005218:	e00b      	b.n	8005232 <HAL_RCC_OscConfig+0x36e>
 800521a:	4b5b      	ldr	r3, [pc, #364]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	4a5a      	ldr	r2, [pc, #360]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005220:	f023 0301 	bic.w	r3, r3, #1
 8005224:	6213      	str	r3, [r2, #32]
 8005226:	4b58      	ldr	r3, [pc, #352]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	4a57      	ldr	r2, [pc, #348]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800522c:	f023 0304 	bic.w	r3, r3, #4
 8005230:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d015      	beq.n	8005266 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800523a:	f7fc ff47 	bl	80020cc <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005240:	e00a      	b.n	8005258 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005242:	f7fc ff43 	bl	80020cc <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005250:	4293      	cmp	r3, r2
 8005252:	d901      	bls.n	8005258 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	e0b1      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005258:	4b4b      	ldr	r3, [pc, #300]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d0ee      	beq.n	8005242 <HAL_RCC_OscConfig+0x37e>
 8005264:	e014      	b.n	8005290 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005266:	f7fc ff31 	bl	80020cc <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800526c:	e00a      	b.n	8005284 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800526e:	f7fc ff2d 	bl	80020cc <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800527c:	4293      	cmp	r3, r2
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e09b      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005284:	4b40      	ldr	r3, [pc, #256]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1ee      	bne.n	800526e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005290:	7dfb      	ldrb	r3, [r7, #23]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d105      	bne.n	80052a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005296:	4b3c      	ldr	r3, [pc, #240]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	4a3b      	ldr	r2, [pc, #236]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800529c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f000 8087 	beq.w	80053ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052ac:	4b36      	ldr	r3, [pc, #216]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f003 030c 	and.w	r3, r3, #12
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d061      	beq.n	800537c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	69db      	ldr	r3, [r3, #28]
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d146      	bne.n	800534e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052c0:	4b33      	ldr	r3, [pc, #204]	@ (8005390 <HAL_RCC_OscConfig+0x4cc>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c6:	f7fc ff01 	bl	80020cc <HAL_GetTick>
 80052ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052cc:	e008      	b.n	80052e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052ce:	f7fc fefd 	bl	80020cc <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d901      	bls.n	80052e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e06d      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052e0:	4b29      	ldr	r3, [pc, #164]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1f0      	bne.n	80052ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f4:	d108      	bne.n	8005308 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80052f6:	4b24      	ldr	r3, [pc, #144]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	4921      	ldr	r1, [pc, #132]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005304:	4313      	orrs	r3, r2
 8005306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005308:	4b1f      	ldr	r3, [pc, #124]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a19      	ldr	r1, [r3, #32]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	430b      	orrs	r3, r1
 800531a:	491b      	ldr	r1, [pc, #108]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 800531c:	4313      	orrs	r3, r2
 800531e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005320:	4b1b      	ldr	r3, [pc, #108]	@ (8005390 <HAL_RCC_OscConfig+0x4cc>)
 8005322:	2201      	movs	r2, #1
 8005324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005326:	f7fc fed1 	bl	80020cc <HAL_GetTick>
 800532a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800532c:	e008      	b.n	8005340 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532e:	f7fc fecd 	bl	80020cc <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b02      	cmp	r3, #2
 800533a:	d901      	bls.n	8005340 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e03d      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005340:	4b11      	ldr	r3, [pc, #68]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0f0      	beq.n	800532e <HAL_RCC_OscConfig+0x46a>
 800534c:	e035      	b.n	80053ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800534e:	4b10      	ldr	r3, [pc, #64]	@ (8005390 <HAL_RCC_OscConfig+0x4cc>)
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005354:	f7fc feba 	bl	80020cc <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800535a:	e008      	b.n	800536e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535c:	f7fc feb6 	bl	80020cc <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b02      	cmp	r3, #2
 8005368:	d901      	bls.n	800536e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e026      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800536e:	4b06      	ldr	r3, [pc, #24]	@ (8005388 <HAL_RCC_OscConfig+0x4c4>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1f0      	bne.n	800535c <HAL_RCC_OscConfig+0x498>
 800537a:	e01e      	b.n	80053ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d107      	bne.n	8005394 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e019      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
 8005388:	40021000 	.word	0x40021000
 800538c:	40007000 	.word	0x40007000
 8005390:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005394:	4b0b      	ldr	r3, [pc, #44]	@ (80053c4 <HAL_RCC_OscConfig+0x500>)
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d106      	bne.n	80053b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d001      	beq.n	80053ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e000      	b.n	80053bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3718      	adds	r7, #24
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	40021000 	.word	0x40021000

080053c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d101      	bne.n	80053dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e0d0      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053dc:	4b6a      	ldr	r3, [pc, #424]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d910      	bls.n	800540c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ea:	4b67      	ldr	r3, [pc, #412]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f023 0207 	bic.w	r2, r3, #7
 80053f2:	4965      	ldr	r1, [pc, #404]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fa:	4b63      	ldr	r3, [pc, #396]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	429a      	cmp	r2, r3
 8005406:	d001      	beq.n	800540c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0b8      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d020      	beq.n	800545a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0304 	and.w	r3, r3, #4
 8005420:	2b00      	cmp	r3, #0
 8005422:	d005      	beq.n	8005430 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005424:	4b59      	ldr	r3, [pc, #356]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	4a58      	ldr	r2, [pc, #352]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 800542a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800542e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800543c:	4b53      	ldr	r3, [pc, #332]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	4a52      	ldr	r2, [pc, #328]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005442:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005446:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005448:	4b50      	ldr	r3, [pc, #320]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	494d      	ldr	r1, [pc, #308]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005456:	4313      	orrs	r3, r2
 8005458:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d040      	beq.n	80054e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d107      	bne.n	800547e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546e:	4b47      	ldr	r3, [pc, #284]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d115      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e07f      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2b02      	cmp	r3, #2
 8005484:	d107      	bne.n	8005496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005486:	4b41      	ldr	r3, [pc, #260]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d109      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e073      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005496:	4b3d      	ldr	r3, [pc, #244]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e06b      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054a6:	4b39      	ldr	r3, [pc, #228]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f023 0203 	bic.w	r2, r3, #3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	4936      	ldr	r1, [pc, #216]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054b8:	f7fc fe08 	bl	80020cc <HAL_GetTick>
 80054bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054be:	e00a      	b.n	80054d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054c0:	f7fc fe04 	bl	80020cc <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e053      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054d6:	4b2d      	ldr	r3, [pc, #180]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f003 020c 	and.w	r2, r3, #12
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d1eb      	bne.n	80054c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054e8:	4b27      	ldr	r3, [pc, #156]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d210      	bcs.n	8005518 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f6:	4b24      	ldr	r3, [pc, #144]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 0207 	bic.w	r2, r3, #7
 80054fe:	4922      	ldr	r1, [pc, #136]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	4313      	orrs	r3, r2
 8005504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005506:	4b20      	ldr	r3, [pc, #128]	@ (8005588 <HAL_RCC_ClockConfig+0x1c0>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d001      	beq.n	8005518 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e032      	b.n	800557e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005524:	4b19      	ldr	r3, [pc, #100]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	4916      	ldr	r1, [pc, #88]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005532:	4313      	orrs	r3, r2
 8005534:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0308 	and.w	r3, r3, #8
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005542:	4b12      	ldr	r3, [pc, #72]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	00db      	lsls	r3, r3, #3
 8005550:	490e      	ldr	r1, [pc, #56]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 8005552:	4313      	orrs	r3, r2
 8005554:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005556:	f000 f821 	bl	800559c <HAL_RCC_GetSysClockFreq>
 800555a:	4602      	mov	r2, r0
 800555c:	4b0b      	ldr	r3, [pc, #44]	@ (800558c <HAL_RCC_ClockConfig+0x1c4>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	091b      	lsrs	r3, r3, #4
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	490a      	ldr	r1, [pc, #40]	@ (8005590 <HAL_RCC_ClockConfig+0x1c8>)
 8005568:	5ccb      	ldrb	r3, [r1, r3]
 800556a:	fa22 f303 	lsr.w	r3, r2, r3
 800556e:	4a09      	ldr	r2, [pc, #36]	@ (8005594 <HAL_RCC_ClockConfig+0x1cc>)
 8005570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005572:	4b09      	ldr	r3, [pc, #36]	@ (8005598 <HAL_RCC_ClockConfig+0x1d0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f7fc fd66 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	40022000 	.word	0x40022000
 800558c:	40021000 	.word	0x40021000
 8005590:	0800c804 	.word	0x0800c804
 8005594:	20000000 	.word	0x20000000
 8005598:	20000004 	.word	0x20000004

0800559c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800559c:	b480      	push	{r7}
 800559e:	b087      	sub	sp, #28
 80055a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	2300      	movs	r3, #0
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	2300      	movs	r3, #0
 80055b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x94>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d002      	beq.n	80055cc <HAL_RCC_GetSysClockFreq+0x30>
 80055c6:	2b08      	cmp	r3, #8
 80055c8:	d003      	beq.n	80055d2 <HAL_RCC_GetSysClockFreq+0x36>
 80055ca:	e027      	b.n	800561c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055cc:	4b19      	ldr	r3, [pc, #100]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x98>)
 80055ce:	613b      	str	r3, [r7, #16]
      break;
 80055d0:	e027      	b.n	8005622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	0c9b      	lsrs	r3, r3, #18
 80055d6:	f003 030f 	and.w	r3, r3, #15
 80055da:	4a17      	ldr	r2, [pc, #92]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x9c>)
 80055dc:	5cd3      	ldrb	r3, [r2, r3]
 80055de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d010      	beq.n	800560c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055ea:	4b11      	ldr	r3, [pc, #68]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x94>)
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	0c5b      	lsrs	r3, r3, #17
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	4a11      	ldr	r2, [pc, #68]	@ (800563c <HAL_RCC_GetSysClockFreq+0xa0>)
 80055f6:	5cd3      	ldrb	r3, [r2, r3]
 80055f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x98>)
 80055fe:	fb03 f202 	mul.w	r2, r3, r2
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	fbb2 f3f3 	udiv	r3, r2, r3
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	e004      	b.n	8005616 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a0c      	ldr	r2, [pc, #48]	@ (8005640 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005610:	fb02 f303 	mul.w	r3, r2, r3
 8005614:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	613b      	str	r3, [r7, #16]
      break;
 800561a:	e002      	b.n	8005622 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800561c:	4b05      	ldr	r3, [pc, #20]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x98>)
 800561e:	613b      	str	r3, [r7, #16]
      break;
 8005620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005622:	693b      	ldr	r3, [r7, #16]
}
 8005624:	4618      	mov	r0, r3
 8005626:	371c      	adds	r7, #28
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	40021000 	.word	0x40021000
 8005634:	007a1200 	.word	0x007a1200
 8005638:	0800dcfc 	.word	0x0800dcfc
 800563c:	0800dd0c 	.word	0x0800dd0c
 8005640:	003d0900 	.word	0x003d0900

08005644 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005648:	4b02      	ldr	r3, [pc, #8]	@ (8005654 <HAL_RCC_GetHCLKFreq+0x10>)
 800564a:	681b      	ldr	r3, [r3, #0]
}
 800564c:	4618      	mov	r0, r3
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr
 8005654:	20000000 	.word	0x20000000

08005658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800565c:	f7ff fff2 	bl	8005644 <HAL_RCC_GetHCLKFreq>
 8005660:	4602      	mov	r2, r0
 8005662:	4b05      	ldr	r3, [pc, #20]	@ (8005678 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	0a1b      	lsrs	r3, r3, #8
 8005668:	f003 0307 	and.w	r3, r3, #7
 800566c:	4903      	ldr	r1, [pc, #12]	@ (800567c <HAL_RCC_GetPCLK1Freq+0x24>)
 800566e:	5ccb      	ldrb	r3, [r1, r3]
 8005670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005674:	4618      	mov	r0, r3
 8005676:	bd80      	pop	{r7, pc}
 8005678:	40021000 	.word	0x40021000
 800567c:	0800c814 	.word	0x0800c814

08005680 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005688:	4b0a      	ldr	r3, [pc, #40]	@ (80056b4 <RCC_Delay+0x34>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a0a      	ldr	r2, [pc, #40]	@ (80056b8 <RCC_Delay+0x38>)
 800568e:	fba2 2303 	umull	r2, r3, r2, r3
 8005692:	0a5b      	lsrs	r3, r3, #9
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	fb02 f303 	mul.w	r3, r2, r3
 800569a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800569c:	bf00      	nop
  }
  while (Delay --);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	1e5a      	subs	r2, r3, #1
 80056a2:	60fa      	str	r2, [r7, #12]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1f9      	bne.n	800569c <RCC_Delay+0x1c>
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr
 80056b4:	20000000 	.word	0x20000000
 80056b8:	10624dd3 	.word	0x10624dd3

080056bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	613b      	str	r3, [r7, #16]
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d07d      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80056d8:	2300      	movs	r3, #0
 80056da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056dc:	4b4f      	ldr	r3, [pc, #316]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10d      	bne.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056e8:	4b4c      	ldr	r3, [pc, #304]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	4a4b      	ldr	r2, [pc, #300]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056f2:	61d3      	str	r3, [r2, #28]
 80056f4:	4b49      	ldr	r3, [pc, #292]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056fc:	60bb      	str	r3, [r7, #8]
 80056fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005700:	2301      	movs	r3, #1
 8005702:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005704:	4b46      	ldr	r3, [pc, #280]	@ (8005820 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800570c:	2b00      	cmp	r3, #0
 800570e:	d118      	bne.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005710:	4b43      	ldr	r3, [pc, #268]	@ (8005820 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a42      	ldr	r2, [pc, #264]	@ (8005820 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005716:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800571a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800571c:	f7fc fcd6 	bl	80020cc <HAL_GetTick>
 8005720:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005722:	e008      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005724:	f7fc fcd2 	bl	80020cc <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b64      	cmp	r3, #100	@ 0x64
 8005730:	d901      	bls.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e06d      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005736:	4b3a      	ldr	r3, [pc, #232]	@ (8005820 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573e:	2b00      	cmp	r3, #0
 8005740:	d0f0      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005742:	4b36      	ldr	r3, [pc, #216]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800574a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d02e      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	429a      	cmp	r2, r3
 800575e:	d027      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005760:	4b2e      	ldr	r3, [pc, #184]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005768:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800576a:	4b2e      	ldr	r3, [pc, #184]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800576c:	2201      	movs	r2, #1
 800576e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005770:	4b2c      	ldr	r3, [pc, #176]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005772:	2200      	movs	r2, #0
 8005774:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005776:	4a29      	ldr	r2, [pc, #164]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d014      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005786:	f7fc fca1 	bl	80020cc <HAL_GetTick>
 800578a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800578c:	e00a      	b.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800578e:	f7fc fc9d 	bl	80020cc <HAL_GetTick>
 8005792:	4602      	mov	r2, r0
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800579c:	4293      	cmp	r3, r2
 800579e:	d901      	bls.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e036      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057a4:	4b1d      	ldr	r3, [pc, #116]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0ee      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057b0:	4b1a      	ldr	r3, [pc, #104]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	4917      	ldr	r1, [pc, #92]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80057c2:	7dfb      	ldrb	r3, [r7, #23]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d105      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057c8:	4b14      	ldr	r3, [pc, #80]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	4a13      	ldr	r2, [pc, #76]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d008      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057e0:	4b0e      	ldr	r3, [pc, #56]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	490b      	ldr	r1, [pc, #44]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0310 	and.w	r3, r3, #16
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d008      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057fe:	4b07      	ldr	r3, [pc, #28]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	4904      	ldr	r1, [pc, #16]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580c:	4313      	orrs	r3, r2
 800580e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	40021000 	.word	0x40021000
 8005820:	40007000 	.word	0x40007000
 8005824:	42420440 	.word	0x42420440

08005828 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b01      	cmp	r3, #1
 800583a:	d001      	beq.n	8005840 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e03a      	b.n	80058b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68da      	ldr	r2, [r3, #12]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0201 	orr.w	r2, r2, #1
 8005856:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a18      	ldr	r2, [pc, #96]	@ (80058c0 <HAL_TIM_Base_Start_IT+0x98>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00e      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0x58>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800586a:	d009      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0x58>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a14      	ldr	r2, [pc, #80]	@ (80058c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d004      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0x58>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a13      	ldr	r2, [pc, #76]	@ (80058c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d111      	bne.n	80058a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b06      	cmp	r3, #6
 8005890:	d010      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f042 0201 	orr.w	r2, r2, #1
 80058a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058a2:	e007      	b.n	80058b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f042 0201 	orr.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bc80      	pop	{r7}
 80058be:	4770      	bx	lr
 80058c0:	40012c00 	.word	0x40012c00
 80058c4:	40000400 	.word	0x40000400
 80058c8:	40000800 	.word	0x40000800

080058cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e041      	b.n	8005962 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fc f850 	bl	8001998 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3304      	adds	r3, #4
 8005908:	4619      	mov	r1, r3
 800590a:	4610      	mov	r0, r2
 800590c:	f000 fb34 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b086      	sub	sp, #24
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e093      	b.n	8005aa6 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fb ffc0 	bl	8001918 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	6812      	ldr	r2, [r2, #0]
 80059aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059ae:	f023 0307 	bic.w	r3, r3, #7
 80059b2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3304      	adds	r3, #4
 80059bc:	4619      	mov	r1, r3
 80059be:	4610      	mov	r0, r2
 80059c0:	f000 fada 	bl	8005f78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	697a      	ldr	r2, [r7, #20]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059ec:	f023 0303 	bic.w	r3, r3, #3
 80059f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	021b      	lsls	r3, r3, #8
 80059fc:	4313      	orrs	r3, r2
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005a0a:	f023 030c 	bic.w	r3, r3, #12
 8005a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	68da      	ldr	r2, [r3, #12]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	021b      	lsls	r3, r3, #8
 8005a26:	4313      	orrs	r3, r2
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	011a      	lsls	r2, r3, #4
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	031b      	lsls	r3, r3, #12
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a48:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	011b      	lsls	r3, r3, #4
 8005a54:	4313      	orrs	r3, r2
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
 8005ab6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005abe:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ac6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ace:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005ad6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d110      	bne.n	8005b00 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d102      	bne.n	8005aea <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ae4:	7b7b      	ldrb	r3, [r7, #13]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d001      	beq.n	8005aee <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e069      	b.n	8005bc2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2202      	movs	r2, #2
 8005af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2202      	movs	r2, #2
 8005afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005afe:	e031      	b.n	8005b64 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d110      	bne.n	8005b28 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b06:	7bbb      	ldrb	r3, [r7, #14]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d102      	bne.n	8005b12 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b0c:	7b3b      	ldrb	r3, [r7, #12]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d001      	beq.n	8005b16 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e055      	b.n	8005bc2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2202      	movs	r2, #2
 8005b1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b26:	e01d      	b.n	8005b64 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d108      	bne.n	8005b40 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b2e:	7bbb      	ldrb	r3, [r7, #14]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d105      	bne.n	8005b40 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b34:	7b7b      	ldrb	r3, [r7, #13]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d102      	bne.n	8005b40 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b3a:	7b3b      	ldrb	r3, [r7, #12]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d001      	beq.n	8005b44 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e03e      	b.n	8005bc2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2202      	movs	r2, #2
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2202      	movs	r2, #2
 8005b60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <HAL_TIM_Encoder_Start+0xc4>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b04      	cmp	r3, #4
 8005b6e:	d008      	beq.n	8005b82 <HAL_TIM_Encoder_Start+0xd4>
 8005b70:	e00f      	b.n	8005b92 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2201      	movs	r2, #1
 8005b78:	2100      	movs	r1, #0
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 fbf2 	bl	8006364 <TIM_CCxChannelCmd>
      break;
 8005b80:	e016      	b.n	8005bb0 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2201      	movs	r2, #1
 8005b88:	2104      	movs	r1, #4
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f000 fbea 	bl	8006364 <TIM_CCxChannelCmd>
      break;
 8005b90:	e00e      	b.n	8005bb0 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2201      	movs	r2, #1
 8005b98:	2100      	movs	r1, #0
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fbe2 	bl	8006364 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	2104      	movs	r1, #4
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 fbdb 	bl	8006364 <TIM_CCxChannelCmd>
      break;
 8005bae:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d020      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d01b      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f06f 0202 	mvn.w	r2, #2
 8005bfe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	f003 0303 	and.w	r3, r3, #3
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d003      	beq.n	8005c1c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f994 	bl	8005f42 <HAL_TIM_IC_CaptureCallback>
 8005c1a:	e005      	b.n	8005c28 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 f987 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f996 	bl	8005f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f003 0304 	and.w	r3, r3, #4
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d020      	beq.n	8005c7a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d01b      	beq.n	8005c7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f06f 0204 	mvn.w	r2, #4
 8005c4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 f96e 	bl	8005f42 <HAL_TIM_IC_CaptureCallback>
 8005c66:	e005      	b.n	8005c74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f961 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f970 	bl	8005f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d020      	beq.n	8005cc6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f003 0308 	and.w	r3, r3, #8
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d01b      	beq.n	8005cc6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f06f 0208 	mvn.w	r2, #8
 8005c96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	f003 0303 	and.w	r3, r3, #3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 f948 	bl	8005f42 <HAL_TIM_IC_CaptureCallback>
 8005cb2:	e005      	b.n	8005cc0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 f93b 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f94a 	bl	8005f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d020      	beq.n	8005d12 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f003 0310 	and.w	r3, r3, #16
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d01b      	beq.n	8005d12 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f06f 0210 	mvn.w	r2, #16
 8005ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2208      	movs	r2, #8
 8005ce8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d003      	beq.n	8005d00 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f922 	bl	8005f42 <HAL_TIM_IC_CaptureCallback>
 8005cfe:	e005      	b.n	8005d0c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f915 	bl	8005f30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f924 	bl	8005f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f003 0301 	and.w	r3, r3, #1
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00c      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d007      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f06f 0201 	mvn.w	r2, #1
 8005d2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f7fb faf3 	bl	800131c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d00c      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d007      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 fb90 	bl	800647a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00c      	beq.n	8005d7e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d007      	beq.n	8005d7e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f8f4 	bl	8005f66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f003 0320 	and.w	r3, r3, #32
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00c      	beq.n	8005da2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d007      	beq.n	8005da2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f06f 0220 	mvn.w	r2, #32
 8005d9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fb63 	bl	8006468 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005da2:	bf00      	nop
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
	...

08005dac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db8:	2300      	movs	r3, #0
 8005dba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e0ae      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b0c      	cmp	r3, #12
 8005dd6:	f200 809f 	bhi.w	8005f18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005dda:	a201      	add	r2, pc, #4	@ (adr r2, 8005de0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de0:	08005e15 	.word	0x08005e15
 8005de4:	08005f19 	.word	0x08005f19
 8005de8:	08005f19 	.word	0x08005f19
 8005dec:	08005f19 	.word	0x08005f19
 8005df0:	08005e55 	.word	0x08005e55
 8005df4:	08005f19 	.word	0x08005f19
 8005df8:	08005f19 	.word	0x08005f19
 8005dfc:	08005f19 	.word	0x08005f19
 8005e00:	08005e97 	.word	0x08005e97
 8005e04:	08005f19 	.word	0x08005f19
 8005e08:	08005f19 	.word	0x08005f19
 8005e0c:	08005f19 	.word	0x08005f19
 8005e10:	08005ed7 	.word	0x08005ed7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68b9      	ldr	r1, [r7, #8]
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 f91a 	bl	8006054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	699a      	ldr	r2, [r3, #24]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f042 0208 	orr.w	r2, r2, #8
 8005e2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	699a      	ldr	r2, [r3, #24]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f022 0204 	bic.w	r2, r2, #4
 8005e3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6999      	ldr	r1, [r3, #24]
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	691a      	ldr	r2, [r3, #16]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	619a      	str	r2, [r3, #24]
      break;
 8005e52:	e064      	b.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68b9      	ldr	r1, [r7, #8]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 f960 	bl	8006120 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699a      	ldr	r2, [r3, #24]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	699a      	ldr	r2, [r3, #24]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6999      	ldr	r1, [r3, #24]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	021a      	lsls	r2, r3, #8
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	430a      	orrs	r2, r1
 8005e92:	619a      	str	r2, [r3, #24]
      break;
 8005e94:	e043      	b.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68b9      	ldr	r1, [r7, #8]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 f9a9 	bl	80061f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	69da      	ldr	r2, [r3, #28]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f042 0208 	orr.w	r2, r2, #8
 8005eb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69da      	ldr	r2, [r3, #28]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 0204 	bic.w	r2, r2, #4
 8005ec0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	69d9      	ldr	r1, [r3, #28]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	691a      	ldr	r2, [r3, #16]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	61da      	str	r2, [r3, #28]
      break;
 8005ed4:	e023      	b.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68b9      	ldr	r1, [r7, #8]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f000 f9f3 	bl	80062c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	69da      	ldr	r2, [r3, #28]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	69da      	ldr	r2, [r3, #28]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	69d9      	ldr	r1, [r3, #28]
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	021a      	lsls	r2, r3, #8
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	61da      	str	r2, [r3, #28]
      break;
 8005f16:	e002      	b.n	8005f1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bc80      	pop	{r7}
 8005f40:	4770      	bx	lr

08005f42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f4a:	bf00      	nop
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bc80      	pop	{r7}
 8005f52:	4770      	bx	lr

08005f54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bc80      	pop	{r7}
 8005f64:	4770      	bx	lr

08005f66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a2f      	ldr	r2, [pc, #188]	@ (8006048 <TIM_Base_SetConfig+0xd0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00b      	beq.n	8005fa8 <TIM_Base_SetConfig+0x30>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d007      	beq.n	8005fa8 <TIM_Base_SetConfig+0x30>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a2c      	ldr	r2, [pc, #176]	@ (800604c <TIM_Base_SetConfig+0xd4>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d003      	beq.n	8005fa8 <TIM_Base_SetConfig+0x30>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8006050 <TIM_Base_SetConfig+0xd8>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d108      	bne.n	8005fba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a22      	ldr	r2, [pc, #136]	@ (8006048 <TIM_Base_SetConfig+0xd0>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d00b      	beq.n	8005fda <TIM_Base_SetConfig+0x62>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc8:	d007      	beq.n	8005fda <TIM_Base_SetConfig+0x62>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800604c <TIM_Base_SetConfig+0xd4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d003      	beq.n	8005fda <TIM_Base_SetConfig+0x62>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8006050 <TIM_Base_SetConfig+0xd8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d108      	bne.n	8005fec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	689a      	ldr	r2, [r3, #8]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a0d      	ldr	r2, [pc, #52]	@ (8006048 <TIM_Base_SetConfig+0xd0>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d103      	bne.n	8006020 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	691a      	ldr	r2, [r3, #16]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d005      	beq.n	800603e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	f023 0201 	bic.w	r2, r3, #1
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	611a      	str	r2, [r3, #16]
  }
}
 800603e:	bf00      	nop
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	bc80      	pop	{r7}
 8006046:	4770      	bx	lr
 8006048:	40012c00 	.word	0x40012c00
 800604c:	40000400 	.word	0x40000400
 8006050:	40000800 	.word	0x40000800

08006054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a1b      	ldr	r3, [r3, #32]
 8006068:	f023 0201 	bic.w	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0303 	bic.w	r3, r3, #3
 800608a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f023 0302 	bic.w	r3, r3, #2
 800609c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a1c      	ldr	r2, [pc, #112]	@ (800611c <TIM_OC1_SetConfig+0xc8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d10c      	bne.n	80060ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f023 0308 	bic.w	r3, r3, #8
 80060b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	4313      	orrs	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f023 0304 	bic.w	r3, r3, #4
 80060c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a13      	ldr	r2, [pc, #76]	@ (800611c <TIM_OC1_SetConfig+0xc8>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d111      	bne.n	80060f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	621a      	str	r2, [r3, #32]
}
 8006110:	bf00      	nop
 8006112:	371c      	adds	r7, #28
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	40012c00 	.word	0x40012c00

08006120 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	f023 0210 	bic.w	r2, r3, #16
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800614e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	021b      	lsls	r3, r3, #8
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	4313      	orrs	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f023 0320 	bic.w	r3, r3, #32
 800616a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a1d      	ldr	r2, [pc, #116]	@ (80061f0 <TIM_OC2_SetConfig+0xd0>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d10d      	bne.n	800619c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006186:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	011b      	lsls	r3, r3, #4
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	4313      	orrs	r3, r2
 8006192:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800619a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a14      	ldr	r2, [pc, #80]	@ (80061f0 <TIM_OC2_SetConfig+0xd0>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d113      	bne.n	80061cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	693a      	ldr	r2, [r7, #16]
 80061d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	621a      	str	r2, [r3, #32]
}
 80061e6:	bf00      	nop
 80061e8:	371c      	adds	r7, #28
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bc80      	pop	{r7}
 80061ee:	4770      	bx	lr
 80061f0:	40012c00 	.word	0x40012c00

080061f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a1b      	ldr	r3, [r3, #32]
 8006208:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800623c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	021b      	lsls	r3, r3, #8
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a1d      	ldr	r2, [pc, #116]	@ (80062c4 <TIM_OC3_SetConfig+0xd0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d10d      	bne.n	800626e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006258:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	021b      	lsls	r3, r3, #8
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	4313      	orrs	r3, r2
 8006264:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800626c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a14      	ldr	r2, [pc, #80]	@ (80062c4 <TIM_OC3_SetConfig+0xd0>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d113      	bne.n	800629e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800627c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	011b      	lsls	r3, r3, #4
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	621a      	str	r2, [r3, #32]
}
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bc80      	pop	{r7}
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40012c00 	.word	0x40012c00

080062c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a1b      	ldr	r3, [r3, #32]
 80062d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	021b      	lsls	r3, r3, #8
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	4313      	orrs	r3, r2
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006312:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	031b      	lsls	r3, r3, #12
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4a0f      	ldr	r2, [pc, #60]	@ (8006360 <TIM_OC4_SetConfig+0x98>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d109      	bne.n	800633c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800632e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	019b      	lsls	r3, r3, #6
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	4313      	orrs	r3, r2
 800633a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	685a      	ldr	r2, [r3, #4]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	621a      	str	r2, [r3, #32]
}
 8006356:	bf00      	nop
 8006358:	371c      	adds	r7, #28
 800635a:	46bd      	mov	sp, r7
 800635c:	bc80      	pop	{r7}
 800635e:	4770      	bx	lr
 8006360:	40012c00 	.word	0x40012c00

08006364 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006364:	b480      	push	{r7}
 8006366:	b087      	sub	sp, #28
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2201      	movs	r2, #1
 8006378:	fa02 f303 	lsl.w	r3, r2, r3
 800637c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1a      	ldr	r2, [r3, #32]
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	43db      	mvns	r3, r3
 8006386:	401a      	ands	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6a1a      	ldr	r2, [r3, #32]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 031f 	and.w	r3, r3, #31
 8006396:	6879      	ldr	r1, [r7, #4]
 8006398:	fa01 f303 	lsl.w	r3, r1, r3
 800639c:	431a      	orrs	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bc80      	pop	{r7}
 80063aa:	4770      	bx	lr

080063ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e046      	b.n	8006452 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a16      	ldr	r2, [pc, #88]	@ (800645c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d00e      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006410:	d009      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a12      	ldr	r2, [pc, #72]	@ (8006460 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d004      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a10      	ldr	r2, [pc, #64]	@ (8006464 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10c      	bne.n	8006440 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800642c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	4313      	orrs	r3, r2
 8006436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr
 800645c:	40012c00 	.word	0x40012c00
 8006460:	40000400 	.word	0x40000400
 8006464:	40000800 	.word	0x40000800

08006468 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006470:	bf00      	nop
 8006472:	370c      	adds	r7, #12
 8006474:	46bd      	mov	sp, r7
 8006476:	bc80      	pop	{r7}
 8006478:	4770      	bx	lr

0800647a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800647a:	b480      	push	{r7}
 800647c:	b083      	sub	sp, #12
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006482:	bf00      	nop
 8006484:	370c      	adds	r7, #12
 8006486:	46bd      	mov	sp, r7
 8006488:	bc80      	pop	{r7}
 800648a:	4770      	bx	lr

0800648c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	4638      	mov	r0, r7
 8006496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bc80      	pop	{r7}
 80064a4:	4770      	bx	lr

080064a6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b085      	sub	sp, #20
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80064b6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80064ba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	b29a      	uxth	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3714      	adds	r7, #20
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bc80      	pop	{r7}
 80064d0:	4770      	bx	lr

080064d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80064d2:	b480      	push	{r7}
 80064d4:	b085      	sub	sp, #20
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80064da:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80064de:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	43db      	mvns	r3, r3
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	4013      	ands	r3, r2
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3714      	adds	r7, #20
 8006500:	46bd      	mov	sp, r7
 8006502:	bc80      	pop	{r7}
 8006504:	4770      	bx	lr

08006506 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	460b      	mov	r3, r1
 8006510:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr

0800651e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	60f8      	str	r0, [r7, #12]
 8006526:	4638      	mov	r0, r7
 8006528:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2201      	movs	r2, #1
 8006530:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	bc80      	pop	{r7}
 8006556:	4770      	bx	lr

08006558 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006558:	b480      	push	{r7}
 800655a:	b09d      	sub	sp, #116	@ 0x74
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006562:	2300      	movs	r3, #0
 8006564:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	781b      	ldrb	r3, [r3, #0]
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4413      	add	r3, r2
 8006572:	881b      	ldrh	r3, [r3, #0]
 8006574:	b29b      	uxth	r3, r3
 8006576:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800657a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800657e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	78db      	ldrb	r3, [r3, #3]
 8006586:	2b03      	cmp	r3, #3
 8006588:	d81f      	bhi.n	80065ca <USB_ActivateEndpoint+0x72>
 800658a:	a201      	add	r2, pc, #4	@ (adr r2, 8006590 <USB_ActivateEndpoint+0x38>)
 800658c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006590:	080065a1 	.word	0x080065a1
 8006594:	080065bd 	.word	0x080065bd
 8006598:	080065d3 	.word	0x080065d3
 800659c:	080065af 	.word	0x080065af
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80065a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80065a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80065ac:	e012      	b.n	80065d4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80065ae:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065b2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80065b6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80065ba:	e00b      	b.n	80065d4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80065bc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80065c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80065c8:	e004      	b.n	80065d4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80065d0:	e000      	b.n	80065d4 <USB_ActivateEndpoint+0x7c>
      break;
 80065d2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	441a      	add	r2, r3
 80065de:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	009b      	lsls	r3, r3, #2
 80065fe:	4413      	add	r3, r2
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	b29b      	uxth	r3, r3
 8006604:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006608:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660c:	b29b      	uxth	r3, r3
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	7812      	ldrb	r2, [r2, #0]
 8006612:	4313      	orrs	r3, r2
 8006614:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	441a      	add	r2, r3
 8006622:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800662a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800662e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006636:	b29b      	uxth	r3, r3
 8006638:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	7b1b      	ldrb	r3, [r3, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	f040 8178 	bne.w	8006934 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	785b      	ldrb	r3, [r3, #1]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 8084 	beq.w	8006756 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	61bb      	str	r3, [r7, #24]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006658:	b29b      	uxth	r3, r3
 800665a:	461a      	mov	r2, r3
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	4413      	add	r3, r2
 8006660:	61bb      	str	r3, [r7, #24]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	011a      	lsls	r2, r3, #4
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	4413      	add	r3, r2
 800666c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006670:	617b      	str	r3, [r7, #20]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	88db      	ldrh	r3, [r3, #6]
 8006676:	085b      	lsrs	r3, r3, #1
 8006678:	b29b      	uxth	r3, r3
 800667a:	005b      	lsls	r3, r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	881b      	ldrh	r3, [r3, #0]
 800668e:	827b      	strh	r3, [r7, #18]
 8006690:	8a7b      	ldrh	r3, [r7, #18]
 8006692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006696:	2b00      	cmp	r3, #0
 8006698:	d01b      	beq.n	80066d2 <USB_ActivateEndpoint+0x17a>
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4413      	add	r3, r2
 80066a4:	881b      	ldrh	r3, [r3, #0]
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b0:	823b      	strh	r3, [r7, #16]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	441a      	add	r2, r3
 80066bc:	8a3b      	ldrh	r3, [r7, #16]
 80066be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	78db      	ldrb	r3, [r3, #3]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d020      	beq.n	800671c <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	881b      	ldrh	r3, [r3, #0]
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066f0:	81bb      	strh	r3, [r7, #12]
 80066f2:	89bb      	ldrh	r3, [r7, #12]
 80066f4:	f083 0320 	eor.w	r3, r3, #32
 80066f8:	81bb      	strh	r3, [r7, #12]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	441a      	add	r2, r3
 8006704:	89bb      	ldrh	r3, [r7, #12]
 8006706:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800670a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800670e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006716:	b29b      	uxth	r3, r3
 8006718:	8013      	strh	r3, [r2, #0]
 800671a:	e2d5      	b.n	8006cc8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	881b      	ldrh	r3, [r3, #0]
 8006728:	b29b      	uxth	r3, r3
 800672a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800672e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006732:	81fb      	strh	r3, [r7, #14]
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	441a      	add	r2, r3
 800673e:	89fb      	ldrh	r3, [r7, #14]
 8006740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006748:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800674c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006750:	b29b      	uxth	r3, r3
 8006752:	8013      	strh	r3, [r2, #0]
 8006754:	e2b8      	b.n	8006cc8 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	633b      	str	r3, [r7, #48]	@ 0x30
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006760:	b29b      	uxth	r3, r3
 8006762:	461a      	mov	r2, r3
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	4413      	add	r3, r2
 8006768:	633b      	str	r3, [r7, #48]	@ 0x30
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	011a      	lsls	r2, r3, #4
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	4413      	add	r3, r2
 8006774:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	88db      	ldrh	r3, [r3, #6]
 800677e:	085b      	lsrs	r3, r3, #1
 8006780:	b29b      	uxth	r3, r3
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	b29a      	uxth	r2, r3
 8006786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006788:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006794:	b29b      	uxth	r3, r3
 8006796:	461a      	mov	r2, r3
 8006798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679a:	4413      	add	r3, r2
 800679c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	011a      	lsls	r2, r3, #4
 80067a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a6:	4413      	add	r3, r2
 80067a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80067ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b0:	881b      	ldrh	r3, [r3, #0]
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067bc:	801a      	strh	r2, [r3, #0]
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80067c4:	d91d      	bls.n	8006802 <USB_ActivateEndpoint+0x2aa>
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	f003 031f 	and.w	r3, r3, #31
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d102      	bne.n	80067e0 <USB_ActivateEndpoint+0x288>
 80067da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067dc:	3b01      	subs	r3, #1
 80067de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	029b      	lsls	r3, r3, #10
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	4313      	orrs	r3, r2
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fe:	801a      	strh	r2, [r3, #0]
 8006800:	e026      	b.n	8006850 <USB_ActivateEndpoint+0x2f8>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10a      	bne.n	8006820 <USB_ActivateEndpoint+0x2c8>
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	881b      	ldrh	r3, [r3, #0]
 800680e:	b29b      	uxth	r3, r3
 8006810:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006814:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006818:	b29a      	uxth	r2, r3
 800681a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681c:	801a      	strh	r2, [r3, #0]
 800681e:	e017      	b.n	8006850 <USB_ActivateEndpoint+0x2f8>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	691b      	ldr	r3, [r3, #16]
 8006824:	085b      	lsrs	r3, r3, #1
 8006826:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d002      	beq.n	800683a <USB_ActivateEndpoint+0x2e2>
 8006834:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006836:	3301      	adds	r3, #1
 8006838:	66bb      	str	r3, [r7, #104]	@ 0x68
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	881b      	ldrh	r3, [r3, #0]
 800683e:	b29a      	uxth	r2, r3
 8006840:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006842:	b29b      	uxth	r3, r3
 8006844:	029b      	lsls	r3, r3, #10
 8006846:	b29b      	uxth	r3, r3
 8006848:	4313      	orrs	r3, r2
 800684a:	b29a      	uxth	r2, r3
 800684c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800685e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006860:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d01b      	beq.n	80068a0 <USB_ActivateEndpoint+0x348>
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	b29b      	uxth	r3, r3
 8006876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800687a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687e:	843b      	strh	r3, [r7, #32]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	441a      	add	r2, r3
 800688a:	8c3b      	ldrh	r3, [r7, #32]
 800688c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006894:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800689c:	b29b      	uxth	r3, r3
 800689e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d124      	bne.n	80068f2 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	881b      	ldrh	r3, [r3, #0]
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068be:	83bb      	strh	r3, [r7, #28]
 80068c0:	8bbb      	ldrh	r3, [r7, #28]
 80068c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80068c6:	83bb      	strh	r3, [r7, #28]
 80068c8:	8bbb      	ldrh	r3, [r7, #28]
 80068ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80068ce:	83bb      	strh	r3, [r7, #28]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	441a      	add	r2, r3
 80068da:	8bbb      	ldrh	r3, [r7, #28]
 80068dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	8013      	strh	r3, [r2, #0]
 80068f0:	e1ea      	b.n	8006cc8 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	b29b      	uxth	r3, r3
 8006900:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006908:	83fb      	strh	r3, [r7, #30]
 800690a:	8bfb      	ldrh	r3, [r7, #30]
 800690c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006910:	83fb      	strh	r3, [r7, #30]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	441a      	add	r2, r3
 800691c:	8bfb      	ldrh	r3, [r7, #30]
 800691e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006922:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800692a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800692e:	b29b      	uxth	r3, r3
 8006930:	8013      	strh	r3, [r2, #0]
 8006932:	e1c9      	b.n	8006cc8 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	78db      	ldrb	r3, [r3, #3]
 8006938:	2b02      	cmp	r3, #2
 800693a:	d11e      	bne.n	800697a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	4413      	add	r3, r2
 8006946:	881b      	ldrh	r3, [r3, #0]
 8006948:	b29b      	uxth	r3, r3
 800694a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800694e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006952:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	441a      	add	r2, r3
 8006960:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800696c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006974:	b29b      	uxth	r3, r3
 8006976:	8013      	strh	r3, [r2, #0]
 8006978:	e01d      	b.n	80069b6 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4413      	add	r3, r2
 8006984:	881b      	ldrh	r3, [r3, #0]
 8006986:	b29b      	uxth	r3, r3
 8006988:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800698c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006990:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	441a      	add	r2, r3
 800699e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80069a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	461a      	mov	r2, r3
 80069c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069c6:	4413      	add	r3, r2
 80069c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	011a      	lsls	r2, r3, #4
 80069d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069d2:	4413      	add	r3, r2
 80069d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	891b      	ldrh	r3, [r3, #8]
 80069de:	085b      	lsrs	r3, r3, #1
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069e8:	801a      	strh	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	461a      	mov	r2, r3
 80069f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069fa:	4413      	add	r3, r2
 80069fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	011a      	lsls	r2, r3, #4
 8006a04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006a0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	895b      	ldrh	r3, [r3, #10]
 8006a12:	085b      	lsrs	r3, r3, #1
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	005b      	lsls	r3, r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a1c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	785b      	ldrb	r3, [r3, #1]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f040 8093 	bne.w	8006b4e <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	4413      	add	r3, r2
 8006a32:	881b      	ldrh	r3, [r3, #0]
 8006a34:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8006a38:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006a3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d01b      	beq.n	8006a7c <USB_ActivateEndpoint+0x524>
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	4413      	add	r3, r2
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a5a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	441a      	add	r2, r3
 8006a66:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006a68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	881b      	ldrh	r3, [r3, #0]
 8006a88:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006a8a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d01b      	beq.n	8006acc <USB_ActivateEndpoint+0x574>
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aaa:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	441a      	add	r2, r3
 8006ab6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006ab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006abc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ac4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	4413      	add	r3, r2
 8006ad6:	881b      	ldrh	r3, [r3, #0]
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ae2:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006ae4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006ae6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006aea:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006aec:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006aee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006af2:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	441a      	add	r2, r3
 8006afe:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006b00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	881b      	ldrh	r3, [r3, #0]
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b2a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	441a      	add	r2, r3
 8006b36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	8013      	strh	r3, [r2, #0]
 8006b4c:	e0bc      	b.n	8006cc8 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	881b      	ldrh	r3, [r3, #0]
 8006b5a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006b5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01d      	beq.n	8006ba6 <USB_ActivateEndpoint+0x64e>
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	4413      	add	r3, r2
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b80:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	441a      	add	r2, r3
 8006b8e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006b92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	881b      	ldrh	r3, [r3, #0]
 8006bb2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006bb6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d01d      	beq.n	8006bfe <USB_ActivateEndpoint+0x6a6>
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4413      	add	r3, r2
 8006bcc:	881b      	ldrh	r3, [r3, #0]
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	441a      	add	r2, r3
 8006be6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006bea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	78db      	ldrb	r3, [r3, #3]
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d024      	beq.n	8006c50 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4413      	add	r3, r2
 8006c10:	881b      	ldrh	r3, [r3, #0]
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c1c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006c20:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006c24:	f083 0320 	eor.w	r3, r3, #32
 8006c28:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	441a      	add	r2, r3
 8006c36:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006c3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	8013      	strh	r3, [r2, #0]
 8006c4e:	e01d      	b.n	8006c8c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4413      	add	r3, r2
 8006c5a:	881b      	ldrh	r3, [r3, #0]
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c66:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	781b      	ldrb	r3, [r3, #0]
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	441a      	add	r2, r3
 8006c74:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006c78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4413      	add	r3, r2
 8006c96:	881b      	ldrh	r3, [r3, #0]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	441a      	add	r2, r3
 8006cb0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006cb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006cc8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3774      	adds	r7, #116	@ 0x74
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bc80      	pop	{r7}
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop

08006cd8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b08d      	sub	sp, #52	@ 0x34
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	7b1b      	ldrb	r3, [r3, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f040 808e 	bne.w	8006e08 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	785b      	ldrb	r3, [r3, #1]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d044      	beq.n	8006d7e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4413      	add	r3, r2
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	81bb      	strh	r3, [r7, #12]
 8006d02:	89bb      	ldrh	r3, [r7, #12]
 8006d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01b      	beq.n	8006d44 <USB_DeactivateEndpoint+0x6c>
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	881b      	ldrh	r3, [r3, #0]
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d22:	817b      	strh	r3, [r7, #10]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	441a      	add	r2, r3
 8006d2e:	897b      	ldrh	r3, [r7, #10]
 8006d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	881b      	ldrh	r3, [r3, #0]
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d5a:	813b      	strh	r3, [r7, #8]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	441a      	add	r2, r3
 8006d66:	893b      	ldrh	r3, [r7, #8]
 8006d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	8013      	strh	r3, [r2, #0]
 8006d7c:	e192      	b.n	80070a4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	4413      	add	r3, r2
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	827b      	strh	r3, [r7, #18]
 8006d8c:	8a7b      	ldrh	r3, [r7, #18]
 8006d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d01b      	beq.n	8006dce <USB_DeactivateEndpoint+0xf6>
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	881b      	ldrh	r3, [r3, #0]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dac:	823b      	strh	r3, [r7, #16]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	441a      	add	r2, r3
 8006db8:	8a3b      	ldrh	r3, [r7, #16]
 8006dba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dc2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de4:	81fb      	strh	r3, [r7, #14]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	441a      	add	r2, r3
 8006df0:	89fb      	ldrh	r3, [r7, #14]
 8006df2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	8013      	strh	r3, [r2, #0]
 8006e06:	e14d      	b.n	80070a4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	785b      	ldrb	r3, [r3, #1]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f040 80a5 	bne.w	8006f5c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	881b      	ldrh	r3, [r3, #0]
 8006e1e:	843b      	strh	r3, [r7, #32]
 8006e20:	8c3b      	ldrh	r3, [r7, #32]
 8006e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d01b      	beq.n	8006e62 <USB_DeactivateEndpoint+0x18a>
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4413      	add	r3, r2
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e40:	83fb      	strh	r3, [r7, #30]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	441a      	add	r2, r3
 8006e4c:	8bfb      	ldrh	r3, [r7, #30]
 8006e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	83bb      	strh	r3, [r7, #28]
 8006e70:	8bbb      	ldrh	r3, [r7, #28]
 8006e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d01b      	beq.n	8006eb2 <USB_DeactivateEndpoint+0x1da>
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	4413      	add	r3, r2
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e90:	837b      	strh	r3, [r7, #26]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	441a      	add	r2, r3
 8006e9c:	8b7b      	ldrh	r3, [r7, #26]
 8006e9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ea2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006eaa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ec4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ec8:	833b      	strh	r3, [r7, #24]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	441a      	add	r2, r3
 8006ed4:	8b3b      	ldrh	r3, [r7, #24]
 8006ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ee2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006efc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f00:	82fb      	strh	r3, [r7, #22]
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	441a      	add	r2, r3
 8006f0c:	8afb      	ldrh	r3, [r7, #22]
 8006f0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	4413      	add	r3, r2
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f38:	82bb      	strh	r3, [r7, #20]
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	441a      	add	r2, r3
 8006f44:	8abb      	ldrh	r3, [r7, #20]
 8006f46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	8013      	strh	r3, [r2, #0]
 8006f5a:	e0a3      	b.n	80070a4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4413      	add	r3, r2
 8006f66:	881b      	ldrh	r3, [r3, #0]
 8006f68:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006f6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006f6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d01b      	beq.n	8006fac <USB_DeactivateEndpoint+0x2d4>
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f8a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	881b      	ldrh	r3, [r3, #0]
 8006fb8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006fba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d01b      	beq.n	8006ffc <USB_DeactivateEndpoint+0x324>
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	881b      	ldrh	r3, [r3, #0]
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fda:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	441a      	add	r2, r3
 8006fe6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006fe8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ff4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	4413      	add	r3, r2
 8007006:	881b      	ldrh	r3, [r3, #0]
 8007008:	b29b      	uxth	r3, r3
 800700a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800700e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007012:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	441a      	add	r2, r3
 800701e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007020:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007024:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007028:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800702c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007030:	b29b      	uxth	r3, r3
 8007032:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4413      	add	r3, r2
 800703e:	881b      	ldrh	r3, [r3, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007046:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800704a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	441a      	add	r2, r3
 8007056:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007058:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800705c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007068:	b29b      	uxth	r3, r3
 800706a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	881b      	ldrh	r3, [r3, #0]
 8007078:	b29b      	uxth	r3, r3
 800707a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800707e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007082:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	441a      	add	r2, r3
 800708e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007090:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007094:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007098:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800709c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3734      	adds	r7, #52	@ 0x34
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bc80      	pop	{r7}
 80070ae:	4770      	bx	lr

080070b0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b0c2      	sub	sp, #264	@ 0x108
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070be:	6018      	str	r0, [r3, #0]
 80070c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070c8:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80070ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	785b      	ldrb	r3, [r3, #1]
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	f040 86b7 	bne.w	8007e4a <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80070dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	699a      	ldr	r2, [r3, #24]
 80070e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d908      	bls.n	800710a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80070f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007108:	e007      	b.n	800711a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800710a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800710e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800711a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800711e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	7b1b      	ldrb	r3, [r3, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d13a      	bne.n	80071a0 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800712a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800712e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	6959      	ldr	r1, [r3, #20]
 8007136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800713a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	88da      	ldrh	r2, [r3, #6]
 8007142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007146:	b29b      	uxth	r3, r3
 8007148:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800714c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007150:	6800      	ldr	r0, [r0, #0]
 8007152:	f001 fc9c 	bl	8008a8e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007156:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800715a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	613b      	str	r3, [r7, #16]
 8007162:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007166:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007170:	b29b      	uxth	r3, r3
 8007172:	461a      	mov	r2, r3
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	4413      	add	r3, r2
 8007178:	613b      	str	r3, [r7, #16]
 800717a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800717e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	011a      	lsls	r2, r3, #4
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	4413      	add	r3, r2
 800718c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007190:	60fb      	str	r3, [r7, #12]
 8007192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007196:	b29a      	uxth	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	801a      	strh	r2, [r3, #0]
 800719c:	f000 be1f 	b.w	8007dde <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80071a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	78db      	ldrb	r3, [r3, #3]
 80071ac:	2b02      	cmp	r3, #2
 80071ae:	f040 8462 	bne.w	8007a76 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80071b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6a1a      	ldr	r2, [r3, #32]
 80071be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	f240 83df 	bls.w	800798e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80071d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	4413      	add	r3, r2
 80071ea:	881b      	ldrh	r3, [r3, #0]
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071f6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80071fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	441a      	add	r2, r3
 8007214:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007218:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800721c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007220:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007228:	b29b      	uxth	r3, r3
 800722a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800722c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	6a1a      	ldr	r2, [r3, #32]
 8007238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800723c:	1ad2      	subs	r2, r2, r3
 800723e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007242:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800724a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800724e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007258:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	b29b      	uxth	r3, r3
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 81c7 	beq.w	8007600 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007276:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	633b      	str	r3, [r7, #48]	@ 0x30
 800727e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007282:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	785b      	ldrb	r3, [r3, #1]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d177      	bne.n	800737e <USB_EPStartXfer+0x2ce>
 800728e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007292:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	62bb      	str	r3, [r7, #40]	@ 0x28
 800729a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800729e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	461a      	mov	r2, r3
 80072ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ae:	4413      	add	r3, r2
 80072b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	011a      	lsls	r2, r3, #4
 80072c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c2:	4413      	add	r3, r2
 80072c4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072cc:	881b      	ldrh	r3, [r3, #0]
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072d4:	b29a      	uxth	r2, r3
 80072d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d8:	801a      	strh	r2, [r3, #0]
 80072da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072de:	2b3e      	cmp	r3, #62	@ 0x3e
 80072e0:	d921      	bls.n	8007326 <USB_EPStartXfer+0x276>
 80072e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e6:	095b      	lsrs	r3, r3, #5
 80072e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80072ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f0:	f003 031f 	and.w	r3, r3, #31
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <USB_EPStartXfer+0x252>
 80072f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80072fc:	3b01      	subs	r3, #1
 80072fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	b29a      	uxth	r2, r3
 8007308:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800730c:	b29b      	uxth	r3, r3
 800730e:	029b      	lsls	r3, r3, #10
 8007310:	b29b      	uxth	r3, r3
 8007312:	4313      	orrs	r3, r2
 8007314:	b29b      	uxth	r3, r3
 8007316:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800731a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800731e:	b29a      	uxth	r2, r3
 8007320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007322:	801a      	strh	r2, [r3, #0]
 8007324:	e050      	b.n	80073c8 <USB_EPStartXfer+0x318>
 8007326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10a      	bne.n	8007344 <USB_EPStartXfer+0x294>
 800732e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007330:	881b      	ldrh	r3, [r3, #0]
 8007332:	b29b      	uxth	r3, r3
 8007334:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007338:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800733c:	b29a      	uxth	r2, r3
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	801a      	strh	r2, [r3, #0]
 8007342:	e041      	b.n	80073c8 <USB_EPStartXfer+0x318>
 8007344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007348:	085b      	lsrs	r3, r3, #1
 800734a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800734e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007352:	f003 0301 	and.w	r3, r3, #1
 8007356:	2b00      	cmp	r3, #0
 8007358:	d004      	beq.n	8007364 <USB_EPStartXfer+0x2b4>
 800735a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800735e:	3301      	adds	r3, #1
 8007360:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007366:	881b      	ldrh	r3, [r3, #0]
 8007368:	b29a      	uxth	r2, r3
 800736a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800736e:	b29b      	uxth	r3, r3
 8007370:	029b      	lsls	r3, r3, #10
 8007372:	b29b      	uxth	r3, r3
 8007374:	4313      	orrs	r3, r2
 8007376:	b29a      	uxth	r2, r3
 8007378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737a:	801a      	strh	r2, [r3, #0]
 800737c:	e024      	b.n	80073c8 <USB_EPStartXfer+0x318>
 800737e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007382:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	785b      	ldrb	r3, [r3, #1]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d11c      	bne.n	80073c8 <USB_EPStartXfer+0x318>
 800738e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007392:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800739c:	b29b      	uxth	r3, r3
 800739e:	461a      	mov	r2, r3
 80073a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a2:	4413      	add	r3, r2
 80073a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80073a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	011a      	lsls	r2, r3, #4
 80073b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b6:	4413      	add	r3, r2
 80073b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80073bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80073c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	895b      	ldrh	r3, [r3, #10]
 80073d4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6959      	ldr	r1, [r3, #20]
 80073e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80073ee:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80073f2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80073f6:	6800      	ldr	r0, [r0, #0]
 80073f8:	f001 fb49 	bl	8008a8e <USB_WritePMA>
            ep->xfer_buff += len;
 80073fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007400:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	695a      	ldr	r2, [r3, #20]
 8007408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740c:	441a      	add	r2, r3
 800740e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007412:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800741a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800741e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6a1a      	ldr	r2, [r3, #32]
 8007426:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800742a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	429a      	cmp	r2, r3
 8007434:	d90f      	bls.n	8007456 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007436:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800743a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a1a      	ldr	r2, [r3, #32]
 8007442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007446:	1ad2      	subs	r2, r2, r3
 8007448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800744c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	621a      	str	r2, [r3, #32]
 8007454:	e00e      	b.n	8007474 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007456:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800745a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6a1b      	ldr	r3, [r3, #32]
 8007462:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007466:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800746a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2200      	movs	r2, #0
 8007472:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	785b      	ldrb	r3, [r3, #1]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d177      	bne.n	8007574 <USB_EPStartXfer+0x4c4>
 8007484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007488:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	61bb      	str	r3, [r7, #24]
 8007490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007494:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800749e:	b29b      	uxth	r3, r3
 80074a0:	461a      	mov	r2, r3
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	4413      	add	r3, r2
 80074a6:	61bb      	str	r3, [r7, #24]
 80074a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	011a      	lsls	r2, r3, #4
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	4413      	add	r3, r2
 80074ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	881b      	ldrh	r3, [r3, #0]
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	801a      	strh	r2, [r3, #0]
 80074d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80074d6:	d921      	bls.n	800751c <USB_EPStartXfer+0x46c>
 80074d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074dc:	095b      	lsrs	r3, r3, #5
 80074de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80074e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e6:	f003 031f 	and.w	r3, r3, #31
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d104      	bne.n	80074f8 <USB_EPStartXfer+0x448>
 80074ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074f2:	3b01      	subs	r3, #1
 80074f4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	881b      	ldrh	r3, [r3, #0]
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007502:	b29b      	uxth	r3, r3
 8007504:	029b      	lsls	r3, r3, #10
 8007506:	b29b      	uxth	r3, r3
 8007508:	4313      	orrs	r3, r2
 800750a:	b29b      	uxth	r3, r3
 800750c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007514:	b29a      	uxth	r2, r3
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	801a      	strh	r2, [r3, #0]
 800751a:	e056      	b.n	80075ca <USB_EPStartXfer+0x51a>
 800751c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10a      	bne.n	800753a <USB_EPStartXfer+0x48a>
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	b29b      	uxth	r3, r3
 800752a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800752e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007532:	b29a      	uxth	r2, r3
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	801a      	strh	r2, [r3, #0]
 8007538:	e047      	b.n	80075ca <USB_EPStartXfer+0x51a>
 800753a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753e:	085b      	lsrs	r3, r3, #1
 8007540:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007548:	f003 0301 	and.w	r3, r3, #1
 800754c:	2b00      	cmp	r3, #0
 800754e:	d004      	beq.n	800755a <USB_EPStartXfer+0x4aa>
 8007550:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007554:	3301      	adds	r3, #1
 8007556:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	881b      	ldrh	r3, [r3, #0]
 800755e:	b29a      	uxth	r2, r3
 8007560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007564:	b29b      	uxth	r3, r3
 8007566:	029b      	lsls	r3, r3, #10
 8007568:	b29b      	uxth	r3, r3
 800756a:	4313      	orrs	r3, r2
 800756c:	b29a      	uxth	r2, r3
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	801a      	strh	r2, [r3, #0]
 8007572:	e02a      	b.n	80075ca <USB_EPStartXfer+0x51a>
 8007574:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007578:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	785b      	ldrb	r3, [r3, #1]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d122      	bne.n	80075ca <USB_EPStartXfer+0x51a>
 8007584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007588:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	623b      	str	r3, [r7, #32]
 8007590:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007594:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800759e:	b29b      	uxth	r3, r3
 80075a0:	461a      	mov	r2, r3
 80075a2:	6a3b      	ldr	r3, [r7, #32]
 80075a4:	4413      	add	r3, r2
 80075a6:	623b      	str	r3, [r7, #32]
 80075a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	011a      	lsls	r2, r3, #4
 80075b6:	6a3b      	ldr	r3, [r7, #32]
 80075b8:	4413      	add	r3, r2
 80075ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80075be:	61fb      	str	r3, [r7, #28]
 80075c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c4:	b29a      	uxth	r2, r3
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80075ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	891b      	ldrh	r3, [r3, #8]
 80075d6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80075da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	6959      	ldr	r1, [r3, #20]
 80075e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80075f0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80075f4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80075f8:	6800      	ldr	r0, [r0, #0]
 80075fa:	f001 fa48 	bl	8008a8e <USB_WritePMA>
 80075fe:	e3ee      	b.n	8007dde <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007604:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	785b      	ldrb	r3, [r3, #1]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d177      	bne.n	8007700 <USB_EPStartXfer+0x650>
 8007610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007614:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800761c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007620:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800762a:	b29b      	uxth	r3, r3
 800762c:	461a      	mov	r2, r3
 800762e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007630:	4413      	add	r3, r2
 8007632:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007634:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007638:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	011a      	lsls	r2, r3, #4
 8007642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007644:	4413      	add	r3, r2
 8007646:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800764a:	647b      	str	r3, [r7, #68]	@ 0x44
 800764c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800764e:	881b      	ldrh	r3, [r3, #0]
 8007650:	b29b      	uxth	r3, r3
 8007652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007656:	b29a      	uxth	r2, r3
 8007658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800765a:	801a      	strh	r2, [r3, #0]
 800765c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007660:	2b3e      	cmp	r3, #62	@ 0x3e
 8007662:	d921      	bls.n	80076a8 <USB_EPStartXfer+0x5f8>
 8007664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007668:	095b      	lsrs	r3, r3, #5
 800766a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800766e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007672:	f003 031f 	and.w	r3, r3, #31
 8007676:	2b00      	cmp	r3, #0
 8007678:	d104      	bne.n	8007684 <USB_EPStartXfer+0x5d4>
 800767a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800767e:	3b01      	subs	r3, #1
 8007680:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007684:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007686:	881b      	ldrh	r3, [r3, #0]
 8007688:	b29a      	uxth	r2, r3
 800768a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800768e:	b29b      	uxth	r3, r3
 8007690:	029b      	lsls	r3, r3, #10
 8007692:	b29b      	uxth	r3, r3
 8007694:	4313      	orrs	r3, r2
 8007696:	b29b      	uxth	r3, r3
 8007698:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800769c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076a4:	801a      	strh	r2, [r3, #0]
 80076a6:	e056      	b.n	8007756 <USB_EPStartXfer+0x6a6>
 80076a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10a      	bne.n	80076c6 <USB_EPStartXfer+0x616>
 80076b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076b2:	881b      	ldrh	r3, [r3, #0]
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076be:	b29a      	uxth	r2, r3
 80076c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076c2:	801a      	strh	r2, [r3, #0]
 80076c4:	e047      	b.n	8007756 <USB_EPStartXfer+0x6a6>
 80076c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ca:	085b      	lsrs	r3, r3, #1
 80076cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80076d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d004      	beq.n	80076e6 <USB_EPStartXfer+0x636>
 80076dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80076e0:	3301      	adds	r3, #1
 80076e2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80076e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076e8:	881b      	ldrh	r3, [r3, #0]
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	029b      	lsls	r3, r3, #10
 80076f4:	b29b      	uxth	r3, r3
 80076f6:	4313      	orrs	r3, r2
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076fc:	801a      	strh	r2, [r3, #0]
 80076fe:	e02a      	b.n	8007756 <USB_EPStartXfer+0x6a6>
 8007700:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007704:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	785b      	ldrb	r3, [r3, #1]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d122      	bne.n	8007756 <USB_EPStartXfer+0x6a6>
 8007710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007714:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	653b      	str	r3, [r7, #80]	@ 0x50
 800771c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007720:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800772a:	b29b      	uxth	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007730:	4413      	add	r3, r2
 8007732:	653b      	str	r3, [r7, #80]	@ 0x50
 8007734:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007738:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	011a      	lsls	r2, r3, #4
 8007742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007744:	4413      	add	r3, r2
 8007746:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800774a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800774c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007750:	b29a      	uxth	r2, r3
 8007752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007754:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800775a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	891b      	ldrh	r3, [r3, #8]
 8007762:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007766:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800776a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6959      	ldr	r1, [r3, #20]
 8007772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007776:	b29b      	uxth	r3, r3
 8007778:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800777c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007780:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007784:	6800      	ldr	r0, [r0, #0]
 8007786:	f001 f982 	bl	8008a8e <USB_WritePMA>
            ep->xfer_buff += len;
 800778a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800778e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	695a      	ldr	r2, [r3, #20]
 8007796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800779a:	441a      	add	r2, r3
 800779c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80077a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6a1a      	ldr	r2, [r3, #32]
 80077b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d90f      	bls.n	80077e4 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80077c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6a1a      	ldr	r2, [r3, #32]
 80077d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d4:	1ad2      	subs	r2, r2, r3
 80077d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	621a      	str	r2, [r3, #32]
 80077e2:	e00e      	b.n	8007802 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80077e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6a1b      	ldr	r3, [r3, #32]
 80077f0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80077f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2200      	movs	r2, #0
 8007800:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007802:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007806:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	643b      	str	r3, [r7, #64]	@ 0x40
 800780e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007812:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	785b      	ldrb	r3, [r3, #1]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d177      	bne.n	800790e <USB_EPStartXfer+0x85e>
 800781e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007822:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	63bb      	str	r3, [r7, #56]	@ 0x38
 800782a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800782e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007838:	b29b      	uxth	r3, r3
 800783a:	461a      	mov	r2, r3
 800783c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800783e:	4413      	add	r3, r2
 8007840:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007842:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007846:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	011a      	lsls	r2, r3, #4
 8007850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007852:	4413      	add	r3, r2
 8007854:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007858:	637b      	str	r3, [r7, #52]	@ 0x34
 800785a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800785c:	881b      	ldrh	r3, [r3, #0]
 800785e:	b29b      	uxth	r3, r3
 8007860:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007864:	b29a      	uxth	r2, r3
 8007866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007868:	801a      	strh	r2, [r3, #0]
 800786a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800786e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007870:	d921      	bls.n	80078b6 <USB_EPStartXfer+0x806>
 8007872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007876:	095b      	lsrs	r3, r3, #5
 8007878:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800787c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007880:	f003 031f 	and.w	r3, r3, #31
 8007884:	2b00      	cmp	r3, #0
 8007886:	d104      	bne.n	8007892 <USB_EPStartXfer+0x7e2>
 8007888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800788c:	3b01      	subs	r3, #1
 800788e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007894:	881b      	ldrh	r3, [r3, #0]
 8007896:	b29a      	uxth	r2, r3
 8007898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800789c:	b29b      	uxth	r3, r3
 800789e:	029b      	lsls	r3, r3, #10
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	4313      	orrs	r3, r2
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b2:	801a      	strh	r2, [r3, #0]
 80078b4:	e050      	b.n	8007958 <USB_EPStartXfer+0x8a8>
 80078b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10a      	bne.n	80078d4 <USB_EPStartXfer+0x824>
 80078be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078c0:	881b      	ldrh	r3, [r3, #0]
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078d0:	801a      	strh	r2, [r3, #0]
 80078d2:	e041      	b.n	8007958 <USB_EPStartXfer+0x8a8>
 80078d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078d8:	085b      	lsrs	r3, r3, #1
 80078da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80078de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d004      	beq.n	80078f4 <USB_EPStartXfer+0x844>
 80078ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078ee:	3301      	adds	r3, #1
 80078f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80078f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078f6:	881b      	ldrh	r3, [r3, #0]
 80078f8:	b29a      	uxth	r2, r3
 80078fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078fe:	b29b      	uxth	r3, r3
 8007900:	029b      	lsls	r3, r3, #10
 8007902:	b29b      	uxth	r3, r3
 8007904:	4313      	orrs	r3, r2
 8007906:	b29a      	uxth	r2, r3
 8007908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800790a:	801a      	strh	r2, [r3, #0]
 800790c:	e024      	b.n	8007958 <USB_EPStartXfer+0x8a8>
 800790e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007912:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	785b      	ldrb	r3, [r3, #1]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d11c      	bne.n	8007958 <USB_EPStartXfer+0x8a8>
 800791e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007922:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800792c:	b29b      	uxth	r3, r3
 800792e:	461a      	mov	r2, r3
 8007930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007932:	4413      	add	r3, r2
 8007934:	643b      	str	r3, [r7, #64]	@ 0x40
 8007936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800793a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	011a      	lsls	r2, r3, #4
 8007944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007946:	4413      	add	r3, r2
 8007948:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800794c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800794e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007952:	b29a      	uxth	r2, r3
 8007954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007956:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007958:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800795c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	895b      	ldrh	r3, [r3, #10]
 8007964:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800796c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	6959      	ldr	r1, [r3, #20]
 8007974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007978:	b29b      	uxth	r3, r3
 800797a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800797e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007982:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007986:	6800      	ldr	r0, [r0, #0]
 8007988:	f001 f881 	bl	8008a8e <USB_WritePMA>
 800798c:	e227      	b.n	8007dde <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800798e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007992:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800799e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4413      	add	r3, r2
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80079c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80079c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	441a      	add	r2, r3
 80079e2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80079e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80079fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	461a      	mov	r2, r3
 8007a18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a1a:	4413      	add	r3, r2
 8007a1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	011a      	lsls	r2, r3, #4
 8007a2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a2e:	4413      	add	r3, r2
 8007a30:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007a34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a3a:	b29a      	uxth	r2, r3
 8007a3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	891b      	ldrh	r3, [r3, #8]
 8007a4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	6959      	ldr	r1, [r3, #20]
 8007a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a66:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007a6a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007a6e:	6800      	ldr	r0, [r0, #0]
 8007a70:	f001 f80d 	bl	8008a8e <USB_WritePMA>
 8007a74:	e1b3      	b.n	8007dde <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007a76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6a1a      	ldr	r2, [r3, #32]
 8007a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a86:	1ad2      	subs	r2, r2, r3
 8007a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007a94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007aa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	4413      	add	r3, r2
 8007aae:	881b      	ldrh	r3, [r3, #0]
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f000 80c6 	beq.w	8007c48 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007abc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ac0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ac8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007acc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d177      	bne.n	8007bc8 <USB_EPStartXfer+0xb18>
 8007ad8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007adc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ae4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ae8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	461a      	mov	r2, r3
 8007af6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007af8:	4413      	add	r3, r2
 8007afa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	011a      	lsls	r2, r3, #4
 8007b0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007b12:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b16:	881b      	ldrh	r3, [r3, #0]
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b22:	801a      	strh	r2, [r3, #0]
 8007b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b28:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b2a:	d921      	bls.n	8007b70 <USB_EPStartXfer+0xac0>
 8007b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b30:	095b      	lsrs	r3, r3, #5
 8007b32:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3a:	f003 031f 	and.w	r3, r3, #31
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d104      	bne.n	8007b4c <USB_EPStartXfer+0xa9c>
 8007b42:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007b46:	3b01      	subs	r3, #1
 8007b48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b4e:	881b      	ldrh	r3, [r3, #0]
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	029b      	lsls	r3, r3, #10
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b6c:	801a      	strh	r2, [r3, #0]
 8007b6e:	e050      	b.n	8007c12 <USB_EPStartXfer+0xb62>
 8007b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d10a      	bne.n	8007b8e <USB_EPStartXfer+0xade>
 8007b78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b7a:	881b      	ldrh	r3, [r3, #0]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b8a:	801a      	strh	r2, [r3, #0]
 8007b8c:	e041      	b.n	8007c12 <USB_EPStartXfer+0xb62>
 8007b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b92:	085b      	lsrs	r3, r3, #1
 8007b94:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d004      	beq.n	8007bae <USB_EPStartXfer+0xafe>
 8007ba4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007ba8:	3301      	adds	r3, #1
 8007baa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007bae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bb0:	881b      	ldrh	r3, [r3, #0]
 8007bb2:	b29a      	uxth	r2, r3
 8007bb4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	029b      	lsls	r3, r3, #10
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bc4:	801a      	strh	r2, [r3, #0]
 8007bc6:	e024      	b.n	8007c12 <USB_EPStartXfer+0xb62>
 8007bc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	785b      	ldrb	r3, [r3, #1]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d11c      	bne.n	8007c12 <USB_EPStartXfer+0xb62>
 8007bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bdc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	461a      	mov	r2, r3
 8007bea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007bec:	4413      	add	r3, r2
 8007bee:	673b      	str	r3, [r7, #112]	@ 0x70
 8007bf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	011a      	lsls	r2, r3, #4
 8007bfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c00:	4413      	add	r3, r2
 8007c02:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c10:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	895b      	ldrh	r3, [r3, #10]
 8007c1e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6959      	ldr	r1, [r3, #20]
 8007c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007c38:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007c3c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007c40:	6800      	ldr	r0, [r0, #0]
 8007c42:	f000 ff24 	bl	8008a8e <USB_WritePMA>
 8007c46:	e0ca      	b.n	8007dde <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	785b      	ldrb	r3, [r3, #1]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d177      	bne.n	8007d48 <USB_EPStartXfer+0xc98>
 8007c58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007c64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	461a      	mov	r2, r3
 8007c76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c78:	4413      	add	r3, r2
 8007c7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007c7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	011a      	lsls	r2, r3, #4
 8007c8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007c92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c96:	881b      	ldrh	r3, [r3, #0]
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ca2:	801a      	strh	r2, [r3, #0]
 8007ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007caa:	d921      	bls.n	8007cf0 <USB_EPStartXfer+0xc40>
 8007cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cba:	f003 031f 	and.w	r3, r3, #31
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d104      	bne.n	8007ccc <USB_EPStartXfer+0xc1c>
 8007cc2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007ccc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cce:	881b      	ldrh	r3, [r3, #0]
 8007cd0:	b29a      	uxth	r2, r3
 8007cd2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	029b      	lsls	r3, r3, #10
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ce4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ce8:	b29a      	uxth	r2, r3
 8007cea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cec:	801a      	strh	r2, [r3, #0]
 8007cee:	e05c      	b.n	8007daa <USB_EPStartXfer+0xcfa>
 8007cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10a      	bne.n	8007d0e <USB_EPStartXfer+0xc5e>
 8007cf8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cfa:	881b      	ldrh	r3, [r3, #0]
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d0a:	801a      	strh	r2, [r3, #0]
 8007d0c:	e04d      	b.n	8007daa <USB_EPStartXfer+0xcfa>
 8007d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d12:	085b      	lsrs	r3, r3, #1
 8007d14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d004      	beq.n	8007d2e <USB_EPStartXfer+0xc7e>
 8007d24:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007d28:	3301      	adds	r3, #1
 8007d2a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007d2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d30:	881b      	ldrh	r3, [r3, #0]
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	029b      	lsls	r3, r3, #10
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d44:	801a      	strh	r2, [r3, #0]
 8007d46:	e030      	b.n	8007daa <USB_EPStartXfer+0xcfa>
 8007d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	785b      	ldrb	r3, [r3, #1]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d128      	bne.n	8007daa <USB_EPStartXfer+0xcfa>
 8007d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	461a      	mov	r2, r3
 8007d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	011a      	lsls	r2, r3, #4
 8007d90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d94:	4413      	add	r3, r2
 8007d96:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007d9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007da8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007daa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	891b      	ldrh	r3, [r3, #8]
 8007db6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	6959      	ldr	r1, [r3, #20]
 8007dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007dd0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007dd4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007dd8:	6800      	ldr	r0, [r0, #0]
 8007dda:	f000 fe58 	bl	8008a8e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007dde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	4413      	add	r3, r2
 8007df8:	881b      	ldrh	r3, [r3, #0]
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e04:	817b      	strh	r3, [r7, #10]
 8007e06:	897b      	ldrh	r3, [r7, #10]
 8007e08:	f083 0310 	eor.w	r3, r3, #16
 8007e0c:	817b      	strh	r3, [r7, #10]
 8007e0e:	897b      	ldrh	r3, [r7, #10]
 8007e10:	f083 0320 	eor.w	r3, r3, #32
 8007e14:	817b      	strh	r3, [r7, #10]
 8007e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	441a      	add	r2, r3
 8007e30:	897b      	ldrh	r3, [r7, #10]
 8007e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	8013      	strh	r3, [r2, #0]
 8007e46:	f000 bcde 	b.w	8008806 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007e4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	7b1b      	ldrb	r3, [r3, #12]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f040 80bb 	bne.w	8007fd2 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007e5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	699a      	ldr	r2, [r3, #24]
 8007e68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d917      	bls.n	8007ea8 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007e78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	691b      	ldr	r3, [r3, #16]
 8007e84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	699a      	ldr	r2, [r3, #24]
 8007e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e98:	1ad2      	subs	r2, r2, r3
 8007e9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	619a      	str	r2, [r3, #24]
 8007ea6:	e00e      	b.n	8007ec6 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007ea8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	699b      	ldr	r3, [r3, #24]
 8007eb4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ebc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007ec6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ed8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007eea:	4413      	add	r3, r2
 8007eec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	011a      	lsls	r2, r3, #4
 8007efe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f02:	4413      	add	r3, r2
 8007f04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f1e:	801a      	strh	r2, [r3, #0]
 8007f20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f24:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f26:	d924      	bls.n	8007f72 <USB_EPStartXfer+0xec2>
 8007f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2c:	095b      	lsrs	r3, r3, #5
 8007f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f36:	f003 031f 	and.w	r3, r3, #31
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d104      	bne.n	8007f48 <USB_EPStartXfer+0xe98>
 8007f3e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007f42:	3b01      	subs	r3, #1
 8007f44:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	029b      	lsls	r3, r3, #10
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f6c:	801a      	strh	r2, [r3, #0]
 8007f6e:	f000 bc10 	b.w	8008792 <USB_EPStartXfer+0x16e2>
 8007f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10c      	bne.n	8007f94 <USB_EPStartXfer+0xee4>
 8007f7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f7e:	881b      	ldrh	r3, [r3, #0]
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f90:	801a      	strh	r2, [r3, #0]
 8007f92:	e3fe      	b.n	8008792 <USB_EPStartXfer+0x16e2>
 8007f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f98:	085b      	lsrs	r3, r3, #1
 8007f9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa2:	f003 0301 	and.w	r3, r3, #1
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d004      	beq.n	8007fb4 <USB_EPStartXfer+0xf04>
 8007faa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007fae:	3301      	adds	r3, #1
 8007fb0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007fb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	b29a      	uxth	r2, r3
 8007fbc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	029b      	lsls	r3, r3, #10
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fce:	801a      	strh	r2, [r3, #0]
 8007fd0:	e3df      	b.n	8008792 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	78db      	ldrb	r3, [r3, #3]
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	f040 8218 	bne.w	8008414 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007fe4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fe8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	785b      	ldrb	r3, [r3, #1]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f040 809d 	bne.w	8008130 <USB_EPStartXfer+0x1080>
 8007ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ffa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008008:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008012:	b29b      	uxth	r3, r3
 8008014:	461a      	mov	r2, r3
 8008016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800801a:	4413      	add	r3, r2
 800801c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008020:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008024:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	011a      	lsls	r2, r3, #4
 800802e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008032:	4413      	add	r3, r2
 8008034:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008038:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800803c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008040:	881b      	ldrh	r3, [r3, #0]
 8008042:	b29b      	uxth	r3, r3
 8008044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008048:	b29a      	uxth	r2, r3
 800804a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800804e:	801a      	strh	r2, [r3, #0]
 8008050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	2b3e      	cmp	r3, #62	@ 0x3e
 800805e:	d92b      	bls.n	80080b8 <USB_EPStartXfer+0x1008>
 8008060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	691b      	ldr	r3, [r3, #16]
 800806c:	095b      	lsrs	r3, r3, #5
 800806e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008072:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008076:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	f003 031f 	and.w	r3, r3, #31
 8008082:	2b00      	cmp	r3, #0
 8008084:	d104      	bne.n	8008090 <USB_EPStartXfer+0xfe0>
 8008086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808a:	3b01      	subs	r3, #1
 800808c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008090:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008094:	881b      	ldrh	r3, [r3, #0]
 8008096:	b29a      	uxth	r2, r3
 8008098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800809c:	b29b      	uxth	r3, r3
 800809e:	029b      	lsls	r3, r3, #10
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	4313      	orrs	r3, r2
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080ae:	b29a      	uxth	r2, r3
 80080b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080b4:	801a      	strh	r2, [r3, #0]
 80080b6:	e070      	b.n	800819a <USB_EPStartXfer+0x10ea>
 80080b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10c      	bne.n	80080e2 <USB_EPStartXfer+0x1032>
 80080c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080cc:	881b      	ldrh	r3, [r3, #0]
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080d8:	b29a      	uxth	r2, r3
 80080da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080de:	801a      	strh	r2, [r3, #0]
 80080e0:	e05b      	b.n	800819a <USB_EPStartXfer+0x10ea>
 80080e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	085b      	lsrs	r3, r3, #1
 80080f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80080f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	f003 0301 	and.w	r3, r3, #1
 8008104:	2b00      	cmp	r3, #0
 8008106:	d004      	beq.n	8008112 <USB_EPStartXfer+0x1062>
 8008108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800810c:	3301      	adds	r3, #1
 800810e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008112:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	b29a      	uxth	r2, r3
 800811a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800811e:	b29b      	uxth	r3, r3
 8008120:	029b      	lsls	r3, r3, #10
 8008122:	b29b      	uxth	r3, r3
 8008124:	4313      	orrs	r3, r2
 8008126:	b29a      	uxth	r2, r3
 8008128:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800812c:	801a      	strh	r2, [r3, #0]
 800812e:	e034      	b.n	800819a <USB_EPStartXfer+0x10ea>
 8008130:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	785b      	ldrb	r3, [r3, #1]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d12c      	bne.n	800819a <USB_EPStartXfer+0x10ea>
 8008140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008144:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800814e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008152:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800815c:	b29b      	uxth	r3, r3
 800815e:	461a      	mov	r2, r3
 8008160:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008164:	4413      	add	r3, r2
 8008166:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800816a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800816e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	011a      	lsls	r2, r3, #4
 8008178:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800817c:	4413      	add	r3, r2
 800817e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008186:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800818a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	b29a      	uxth	r2, r3
 8008194:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008198:	801a      	strh	r2, [r3, #0]
 800819a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800819e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80081a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	785b      	ldrb	r3, [r3, #1]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f040 809d 	bne.w	80082f4 <USB_EPStartXfer+0x1244>
 80081ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80081c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	461a      	mov	r2, r3
 80081da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081de:	4413      	add	r3, r2
 80081e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80081e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	011a      	lsls	r2, r3, #4
 80081f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081f6:	4413      	add	r3, r2
 80081f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80081fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008200:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008204:	881b      	ldrh	r3, [r3, #0]
 8008206:	b29b      	uxth	r3, r3
 8008208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800820c:	b29a      	uxth	r2, r3
 800820e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008212:	801a      	strh	r2, [r3, #0]
 8008214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	2b3e      	cmp	r3, #62	@ 0x3e
 8008222:	d92b      	bls.n	800827c <USB_EPStartXfer+0x11cc>
 8008224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	095b      	lsrs	r3, r3, #5
 8008232:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008236:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800823a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	f003 031f 	and.w	r3, r3, #31
 8008246:	2b00      	cmp	r3, #0
 8008248:	d104      	bne.n	8008254 <USB_EPStartXfer+0x11a4>
 800824a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800824e:	3b01      	subs	r3, #1
 8008250:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008254:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008258:	881b      	ldrh	r3, [r3, #0]
 800825a:	b29a      	uxth	r2, r3
 800825c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008260:	b29b      	uxth	r3, r3
 8008262:	029b      	lsls	r3, r3, #10
 8008264:	b29b      	uxth	r3, r3
 8008266:	4313      	orrs	r3, r2
 8008268:	b29b      	uxth	r3, r3
 800826a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800826e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008272:	b29a      	uxth	r2, r3
 8008274:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008278:	801a      	strh	r2, [r3, #0]
 800827a:	e069      	b.n	8008350 <USB_EPStartXfer+0x12a0>
 800827c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008280:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d10c      	bne.n	80082a6 <USB_EPStartXfer+0x11f6>
 800828c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008290:	881b      	ldrh	r3, [r3, #0]
 8008292:	b29b      	uxth	r3, r3
 8008294:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008298:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800829c:	b29a      	uxth	r2, r3
 800829e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082a2:	801a      	strh	r2, [r3, #0]
 80082a4:	e054      	b.n	8008350 <USB_EPStartXfer+0x12a0>
 80082a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	085b      	lsrs	r3, r3, #1
 80082b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80082b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	f003 0301 	and.w	r3, r3, #1
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d004      	beq.n	80082d6 <USB_EPStartXfer+0x1226>
 80082cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082d0:	3301      	adds	r3, #1
 80082d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80082d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082da:	881b      	ldrh	r3, [r3, #0]
 80082dc:	b29a      	uxth	r2, r3
 80082de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	029b      	lsls	r3, r3, #10
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	4313      	orrs	r3, r2
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80082f0:	801a      	strh	r2, [r3, #0]
 80082f2:	e02d      	b.n	8008350 <USB_EPStartXfer+0x12a0>
 80082f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	785b      	ldrb	r3, [r3, #1]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d125      	bne.n	8008350 <USB_EPStartXfer+0x12a0>
 8008304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008308:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008312:	b29b      	uxth	r3, r3
 8008314:	461a      	mov	r2, r3
 8008316:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800831a:	4413      	add	r3, r2
 800831c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	011a      	lsls	r2, r3, #4
 800832e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008332:	4413      	add	r3, r2
 8008334:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008338:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800833c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	b29a      	uxth	r2, r3
 800834a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800834e:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008350:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008354:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69db      	ldr	r3, [r3, #28]
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 8218 	beq.w	8008792 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008362:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008366:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008370:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	881b      	ldrh	r3, [r3, #0]
 800837e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008382:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d005      	beq.n	800839a <USB_EPStartXfer+0x12ea>
 800838e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10d      	bne.n	80083b6 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800839a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800839e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f040 81f5 	bne.w	8008792 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80083a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80083ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f040 81ee 	bne.w	8008792 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80083b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4413      	add	r3, r2
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083dc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80083e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	441a      	add	r2, r3
 80083fa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80083fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800840a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800840e:	b29b      	uxth	r3, r3
 8008410:	8013      	strh	r3, [r2, #0]
 8008412:	e1be      	b.n	8008792 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008414:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008418:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	78db      	ldrb	r3, [r3, #3]
 8008420:	2b01      	cmp	r3, #1
 8008422:	f040 81b4 	bne.w	800878e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008426:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800842a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699a      	ldr	r2, [r3, #24]
 8008432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008436:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	429a      	cmp	r2, r3
 8008440:	d917      	bls.n	8008472 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8008442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008446:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8008452:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008456:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	699a      	ldr	r2, [r3, #24]
 800845e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008462:	1ad2      	subs	r2, r2, r3
 8008464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008468:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	619a      	str	r2, [r3, #24]
 8008470:	e00e      	b.n	8008490 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8008472:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008476:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8008482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008486:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2200      	movs	r2, #0
 800848e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	785b      	ldrb	r3, [r3, #1]
 800849c:	2b00      	cmp	r3, #0
 800849e:	f040 8085 	bne.w	80085ac <USB_EPStartXfer+0x14fc>
 80084a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80084b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084be:	b29b      	uxth	r3, r3
 80084c0:	461a      	mov	r2, r3
 80084c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80084c6:	4413      	add	r3, r2
 80084c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80084cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	011a      	lsls	r2, r3, #4
 80084da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80084de:	4413      	add	r3, r2
 80084e0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80084e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084ec:	881b      	ldrh	r3, [r3, #0]
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084fa:	801a      	strh	r2, [r3, #0]
 80084fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008500:	2b3e      	cmp	r3, #62	@ 0x3e
 8008502:	d923      	bls.n	800854c <USB_EPStartXfer+0x149c>
 8008504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008508:	095b      	lsrs	r3, r3, #5
 800850a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800850e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008512:	f003 031f 	and.w	r3, r3, #31
 8008516:	2b00      	cmp	r3, #0
 8008518:	d104      	bne.n	8008524 <USB_EPStartXfer+0x1474>
 800851a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800851e:	3b01      	subs	r3, #1
 8008520:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008524:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29a      	uxth	r2, r3
 800852c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008530:	b29b      	uxth	r3, r3
 8008532:	029b      	lsls	r3, r3, #10
 8008534:	b29b      	uxth	r3, r3
 8008536:	4313      	orrs	r3, r2
 8008538:	b29b      	uxth	r3, r3
 800853a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800853e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008542:	b29a      	uxth	r2, r3
 8008544:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008548:	801a      	strh	r2, [r3, #0]
 800854a:	e060      	b.n	800860e <USB_EPStartXfer+0x155e>
 800854c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008550:	2b00      	cmp	r3, #0
 8008552:	d10c      	bne.n	800856e <USB_EPStartXfer+0x14be>
 8008554:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	b29b      	uxth	r3, r3
 800855c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008564:	b29a      	uxth	r2, r3
 8008566:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800856a:	801a      	strh	r2, [r3, #0]
 800856c:	e04f      	b.n	800860e <USB_EPStartXfer+0x155e>
 800856e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008572:	085b      	lsrs	r3, r3, #1
 8008574:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800857c:	f003 0301 	and.w	r3, r3, #1
 8008580:	2b00      	cmp	r3, #0
 8008582:	d004      	beq.n	800858e <USB_EPStartXfer+0x14de>
 8008584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008588:	3301      	adds	r3, #1
 800858a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800858e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008592:	881b      	ldrh	r3, [r3, #0]
 8008594:	b29a      	uxth	r2, r3
 8008596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800859a:	b29b      	uxth	r3, r3
 800859c:	029b      	lsls	r3, r3, #10
 800859e:	b29b      	uxth	r3, r3
 80085a0:	4313      	orrs	r3, r2
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80085a8:	801a      	strh	r2, [r3, #0]
 80085aa:	e030      	b.n	800860e <USB_EPStartXfer+0x155e>
 80085ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	785b      	ldrb	r3, [r3, #1]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d128      	bne.n	800860e <USB_EPStartXfer+0x155e>
 80085bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80085ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085d8:	b29b      	uxth	r3, r3
 80085da:	461a      	mov	r2, r3
 80085dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085e0:	4413      	add	r3, r2
 80085e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80085e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	011a      	lsls	r2, r3, #4
 80085f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80085f8:	4413      	add	r3, r2
 80085fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80085fe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008606:	b29a      	uxth	r2, r3
 8008608:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800860c:	801a      	strh	r2, [r3, #0]
 800860e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008612:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800861c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008620:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	785b      	ldrb	r3, [r3, #1]
 8008628:	2b00      	cmp	r3, #0
 800862a:	f040 8085 	bne.w	8008738 <USB_EPStartXfer+0x1688>
 800862e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008632:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800863c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008640:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800864a:	b29b      	uxth	r3, r3
 800864c:	461a      	mov	r2, r3
 800864e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008652:	4413      	add	r3, r2
 8008654:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008658:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800865c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	011a      	lsls	r2, r3, #4
 8008666:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800866a:	4413      	add	r3, r2
 800866c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008670:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008674:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008678:	881b      	ldrh	r3, [r3, #0]
 800867a:	b29b      	uxth	r3, r3
 800867c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008680:	b29a      	uxth	r2, r3
 8008682:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008686:	801a      	strh	r2, [r3, #0]
 8008688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800868c:	2b3e      	cmp	r3, #62	@ 0x3e
 800868e:	d923      	bls.n	80086d8 <USB_EPStartXfer+0x1628>
 8008690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800869a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800869e:	f003 031f 	and.w	r3, r3, #31
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d104      	bne.n	80086b0 <USB_EPStartXfer+0x1600>
 80086a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086aa:	3b01      	subs	r3, #1
 80086ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80086b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086b4:	881b      	ldrh	r3, [r3, #0]
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086bc:	b29b      	uxth	r3, r3
 80086be:	029b      	lsls	r3, r3, #10
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	4313      	orrs	r3, r2
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086ce:	b29a      	uxth	r2, r3
 80086d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086d4:	801a      	strh	r2, [r3, #0]
 80086d6:	e05c      	b.n	8008792 <USB_EPStartXfer+0x16e2>
 80086d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10c      	bne.n	80086fa <USB_EPStartXfer+0x164a>
 80086e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086e4:	881b      	ldrh	r3, [r3, #0]
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086f6:	801a      	strh	r2, [r3, #0]
 80086f8:	e04b      	b.n	8008792 <USB_EPStartXfer+0x16e2>
 80086fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086fe:	085b      	lsrs	r3, r3, #1
 8008700:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008708:	f003 0301 	and.w	r3, r3, #1
 800870c:	2b00      	cmp	r3, #0
 800870e:	d004      	beq.n	800871a <USB_EPStartXfer+0x166a>
 8008710:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008714:	3301      	adds	r3, #1
 8008716:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800871a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800871e:	881b      	ldrh	r3, [r3, #0]
 8008720:	b29a      	uxth	r2, r3
 8008722:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008726:	b29b      	uxth	r3, r3
 8008728:	029b      	lsls	r3, r3, #10
 800872a:	b29b      	uxth	r3, r3
 800872c:	4313      	orrs	r3, r2
 800872e:	b29a      	uxth	r2, r3
 8008730:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008734:	801a      	strh	r2, [r3, #0]
 8008736:	e02c      	b.n	8008792 <USB_EPStartXfer+0x16e2>
 8008738:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800873c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	785b      	ldrb	r3, [r3, #1]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d124      	bne.n	8008792 <USB_EPStartXfer+0x16e2>
 8008748:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800874c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008756:	b29b      	uxth	r3, r3
 8008758:	461a      	mov	r2, r3
 800875a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800875e:	4413      	add	r3, r2
 8008760:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	011a      	lsls	r2, r3, #4
 8008772:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008776:	4413      	add	r3, r2
 8008778:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800877c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008784:	b29a      	uxth	r2, r3
 8008786:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800878a:	801a      	strh	r2, [r3, #0]
 800878c:	e001      	b.n	8008792 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e03a      	b.n	8008808 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008792:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008796:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	009b      	lsls	r3, r3, #2
 80087aa:	4413      	add	r3, r2
 80087ac:	881b      	ldrh	r3, [r3, #0]
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80087bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80087c0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80087c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80087c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80087cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80087d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80087d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087dc:	681a      	ldr	r2, [r3, #0]
 80087de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	781b      	ldrb	r3, [r3, #0]
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	441a      	add	r2, r3
 80087ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80087f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008802:	b29b      	uxth	r3, r3
 8008804:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008812:	b480      	push	{r7}
 8008814:	b085      	sub	sp, #20
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
 800881a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	785b      	ldrb	r3, [r3, #1]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d020      	beq.n	8008866 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	881b      	ldrh	r3, [r3, #0]
 8008830:	b29b      	uxth	r3, r3
 8008832:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008836:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800883a:	81bb      	strh	r3, [r7, #12]
 800883c:	89bb      	ldrh	r3, [r7, #12]
 800883e:	f083 0310 	eor.w	r3, r3, #16
 8008842:	81bb      	strh	r3, [r7, #12]
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	441a      	add	r2, r3
 800884e:	89bb      	ldrh	r3, [r7, #12]
 8008850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800885c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008860:	b29b      	uxth	r3, r3
 8008862:	8013      	strh	r3, [r2, #0]
 8008864:	e01f      	b.n	80088a6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	881b      	ldrh	r3, [r3, #0]
 8008872:	b29b      	uxth	r3, r3
 8008874:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887c:	81fb      	strh	r3, [r7, #14]
 800887e:	89fb      	ldrh	r3, [r7, #14]
 8008880:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008884:	81fb      	strh	r3, [r7, #14]
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	441a      	add	r2, r3
 8008890:	89fb      	ldrh	r3, [r7, #14]
 8008892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800889a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800889e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3714      	adds	r7, #20
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bc80      	pop	{r7}
 80088b0:	4770      	bx	lr

080088b2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b087      	sub	sp, #28
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	7b1b      	ldrb	r3, [r3, #12]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	f040 809d 	bne.w	8008a00 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	785b      	ldrb	r3, [r3, #1]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d04c      	beq.n	8008968 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	881b      	ldrh	r3, [r3, #0]
 80088da:	823b      	strh	r3, [r7, #16]
 80088dc:	8a3b      	ldrh	r3, [r7, #16]
 80088de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d01b      	beq.n	800891e <USB_EPClearStall+0x6c>
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	881b      	ldrh	r3, [r3, #0]
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088fc:	81fb      	strh	r3, [r7, #14]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	441a      	add	r2, r3
 8008908:	89fb      	ldrh	r3, [r7, #14]
 800890a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800890e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008916:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800891a:	b29b      	uxth	r3, r3
 800891c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	78db      	ldrb	r3, [r3, #3]
 8008922:	2b01      	cmp	r3, #1
 8008924:	d06c      	beq.n	8008a00 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	4413      	add	r3, r2
 8008930:	881b      	ldrh	r3, [r3, #0]
 8008932:	b29b      	uxth	r3, r3
 8008934:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008938:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800893c:	81bb      	strh	r3, [r7, #12]
 800893e:	89bb      	ldrh	r3, [r7, #12]
 8008940:	f083 0320 	eor.w	r3, r3, #32
 8008944:	81bb      	strh	r3, [r7, #12]
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	441a      	add	r2, r3
 8008950:	89bb      	ldrh	r3, [r7, #12]
 8008952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800895a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800895e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008962:	b29b      	uxth	r3, r3
 8008964:	8013      	strh	r3, [r2, #0]
 8008966:	e04b      	b.n	8008a00 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	4413      	add	r3, r2
 8008972:	881b      	ldrh	r3, [r3, #0]
 8008974:	82fb      	strh	r3, [r7, #22]
 8008976:	8afb      	ldrh	r3, [r7, #22]
 8008978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800897c:	2b00      	cmp	r3, #0
 800897e:	d01b      	beq.n	80089b8 <USB_EPClearStall+0x106>
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	009b      	lsls	r3, r3, #2
 8008988:	4413      	add	r3, r2
 800898a:	881b      	ldrh	r3, [r3, #0]
 800898c:	b29b      	uxth	r3, r3
 800898e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008996:	82bb      	strh	r3, [r7, #20]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	781b      	ldrb	r3, [r3, #0]
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	441a      	add	r2, r3
 80089a2:	8abb      	ldrh	r3, [r7, #20]
 80089a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80089b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4413      	add	r3, r2
 80089c2:	881b      	ldrh	r3, [r3, #0]
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80089ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ce:	827b      	strh	r3, [r7, #18]
 80089d0:	8a7b      	ldrh	r3, [r7, #18]
 80089d2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80089d6:	827b      	strh	r3, [r7, #18]
 80089d8:	8a7b      	ldrh	r3, [r7, #18]
 80089da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80089de:	827b      	strh	r3, [r7, #18]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	441a      	add	r2, r3
 80089ea:	8a7b      	ldrh	r3, [r7, #18]
 80089ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	371c      	adds	r7, #28
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bc80      	pop	{r7}
 8008a0a:	4770      	bx	lr

08008a0c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	460b      	mov	r3, r1
 8008a16:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008a18:	78fb      	ldrb	r3, [r7, #3]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d103      	bne.n	8008a26 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2280      	movs	r2, #128	@ 0x80
 8008a22:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bc80      	pop	{r7}
 8008a30:	4770      	bx	lr

08008a32 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008a32:	b480      	push	{r7}
 8008a34:	b083      	sub	sp, #12
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bc80      	pop	{r7}
 8008a44:	4770      	bx	lr

08008a46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008a46:	b480      	push	{r7}
 8008a48:	b083      	sub	sp, #12
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bc80      	pop	{r7}
 8008a58:	4770      	bx	lr

08008a5a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008a5a:	b480      	push	{r7}
 8008a5c:	b085      	sub	sp, #20
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3714      	adds	r7, #20
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bc80      	pop	{r7}
 8008a76:	4770      	bx	lr

08008a78 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bc80      	pop	{r7}
 8008a8c:	4770      	bx	lr

08008a8e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008a8e:	b480      	push	{r7}
 8008a90:	b08b      	sub	sp, #44	@ 0x2c
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	60f8      	str	r0, [r7, #12]
 8008a96:	60b9      	str	r1, [r7, #8]
 8008a98:	4611      	mov	r1, r2
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	80fb      	strh	r3, [r7, #6]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008aa4:	88bb      	ldrh	r3, [r7, #4]
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	085b      	lsrs	r3, r3, #1
 8008aaa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008ab4:	88fb      	ldrh	r3, [r7, #6]
 8008ab6:	005a      	lsls	r2, r3, #1
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	4413      	add	r3, r2
 8008abc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ac0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ac6:	e01f      	b.n	8008b08 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	b21b      	sxth	r3, r3
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	b21a      	sxth	r2, r3
 8008ada:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	b21b      	sxth	r3, r3
 8008ae2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008ae4:	6a3b      	ldr	r3, [r7, #32]
 8008ae6:	8a7a      	ldrh	r2, [r7, #18]
 8008ae8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008aea:	6a3b      	ldr	r3, [r7, #32]
 8008aec:	3302      	adds	r3, #2
 8008aee:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008af0:	6a3b      	ldr	r3, [r7, #32]
 8008af2:	3302      	adds	r3, #2
 8008af4:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	3301      	adds	r3, #1
 8008afa:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	3301      	adds	r3, #1
 8008b00:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b04:	3b01      	subs	r3, #1
 8008b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1dc      	bne.n	8008ac8 <USB_WritePMA+0x3a>
  }
}
 8008b0e:	bf00      	nop
 8008b10:	bf00      	nop
 8008b12:	372c      	adds	r7, #44	@ 0x2c
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bc80      	pop	{r7}
 8008b18:	4770      	bx	lr

08008b1a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b08b      	sub	sp, #44	@ 0x2c
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	60f8      	str	r0, [r7, #12]
 8008b22:	60b9      	str	r1, [r7, #8]
 8008b24:	4611      	mov	r1, r2
 8008b26:	461a      	mov	r2, r3
 8008b28:	460b      	mov	r3, r1
 8008b2a:	80fb      	strh	r3, [r7, #6]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008b30:	88bb      	ldrh	r3, [r7, #4]
 8008b32:	085b      	lsrs	r3, r3, #1
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008b40:	88fb      	ldrh	r3, [r7, #6]
 8008b42:	005a      	lsls	r2, r3, #1
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	4413      	add	r3, r2
 8008b48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b4c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b52:	e01b      	b.n	8008b8c <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	881b      	ldrh	r3, [r3, #0]
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	3302      	adds	r3, #2
 8008b60:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	b2da      	uxtb	r2, r3
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	0a1b      	lsrs	r3, r3, #8
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008b80:	6a3b      	ldr	r3, [r7, #32]
 8008b82:	3302      	adds	r3, #2
 8008b84:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e0      	bne.n	8008b54 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008b92:	88bb      	ldrh	r3, [r7, #4]
 8008b94:	f003 0301 	and.w	r3, r3, #1
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d007      	beq.n	8008bae <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008b9e:	6a3b      	ldr	r3, [r7, #32]
 8008ba0:	881b      	ldrh	r3, [r3, #0]
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	b2da      	uxtb	r2, r3
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	701a      	strb	r2, [r3, #0]
  }
}
 8008bae:	bf00      	nop
 8008bb0:	372c      	adds	r7, #44	@ 0x2c
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bc80      	pop	{r7}
 8008bb6:	4770      	bx	lr

08008bb8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	7c1b      	ldrb	r3, [r3, #16]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d115      	bne.n	8008bfc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008bd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	2181      	movs	r1, #129	@ 0x81
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 ffb4 	bl	800ab46 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2201      	movs	r2, #1
 8008be2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008be4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008be8:	2202      	movs	r2, #2
 8008bea:	2101      	movs	r1, #1
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f001 ffaa 	bl	800ab46 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008bfa:	e012      	b.n	8008c22 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008bfc:	2340      	movs	r3, #64	@ 0x40
 8008bfe:	2202      	movs	r2, #2
 8008c00:	2181      	movs	r1, #129	@ 0x81
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f001 ff9f 	bl	800ab46 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008c0e:	2340      	movs	r3, #64	@ 0x40
 8008c10:	2202      	movs	r2, #2
 8008c12:	2101      	movs	r1, #1
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f001 ff96 	bl	800ab46 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008c22:	2308      	movs	r3, #8
 8008c24:	2203      	movs	r2, #3
 8008c26:	2182      	movs	r1, #130	@ 0x82
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f001 ff8c 	bl	800ab46 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008c34:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008c38:	f002 f8ac 	bl	800ad94 <USBD_static_malloc>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d102      	bne.n	8008c54 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	73fb      	strb	r3, [r7, #15]
 8008c52:	e026      	b.n	8008ca2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c5a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	7c1b      	ldrb	r3, [r3, #16]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d109      	bne.n	8008c92 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c88:	2101      	movs	r1, #1
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f002 f84b 	bl	800ad26 <USBD_LL_PrepareReceive>
 8008c90:	e007      	b.n	8008ca2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008c98:	2340      	movs	r3, #64	@ 0x40
 8008c9a:	2101      	movs	r1, #1
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f002 f842 	bl	800ad26 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008cbc:	2181      	movs	r1, #129	@ 0x81
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f001 ff67 	bl	800ab92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008cca:	2101      	movs	r1, #1
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f001 ff60 	bl	800ab92 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008cda:	2182      	movs	r1, #130	@ 0x82
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f001 ff58 	bl	800ab92 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d00e      	beq.n	8008d10 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d02:	4618      	mov	r0, r3
 8008d04:	f002 f852 	bl	800adac <USBD_static_free>
    pdev->pClassData = NULL;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8008d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3710      	adds	r7, #16
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b086      	sub	sp, #24
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d2a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008d30:	2300      	movs	r3, #0
 8008d32:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008d34:	2300      	movs	r3, #0
 8008d36:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d039      	beq.n	8008db8 <USBD_CDC_Setup+0x9e>
 8008d44:	2b20      	cmp	r3, #32
 8008d46:	d17f      	bne.n	8008e48 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	88db      	ldrh	r3, [r3, #6]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d029      	beq.n	8008da4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	b25b      	sxtb	r3, r3
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	da11      	bge.n	8008d7e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	683a      	ldr	r2, [r7, #0]
 8008d64:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008d66:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	88d2      	ldrh	r2, [r2, #6]
 8008d6c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008d6e:	6939      	ldr	r1, [r7, #16]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	88db      	ldrh	r3, [r3, #6]
 8008d74:	461a      	mov	r2, r3
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f001 fa06 	bl	800a188 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008d7c:	e06b      	b.n	8008e56 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	785a      	ldrb	r2, [r3, #1]
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	88db      	ldrh	r3, [r3, #6]
 8008d8c:	b2da      	uxtb	r2, r3
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008d94:	6939      	ldr	r1, [r7, #16]
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	88db      	ldrh	r3, [r3, #6]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f001 fa21 	bl	800a1e4 <USBD_CtlPrepareRx>
      break;
 8008da2:	e058      	b.n	8008e56 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	683a      	ldr	r2, [r7, #0]
 8008dae:	7850      	ldrb	r0, [r2, #1]
 8008db0:	2200      	movs	r2, #0
 8008db2:	6839      	ldr	r1, [r7, #0]
 8008db4:	4798      	blx	r3
      break;
 8008db6:	e04e      	b.n	8008e56 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	785b      	ldrb	r3, [r3, #1]
 8008dbc:	2b0b      	cmp	r3, #11
 8008dbe:	d02e      	beq.n	8008e1e <USBD_CDC_Setup+0x104>
 8008dc0:	2b0b      	cmp	r3, #11
 8008dc2:	dc38      	bgt.n	8008e36 <USBD_CDC_Setup+0x11c>
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <USBD_CDC_Setup+0xb4>
 8008dc8:	2b0a      	cmp	r3, #10
 8008dca:	d014      	beq.n	8008df6 <USBD_CDC_Setup+0xdc>
 8008dcc:	e033      	b.n	8008e36 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dd4:	2b03      	cmp	r3, #3
 8008dd6:	d107      	bne.n	8008de8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008dd8:	f107 030c 	add.w	r3, r7, #12
 8008ddc:	2202      	movs	r2, #2
 8008dde:	4619      	mov	r1, r3
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f001 f9d1 	bl	800a188 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008de6:	e02e      	b.n	8008e46 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008de8:	6839      	ldr	r1, [r7, #0]
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f001 f962 	bl	800a0b4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008df0:	2302      	movs	r3, #2
 8008df2:	75fb      	strb	r3, [r7, #23]
          break;
 8008df4:	e027      	b.n	8008e46 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dfc:	2b03      	cmp	r3, #3
 8008dfe:	d107      	bne.n	8008e10 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008e00:	f107 030f 	add.w	r3, r7, #15
 8008e04:	2201      	movs	r2, #1
 8008e06:	4619      	mov	r1, r3
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f001 f9bd 	bl	800a188 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e0e:	e01a      	b.n	8008e46 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008e10:	6839      	ldr	r1, [r7, #0]
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f001 f94e 	bl	800a0b4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e18:	2302      	movs	r3, #2
 8008e1a:	75fb      	strb	r3, [r7, #23]
          break;
 8008e1c:	e013      	b.n	8008e46 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	d00d      	beq.n	8008e44 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f001 f942 	bl	800a0b4 <USBD_CtlError>
            ret = USBD_FAIL;
 8008e30:	2302      	movs	r3, #2
 8008e32:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008e34:	e006      	b.n	8008e44 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008e36:	6839      	ldr	r1, [r7, #0]
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f001 f93b 	bl	800a0b4 <USBD_CtlError>
          ret = USBD_FAIL;
 8008e3e:	2302      	movs	r3, #2
 8008e40:	75fb      	strb	r3, [r7, #23]
          break;
 8008e42:	e000      	b.n	8008e46 <USBD_CDC_Setup+0x12c>
          break;
 8008e44:	bf00      	nop
      }
      break;
 8008e46:	e006      	b.n	8008e56 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008e48:	6839      	ldr	r1, [r7, #0]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f001 f932 	bl	800a0b4 <USBD_CtlError>
      ret = USBD_FAIL;
 8008e50:	2302      	movs	r3, #2
 8008e52:	75fb      	strb	r3, [r7, #23]
      break;
 8008e54:	bf00      	nop
  }

  return ret;
 8008e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	460b      	mov	r3, r1
 8008e6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e72:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008e7a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d03a      	beq.n	8008efc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008e86:	78fa      	ldrb	r2, [r7, #3]
 8008e88:	6879      	ldr	r1, [r7, #4]
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	4413      	add	r3, r2
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	440b      	add	r3, r1
 8008e94:	331c      	adds	r3, #28
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d029      	beq.n	8008ef0 <USBD_CDC_DataIn+0x90>
 8008e9c:	78fa      	ldrb	r2, [r7, #3]
 8008e9e:	6879      	ldr	r1, [r7, #4]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	4413      	add	r3, r2
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	440b      	add	r3, r1
 8008eaa:	331c      	adds	r3, #28
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	78f9      	ldrb	r1, [r7, #3]
 8008eb0:	68b8      	ldr	r0, [r7, #8]
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	009b      	lsls	r3, r3, #2
 8008eb6:	440b      	add	r3, r1
 8008eb8:	00db      	lsls	r3, r3, #3
 8008eba:	4403      	add	r3, r0
 8008ebc:	3320      	adds	r3, #32
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	fbb2 f1f3 	udiv	r1, r2, r3
 8008ec4:	fb01 f303 	mul.w	r3, r1, r3
 8008ec8:	1ad3      	subs	r3, r2, r3
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d110      	bne.n	8008ef0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008ece:	78fa      	ldrb	r2, [r7, #3]
 8008ed0:	6879      	ldr	r1, [r7, #4]
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	4413      	add	r3, r2
 8008ed8:	009b      	lsls	r3, r3, #2
 8008eda:	440b      	add	r3, r1
 8008edc:	331c      	adds	r3, #28
 8008ede:	2200      	movs	r2, #0
 8008ee0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008ee2:	78f9      	ldrb	r1, [r7, #3]
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f001 fef9 	bl	800ace0 <USBD_LL_Transmit>
 8008eee:	e003      	b.n	8008ef8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	e000      	b.n	8008efe <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008efc:	2302      	movs	r3, #2
  }
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f18:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f001 ff24 	bl	800ad6c <USBD_LL_GetRxDataSize>
 8008f24:	4602      	mov	r2, r0
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d00d      	beq.n	8008f52 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008f44:	68fa      	ldr	r2, [r7, #12]
 8008f46:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008f4a:	4611      	mov	r1, r2
 8008f4c:	4798      	blx	r3

    return USBD_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	e000      	b.n	8008f54 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008f52:	2302      	movs	r3, #2
  }
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3710      	adds	r7, #16
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f6a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d014      	beq.n	8008fa0 <USBD_CDC_EP0_RxReady+0x44>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008f7c:	2bff      	cmp	r3, #255	@ 0xff
 8008f7e:	d00f      	beq.n	8008fa0 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008f8e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008f96:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	22ff      	movs	r2, #255	@ 0xff
 8008f9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
	...

08008fac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2243      	movs	r2, #67	@ 0x43
 8008fb8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008fba:	4b03      	ldr	r3, [pc, #12]	@ (8008fc8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bc80      	pop	{r7}
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop
 8008fc8:	20000094 	.word	0x20000094

08008fcc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2243      	movs	r2, #67	@ 0x43
 8008fd8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008fda:	4b03      	ldr	r3, [pc, #12]	@ (8008fe8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bc80      	pop	{r7}
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	20000050 	.word	0x20000050

08008fec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2243      	movs	r2, #67	@ 0x43
 8008ff8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008ffa:	4b03      	ldr	r3, [pc, #12]	@ (8009008 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	bc80      	pop	{r7}
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	200000d8 	.word	0x200000d8

0800900c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	220a      	movs	r2, #10
 8009018:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800901a:	4b03      	ldr	r3, [pc, #12]	@ (8009028 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800901c:	4618      	mov	r0, r3
 800901e:	370c      	adds	r7, #12
 8009020:	46bd      	mov	sp, r7
 8009022:	bc80      	pop	{r7}
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	2000000c 	.word	0x2000000c

0800902c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009036:	2302      	movs	r3, #2
 8009038:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d005      	beq.n	800904c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	683a      	ldr	r2, [r7, #0]
 8009044:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800904c:	7bfb      	ldrb	r3, [r7, #15]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3714      	adds	r7, #20
 8009052:	46bd      	mov	sp, r7
 8009054:	bc80      	pop	{r7}
 8009056:	4770      	bx	lr

08009058 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800906c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	68ba      	ldr	r2, [r7, #8]
 8009072:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009076:	88fa      	ldrh	r2, [r7, #6]
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	371c      	adds	r7, #28
 8009084:	46bd      	mov	sp, r7
 8009086:	bc80      	pop	{r7}
 8009088:	4770      	bx	lr

0800908a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800908a:	b480      	push	{r7}
 800908c:	b085      	sub	sp, #20
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
 8009092:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800909a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3714      	adds	r7, #20
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bc80      	pop	{r7}
 80090ae:	4770      	bx	lr

080090b0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d01c      	beq.n	8009104 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d115      	bne.n	8009100 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2201      	movs	r2, #1
 80090d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	2181      	movs	r1, #129	@ 0x81
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f001 fdf2 	bl	800ace0 <USBD_LL_Transmit>

      return USBD_OK;
 80090fc:	2300      	movs	r3, #0
 80090fe:	e002      	b.n	8009106 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009100:	2301      	movs	r3, #1
 8009102:	e000      	b.n	8009106 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009104:	2302      	movs	r3, #2
  }
}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b084      	sub	sp, #16
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800911c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009124:	2b00      	cmp	r3, #0
 8009126:	d017      	beq.n	8009158 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	7c1b      	ldrb	r3, [r3, #16]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d109      	bne.n	8009144 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009136:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800913a:	2101      	movs	r1, #1
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f001 fdf2 	bl	800ad26 <USBD_LL_PrepareReceive>
 8009142:	e007      	b.n	8009154 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800914a:	2340      	movs	r3, #64	@ 0x40
 800914c:	2101      	movs	r1, #1
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f001 fde9 	bl	800ad26 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009154:	2300      	movs	r3, #0
 8009156:	e000      	b.n	800915a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009158:	2302      	movs	r3, #2
  }
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b084      	sub	sp, #16
 8009166:	af00      	add	r7, sp, #0
 8009168:	60f8      	str	r0, [r7, #12]
 800916a:	60b9      	str	r1, [r7, #8]
 800916c:	4613      	mov	r3, r2
 800916e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d101      	bne.n	800917a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009176:	2302      	movs	r3, #2
 8009178:	e01a      	b.n	80091b0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009180:	2b00      	cmp	r3, #0
 8009182:	d003      	beq.n	800918c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d003      	beq.n	800919a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	2201      	movs	r2, #1
 800919e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	79fa      	ldrb	r2, [r7, #7]
 80091a6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80091a8:	68f8      	ldr	r0, [r7, #12]
 80091aa:	f001 fc57 	bl	800aa5c <USBD_LL_Init>

  return USBD_OK;
 80091ae:	2300      	movs	r3, #0
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80091c2:	2300      	movs	r3, #0
 80091c4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d006      	beq.n	80091da <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	683a      	ldr	r2, [r7, #0]
 80091d0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80091d4:	2300      	movs	r3, #0
 80091d6:	73fb      	strb	r3, [r7, #15]
 80091d8:	e001      	b.n	80091de <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80091da:	2302      	movs	r3, #2
 80091dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80091de:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3714      	adds	r7, #20
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bc80      	pop	{r7}
 80091e8:	4770      	bx	lr

080091ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b082      	sub	sp, #8
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f001 fc8c 	bl	800ab10 <USBD_LL_Start>

  return USBD_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009202:	b480      	push	{r7}
 8009204:	b083      	sub	sp, #12
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	bc80      	pop	{r7}
 8009214:	4770      	bx	lr

08009216 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009216:	b580      	push	{r7, lr}
 8009218:	b084      	sub	sp, #16
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
 800921e:	460b      	mov	r3, r1
 8009220:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009222:	2302      	movs	r3, #2
 8009224:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800922c:	2b00      	cmp	r3, #0
 800922e:	d00c      	beq.n	800924a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	78fa      	ldrb	r2, [r7, #3]
 800923a:	4611      	mov	r1, r2
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	4798      	blx	r3
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d101      	bne.n	800924a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009246:	2300      	movs	r3, #0
 8009248:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800924a:	7bfb      	ldrb	r3, [r7, #15]
}
 800924c:	4618      	mov	r0, r3
 800924e:	3710      	adds	r7, #16
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	460b      	mov	r3, r1
 800925e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	78fa      	ldrb	r2, [r7, #3]
 800926a:	4611      	mov	r1, r2
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	4798      	blx	r3

  return USBD_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b082      	sub	sp, #8
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
 8009282:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	4618      	mov	r0, r3
 800928e:	f000 fed8 	bl	800a042 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2201      	movs	r2, #1
 8009296:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092a0:	461a      	mov	r2, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80092ae:	f003 031f 	and.w	r3, r3, #31
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d016      	beq.n	80092e4 <USBD_LL_SetupStage+0x6a>
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d81c      	bhi.n	80092f4 <USBD_LL_SetupStage+0x7a>
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d002      	beq.n	80092c4 <USBD_LL_SetupStage+0x4a>
 80092be:	2b01      	cmp	r3, #1
 80092c0:	d008      	beq.n	80092d4 <USBD_LL_SetupStage+0x5a>
 80092c2:	e017      	b.n	80092f4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f9cb 	bl	8009668 <USBD_StdDevReq>
      break;
 80092d2:	e01a      	b.n	800930a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80092da:	4619      	mov	r1, r3
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 fa2d 	bl	800973c <USBD_StdItfReq>
      break;
 80092e2:	e012      	b.n	800930a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fa6d 	bl	80097cc <USBD_StdEPReq>
      break;
 80092f2:	e00a      	b.n	800930a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80092fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	4619      	mov	r1, r3
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f001 fc64 	bl	800abd0 <USBD_LL_StallEP>
      break;
 8009308:	bf00      	nop
  }

  return USBD_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3708      	adds	r7, #8
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b086      	sub	sp, #24
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	460b      	mov	r3, r1
 800931e:	607a      	str	r2, [r7, #4]
 8009320:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009322:	7afb      	ldrb	r3, [r7, #11]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d14b      	bne.n	80093c0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800932e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009336:	2b03      	cmp	r3, #3
 8009338:	d134      	bne.n	80093a4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	68da      	ldr	r2, [r3, #12]
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	429a      	cmp	r2, r3
 8009344:	d919      	bls.n	800937a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	68da      	ldr	r2, [r3, #12]
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	1ad2      	subs	r2, r2, r3
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	68da      	ldr	r2, [r3, #12]
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800935c:	429a      	cmp	r2, r3
 800935e:	d203      	bcs.n	8009368 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009364:	b29b      	uxth	r3, r3
 8009366:	e002      	b.n	800936e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800936c:	b29b      	uxth	r3, r3
 800936e:	461a      	mov	r2, r3
 8009370:	6879      	ldr	r1, [r7, #4]
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f000 ff54 	bl	800a220 <USBD_CtlContinueRx>
 8009378:	e038      	b.n	80093ec <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800938c:	2b03      	cmp	r3, #3
 800938e:	d105      	bne.n	800939c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800939c:	68f8      	ldr	r0, [r7, #12]
 800939e:	f000 ff51 	bl	800a244 <USBD_CtlSendStatus>
 80093a2:	e023      	b.n	80093ec <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80093aa:	2b05      	cmp	r3, #5
 80093ac:	d11e      	bne.n	80093ec <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80093b6:	2100      	movs	r1, #0
 80093b8:	68f8      	ldr	r0, [r7, #12]
 80093ba:	f001 fc09 	bl	800abd0 <USBD_LL_StallEP>
 80093be:	e015      	b.n	80093ec <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d00d      	beq.n	80093e8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80093d2:	2b03      	cmp	r3, #3
 80093d4:	d108      	bne.n	80093e8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	7afa      	ldrb	r2, [r7, #11]
 80093e0:	4611      	mov	r1, r2
 80093e2:	68f8      	ldr	r0, [r7, #12]
 80093e4:	4798      	blx	r3
 80093e6:	e001      	b.n	80093ec <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80093e8:	2302      	movs	r3, #2
 80093ea:	e000      	b.n	80093ee <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3718      	adds	r7, #24
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b086      	sub	sp, #24
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	60f8      	str	r0, [r7, #12]
 80093fe:	460b      	mov	r3, r1
 8009400:	607a      	str	r2, [r7, #4]
 8009402:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009404:	7afb      	ldrb	r3, [r7, #11]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d17f      	bne.n	800950a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	3314      	adds	r3, #20
 800940e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009416:	2b02      	cmp	r3, #2
 8009418:	d15c      	bne.n	80094d4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	68da      	ldr	r2, [r3, #12]
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	429a      	cmp	r2, r3
 8009424:	d915      	bls.n	8009452 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	68da      	ldr	r2, [r3, #12]
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	1ad2      	subs	r2, r2, r3
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	b29b      	uxth	r3, r3
 800943a:	461a      	mov	r2, r3
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f000 febe 	bl	800a1c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009444:	2300      	movs	r3, #0
 8009446:	2200      	movs	r2, #0
 8009448:	2100      	movs	r1, #0
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f001 fc6b 	bl	800ad26 <USBD_LL_PrepareReceive>
 8009450:	e04e      	b.n	80094f0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	697a      	ldr	r2, [r7, #20]
 8009458:	6912      	ldr	r2, [r2, #16]
 800945a:	fbb3 f1f2 	udiv	r1, r3, r2
 800945e:	fb01 f202 	mul.w	r2, r1, r2
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	2b00      	cmp	r3, #0
 8009466:	d11c      	bne.n	80094a2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	689a      	ldr	r2, [r3, #8]
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009470:	429a      	cmp	r2, r3
 8009472:	d316      	bcc.n	80094a2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800947e:	429a      	cmp	r2, r3
 8009480:	d20f      	bcs.n	80094a2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009482:	2200      	movs	r2, #0
 8009484:	2100      	movs	r1, #0
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f000 fe9a 	bl	800a1c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2200      	movs	r2, #0
 8009490:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009494:	2300      	movs	r3, #0
 8009496:	2200      	movs	r2, #0
 8009498:	2100      	movs	r1, #0
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f001 fc43 	bl	800ad26 <USBD_LL_PrepareReceive>
 80094a0:	e026      	b.n	80094f0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d00a      	beq.n	80094c4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094b4:	2b03      	cmp	r3, #3
 80094b6:	d105      	bne.n	80094c4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80094c4:	2180      	movs	r1, #128	@ 0x80
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f001 fb82 	bl	800abd0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 fecc 	bl	800a26a <USBD_CtlReceiveStatus>
 80094d2:	e00d      	b.n	80094f0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80094da:	2b04      	cmp	r3, #4
 80094dc:	d004      	beq.n	80094e8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d103      	bne.n	80094f0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80094e8:	2180      	movs	r1, #128	@ 0x80
 80094ea:	68f8      	ldr	r0, [r7, #12]
 80094ec:	f001 fb70 	bl	800abd0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d11d      	bne.n	8009536 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80094fa:	68f8      	ldr	r0, [r7, #12]
 80094fc:	f7ff fe81 	bl	8009202 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2200      	movs	r2, #0
 8009504:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009508:	e015      	b.n	8009536 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d00d      	beq.n	8009532 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800951c:	2b03      	cmp	r3, #3
 800951e:	d108      	bne.n	8009532 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009526:	695b      	ldr	r3, [r3, #20]
 8009528:	7afa      	ldrb	r2, [r7, #11]
 800952a:	4611      	mov	r1, r2
 800952c:	68f8      	ldr	r0, [r7, #12]
 800952e:	4798      	blx	r3
 8009530:	e001      	b.n	8009536 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009532:	2302      	movs	r3, #2
 8009534:	e000      	b.n	8009538 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	3718      	adds	r7, #24
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b082      	sub	sp, #8
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009548:	2340      	movs	r3, #64	@ 0x40
 800954a:	2200      	movs	r2, #0
 800954c:	2100      	movs	r1, #0
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f001 faf9 	bl	800ab46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2240      	movs	r2, #64	@ 0x40
 8009560:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009564:	2340      	movs	r3, #64	@ 0x40
 8009566:	2200      	movs	r2, #0
 8009568:	2180      	movs	r1, #128	@ 0x80
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f001 faeb 	bl	800ab46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2201      	movs	r2, #1
 8009574:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2240      	movs	r2, #64	@ 0x40
 800957a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d009      	beq.n	80095b8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	6852      	ldr	r2, [r2, #4]
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	4611      	mov	r1, r2
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	4798      	blx	r3
  }

  return USBD_OK;
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3708      	adds	r7, #8
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
 80095ca:	460b      	mov	r3, r1
 80095cc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	78fa      	ldrb	r2, [r7, #3]
 80095d2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095d4:	2300      	movs	r3, #0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	370c      	adds	r7, #12
 80095da:	46bd      	mov	sp, r7
 80095dc:	bc80      	pop	{r7}
 80095de:	4770      	bx	lr

080095e0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2204      	movs	r2, #4
 80095f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	bc80      	pop	{r7}
 8009606:	4770      	bx	lr

08009608 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009616:	2b04      	cmp	r3, #4
 8009618:	d105      	bne.n	8009626 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	370c      	adds	r7, #12
 800962c:	46bd      	mov	sp, r7
 800962e:	bc80      	pop	{r7}
 8009630:	4770      	bx	lr

08009632 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b082      	sub	sp, #8
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009640:	2b03      	cmp	r3, #3
 8009642:	d10b      	bne.n	800965c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800964a:	69db      	ldr	r3, [r3, #28]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d005      	beq.n	800965c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009656:	69db      	ldr	r3, [r3, #28]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
	...

08009668 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009672:	2300      	movs	r3, #0
 8009674:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800967e:	2b40      	cmp	r3, #64	@ 0x40
 8009680:	d005      	beq.n	800968e <USBD_StdDevReq+0x26>
 8009682:	2b40      	cmp	r3, #64	@ 0x40
 8009684:	d84f      	bhi.n	8009726 <USBD_StdDevReq+0xbe>
 8009686:	2b00      	cmp	r3, #0
 8009688:	d009      	beq.n	800969e <USBD_StdDevReq+0x36>
 800968a:	2b20      	cmp	r3, #32
 800968c:	d14b      	bne.n	8009726 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	6839      	ldr	r1, [r7, #0]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	4798      	blx	r3
      break;
 800969c:	e048      	b.n	8009730 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	785b      	ldrb	r3, [r3, #1]
 80096a2:	2b09      	cmp	r3, #9
 80096a4:	d839      	bhi.n	800971a <USBD_StdDevReq+0xb2>
 80096a6:	a201      	add	r2, pc, #4	@ (adr r2, 80096ac <USBD_StdDevReq+0x44>)
 80096a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ac:	080096fd 	.word	0x080096fd
 80096b0:	08009711 	.word	0x08009711
 80096b4:	0800971b 	.word	0x0800971b
 80096b8:	08009707 	.word	0x08009707
 80096bc:	0800971b 	.word	0x0800971b
 80096c0:	080096df 	.word	0x080096df
 80096c4:	080096d5 	.word	0x080096d5
 80096c8:	0800971b 	.word	0x0800971b
 80096cc:	080096f3 	.word	0x080096f3
 80096d0:	080096e9 	.word	0x080096e9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80096d4:	6839      	ldr	r1, [r7, #0]
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f9dc 	bl	8009a94 <USBD_GetDescriptor>
          break;
 80096dc:	e022      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80096de:	6839      	ldr	r1, [r7, #0]
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 fb3f 	bl	8009d64 <USBD_SetAddress>
          break;
 80096e6:	e01d      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fb7e 	bl	8009dec <USBD_SetConfig>
          break;
 80096f0:	e018      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80096f2:	6839      	ldr	r1, [r7, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fc07 	bl	8009f08 <USBD_GetConfig>
          break;
 80096fa:	e013      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fc37 	bl	8009f72 <USBD_GetStatus>
          break;
 8009704:	e00e      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009706:	6839      	ldr	r1, [r7, #0]
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f000 fc65 	bl	8009fd8 <USBD_SetFeature>
          break;
 800970e:	e009      	b.n	8009724 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009710:	6839      	ldr	r1, [r7, #0]
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 fc74 	bl	800a000 <USBD_ClrFeature>
          break;
 8009718:	e004      	b.n	8009724 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800971a:	6839      	ldr	r1, [r7, #0]
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 fcc9 	bl	800a0b4 <USBD_CtlError>
          break;
 8009722:	bf00      	nop
      }
      break;
 8009724:	e004      	b.n	8009730 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fcc3 	bl	800a0b4 <USBD_CtlError>
      break;
 800972e:	bf00      	nop
  }

  return ret;
 8009730:	7bfb      	ldrb	r3, [r7, #15]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop

0800973c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009746:	2300      	movs	r3, #0
 8009748:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009752:	2b40      	cmp	r3, #64	@ 0x40
 8009754:	d005      	beq.n	8009762 <USBD_StdItfReq+0x26>
 8009756:	2b40      	cmp	r3, #64	@ 0x40
 8009758:	d82e      	bhi.n	80097b8 <USBD_StdItfReq+0x7c>
 800975a:	2b00      	cmp	r3, #0
 800975c:	d001      	beq.n	8009762 <USBD_StdItfReq+0x26>
 800975e:	2b20      	cmp	r3, #32
 8009760:	d12a      	bne.n	80097b8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009768:	3b01      	subs	r3, #1
 800976a:	2b02      	cmp	r3, #2
 800976c:	d81d      	bhi.n	80097aa <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	889b      	ldrh	r3, [r3, #4]
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b01      	cmp	r3, #1
 8009776:	d813      	bhi.n	80097a0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	6839      	ldr	r1, [r7, #0]
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	4798      	blx	r3
 8009786:	4603      	mov	r3, r0
 8009788:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	88db      	ldrh	r3, [r3, #6]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d110      	bne.n	80097b4 <USBD_StdItfReq+0x78>
 8009792:	7bfb      	ldrb	r3, [r7, #15]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d10d      	bne.n	80097b4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 fd53 	bl	800a244 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800979e:	e009      	b.n	80097b4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80097a0:	6839      	ldr	r1, [r7, #0]
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fc86 	bl	800a0b4 <USBD_CtlError>
          break;
 80097a8:	e004      	b.n	80097b4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fc81 	bl	800a0b4 <USBD_CtlError>
          break;
 80097b2:	e000      	b.n	80097b6 <USBD_StdItfReq+0x7a>
          break;
 80097b4:	bf00      	nop
      }
      break;
 80097b6:	e004      	b.n	80097c2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 fc7a 	bl	800a0b4 <USBD_CtlError>
      break;
 80097c0:	bf00      	nop
  }

  return USBD_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80097d6:	2300      	movs	r3, #0
 80097d8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	889b      	ldrh	r3, [r3, #4]
 80097de:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097e8:	2b40      	cmp	r3, #64	@ 0x40
 80097ea:	d007      	beq.n	80097fc <USBD_StdEPReq+0x30>
 80097ec:	2b40      	cmp	r3, #64	@ 0x40
 80097ee:	f200 8146 	bhi.w	8009a7e <USBD_StdEPReq+0x2b2>
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00a      	beq.n	800980c <USBD_StdEPReq+0x40>
 80097f6:	2b20      	cmp	r3, #32
 80097f8:	f040 8141 	bne.w	8009a7e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	6839      	ldr	r1, [r7, #0]
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	4798      	blx	r3
      break;
 800980a:	e13d      	b.n	8009a88 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009814:	2b20      	cmp	r3, #32
 8009816:	d10a      	bne.n	800982e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	6839      	ldr	r1, [r7, #0]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	4798      	blx	r3
 8009826:	4603      	mov	r3, r0
 8009828:	73fb      	strb	r3, [r7, #15]

        return ret;
 800982a:	7bfb      	ldrb	r3, [r7, #15]
 800982c:	e12d      	b.n	8009a8a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	785b      	ldrb	r3, [r3, #1]
 8009832:	2b03      	cmp	r3, #3
 8009834:	d007      	beq.n	8009846 <USBD_StdEPReq+0x7a>
 8009836:	2b03      	cmp	r3, #3
 8009838:	f300 811b 	bgt.w	8009a72 <USBD_StdEPReq+0x2a6>
 800983c:	2b00      	cmp	r3, #0
 800983e:	d072      	beq.n	8009926 <USBD_StdEPReq+0x15a>
 8009840:	2b01      	cmp	r3, #1
 8009842:	d03a      	beq.n	80098ba <USBD_StdEPReq+0xee>
 8009844:	e115      	b.n	8009a72 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800984c:	2b02      	cmp	r3, #2
 800984e:	d002      	beq.n	8009856 <USBD_StdEPReq+0x8a>
 8009850:	2b03      	cmp	r3, #3
 8009852:	d015      	beq.n	8009880 <USBD_StdEPReq+0xb4>
 8009854:	e02b      	b.n	80098ae <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009856:	7bbb      	ldrb	r3, [r7, #14]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d00c      	beq.n	8009876 <USBD_StdEPReq+0xaa>
 800985c:	7bbb      	ldrb	r3, [r7, #14]
 800985e:	2b80      	cmp	r3, #128	@ 0x80
 8009860:	d009      	beq.n	8009876 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009862:	7bbb      	ldrb	r3, [r7, #14]
 8009864:	4619      	mov	r1, r3
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f001 f9b2 	bl	800abd0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800986c:	2180      	movs	r1, #128	@ 0x80
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f001 f9ae 	bl	800abd0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009874:	e020      	b.n	80098b8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009876:	6839      	ldr	r1, [r7, #0]
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 fc1b 	bl	800a0b4 <USBD_CtlError>
              break;
 800987e:	e01b      	b.n	80098b8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	885b      	ldrh	r3, [r3, #2]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10e      	bne.n	80098a6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009888:	7bbb      	ldrb	r3, [r7, #14]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00b      	beq.n	80098a6 <USBD_StdEPReq+0xda>
 800988e:	7bbb      	ldrb	r3, [r7, #14]
 8009890:	2b80      	cmp	r3, #128	@ 0x80
 8009892:	d008      	beq.n	80098a6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	88db      	ldrh	r3, [r3, #6]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d104      	bne.n	80098a6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800989c:	7bbb      	ldrb	r3, [r7, #14]
 800989e:	4619      	mov	r1, r3
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f001 f995 	bl	800abd0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 fccc 	bl	800a244 <USBD_CtlSendStatus>

              break;
 80098ac:	e004      	b.n	80098b8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fbff 	bl	800a0b4 <USBD_CtlError>
              break;
 80098b6:	bf00      	nop
          }
          break;
 80098b8:	e0e0      	b.n	8009a7c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d002      	beq.n	80098ca <USBD_StdEPReq+0xfe>
 80098c4:	2b03      	cmp	r3, #3
 80098c6:	d015      	beq.n	80098f4 <USBD_StdEPReq+0x128>
 80098c8:	e026      	b.n	8009918 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d00c      	beq.n	80098ea <USBD_StdEPReq+0x11e>
 80098d0:	7bbb      	ldrb	r3, [r7, #14]
 80098d2:	2b80      	cmp	r3, #128	@ 0x80
 80098d4:	d009      	beq.n	80098ea <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80098d6:	7bbb      	ldrb	r3, [r7, #14]
 80098d8:	4619      	mov	r1, r3
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f001 f978 	bl	800abd0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80098e0:	2180      	movs	r1, #128	@ 0x80
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f001 f974 	bl	800abd0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80098e8:	e01c      	b.n	8009924 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80098ea:	6839      	ldr	r1, [r7, #0]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 fbe1 	bl	800a0b4 <USBD_CtlError>
              break;
 80098f2:	e017      	b.n	8009924 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	885b      	ldrh	r3, [r3, #2]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d112      	bne.n	8009922 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80098fc:	7bbb      	ldrb	r3, [r7, #14]
 80098fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009902:	2b00      	cmp	r3, #0
 8009904:	d004      	beq.n	8009910 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009906:	7bbb      	ldrb	r3, [r7, #14]
 8009908:	4619      	mov	r1, r3
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f001 f97f 	bl	800ac0e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fc97 	bl	800a244 <USBD_CtlSendStatus>
              }
              break;
 8009916:	e004      	b.n	8009922 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fbca 	bl	800a0b4 <USBD_CtlError>
              break;
 8009920:	e000      	b.n	8009924 <USBD_StdEPReq+0x158>
              break;
 8009922:	bf00      	nop
          }
          break;
 8009924:	e0aa      	b.n	8009a7c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800992c:	2b02      	cmp	r3, #2
 800992e:	d002      	beq.n	8009936 <USBD_StdEPReq+0x16a>
 8009930:	2b03      	cmp	r3, #3
 8009932:	d032      	beq.n	800999a <USBD_StdEPReq+0x1ce>
 8009934:	e097      	b.n	8009a66 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009936:	7bbb      	ldrb	r3, [r7, #14]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d007      	beq.n	800994c <USBD_StdEPReq+0x180>
 800993c:	7bbb      	ldrb	r3, [r7, #14]
 800993e:	2b80      	cmp	r3, #128	@ 0x80
 8009940:	d004      	beq.n	800994c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fbb5 	bl	800a0b4 <USBD_CtlError>
                break;
 800994a:	e091      	b.n	8009a70 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800994c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009950:	2b00      	cmp	r3, #0
 8009952:	da0b      	bge.n	800996c <USBD_StdEPReq+0x1a0>
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800995a:	4613      	mov	r3, r2
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	4413      	add	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	3310      	adds	r3, #16
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	4413      	add	r3, r2
 8009968:	3304      	adds	r3, #4
 800996a:	e00b      	b.n	8009984 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800996c:	7bbb      	ldrb	r3, [r7, #14]
 800996e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009972:	4613      	mov	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	4413      	add	r3, r2
 8009982:	3304      	adds	r3, #4
 8009984:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	2200      	movs	r2, #0
 800998a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	2202      	movs	r2, #2
 8009990:	4619      	mov	r1, r3
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fbf8 	bl	800a188 <USBD_CtlSendData>
              break;
 8009998:	e06a      	b.n	8009a70 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800999a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	da11      	bge.n	80099c6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80099a2:	7bbb      	ldrb	r3, [r7, #14]
 80099a4:	f003 020f 	and.w	r2, r3, #15
 80099a8:	6879      	ldr	r1, [r7, #4]
 80099aa:	4613      	mov	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4413      	add	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	440b      	add	r3, r1
 80099b4:	3318      	adds	r3, #24
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d117      	bne.n	80099ec <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80099bc:	6839      	ldr	r1, [r7, #0]
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 fb78 	bl	800a0b4 <USBD_CtlError>
                  break;
 80099c4:	e054      	b.n	8009a70 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80099c6:	7bbb      	ldrb	r3, [r7, #14]
 80099c8:	f003 020f 	and.w	r2, r3, #15
 80099cc:	6879      	ldr	r1, [r7, #4]
 80099ce:	4613      	mov	r3, r2
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	4413      	add	r3, r2
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	440b      	add	r3, r1
 80099d8:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d104      	bne.n	80099ec <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80099e2:	6839      	ldr	r1, [r7, #0]
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 fb65 	bl	800a0b4 <USBD_CtlError>
                  break;
 80099ea:	e041      	b.n	8009a70 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	da0b      	bge.n	8009a0c <USBD_StdEPReq+0x240>
 80099f4:	7bbb      	ldrb	r3, [r7, #14]
 80099f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099fa:	4613      	mov	r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4413      	add	r3, r2
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	3310      	adds	r3, #16
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	4413      	add	r3, r2
 8009a08:	3304      	adds	r3, #4
 8009a0a:	e00b      	b.n	8009a24 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a0c:	7bbb      	ldrb	r3, [r7, #14]
 8009a0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a12:	4613      	mov	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4413      	add	r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	4413      	add	r3, r2
 8009a22:	3304      	adds	r3, #4
 8009a24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009a26:	7bbb      	ldrb	r3, [r7, #14]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <USBD_StdEPReq+0x266>
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
 8009a2e:	2b80      	cmp	r3, #128	@ 0x80
 8009a30:	d103      	bne.n	8009a3a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	2200      	movs	r2, #0
 8009a36:	601a      	str	r2, [r3, #0]
 8009a38:	e00e      	b.n	8009a58 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009a3a:	7bbb      	ldrb	r3, [r7, #14]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f001 f904 	bl	800ac4c <USBD_LL_IsStallEP>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d003      	beq.n	8009a52 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	601a      	str	r2, [r3, #0]
 8009a50:	e002      	b.n	8009a58 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	2200      	movs	r2, #0
 8009a56:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 fb92 	bl	800a188 <USBD_CtlSendData>
              break;
 8009a64:	e004      	b.n	8009a70 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009a66:	6839      	ldr	r1, [r7, #0]
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fb23 	bl	800a0b4 <USBD_CtlError>
              break;
 8009a6e:	bf00      	nop
          }
          break;
 8009a70:	e004      	b.n	8009a7c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009a72:	6839      	ldr	r1, [r7, #0]
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fb1d 	bl	800a0b4 <USBD_CtlError>
          break;
 8009a7a:	bf00      	nop
      }
      break;
 8009a7c:	e004      	b.n	8009a88 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fb17 	bl	800a0b4 <USBD_CtlError>
      break;
 8009a86:	bf00      	nop
  }

  return ret;
 8009a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
	...

08009a94 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	885b      	ldrh	r3, [r3, #2]
 8009aae:	0a1b      	lsrs	r3, r3, #8
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	3b01      	subs	r3, #1
 8009ab4:	2b06      	cmp	r3, #6
 8009ab6:	f200 8128 	bhi.w	8009d0a <USBD_GetDescriptor+0x276>
 8009aba:	a201      	add	r2, pc, #4	@ (adr r2, 8009ac0 <USBD_GetDescriptor+0x2c>)
 8009abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac0:	08009add 	.word	0x08009add
 8009ac4:	08009af5 	.word	0x08009af5
 8009ac8:	08009b35 	.word	0x08009b35
 8009acc:	08009d0b 	.word	0x08009d0b
 8009ad0:	08009d0b 	.word	0x08009d0b
 8009ad4:	08009cab 	.word	0x08009cab
 8009ad8:	08009cd7 	.word	0x08009cd7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	7c12      	ldrb	r2, [r2, #16]
 8009ae8:	f107 0108 	add.w	r1, r7, #8
 8009aec:	4610      	mov	r0, r2
 8009aee:	4798      	blx	r3
 8009af0:	60f8      	str	r0, [r7, #12]
      break;
 8009af2:	e112      	b.n	8009d1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	7c1b      	ldrb	r3, [r3, #16]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d10d      	bne.n	8009b18 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b04:	f107 0208 	add.w	r2, r7, #8
 8009b08:	4610      	mov	r0, r2
 8009b0a:	4798      	blx	r3
 8009b0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3301      	adds	r3, #1
 8009b12:	2202      	movs	r2, #2
 8009b14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009b16:	e100      	b.n	8009d1a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b20:	f107 0208 	add.w	r2, r7, #8
 8009b24:	4610      	mov	r0, r2
 8009b26:	4798      	blx	r3
 8009b28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	2202      	movs	r2, #2
 8009b30:	701a      	strb	r2, [r3, #0]
      break;
 8009b32:	e0f2      	b.n	8009d1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	885b      	ldrh	r3, [r3, #2]
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b05      	cmp	r3, #5
 8009b3c:	f200 80ac 	bhi.w	8009c98 <USBD_GetDescriptor+0x204>
 8009b40:	a201      	add	r2, pc, #4	@ (adr r2, 8009b48 <USBD_GetDescriptor+0xb4>)
 8009b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b46:	bf00      	nop
 8009b48:	08009b61 	.word	0x08009b61
 8009b4c:	08009b95 	.word	0x08009b95
 8009b50:	08009bc9 	.word	0x08009bc9
 8009b54:	08009bfd 	.word	0x08009bfd
 8009b58:	08009c31 	.word	0x08009c31
 8009b5c:	08009c65 	.word	0x08009c65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00b      	beq.n	8009b84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	687a      	ldr	r2, [r7, #4]
 8009b76:	7c12      	ldrb	r2, [r2, #16]
 8009b78:	f107 0108 	add.w	r1, r7, #8
 8009b7c:	4610      	mov	r0, r2
 8009b7e:	4798      	blx	r3
 8009b80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b82:	e091      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b84:	6839      	ldr	r1, [r7, #0]
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fa94 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009b8c:	7afb      	ldrb	r3, [r7, #11]
 8009b8e:	3301      	adds	r3, #1
 8009b90:	72fb      	strb	r3, [r7, #11]
          break;
 8009b92:	e089      	b.n	8009ca8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00b      	beq.n	8009bb8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	7c12      	ldrb	r2, [r2, #16]
 8009bac:	f107 0108 	add.w	r1, r7, #8
 8009bb0:	4610      	mov	r0, r2
 8009bb2:	4798      	blx	r3
 8009bb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bb6:	e077      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fa7a 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009bc0:	7afb      	ldrb	r3, [r7, #11]
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	72fb      	strb	r3, [r7, #11]
          break;
 8009bc6:	e06f      	b.n	8009ca8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d00b      	beq.n	8009bec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009bda:	68db      	ldr	r3, [r3, #12]
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	7c12      	ldrb	r2, [r2, #16]
 8009be0:	f107 0108 	add.w	r1, r7, #8
 8009be4:	4610      	mov	r0, r2
 8009be6:	4798      	blx	r3
 8009be8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bea:	e05d      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bec:	6839      	ldr	r1, [r7, #0]
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fa60 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009bf4:	7afb      	ldrb	r3, [r7, #11]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	72fb      	strb	r3, [r7, #11]
          break;
 8009bfa:	e055      	b.n	8009ca8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d00b      	beq.n	8009c20 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c0e:	691b      	ldr	r3, [r3, #16]
 8009c10:	687a      	ldr	r2, [r7, #4]
 8009c12:	7c12      	ldrb	r2, [r2, #16]
 8009c14:	f107 0108 	add.w	r1, r7, #8
 8009c18:	4610      	mov	r0, r2
 8009c1a:	4798      	blx	r3
 8009c1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c1e:	e043      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c20:	6839      	ldr	r1, [r7, #0]
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 fa46 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009c28:	7afb      	ldrb	r3, [r7, #11]
 8009c2a:	3301      	adds	r3, #1
 8009c2c:	72fb      	strb	r3, [r7, #11]
          break;
 8009c2e:	e03b      	b.n	8009ca8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c36:	695b      	ldr	r3, [r3, #20]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d00b      	beq.n	8009c54 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c42:	695b      	ldr	r3, [r3, #20]
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	7c12      	ldrb	r2, [r2, #16]
 8009c48:	f107 0108 	add.w	r1, r7, #8
 8009c4c:	4610      	mov	r0, r2
 8009c4e:	4798      	blx	r3
 8009c50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c52:	e029      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c54:	6839      	ldr	r1, [r7, #0]
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fa2c 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009c5c:	7afb      	ldrb	r3, [r7, #11]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	72fb      	strb	r3, [r7, #11]
          break;
 8009c62:	e021      	b.n	8009ca8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c6a:	699b      	ldr	r3, [r3, #24]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d00b      	beq.n	8009c88 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009c76:	699b      	ldr	r3, [r3, #24]
 8009c78:	687a      	ldr	r2, [r7, #4]
 8009c7a:	7c12      	ldrb	r2, [r2, #16]
 8009c7c:	f107 0108 	add.w	r1, r7, #8
 8009c80:	4610      	mov	r0, r2
 8009c82:	4798      	blx	r3
 8009c84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c86:	e00f      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c88:	6839      	ldr	r1, [r7, #0]
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 fa12 	bl	800a0b4 <USBD_CtlError>
            err++;
 8009c90:	7afb      	ldrb	r3, [r7, #11]
 8009c92:	3301      	adds	r3, #1
 8009c94:	72fb      	strb	r3, [r7, #11]
          break;
 8009c96:	e007      	b.n	8009ca8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fa0a 	bl	800a0b4 <USBD_CtlError>
          err++;
 8009ca0:	7afb      	ldrb	r3, [r7, #11]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009ca6:	e038      	b.n	8009d1a <USBD_GetDescriptor+0x286>
 8009ca8:	e037      	b.n	8009d1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	7c1b      	ldrb	r3, [r3, #16]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d109      	bne.n	8009cc6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cba:	f107 0208 	add.w	r2, r7, #8
 8009cbe:	4610      	mov	r0, r2
 8009cc0:	4798      	blx	r3
 8009cc2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009cc4:	e029      	b.n	8009d1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009cc6:	6839      	ldr	r1, [r7, #0]
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 f9f3 	bl	800a0b4 <USBD_CtlError>
        err++;
 8009cce:	7afb      	ldrb	r3, [r7, #11]
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	72fb      	strb	r3, [r7, #11]
      break;
 8009cd4:	e021      	b.n	8009d1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	7c1b      	ldrb	r3, [r3, #16]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d10d      	bne.n	8009cfa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ce6:	f107 0208 	add.w	r2, r7, #8
 8009cea:	4610      	mov	r0, r2
 8009cec:	4798      	blx	r3
 8009cee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	2207      	movs	r2, #7
 8009cf6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009cf8:	e00f      	b.n	8009d1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009cfa:	6839      	ldr	r1, [r7, #0]
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f9d9 	bl	800a0b4 <USBD_CtlError>
        err++;
 8009d02:	7afb      	ldrb	r3, [r7, #11]
 8009d04:	3301      	adds	r3, #1
 8009d06:	72fb      	strb	r3, [r7, #11]
      break;
 8009d08:	e007      	b.n	8009d1a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009d0a:	6839      	ldr	r1, [r7, #0]
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f000 f9d1 	bl	800a0b4 <USBD_CtlError>
      err++;
 8009d12:	7afb      	ldrb	r3, [r7, #11]
 8009d14:	3301      	adds	r3, #1
 8009d16:	72fb      	strb	r3, [r7, #11]
      break;
 8009d18:	bf00      	nop
  }

  if (err != 0U)
 8009d1a:	7afb      	ldrb	r3, [r7, #11]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d11c      	bne.n	8009d5a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009d20:	893b      	ldrh	r3, [r7, #8]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d011      	beq.n	8009d4a <USBD_GetDescriptor+0x2b6>
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	88db      	ldrh	r3, [r3, #6]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d00d      	beq.n	8009d4a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	88da      	ldrh	r2, [r3, #6]
 8009d32:	893b      	ldrh	r3, [r7, #8]
 8009d34:	4293      	cmp	r3, r2
 8009d36:	bf28      	it	cs
 8009d38:	4613      	movcs	r3, r2
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009d3e:	893b      	ldrh	r3, [r7, #8]
 8009d40:	461a      	mov	r2, r3
 8009d42:	68f9      	ldr	r1, [r7, #12]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 fa1f 	bl	800a188 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	88db      	ldrh	r3, [r3, #6]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d104      	bne.n	8009d5c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 fa76 	bl	800a244 <USBD_CtlSendStatus>
 8009d58:	e000      	b.n	8009d5c <USBD_GetDescriptor+0x2c8>
    return;
 8009d5a:	bf00      	nop
    }
  }
}
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop

08009d64 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	889b      	ldrh	r3, [r3, #4]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d130      	bne.n	8009dd8 <USBD_SetAddress+0x74>
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	88db      	ldrh	r3, [r3, #6]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d12c      	bne.n	8009dd8 <USBD_SetAddress+0x74>
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	885b      	ldrh	r3, [r3, #2]
 8009d82:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d84:	d828      	bhi.n	8009dd8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	885b      	ldrh	r3, [r3, #2]
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d98:	2b03      	cmp	r3, #3
 8009d9a:	d104      	bne.n	8009da6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009d9c:	6839      	ldr	r1, [r7, #0]
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f988 	bl	800a0b4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009da4:	e01d      	b.n	8009de2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	7bfa      	ldrb	r2, [r7, #15]
 8009daa:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009dae:	7bfb      	ldrb	r3, [r7, #15]
 8009db0:	4619      	mov	r1, r3
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 ff75 	bl	800aca2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fa43 	bl	800a244 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009dbe:	7bfb      	ldrb	r3, [r7, #15]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d004      	beq.n	8009dce <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2202      	movs	r2, #2
 8009dc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dcc:	e009      	b.n	8009de2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dd6:	e004      	b.n	8009de2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009dd8:	6839      	ldr	r1, [r7, #0]
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f96a 	bl	800a0b4 <USBD_CtlError>
  }
}
 8009de0:	bf00      	nop
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
	...

08009dec <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	b2da      	uxtb	r2, r3
 8009dfc:	4b41      	ldr	r3, [pc, #260]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009dfe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009e00:	4b40      	ldr	r3, [pc, #256]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	d904      	bls.n	8009e12 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009e08:	6839      	ldr	r1, [r7, #0]
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f952 	bl	800a0b4 <USBD_CtlError>
 8009e10:	e075      	b.n	8009efe <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	d002      	beq.n	8009e22 <USBD_SetConfig+0x36>
 8009e1c:	2b03      	cmp	r3, #3
 8009e1e:	d023      	beq.n	8009e68 <USBD_SetConfig+0x7c>
 8009e20:	e062      	b.n	8009ee8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009e22:	4b38      	ldr	r3, [pc, #224]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d01a      	beq.n	8009e60 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009e2a:	4b36      	ldr	r3, [pc, #216]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	461a      	mov	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2203      	movs	r2, #3
 8009e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009e3c:	4b31      	ldr	r3, [pc, #196]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	4619      	mov	r1, r3
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f7ff f9e7 	bl	8009216 <USBD_SetClassConfig>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d104      	bne.n	8009e58 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009e4e:	6839      	ldr	r1, [r7, #0]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 f92f 	bl	800a0b4 <USBD_CtlError>
            return;
 8009e56:	e052      	b.n	8009efe <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 f9f3 	bl	800a244 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009e5e:	e04e      	b.n	8009efe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 f9ef 	bl	800a244 <USBD_CtlSendStatus>
        break;
 8009e66:	e04a      	b.n	8009efe <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009e68:	4b26      	ldr	r3, [pc, #152]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d112      	bne.n	8009e96 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2202      	movs	r2, #2
 8009e74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009e78:	4b22      	ldr	r3, [pc, #136]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009e82:	4b20      	ldr	r3, [pc, #128]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e84:	781b      	ldrb	r3, [r3, #0]
 8009e86:	4619      	mov	r1, r3
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7ff f9e3 	bl	8009254 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f9d8 	bl	800a244 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009e94:	e033      	b.n	8009efe <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009e96:	4b1b      	ldr	r3, [pc, #108]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d01d      	beq.n	8009ee0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	4619      	mov	r1, r3
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f7ff f9d1 	bl	8009254 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009eb2:	4b14      	ldr	r3, [pc, #80]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ebc:	4b11      	ldr	r3, [pc, #68]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f7ff f9a7 	bl	8009216 <USBD_SetClassConfig>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d104      	bne.n	8009ed8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 f8ef 	bl	800a0b4 <USBD_CtlError>
            return;
 8009ed6:	e012      	b.n	8009efe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 f9b3 	bl	800a244 <USBD_CtlSendStatus>
        break;
 8009ede:	e00e      	b.n	8009efe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 f9af 	bl	800a244 <USBD_CtlSendStatus>
        break;
 8009ee6:	e00a      	b.n	8009efe <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009ee8:	6839      	ldr	r1, [r7, #0]
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f8e2 	bl	800a0b4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009ef0:	4b04      	ldr	r3, [pc, #16]	@ (8009f04 <USBD_SetConfig+0x118>)
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f7ff f9ac 	bl	8009254 <USBD_ClrClassConfig>
        break;
 8009efc:	bf00      	nop
    }
  }
}
 8009efe:	3708      	adds	r7, #8
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}
 8009f04:	20000580 	.word	0x20000580

08009f08 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b082      	sub	sp, #8
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	88db      	ldrh	r3, [r3, #6]
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d004      	beq.n	8009f24 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009f1a:	6839      	ldr	r1, [r7, #0]
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f8c9 	bl	800a0b4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009f22:	e022      	b.n	8009f6a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f2a:	2b02      	cmp	r3, #2
 8009f2c:	dc02      	bgt.n	8009f34 <USBD_GetConfig+0x2c>
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	dc03      	bgt.n	8009f3a <USBD_GetConfig+0x32>
 8009f32:	e015      	b.n	8009f60 <USBD_GetConfig+0x58>
 8009f34:	2b03      	cmp	r3, #3
 8009f36:	d00b      	beq.n	8009f50 <USBD_GetConfig+0x48>
 8009f38:	e012      	b.n	8009f60 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	3308      	adds	r3, #8
 8009f44:	2201      	movs	r2, #1
 8009f46:	4619      	mov	r1, r3
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f000 f91d 	bl	800a188 <USBD_CtlSendData>
        break;
 8009f4e:	e00c      	b.n	8009f6a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	3304      	adds	r3, #4
 8009f54:	2201      	movs	r2, #1
 8009f56:	4619      	mov	r1, r3
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f915 	bl	800a188 <USBD_CtlSendData>
        break;
 8009f5e:	e004      	b.n	8009f6a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009f60:	6839      	ldr	r1, [r7, #0]
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 f8a6 	bl	800a0b4 <USBD_CtlError>
        break;
 8009f68:	bf00      	nop
}
 8009f6a:	bf00      	nop
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}

08009f72 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b082      	sub	sp, #8
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
 8009f7a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f82:	3b01      	subs	r3, #1
 8009f84:	2b02      	cmp	r3, #2
 8009f86:	d81e      	bhi.n	8009fc6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	88db      	ldrh	r3, [r3, #6]
 8009f8c:	2b02      	cmp	r3, #2
 8009f8e:	d004      	beq.n	8009f9a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009f90:	6839      	ldr	r1, [r7, #0]
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f88e 	bl	800a0b4 <USBD_CtlError>
        break;
 8009f98:	e01a      	b.n	8009fd0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d005      	beq.n	8009fb6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	68db      	ldr	r3, [r3, #12]
 8009fae:	f043 0202 	orr.w	r2, r3, #2
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	330c      	adds	r3, #12
 8009fba:	2202      	movs	r2, #2
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f8e2 	bl	800a188 <USBD_CtlSendData>
      break;
 8009fc4:	e004      	b.n	8009fd0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009fc6:	6839      	ldr	r1, [r7, #0]
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f000 f873 	bl	800a0b4 <USBD_CtlError>
      break;
 8009fce:	bf00      	nop
  }
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	885b      	ldrh	r3, [r3, #2]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d106      	bne.n	8009ff8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2201      	movs	r2, #1
 8009fee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f926 	bl	800a244 <USBD_CtlSendStatus>
  }
}
 8009ff8:	bf00      	nop
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a010:	3b01      	subs	r3, #1
 800a012:	2b02      	cmp	r3, #2
 800a014:	d80b      	bhi.n	800a02e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	885b      	ldrh	r3, [r3, #2]
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d10c      	bne.n	800a038 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f90c 	bl	800a244 <USBD_CtlSendStatus>
      }
      break;
 800a02c:	e004      	b.n	800a038 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a02e:	6839      	ldr	r1, [r7, #0]
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f83f 	bl	800a0b4 <USBD_CtlError>
      break;
 800a036:	e000      	b.n	800a03a <USBD_ClrFeature+0x3a>
      break;
 800a038:	bf00      	nop
  }
}
 800a03a:	bf00      	nop
 800a03c:	3708      	adds	r7, #8
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a042:	b480      	push	{r7}
 800a044:	b083      	sub	sp, #12
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	781a      	ldrb	r2, [r3, #0]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	785a      	ldrb	r2, [r3, #1]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	3302      	adds	r3, #2
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	461a      	mov	r2, r3
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	3303      	adds	r3, #3
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	021b      	lsls	r3, r3, #8
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	4413      	add	r3, r2
 800a070:	b29a      	uxth	r2, r3
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	3304      	adds	r3, #4
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	461a      	mov	r2, r3
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	3305      	adds	r3, #5
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	021b      	lsls	r3, r3, #8
 800a086:	b29b      	uxth	r3, r3
 800a088:	4413      	add	r3, r2
 800a08a:	b29a      	uxth	r2, r3
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	3306      	adds	r3, #6
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	461a      	mov	r2, r3
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	3307      	adds	r3, #7
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	021b      	lsls	r3, r3, #8
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	4413      	add	r3, r2
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	80da      	strh	r2, [r3, #6]

}
 800a0aa:	bf00      	nop
 800a0ac:	370c      	adds	r7, #12
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bc80      	pop	{r7}
 800a0b2:	4770      	bx	lr

0800a0b4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b082      	sub	sp, #8
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a0be:	2180      	movs	r1, #128	@ 0x80
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fd85 	bl	800abd0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a0c6:	2100      	movs	r1, #0
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 fd81 	bl	800abd0 <USBD_LL_StallEP>
}
 800a0ce:	bf00      	nop
 800a0d0:	3708      	adds	r7, #8
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b086      	sub	sp, #24
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	60f8      	str	r0, [r7, #12]
 800a0de:	60b9      	str	r1, [r7, #8]
 800a0e0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d032      	beq.n	800a152 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	f000 f834 	bl	800a15a <USBD_GetLen>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	005b      	lsls	r3, r3, #1
 800a0fa:	b29a      	uxth	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a100:	7dfb      	ldrb	r3, [r7, #23]
 800a102:	1c5a      	adds	r2, r3, #1
 800a104:	75fa      	strb	r2, [r7, #23]
 800a106:	461a      	mov	r2, r3
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	4413      	add	r3, r2
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	7812      	ldrb	r2, [r2, #0]
 800a110:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a112:	7dfb      	ldrb	r3, [r7, #23]
 800a114:	1c5a      	adds	r2, r3, #1
 800a116:	75fa      	strb	r2, [r7, #23]
 800a118:	461a      	mov	r2, r3
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	4413      	add	r3, r2
 800a11e:	2203      	movs	r2, #3
 800a120:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a122:	e012      	b.n	800a14a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	1c5a      	adds	r2, r3, #1
 800a128:	60fa      	str	r2, [r7, #12]
 800a12a:	7dfa      	ldrb	r2, [r7, #23]
 800a12c:	1c51      	adds	r1, r2, #1
 800a12e:	75f9      	strb	r1, [r7, #23]
 800a130:	4611      	mov	r1, r2
 800a132:	68ba      	ldr	r2, [r7, #8]
 800a134:	440a      	add	r2, r1
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a13a:	7dfb      	ldrb	r3, [r7, #23]
 800a13c:	1c5a      	adds	r2, r3, #1
 800a13e:	75fa      	strb	r2, [r7, #23]
 800a140:	461a      	mov	r2, r3
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	4413      	add	r3, r2
 800a146:	2200      	movs	r2, #0
 800a148:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1e8      	bne.n	800a124 <USBD_GetString+0x4e>
    }
  }
}
 800a152:	bf00      	nop
 800a154:	3718      	adds	r7, #24
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}

0800a15a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a15a:	b480      	push	{r7}
 800a15c:	b085      	sub	sp, #20
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a162:	2300      	movs	r3, #0
 800a164:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a166:	e005      	b.n	800a174 <USBD_GetLen+0x1a>
  {
    len++;
 800a168:	7bfb      	ldrb	r3, [r7, #15]
 800a16a:	3301      	adds	r3, #1
 800a16c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	3301      	adds	r3, #1
 800a172:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d1f5      	bne.n	800a168 <USBD_GetLen+0xe>
  }

  return len;
 800a17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3714      	adds	r7, #20
 800a182:	46bd      	mov	sp, r7
 800a184:	bc80      	pop	{r7}
 800a186:	4770      	bx	lr

0800a188 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	4613      	mov	r3, r2
 800a194:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2202      	movs	r2, #2
 800a19a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a19e:	88fa      	ldrh	r2, [r7, #6]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a1a4:	88fa      	ldrh	r2, [r7, #6]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1aa:	88fb      	ldrh	r3, [r7, #6]
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f000 fd95 	bl	800ace0 <USBD_LL_Transmit>

  return USBD_OK;
 800a1b6:	2300      	movs	r3, #0
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a1ce:	88fb      	ldrh	r3, [r7, #6]
 800a1d0:	68ba      	ldr	r2, [r7, #8]
 800a1d2:	2100      	movs	r1, #0
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f000 fd83 	bl	800ace0 <USBD_LL_Transmit>

  return USBD_OK;
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2203      	movs	r2, #3
 800a1f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a1fa:	88fa      	ldrh	r2, [r7, #6]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a202:	88fa      	ldrh	r2, [r7, #6]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a20a:	88fb      	ldrh	r3, [r7, #6]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	2100      	movs	r1, #0
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f000 fd88 	bl	800ad26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	4613      	mov	r3, r2
 800a22c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a22e:	88fb      	ldrh	r3, [r7, #6]
 800a230:	68ba      	ldr	r2, [r7, #8]
 800a232:	2100      	movs	r1, #0
 800a234:	68f8      	ldr	r0, [r7, #12]
 800a236:	f000 fd76 	bl	800ad26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2204      	movs	r2, #4
 800a250:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a254:	2300      	movs	r3, #0
 800a256:	2200      	movs	r2, #0
 800a258:	2100      	movs	r1, #0
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f000 fd40 	bl	800ace0 <USBD_LL_Transmit>

  return USBD_OK;
 800a260:	2300      	movs	r3, #0
}
 800a262:	4618      	mov	r0, r3
 800a264:	3708      	adds	r7, #8
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b082      	sub	sp, #8
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2205      	movs	r2, #5
 800a276:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a27a:	2300      	movs	r3, #0
 800a27c:	2200      	movs	r2, #0
 800a27e:	2100      	movs	r1, #0
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fd50 	bl	800ad26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a286:	2300      	movs	r3, #0
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a294:	2200      	movs	r2, #0
 800a296:	4912      	ldr	r1, [pc, #72]	@ (800a2e0 <MX_USB_DEVICE_Init+0x50>)
 800a298:	4812      	ldr	r0, [pc, #72]	@ (800a2e4 <MX_USB_DEVICE_Init+0x54>)
 800a29a:	f7fe ff62 	bl	8009162 <USBD_Init>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a2a4:	f7f7 fa94 	bl	80017d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a2a8:	490f      	ldr	r1, [pc, #60]	@ (800a2e8 <MX_USB_DEVICE_Init+0x58>)
 800a2aa:	480e      	ldr	r0, [pc, #56]	@ (800a2e4 <MX_USB_DEVICE_Init+0x54>)
 800a2ac:	f7fe ff84 	bl	80091b8 <USBD_RegisterClass>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d001      	beq.n	800a2ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a2b6:	f7f7 fa8b 	bl	80017d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a2ba:	490c      	ldr	r1, [pc, #48]	@ (800a2ec <MX_USB_DEVICE_Init+0x5c>)
 800a2bc:	4809      	ldr	r0, [pc, #36]	@ (800a2e4 <MX_USB_DEVICE_Init+0x54>)
 800a2be:	f7fe feb5 	bl	800902c <USBD_CDC_RegisterInterface>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d001      	beq.n	800a2cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a2c8:	f7f7 fa82 	bl	80017d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a2cc:	4805      	ldr	r0, [pc, #20]	@ (800a2e4 <MX_USB_DEVICE_Init+0x54>)
 800a2ce:	f7fe ff8c 	bl	80091ea <USBD_Start>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a2d8:	f7f7 fa7a 	bl	80017d0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a2dc:	bf00      	nop
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	2000012c 	.word	0x2000012c
 800a2e4:	20000584 	.word	0x20000584
 800a2e8:	20000018 	.word	0x20000018
 800a2ec:	2000011c 	.word	0x2000011c

0800a2f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	4905      	ldr	r1, [pc, #20]	@ (800a30c <CDC_Init_FS+0x1c>)
 800a2f8:	4805      	ldr	r0, [pc, #20]	@ (800a310 <CDC_Init_FS+0x20>)
 800a2fa:	f7fe fead 	bl	8009058 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a2fe:	4905      	ldr	r1, [pc, #20]	@ (800a314 <CDC_Init_FS+0x24>)
 800a300:	4803      	ldr	r0, [pc, #12]	@ (800a310 <CDC_Init_FS+0x20>)
 800a302:	f7fe fec2 	bl	800908a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a306:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a308:	4618      	mov	r0, r3
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20000c48 	.word	0x20000c48
 800a310:	20000584 	.word	0x20000584
 800a314:	20000848 	.word	0x20000848

0800a318 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a318:	b480      	push	{r7}
 800a31a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a31c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a31e:	4618      	mov	r0, r3
 800a320:	46bd      	mov	sp, r7
 800a322:	bc80      	pop	{r7}
 800a324:	4770      	bx	lr
	...

0800a328 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	4603      	mov	r3, r0
 800a330:	6039      	str	r1, [r7, #0]
 800a332:	71fb      	strb	r3, [r7, #7]
 800a334:	4613      	mov	r3, r2
 800a336:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a338:	79fb      	ldrb	r3, [r7, #7]
 800a33a:	2b23      	cmp	r3, #35	@ 0x23
 800a33c:	d84a      	bhi.n	800a3d4 <CDC_Control_FS+0xac>
 800a33e:	a201      	add	r2, pc, #4	@ (adr r2, 800a344 <CDC_Control_FS+0x1c>)
 800a340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a344:	0800a3d5 	.word	0x0800a3d5
 800a348:	0800a3d5 	.word	0x0800a3d5
 800a34c:	0800a3d5 	.word	0x0800a3d5
 800a350:	0800a3d5 	.word	0x0800a3d5
 800a354:	0800a3d5 	.word	0x0800a3d5
 800a358:	0800a3d5 	.word	0x0800a3d5
 800a35c:	0800a3d5 	.word	0x0800a3d5
 800a360:	0800a3d5 	.word	0x0800a3d5
 800a364:	0800a3d5 	.word	0x0800a3d5
 800a368:	0800a3d5 	.word	0x0800a3d5
 800a36c:	0800a3d5 	.word	0x0800a3d5
 800a370:	0800a3d5 	.word	0x0800a3d5
 800a374:	0800a3d5 	.word	0x0800a3d5
 800a378:	0800a3d5 	.word	0x0800a3d5
 800a37c:	0800a3d5 	.word	0x0800a3d5
 800a380:	0800a3d5 	.word	0x0800a3d5
 800a384:	0800a3d5 	.word	0x0800a3d5
 800a388:	0800a3d5 	.word	0x0800a3d5
 800a38c:	0800a3d5 	.word	0x0800a3d5
 800a390:	0800a3d5 	.word	0x0800a3d5
 800a394:	0800a3d5 	.word	0x0800a3d5
 800a398:	0800a3d5 	.word	0x0800a3d5
 800a39c:	0800a3d5 	.word	0x0800a3d5
 800a3a0:	0800a3d5 	.word	0x0800a3d5
 800a3a4:	0800a3d5 	.word	0x0800a3d5
 800a3a8:	0800a3d5 	.word	0x0800a3d5
 800a3ac:	0800a3d5 	.word	0x0800a3d5
 800a3b0:	0800a3d5 	.word	0x0800a3d5
 800a3b4:	0800a3d5 	.word	0x0800a3d5
 800a3b8:	0800a3d5 	.word	0x0800a3d5
 800a3bc:	0800a3d5 	.word	0x0800a3d5
 800a3c0:	0800a3d5 	.word	0x0800a3d5
 800a3c4:	0800a3d5 	.word	0x0800a3d5
 800a3c8:	0800a3d5 	.word	0x0800a3d5
 800a3cc:	0800a3d5 	.word	0x0800a3d5
 800a3d0:	0800a3d5 	.word	0x0800a3d5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a3d4:	bf00      	nop
  }

  return (USBD_OK);
 800a3d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	370c      	adds	r7, #12
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bc80      	pop	{r7}
 800a3e0:	4770      	bx	lr
 800a3e2:	bf00      	nop

0800a3e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b09e      	sub	sp, #120	@ 0x78
 800a3e8:	af02      	add	r7, sp, #8
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	static char rx_buffer[64]; // Буфер для сборки команды
		static uint8_t rx_index = 0; // Индекс текуцей позиции
		    // Обработка всех принятых байт
		    for (uint32_t i = 0; i < *Len; i++) {
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a3f2:	e106      	b.n	800a602 <CDC_Receive_FS+0x21e>
		        char byte = Buf[i]; // Чтение байта
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3f8:	4413      	add	r3, r2
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
		        // Если конец строки или буфер переполен - заканчиваем строку
		        if (byte == '\n' || rx_index >= sizeof(rx_buffer) - 1) {
 800a400:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 800a404:	2b0a      	cmp	r3, #10
 800a406:	d004      	beq.n	800a412 <CDC_Receive_FS+0x2e>
 800a408:	4b87      	ldr	r3, [pc, #540]	@ (800a628 <CDC_Receive_FS+0x244>)
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a40e:	f240 80ea 	bls.w	800a5e6 <CDC_Receive_FS+0x202>
		            rx_buffer[rx_index] = '\0';
 800a412:	4b85      	ldr	r3, [pc, #532]	@ (800a628 <CDC_Receive_FS+0x244>)
 800a414:	781b      	ldrb	r3, [r3, #0]
 800a416:	461a      	mov	r2, r3
 800a418:	4b84      	ldr	r3, [pc, #528]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a41a:	2100      	movs	r1, #0
 800a41c:	5499      	strb	r1, [r3, r2]
		            // Обработка команды частоты: F<канал>:<частота>
		                     if (rx_buffer[0] == 'F') {
 800a41e:	4b83      	ldr	r3, [pc, #524]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	2b46      	cmp	r3, #70	@ 0x46
 800a424:	d17e      	bne.n	800a524 <CDC_Receive_FS+0x140>
		                         uint8_t ch = rx_buffer[1] - '0';
 800a426:	4b81      	ldr	r3, [pc, #516]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a428:	785b      	ldrb	r3, [r3, #1]
 800a42a:	3b30      	subs	r3, #48	@ 0x30
 800a42c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
		                         if (rx_buffer[2] == ':' && ch < 3) {
 800a430:	4b7e      	ldr	r3, [pc, #504]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a432:	789b      	ldrb	r3, [r3, #2]
 800a434:	2b3a      	cmp	r3, #58	@ 0x3a
 800a436:	d170      	bne.n	800a51a <CDC_Receive_FS+0x136>
 800a438:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d86c      	bhi.n	800a51a <CDC_Receive_FS+0x136>
		                             uint32_t freq = atoi(&rx_buffer[3]);
 800a440:	487b      	ldr	r0, [pc, #492]	@ (800a630 <CDC_Receive_FS+0x24c>)
 800a442:	f000 fcf3 	bl	800ae2c <atoi>
 800a446:	4603      	mov	r3, r0
 800a448:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                             uint32_t set_freq = atoi(&rx_buffer[3]);  // объявляем set_freq тут
 800a44a:	4879      	ldr	r0, [pc, #484]	@ (800a630 <CDC_Receive_FS+0x24c>)
 800a44c:	f000 fcee 	bl	800ae2c <atoi>
 800a450:	4603      	mov	r3, r0
 800a452:	65bb      	str	r3, [r7, #88]	@ 0x58
		                             if (set_freq > 0 && set_freq < 150000000) {
 800a454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a456:	2b00      	cmp	r3, #0
 800a458:	d038      	beq.n	800a4cc <CDC_Receive_FS+0xe8>
 800a45a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a45c:	4a75      	ldr	r2, [pc, #468]	@ (800a634 <CDC_Receive_FS+0x250>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d834      	bhi.n	800a4cc <CDC_Receive_FS+0xe8>
		                            	 //si5351_enableOutputs(0xFF);
		                            	 extern int freq[3];
		                            	 extern void print_interface_mode0(void);

		                            	 extern void int_to_str(int num, char *str);
		                            	 freq[ch] = set_freq / 1000;
 800a462:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a464:	4a74      	ldr	r2, [pc, #464]	@ (800a638 <CDC_Receive_FS+0x254>)
 800a466:	fba2 2303 	umull	r2, r3, r2, r3
 800a46a:	099a      	lsrs	r2, r3, #6
 800a46c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a470:	4611      	mov	r1, r2
 800a472:	4a72      	ldr	r2, [pc, #456]	@ (800a63c <CDC_Receive_FS+0x258>)
 800a474:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		                            	 int_to_str(freq[ch], num_string[ch]);
 800a478:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a47c:	4a6f      	ldr	r2, [pc, #444]	@ (800a63c <CDC_Receive_FS+0x258>)
 800a47e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a482:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800a486:	4613      	mov	r3, r2
 800a488:	00db      	lsls	r3, r3, #3
 800a48a:	1a9b      	subs	r3, r3, r2
 800a48c:	4a6c      	ldr	r2, [pc, #432]	@ (800a640 <CDC_Receive_FS+0x25c>)
 800a48e:	4413      	add	r3, r2
 800a490:	4619      	mov	r1, r3
 800a492:	f7f6 faf9 	bl	8000a88 <int_to_str>
		                            	 print_interface_mode0();
 800a496:	f7f6 fbf9 	bl	8000c8c <print_interface_mode0>
		                            	 char msg[64];
		                            	 // Формируем и отправляем сообщение с установленной частотой
		                            	 snprintf(msg, sizeof(msg), "CH%u set to %lu Hz\r\n", ch, freq);
 800a49a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a49e:	f107 000c 	add.w	r0, r7, #12
 800a4a2:	4a66      	ldr	r2, [pc, #408]	@ (800a63c <CDC_Receive_FS+0x258>)
 800a4a4:	9200      	str	r2, [sp, #0]
 800a4a6:	4a67      	ldr	r2, [pc, #412]	@ (800a644 <CDC_Receive_FS+0x260>)
 800a4a8:	2140      	movs	r1, #64	@ 0x40
 800a4aa:	f000 fd47 	bl	800af3c <sniprintf>
		                            	 CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800a4ae:	f107 030c 	add.w	r3, r7, #12
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7f5 fe4c 	bl	8000150 <strlen>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	f107 030c 	add.w	r3, r7, #12
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f000 f8d4 	bl	800a670 <CDC_Transmit_FS>
		                             if (set_freq > 0 && set_freq < 150000000) {
 800a4c8:	bf00      	nop
		                         if (rx_buffer[2] == ':' && ch < 3) {
 800a4ca:	e088      	b.n	800a5de <CDC_Receive_FS+0x1fa>
		                             } else if (freq == 0) {
 800a4cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d11e      	bne.n	800a510 <CDC_Receive_FS+0x12c>
		                            	 // Если частота = 0 - отключение выходного канала
		                                 uint8_t disable_mask = ~(1 << ch);
 800a4d2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	fa02 f303 	lsl.w	r3, r2, r3
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	43db      	mvns	r3, r3
 800a4e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		                                 //si5351_enableOutputs(disable_mask);
		                                 char msg[32];
		                                 snprintf(msg, sizeof(msg), "CH%u disabled\r\n", ch);
 800a4e4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800a4e8:	f107 000c 	add.w	r0, r7, #12
 800a4ec:	4a56      	ldr	r2, [pc, #344]	@ (800a648 <CDC_Receive_FS+0x264>)
 800a4ee:	2120      	movs	r1, #32
 800a4f0:	f000 fd24 	bl	800af3c <sniprintf>
		                                 CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800a4f4:	f107 030c 	add.w	r3, r7, #12
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f7f5 fe29 	bl	8000150 <strlen>
 800a4fe:	4603      	mov	r3, r0
 800a500:	b29a      	uxth	r2, r3
 800a502:	f107 030c 	add.w	r3, r7, #12
 800a506:	4611      	mov	r1, r2
 800a508:	4618      	mov	r0, r3
 800a50a:	f000 f8b1 	bl	800a670 <CDC_Transmit_FS>
		                         if (rx_buffer[2] == ':' && ch < 3) {
 800a50e:	e066      	b.n	800a5de <CDC_Receive_FS+0x1fa>
		                             } else {
		                            	 // Проверка неправильного ввода частоты
		                                 CDC_Transmit_FS((uint8_t*)"Invalid frequency\r\n", 20);
 800a510:	2114      	movs	r1, #20
 800a512:	484e      	ldr	r0, [pc, #312]	@ (800a64c <CDC_Receive_FS+0x268>)
 800a514:	f000 f8ac 	bl	800a670 <CDC_Transmit_FS>
		                         if (rx_buffer[2] == ':' && ch < 3) {
 800a518:	e061      	b.n	800a5de <CDC_Receive_FS+0x1fa>
		                             }
		                         } else {
		                        	 // Проверка неправильного формата команды
		                             CDC_Transmit_FS((uint8_t*)"Invalid format\r\n", 17);
 800a51a:	2111      	movs	r1, #17
 800a51c:	484c      	ldr	r0, [pc, #304]	@ (800a650 <CDC_Receive_FS+0x26c>)
 800a51e:	f000 f8a7 	bl	800a670 <CDC_Transmit_FS>
 800a522:	e05c      	b.n	800a5de <CDC_Receive_FS+0x1fa>
		                         }
		                     }
		            else if (strncmp(rx_buffer, "Condition", 4) == 0) {
 800a524:	2204      	movs	r2, #4
 800a526:	494b      	ldr	r1, [pc, #300]	@ (800a654 <CDC_Receive_FS+0x270>)
 800a528:	4840      	ldr	r0, [pc, #256]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a52a:	f000 fd45 	bl	800afb8 <strncmp>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d116      	bne.n	800a562 <CDC_Receive_FS+0x17e>
		                // Команда проверки связи
		                char msg[] = "Normally\r\n";
 800a534:	4a48      	ldr	r2, [pc, #288]	@ (800a658 <CDC_Receive_FS+0x274>)
 800a536:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a53a:	ca07      	ldmia	r2, {r0, r1, r2}
 800a53c:	c303      	stmia	r3!, {r0, r1}
 800a53e:	801a      	strh	r2, [r3, #0]
 800a540:	3302      	adds	r3, #2
 800a542:	0c12      	lsrs	r2, r2, #16
 800a544:	701a      	strb	r2, [r3, #0]
		                CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800a546:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7f5 fe00 	bl	8000150 <strlen>
 800a550:	4603      	mov	r3, r0
 800a552:	b29a      	uxth	r2, r3
 800a554:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a558:	4611      	mov	r1, r2
 800a55a:	4618      	mov	r0, r3
 800a55c:	f000 f888 	bl	800a670 <CDC_Transmit_FS>
 800a560:	e03d      	b.n	800a5de <CDC_Receive_FS+0x1fa>
		            }
		            else if (strncmp(rx_buffer, "STATUS", 6) == 0) {
 800a562:	2206      	movs	r2, #6
 800a564:	493d      	ldr	r1, [pc, #244]	@ (800a65c <CDC_Receive_FS+0x278>)
 800a566:	4831      	ldr	r0, [pc, #196]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a568:	f000 fd26 	bl	800afb8 <strncmp>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d135      	bne.n	800a5de <CDC_Receive_FS+0x1fa>
		                extern int freq[3];  // частоты каналов, кГц
		                char msg[64];
		                for (uint8_t ch = 0; ch < 3; ch++) {
 800a572:	2300      	movs	r3, #0
 800a574:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800a578:	e02d      	b.n	800a5d6 <CDC_Receive_FS+0x1f2>
		                    const char* state = (freq[ch] > 0) ? "ON" : "OFF";
 800a57a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a57e:	4a2f      	ldr	r2, [pc, #188]	@ (800a63c <CDC_Receive_FS+0x258>)
 800a580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a584:	2b00      	cmp	r3, #0
 800a586:	dd01      	ble.n	800a58c <CDC_Receive_FS+0x1a8>
 800a588:	4b35      	ldr	r3, [pc, #212]	@ (800a660 <CDC_Receive_FS+0x27c>)
 800a58a:	e000      	b.n	800a58e <CDC_Receive_FS+0x1aa>
 800a58c:	4b35      	ldr	r3, [pc, #212]	@ (800a664 <CDC_Receive_FS+0x280>)
 800a58e:	667b      	str	r3, [r7, #100]	@ 0x64
		                    snprintf(msg, sizeof(msg), "CH%u: %s, %lu kHz\r\n", ch, state, freq[ch]);
 800a590:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800a594:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a598:	4928      	ldr	r1, [pc, #160]	@ (800a63c <CDC_Receive_FS+0x258>)
 800a59a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a59e:	f107 000c 	add.w	r0, r7, #12
 800a5a2:	9301      	str	r3, [sp, #4]
 800a5a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a5a6:	9300      	str	r3, [sp, #0]
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	4a2f      	ldr	r2, [pc, #188]	@ (800a668 <CDC_Receive_FS+0x284>)
 800a5ac:	2140      	movs	r1, #64	@ 0x40
 800a5ae:	f000 fcc5 	bl	800af3c <sniprintf>
		                    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 800a5b2:	f107 030c 	add.w	r3, r7, #12
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7f5 fdca 	bl	8000150 <strlen>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	f107 030c 	add.w	r3, r7, #12
 800a5c4:	4611      	mov	r1, r2
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 f852 	bl	800a670 <CDC_Transmit_FS>
		                for (uint8_t ch = 0; ch < 3; ch++) {
 800a5cc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800a5d6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d9cd      	bls.n	800a57a <CDC_Receive_FS+0x196>
		                }
		            }
		            rx_index = 0; // Очищаем буфер
 800a5de:	4b12      	ldr	r3, [pc, #72]	@ (800a628 <CDC_Receive_FS+0x244>)
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	701a      	strb	r2, [r3, #0]
 800a5e4:	e00a      	b.n	800a5fc <CDC_Receive_FS+0x218>

		        } else {
		            rx_buffer[rx_index++] = byte;
 800a5e6:	4b10      	ldr	r3, [pc, #64]	@ (800a628 <CDC_Receive_FS+0x244>)
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	1c5a      	adds	r2, r3, #1
 800a5ec:	b2d1      	uxtb	r1, r2
 800a5ee:	4a0e      	ldr	r2, [pc, #56]	@ (800a628 <CDC_Receive_FS+0x244>)
 800a5f0:	7011      	strb	r1, [r2, #0]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4a0d      	ldr	r2, [pc, #52]	@ (800a62c <CDC_Receive_FS+0x248>)
 800a5f6:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 800a5fa:	5453      	strb	r3, [r2, r1]
		    for (uint32_t i = 0; i < *Len; i++) {
 800a5fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5fe:	3301      	adds	r3, #1
 800a600:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a608:	429a      	cmp	r2, r3
 800a60a:	f4ff aef3 	bcc.w	800a3f4 <CDC_Receive_FS+0x10>
		        }
		    }

		    // Запускаем приём следующего пакета
		    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a60e:	6879      	ldr	r1, [r7, #4]
 800a610:	4816      	ldr	r0, [pc, #88]	@ (800a66c <CDC_Receive_FS+0x288>)
 800a612:	f7fe fd3a 	bl	800908a <USBD_CDC_SetRxBuffer>
		    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a616:	4815      	ldr	r0, [pc, #84]	@ (800a66c <CDC_Receive_FS+0x288>)
 800a618:	f7fe fd79 	bl	800910e <USBD_CDC_ReceivePacket>
		    return (USBD_OK);
 800a61c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3770      	adds	r7, #112	@ 0x70
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	20001048 	.word	0x20001048
 800a62c:	2000104c 	.word	0x2000104c
 800a630:	2000104f 	.word	0x2000104f
 800a634:	08f0d17f 	.word	0x08f0d17f
 800a638:	10624dd3 	.word	0x10624dd3
 800a63c:	20000324 	.word	0x20000324
 800a640:	20000338 	.word	0x20000338
 800a644:	0800c734 	.word	0x0800c734
 800a648:	0800c74c 	.word	0x0800c74c
 800a64c:	0800c75c 	.word	0x0800c75c
 800a650:	0800c770 	.word	0x0800c770
 800a654:	0800c784 	.word	0x0800c784
 800a658:	0800c7b4 	.word	0x0800c7b4
 800a65c:	0800c790 	.word	0x0800c790
 800a660:	0800c798 	.word	0x0800c798
 800a664:	0800c79c 	.word	0x0800c79c
 800a668:	0800c7a0 	.word	0x0800c7a0
 800a66c:	20000584 	.word	0x20000584

0800a670 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	460b      	mov	r3, r1
 800a67a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a67c:	2300      	movs	r3, #0
 800a67e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a680:	4b0d      	ldr	r3, [pc, #52]	@ (800a6b8 <CDC_Transmit_FS+0x48>)
 800a682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a686:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a692:	2301      	movs	r3, #1
 800a694:	e00b      	b.n	800a6ae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a696:	887b      	ldrh	r3, [r7, #2]
 800a698:	461a      	mov	r2, r3
 800a69a:	6879      	ldr	r1, [r7, #4]
 800a69c:	4806      	ldr	r0, [pc, #24]	@ (800a6b8 <CDC_Transmit_FS+0x48>)
 800a69e:	f7fe fcdb 	bl	8009058 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a6a2:	4805      	ldr	r0, [pc, #20]	@ (800a6b8 <CDC_Transmit_FS+0x48>)
 800a6a4:	f7fe fd04 	bl	80090b0 <USBD_CDC_TransmitPacket>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20000584 	.word	0x20000584

0800a6bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	6039      	str	r1, [r7, #0]
 800a6c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	2212      	movs	r2, #18
 800a6cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a6ce:	4b03      	ldr	r3, [pc, #12]	@ (800a6dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bc80      	pop	{r7}
 800a6d8:	4770      	bx	lr
 800a6da:	bf00      	nop
 800a6dc:	20000148 	.word	0x20000148

0800a6e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	6039      	str	r1, [r7, #0]
 800a6ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	2204      	movs	r2, #4
 800a6f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a6f2:	4b03      	ldr	r3, [pc, #12]	@ (800a700 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bc80      	pop	{r7}
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	2000015c 	.word	0x2000015c

0800a704 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	4603      	mov	r3, r0
 800a70c:	6039      	str	r1, [r7, #0]
 800a70e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a710:	79fb      	ldrb	r3, [r7, #7]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d105      	bne.n	800a722 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	4907      	ldr	r1, [pc, #28]	@ (800a738 <USBD_FS_ProductStrDescriptor+0x34>)
 800a71a:	4808      	ldr	r0, [pc, #32]	@ (800a73c <USBD_FS_ProductStrDescriptor+0x38>)
 800a71c:	f7ff fcdb 	bl	800a0d6 <USBD_GetString>
 800a720:	e004      	b.n	800a72c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a722:	683a      	ldr	r2, [r7, #0]
 800a724:	4904      	ldr	r1, [pc, #16]	@ (800a738 <USBD_FS_ProductStrDescriptor+0x34>)
 800a726:	4805      	ldr	r0, [pc, #20]	@ (800a73c <USBD_FS_ProductStrDescriptor+0x38>)
 800a728:	f7ff fcd5 	bl	800a0d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a72c:	4b02      	ldr	r3, [pc, #8]	@ (800a738 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3708      	adds	r7, #8
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	2000108c 	.word	0x2000108c
 800a73c:	0800c7c0 	.word	0x0800c7c0

0800a740 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	4603      	mov	r3, r0
 800a748:	6039      	str	r1, [r7, #0]
 800a74a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a74c:	683a      	ldr	r2, [r7, #0]
 800a74e:	4904      	ldr	r1, [pc, #16]	@ (800a760 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a750:	4804      	ldr	r0, [pc, #16]	@ (800a764 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a752:	f7ff fcc0 	bl	800a0d6 <USBD_GetString>
  return USBD_StrDesc;
 800a756:	4b02      	ldr	r3, [pc, #8]	@ (800a760 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3708      	adds	r7, #8
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	2000108c 	.word	0x2000108c
 800a764:	0800c7d4 	.word	0x0800c7d4

0800a768 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	4603      	mov	r3, r0
 800a770:	6039      	str	r1, [r7, #0]
 800a772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	221a      	movs	r2, #26
 800a778:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a77a:	f000 f843 	bl	800a804 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a77e:	4b02      	ldr	r3, [pc, #8]	@ (800a788 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a780:	4618      	mov	r0, r3
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	20000160 	.word	0x20000160

0800a78c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	6039      	str	r1, [r7, #0]
 800a796:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a798:	79fb      	ldrb	r3, [r7, #7]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d105      	bne.n	800a7aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a79e:	683a      	ldr	r2, [r7, #0]
 800a7a0:	4907      	ldr	r1, [pc, #28]	@ (800a7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a7a2:	4808      	ldr	r0, [pc, #32]	@ (800a7c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a7a4:	f7ff fc97 	bl	800a0d6 <USBD_GetString>
 800a7a8:	e004      	b.n	800a7b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a7aa:	683a      	ldr	r2, [r7, #0]
 800a7ac:	4904      	ldr	r1, [pc, #16]	@ (800a7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a7ae:	4805      	ldr	r0, [pc, #20]	@ (800a7c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a7b0:	f7ff fc91 	bl	800a0d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7b4:	4b02      	ldr	r3, [pc, #8]	@ (800a7c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	2000108c 	.word	0x2000108c
 800a7c4:	0800c7e8 	.word	0x0800c7e8

0800a7c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	6039      	str	r1, [r7, #0]
 800a7d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d105      	bne.n	800a7e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a7da:	683a      	ldr	r2, [r7, #0]
 800a7dc:	4907      	ldr	r1, [pc, #28]	@ (800a7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7de:	4808      	ldr	r0, [pc, #32]	@ (800a800 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7e0:	f7ff fc79 	bl	800a0d6 <USBD_GetString>
 800a7e4:	e004      	b.n	800a7f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a7e6:	683a      	ldr	r2, [r7, #0]
 800a7e8:	4904      	ldr	r1, [pc, #16]	@ (800a7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7ea:	4805      	ldr	r0, [pc, #20]	@ (800a800 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7ec:	f7ff fc73 	bl	800a0d6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7f0:	4b02      	ldr	r3, [pc, #8]	@ (800a7fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3708      	adds	r7, #8
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	2000108c 	.word	0x2000108c
 800a800:	0800c7f4 	.word	0x0800c7f4

0800a804 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a80a:	4b0f      	ldr	r3, [pc, #60]	@ (800a848 <Get_SerialNum+0x44>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a810:	4b0e      	ldr	r3, [pc, #56]	@ (800a84c <Get_SerialNum+0x48>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a816:	4b0e      	ldr	r3, [pc, #56]	@ (800a850 <Get_SerialNum+0x4c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4413      	add	r3, r2
 800a822:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d009      	beq.n	800a83e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a82a:	2208      	movs	r2, #8
 800a82c:	4909      	ldr	r1, [pc, #36]	@ (800a854 <Get_SerialNum+0x50>)
 800a82e:	68f8      	ldr	r0, [r7, #12]
 800a830:	f000 f814 	bl	800a85c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a834:	2204      	movs	r2, #4
 800a836:	4908      	ldr	r1, [pc, #32]	@ (800a858 <Get_SerialNum+0x54>)
 800a838:	68b8      	ldr	r0, [r7, #8]
 800a83a:	f000 f80f 	bl	800a85c <IntToUnicode>
  }
}
 800a83e:	bf00      	nop
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	1ffff7e8 	.word	0x1ffff7e8
 800a84c:	1ffff7ec 	.word	0x1ffff7ec
 800a850:	1ffff7f0 	.word	0x1ffff7f0
 800a854:	20000162 	.word	0x20000162
 800a858:	20000172 	.word	0x20000172

0800a85c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b087      	sub	sp, #28
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	4613      	mov	r3, r2
 800a868:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a86a:	2300      	movs	r3, #0
 800a86c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a86e:	2300      	movs	r3, #0
 800a870:	75fb      	strb	r3, [r7, #23]
 800a872:	e027      	b.n	800a8c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	0f1b      	lsrs	r3, r3, #28
 800a878:	2b09      	cmp	r3, #9
 800a87a:	d80b      	bhi.n	800a894 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	0f1b      	lsrs	r3, r3, #28
 800a880:	b2da      	uxtb	r2, r3
 800a882:	7dfb      	ldrb	r3, [r7, #23]
 800a884:	005b      	lsls	r3, r3, #1
 800a886:	4619      	mov	r1, r3
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	440b      	add	r3, r1
 800a88c:	3230      	adds	r2, #48	@ 0x30
 800a88e:	b2d2      	uxtb	r2, r2
 800a890:	701a      	strb	r2, [r3, #0]
 800a892:	e00a      	b.n	800a8aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	0f1b      	lsrs	r3, r3, #28
 800a898:	b2da      	uxtb	r2, r3
 800a89a:	7dfb      	ldrb	r3, [r7, #23]
 800a89c:	005b      	lsls	r3, r3, #1
 800a89e:	4619      	mov	r1, r3
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	440b      	add	r3, r1
 800a8a4:	3237      	adds	r2, #55	@ 0x37
 800a8a6:	b2d2      	uxtb	r2, r2
 800a8a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	011b      	lsls	r3, r3, #4
 800a8ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a8b0:	7dfb      	ldrb	r3, [r7, #23]
 800a8b2:	005b      	lsls	r3, r3, #1
 800a8b4:	3301      	adds	r3, #1
 800a8b6:	68ba      	ldr	r2, [r7, #8]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a8be:	7dfb      	ldrb	r3, [r7, #23]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	75fb      	strb	r3, [r7, #23]
 800a8c4:	7dfa      	ldrb	r2, [r7, #23]
 800a8c6:	79fb      	ldrb	r3, [r7, #7]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d3d3      	bcc.n	800a874 <IntToUnicode+0x18>
  }
}
 800a8cc:	bf00      	nop
 800a8ce:	bf00      	nop
 800a8d0:	371c      	adds	r7, #28
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bc80      	pop	{r7}
 800a8d6:	4770      	bx	lr

0800a8d8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a0d      	ldr	r2, [pc, #52]	@ (800a91c <HAL_PCD_MspInit+0x44>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d113      	bne.n	800a912 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a920 <HAL_PCD_MspInit+0x48>)
 800a8ec:	69db      	ldr	r3, [r3, #28]
 800a8ee:	4a0c      	ldr	r2, [pc, #48]	@ (800a920 <HAL_PCD_MspInit+0x48>)
 800a8f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a8f4:	61d3      	str	r3, [r2, #28]
 800a8f6:	4b0a      	ldr	r3, [pc, #40]	@ (800a920 <HAL_PCD_MspInit+0x48>)
 800a8f8:	69db      	ldr	r3, [r3, #28]
 800a8fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8fe:	60fb      	str	r3, [r7, #12]
 800a900:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a902:	2200      	movs	r2, #0
 800a904:	2100      	movs	r1, #0
 800a906:	2014      	movs	r0, #20
 800a908:	f7f7 fce5 	bl	80022d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a90c:	2014      	movs	r0, #20
 800a90e:	f7f7 fcfe 	bl	800230e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a912:	bf00      	nop
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	40005c00 	.word	0x40005c00
 800a920:	40021000 	.word	0x40021000

0800a924 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a938:	4619      	mov	r1, r3
 800a93a:	4610      	mov	r0, r2
 800a93c:	f7fe fc9d 	bl	800927a <USBD_LL_SetupStage>
}
 800a940:	bf00      	nop
 800a942:	3708      	adds	r7, #8
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}

0800a948 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	460b      	mov	r3, r1
 800a952:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a95a:	78fa      	ldrb	r2, [r7, #3]
 800a95c:	6879      	ldr	r1, [r7, #4]
 800a95e:	4613      	mov	r3, r2
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	4413      	add	r3, r2
 800a964:	00db      	lsls	r3, r3, #3
 800a966:	440b      	add	r3, r1
 800a968:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	78fb      	ldrb	r3, [r7, #3]
 800a970:	4619      	mov	r1, r3
 800a972:	f7fe fccf 	bl	8009314 <USBD_LL_DataOutStage>
}
 800a976:	bf00      	nop
 800a978:	3708      	adds	r7, #8
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}

0800a97e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a97e:	b580      	push	{r7, lr}
 800a980:	b082      	sub	sp, #8
 800a982:	af00      	add	r7, sp, #0
 800a984:	6078      	str	r0, [r7, #4]
 800a986:	460b      	mov	r3, r1
 800a988:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a990:	78fa      	ldrb	r2, [r7, #3]
 800a992:	6879      	ldr	r1, [r7, #4]
 800a994:	4613      	mov	r3, r2
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	4413      	add	r3, r2
 800a99a:	00db      	lsls	r3, r3, #3
 800a99c:	440b      	add	r3, r1
 800a99e:	3324      	adds	r3, #36	@ 0x24
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	78fb      	ldrb	r3, [r7, #3]
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	f7fe fd26 	bl	80093f6 <USBD_LL_DataInStage>
}
 800a9aa:	bf00      	nop
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b082      	sub	sp, #8
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7fe fe36 	bl	8009632 <USBD_LL_SOF>
}
 800a9c6:	bf00      	nop
 800a9c8:	3708      	adds	r7, #8
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b084      	sub	sp, #16
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	799b      	ldrb	r3, [r3, #6]
 800a9de:	2b02      	cmp	r3, #2
 800a9e0:	d001      	beq.n	800a9e6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a9e2:	f7f6 fef5 	bl	80017d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9ec:	7bfa      	ldrb	r2, [r7, #15]
 800a9ee:	4611      	mov	r1, r2
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fe fde6 	bl	80095c2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f7fe fd9f 	bl	8009540 <USBD_LL_Reset>
}
 800aa02:	bf00      	nop
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b082      	sub	sp, #8
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fe fde0 	bl	80095e0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	7a9b      	ldrb	r3, [r3, #10]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d005      	beq.n	800aa34 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aa28:	4b04      	ldr	r3, [pc, #16]	@ (800aa3c <HAL_PCD_SuspendCallback+0x30>)
 800aa2a:	691b      	ldr	r3, [r3, #16]
 800aa2c:	4a03      	ldr	r2, [pc, #12]	@ (800aa3c <HAL_PCD_SuspendCallback+0x30>)
 800aa2e:	f043 0306 	orr.w	r3, r3, #6
 800aa32:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aa34:	bf00      	nop
 800aa36:	3708      	adds	r7, #8
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	e000ed00 	.word	0xe000ed00

0800aa40 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b082      	sub	sp, #8
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7fe fdda 	bl	8009608 <USBD_LL_Resume>
}
 800aa54:	bf00      	nop
 800aa56:	3708      	adds	r7, #8
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b082      	sub	sp, #8
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800aa64:	4a28      	ldr	r2, [pc, #160]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	4a26      	ldr	r2, [pc, #152]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa70:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800aa74:	4b24      	ldr	r3, [pc, #144]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa76:	4a25      	ldr	r2, [pc, #148]	@ (800ab0c <USBD_LL_Init+0xb0>)
 800aa78:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800aa7a:	4b23      	ldr	r3, [pc, #140]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa7c:	2208      	movs	r2, #8
 800aa7e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800aa80:	4b21      	ldr	r3, [pc, #132]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa82:	2202      	movs	r2, #2
 800aa84:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800aa86:	4b20      	ldr	r3, [pc, #128]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa88:	2200      	movs	r2, #0
 800aa8a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800aa8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800aa92:	4b1d      	ldr	r3, [pc, #116]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800aa98:	481b      	ldr	r0, [pc, #108]	@ (800ab08 <USBD_LL_Init+0xac>)
 800aa9a:	f7f8 fcb3 	bl	8003404 <HAL_PCD_Init>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d001      	beq.n	800aaa8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800aaa4:	f7f6 fe94 	bl	80017d0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aaae:	2318      	movs	r3, #24
 800aab0:	2200      	movs	r2, #0
 800aab2:	2100      	movs	r1, #0
 800aab4:	f7fa f9c4 	bl	8004e40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aabe:	2358      	movs	r3, #88	@ 0x58
 800aac0:	2200      	movs	r2, #0
 800aac2:	2180      	movs	r1, #128	@ 0x80
 800aac4:	f7fa f9bc 	bl	8004e40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aace:	23c0      	movs	r3, #192	@ 0xc0
 800aad0:	2200      	movs	r2, #0
 800aad2:	2181      	movs	r1, #129	@ 0x81
 800aad4:	f7fa f9b4 	bl	8004e40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aade:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800aae2:	2200      	movs	r2, #0
 800aae4:	2101      	movs	r1, #1
 800aae6:	f7fa f9ab 	bl	8004e40 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aaf0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	2182      	movs	r1, #130	@ 0x82
 800aaf8:	f7fa f9a2 	bl	8004e40 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}
 800ab06:	bf00      	nop
 800ab08:	2000128c 	.word	0x2000128c
 800ab0c:	40005c00 	.word	0x40005c00

0800ab10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b084      	sub	sp, #16
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7f8 fd62 	bl	80035f0 <HAL_PCD_Start>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab30:	7bfb      	ldrb	r3, [r7, #15]
 800ab32:	4618      	mov	r0, r3
 800ab34:	f000 f94e 	bl	800add4 <USBD_Get_USB_Status>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3710      	adds	r7, #16
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b084      	sub	sp, #16
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
 800ab4e:	4608      	mov	r0, r1
 800ab50:	4611      	mov	r1, r2
 800ab52:	461a      	mov	r2, r3
 800ab54:	4603      	mov	r3, r0
 800ab56:	70fb      	strb	r3, [r7, #3]
 800ab58:	460b      	mov	r3, r1
 800ab5a:	70bb      	strb	r3, [r7, #2]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab64:	2300      	movs	r3, #0
 800ab66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ab6e:	78bb      	ldrb	r3, [r7, #2]
 800ab70:	883a      	ldrh	r2, [r7, #0]
 800ab72:	78f9      	ldrb	r1, [r7, #3]
 800ab74:	f7f8 feb6 	bl	80038e4 <HAL_PCD_EP_Open>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab7c:	7bfb      	ldrb	r3, [r7, #15]
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 f928 	bl	800add4 <USBD_Get_USB_Status>
 800ab84:	4603      	mov	r3, r0
 800ab86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab88:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3710      	adds	r7, #16
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}

0800ab92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab92:	b580      	push	{r7, lr}
 800ab94:	b084      	sub	sp, #16
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800abac:	78fa      	ldrb	r2, [r7, #3]
 800abae:	4611      	mov	r1, r2
 800abb0:	4618      	mov	r0, r3
 800abb2:	f7f8 fef4 	bl	800399e <HAL_PCD_EP_Close>
 800abb6:	4603      	mov	r3, r0
 800abb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abba:	7bfb      	ldrb	r3, [r7, #15]
 800abbc:	4618      	mov	r0, r3
 800abbe:	f000 f909 	bl	800add4 <USBD_Get_USB_Status>
 800abc2:	4603      	mov	r3, r0
 800abc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abdc:	2300      	movs	r3, #0
 800abde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abe0:	2300      	movs	r3, #0
 800abe2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800abea:	78fa      	ldrb	r2, [r7, #3]
 800abec:	4611      	mov	r1, r2
 800abee:	4618      	mov	r0, r3
 800abf0:	f7f8 ff9c 	bl	8003b2c <HAL_PCD_EP_SetStall>
 800abf4:	4603      	mov	r3, r0
 800abf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f000 f8ea 	bl	800add4 <USBD_Get_USB_Status>
 800ac00:	4603      	mov	r3, r0
 800ac02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac04:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}

0800ac0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	b084      	sub	sp, #16
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6078      	str	r0, [r7, #4]
 800ac16:	460b      	mov	r3, r1
 800ac18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ac28:	78fa      	ldrb	r2, [r7, #3]
 800ac2a:	4611      	mov	r1, r2
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f7f8 ffdd 	bl	8003bec <HAL_PCD_EP_ClrStall>
 800ac32:	4603      	mov	r3, r0
 800ac34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac36:	7bfb      	ldrb	r3, [r7, #15]
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f000 f8cb 	bl	800add4 <USBD_Get_USB_Status>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac42:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3710      	adds	r7, #16
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b085      	sub	sp, #20
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	460b      	mov	r3, r1
 800ac56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ac5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ac60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	da0b      	bge.n	800ac80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ac68:	78fb      	ldrb	r3, [r7, #3]
 800ac6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac6e:	68f9      	ldr	r1, [r7, #12]
 800ac70:	4613      	mov	r3, r2
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	4413      	add	r3, r2
 800ac76:	00db      	lsls	r3, r3, #3
 800ac78:	440b      	add	r3, r1
 800ac7a:	3312      	adds	r3, #18
 800ac7c:	781b      	ldrb	r3, [r3, #0]
 800ac7e:	e00b      	b.n	800ac98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ac80:	78fb      	ldrb	r3, [r7, #3]
 800ac82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac86:	68f9      	ldr	r1, [r7, #12]
 800ac88:	4613      	mov	r3, r2
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	4413      	add	r3, r2
 800ac8e:	00db      	lsls	r3, r3, #3
 800ac90:	440b      	add	r3, r1
 800ac92:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800ac96:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3714      	adds	r7, #20
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bc80      	pop	{r7}
 800aca0:	4770      	bx	lr

0800aca2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aca2:	b580      	push	{r7, lr}
 800aca4:	b084      	sub	sp, #16
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	6078      	str	r0, [r7, #4]
 800acaa:	460b      	mov	r3, r1
 800acac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acae:	2300      	movs	r3, #0
 800acb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acb2:	2300      	movs	r3, #0
 800acb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800acbc:	78fa      	ldrb	r2, [r7, #3]
 800acbe:	4611      	mov	r1, r2
 800acc0:	4618      	mov	r0, r3
 800acc2:	f7f8 fdeb 	bl	800389c <HAL_PCD_SetAddress>
 800acc6:	4603      	mov	r3, r0
 800acc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acca:	7bfb      	ldrb	r3, [r7, #15]
 800accc:	4618      	mov	r0, r3
 800acce:	f000 f881 	bl	800add4 <USBD_Get_USB_Status>
 800acd2:	4603      	mov	r3, r0
 800acd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acd6:	7bbb      	ldrb	r3, [r7, #14]
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b086      	sub	sp, #24
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	607a      	str	r2, [r7, #4]
 800acea:	461a      	mov	r2, r3
 800acec:	460b      	mov	r3, r1
 800acee:	72fb      	strb	r3, [r7, #11]
 800acf0:	4613      	mov	r3, r2
 800acf2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acf4:	2300      	movs	r3, #0
 800acf6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ad02:	893b      	ldrh	r3, [r7, #8]
 800ad04:	7af9      	ldrb	r1, [r7, #11]
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	f7f8 fed9 	bl	8003abe <HAL_PCD_EP_Transmit>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad10:	7dfb      	ldrb	r3, [r7, #23]
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 f85e 	bl	800add4 <USBD_Get_USB_Status>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad1c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3718      	adds	r7, #24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b086      	sub	sp, #24
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	60f8      	str	r0, [r7, #12]
 800ad2e:	607a      	str	r2, [r7, #4]
 800ad30:	461a      	mov	r2, r3
 800ad32:	460b      	mov	r3, r1
 800ad34:	72fb      	strb	r3, [r7, #11]
 800ad36:	4613      	mov	r3, r2
 800ad38:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ad48:	893b      	ldrh	r3, [r7, #8]
 800ad4a:	7af9      	ldrb	r1, [r7, #11]
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	f7f8 fe6e 	bl	8003a2e <HAL_PCD_EP_Receive>
 800ad52:	4603      	mov	r3, r0
 800ad54:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad56:	7dfb      	ldrb	r3, [r7, #23]
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f000 f83b 	bl	800add4 <USBD_Get_USB_Status>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad62:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3718      	adds	r7, #24
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b082      	sub	sp, #8
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	460b      	mov	r3, r1
 800ad76:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ad7e:	78fa      	ldrb	r2, [r7, #3]
 800ad80:	4611      	mov	r1, r2
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7f8 fe84 	bl	8003a90 <HAL_PCD_EP_GetRxCount>
 800ad88:	4603      	mov	r3, r0
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}
	...

0800ad94 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ad9c:	4b02      	ldr	r3, [pc, #8]	@ (800ada8 <USBD_static_malloc+0x14>)
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	370c      	adds	r7, #12
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bc80      	pop	{r7}
 800ada6:	4770      	bx	lr
 800ada8:	20001564 	.word	0x20001564

0800adac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800adac:	b480      	push	{r7}
 800adae:	b083      	sub	sp, #12
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]

}
 800adb4:	bf00      	nop
 800adb6:	370c      	adds	r7, #12
 800adb8:	46bd      	mov	sp, r7
 800adba:	bc80      	pop	{r7}
 800adbc:	4770      	bx	lr

0800adbe <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adbe:	b480      	push	{r7}
 800adc0:	b083      	sub	sp, #12
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
 800adc6:	460b      	mov	r3, r1
 800adc8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800adca:	bf00      	nop
 800adcc:	370c      	adds	r7, #12
 800adce:	46bd      	mov	sp, r7
 800add0:	bc80      	pop	{r7}
 800add2:	4770      	bx	lr

0800add4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	4603      	mov	r3, r0
 800addc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adde:	2300      	movs	r3, #0
 800ade0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ade2:	79fb      	ldrb	r3, [r7, #7]
 800ade4:	2b03      	cmp	r3, #3
 800ade6:	d817      	bhi.n	800ae18 <USBD_Get_USB_Status+0x44>
 800ade8:	a201      	add	r2, pc, #4	@ (adr r2, 800adf0 <USBD_Get_USB_Status+0x1c>)
 800adea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adee:	bf00      	nop
 800adf0:	0800ae01 	.word	0x0800ae01
 800adf4:	0800ae07 	.word	0x0800ae07
 800adf8:	0800ae0d 	.word	0x0800ae0d
 800adfc:	0800ae13 	.word	0x0800ae13
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ae00:	2300      	movs	r3, #0
 800ae02:	73fb      	strb	r3, [r7, #15]
    break;
 800ae04:	e00b      	b.n	800ae1e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ae06:	2302      	movs	r3, #2
 800ae08:	73fb      	strb	r3, [r7, #15]
    break;
 800ae0a:	e008      	b.n	800ae1e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	73fb      	strb	r3, [r7, #15]
    break;
 800ae10:	e005      	b.n	800ae1e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ae12:	2302      	movs	r3, #2
 800ae14:	73fb      	strb	r3, [r7, #15]
    break;
 800ae16:	e002      	b.n	800ae1e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ae18:	2302      	movs	r3, #2
 800ae1a:	73fb      	strb	r3, [r7, #15]
    break;
 800ae1c:	bf00      	nop
  }
  return usb_status;
 800ae1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bc80      	pop	{r7}
 800ae28:	4770      	bx	lr
 800ae2a:	bf00      	nop

0800ae2c <atoi>:
 800ae2c:	220a      	movs	r2, #10
 800ae2e:	2100      	movs	r1, #0
 800ae30:	f000 b87a 	b.w	800af28 <strtol>

0800ae34 <_strtol_l.isra.0>:
 800ae34:	2b24      	cmp	r3, #36	@ 0x24
 800ae36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3a:	4686      	mov	lr, r0
 800ae3c:	4690      	mov	r8, r2
 800ae3e:	d801      	bhi.n	800ae44 <_strtol_l.isra.0+0x10>
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d106      	bne.n	800ae52 <_strtol_l.isra.0+0x1e>
 800ae44:	f000 f8ca 	bl	800afdc <__errno>
 800ae48:	2316      	movs	r3, #22
 800ae4a:	6003      	str	r3, [r0, #0]
 800ae4c:	2000      	movs	r0, #0
 800ae4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae52:	460d      	mov	r5, r1
 800ae54:	4833      	ldr	r0, [pc, #204]	@ (800af24 <_strtol_l.isra.0+0xf0>)
 800ae56:	462a      	mov	r2, r5
 800ae58:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae5c:	5d06      	ldrb	r6, [r0, r4]
 800ae5e:	f016 0608 	ands.w	r6, r6, #8
 800ae62:	d1f8      	bne.n	800ae56 <_strtol_l.isra.0+0x22>
 800ae64:	2c2d      	cmp	r4, #45	@ 0x2d
 800ae66:	d110      	bne.n	800ae8a <_strtol_l.isra.0+0x56>
 800ae68:	2601      	movs	r6, #1
 800ae6a:	782c      	ldrb	r4, [r5, #0]
 800ae6c:	1c95      	adds	r5, r2, #2
 800ae6e:	f033 0210 	bics.w	r2, r3, #16
 800ae72:	d115      	bne.n	800aea0 <_strtol_l.isra.0+0x6c>
 800ae74:	2c30      	cmp	r4, #48	@ 0x30
 800ae76:	d10d      	bne.n	800ae94 <_strtol_l.isra.0+0x60>
 800ae78:	782a      	ldrb	r2, [r5, #0]
 800ae7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ae7e:	2a58      	cmp	r2, #88	@ 0x58
 800ae80:	d108      	bne.n	800ae94 <_strtol_l.isra.0+0x60>
 800ae82:	786c      	ldrb	r4, [r5, #1]
 800ae84:	3502      	adds	r5, #2
 800ae86:	2310      	movs	r3, #16
 800ae88:	e00a      	b.n	800aea0 <_strtol_l.isra.0+0x6c>
 800ae8a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ae8c:	bf04      	itt	eq
 800ae8e:	782c      	ldrbeq	r4, [r5, #0]
 800ae90:	1c95      	addeq	r5, r2, #2
 800ae92:	e7ec      	b.n	800ae6e <_strtol_l.isra.0+0x3a>
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1f6      	bne.n	800ae86 <_strtol_l.isra.0+0x52>
 800ae98:	2c30      	cmp	r4, #48	@ 0x30
 800ae9a:	bf14      	ite	ne
 800ae9c:	230a      	movne	r3, #10
 800ae9e:	2308      	moveq	r3, #8
 800aea0:	2200      	movs	r2, #0
 800aea2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aea6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aeaa:	fbbc f9f3 	udiv	r9, ip, r3
 800aeae:	4610      	mov	r0, r2
 800aeb0:	fb03 ca19 	mls	sl, r3, r9, ip
 800aeb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aeb8:	2f09      	cmp	r7, #9
 800aeba:	d80f      	bhi.n	800aedc <_strtol_l.isra.0+0xa8>
 800aebc:	463c      	mov	r4, r7
 800aebe:	42a3      	cmp	r3, r4
 800aec0:	dd1b      	ble.n	800aefa <_strtol_l.isra.0+0xc6>
 800aec2:	1c57      	adds	r7, r2, #1
 800aec4:	d007      	beq.n	800aed6 <_strtol_l.isra.0+0xa2>
 800aec6:	4581      	cmp	r9, r0
 800aec8:	d314      	bcc.n	800aef4 <_strtol_l.isra.0+0xc0>
 800aeca:	d101      	bne.n	800aed0 <_strtol_l.isra.0+0x9c>
 800aecc:	45a2      	cmp	sl, r4
 800aece:	db11      	blt.n	800aef4 <_strtol_l.isra.0+0xc0>
 800aed0:	2201      	movs	r2, #1
 800aed2:	fb00 4003 	mla	r0, r0, r3, r4
 800aed6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aeda:	e7eb      	b.n	800aeb4 <_strtol_l.isra.0+0x80>
 800aedc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aee0:	2f19      	cmp	r7, #25
 800aee2:	d801      	bhi.n	800aee8 <_strtol_l.isra.0+0xb4>
 800aee4:	3c37      	subs	r4, #55	@ 0x37
 800aee6:	e7ea      	b.n	800aebe <_strtol_l.isra.0+0x8a>
 800aee8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aeec:	2f19      	cmp	r7, #25
 800aeee:	d804      	bhi.n	800aefa <_strtol_l.isra.0+0xc6>
 800aef0:	3c57      	subs	r4, #87	@ 0x57
 800aef2:	e7e4      	b.n	800aebe <_strtol_l.isra.0+0x8a>
 800aef4:	f04f 32ff 	mov.w	r2, #4294967295
 800aef8:	e7ed      	b.n	800aed6 <_strtol_l.isra.0+0xa2>
 800aefa:	1c53      	adds	r3, r2, #1
 800aefc:	d108      	bne.n	800af10 <_strtol_l.isra.0+0xdc>
 800aefe:	2322      	movs	r3, #34	@ 0x22
 800af00:	4660      	mov	r0, ip
 800af02:	f8ce 3000 	str.w	r3, [lr]
 800af06:	f1b8 0f00 	cmp.w	r8, #0
 800af0a:	d0a0      	beq.n	800ae4e <_strtol_l.isra.0+0x1a>
 800af0c:	1e69      	subs	r1, r5, #1
 800af0e:	e006      	b.n	800af1e <_strtol_l.isra.0+0xea>
 800af10:	b106      	cbz	r6, 800af14 <_strtol_l.isra.0+0xe0>
 800af12:	4240      	negs	r0, r0
 800af14:	f1b8 0f00 	cmp.w	r8, #0
 800af18:	d099      	beq.n	800ae4e <_strtol_l.isra.0+0x1a>
 800af1a:	2a00      	cmp	r2, #0
 800af1c:	d1f6      	bne.n	800af0c <_strtol_l.isra.0+0xd8>
 800af1e:	f8c8 1000 	str.w	r1, [r8]
 800af22:	e794      	b.n	800ae4e <_strtol_l.isra.0+0x1a>
 800af24:	0800dd0f 	.word	0x0800dd0f

0800af28 <strtol>:
 800af28:	4613      	mov	r3, r2
 800af2a:	460a      	mov	r2, r1
 800af2c:	4601      	mov	r1, r0
 800af2e:	4802      	ldr	r0, [pc, #8]	@ (800af38 <strtol+0x10>)
 800af30:	6800      	ldr	r0, [r0, #0]
 800af32:	f7ff bf7f 	b.w	800ae34 <_strtol_l.isra.0>
 800af36:	bf00      	nop
 800af38:	2000017c 	.word	0x2000017c

0800af3c <sniprintf>:
 800af3c:	b40c      	push	{r2, r3}
 800af3e:	b530      	push	{r4, r5, lr}
 800af40:	4b18      	ldr	r3, [pc, #96]	@ (800afa4 <sniprintf+0x68>)
 800af42:	1e0c      	subs	r4, r1, #0
 800af44:	681d      	ldr	r5, [r3, #0]
 800af46:	b09d      	sub	sp, #116	@ 0x74
 800af48:	da08      	bge.n	800af5c <sniprintf+0x20>
 800af4a:	238b      	movs	r3, #139	@ 0x8b
 800af4c:	f04f 30ff 	mov.w	r0, #4294967295
 800af50:	602b      	str	r3, [r5, #0]
 800af52:	b01d      	add	sp, #116	@ 0x74
 800af54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af58:	b002      	add	sp, #8
 800af5a:	4770      	bx	lr
 800af5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800af60:	f8ad 3014 	strh.w	r3, [sp, #20]
 800af64:	f04f 0300 	mov.w	r3, #0
 800af68:	931b      	str	r3, [sp, #108]	@ 0x6c
 800af6a:	bf0c      	ite	eq
 800af6c:	4623      	moveq	r3, r4
 800af6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af72:	9304      	str	r3, [sp, #16]
 800af74:	9307      	str	r3, [sp, #28]
 800af76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af7a:	9002      	str	r0, [sp, #8]
 800af7c:	9006      	str	r0, [sp, #24]
 800af7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800af82:	4628      	mov	r0, r5
 800af84:	ab21      	add	r3, sp, #132	@ 0x84
 800af86:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800af88:	a902      	add	r1, sp, #8
 800af8a:	9301      	str	r3, [sp, #4]
 800af8c:	f000 f9b2 	bl	800b2f4 <_svfiprintf_r>
 800af90:	1c43      	adds	r3, r0, #1
 800af92:	bfbc      	itt	lt
 800af94:	238b      	movlt	r3, #139	@ 0x8b
 800af96:	602b      	strlt	r3, [r5, #0]
 800af98:	2c00      	cmp	r4, #0
 800af9a:	d0da      	beq.n	800af52 <sniprintf+0x16>
 800af9c:	2200      	movs	r2, #0
 800af9e:	9b02      	ldr	r3, [sp, #8]
 800afa0:	701a      	strb	r2, [r3, #0]
 800afa2:	e7d6      	b.n	800af52 <sniprintf+0x16>
 800afa4:	2000017c 	.word	0x2000017c

0800afa8 <memset>:
 800afa8:	4603      	mov	r3, r0
 800afaa:	4402      	add	r2, r0
 800afac:	4293      	cmp	r3, r2
 800afae:	d100      	bne.n	800afb2 <memset+0xa>
 800afb0:	4770      	bx	lr
 800afb2:	f803 1b01 	strb.w	r1, [r3], #1
 800afb6:	e7f9      	b.n	800afac <memset+0x4>

0800afb8 <strncmp>:
 800afb8:	b510      	push	{r4, lr}
 800afba:	b16a      	cbz	r2, 800afd8 <strncmp+0x20>
 800afbc:	3901      	subs	r1, #1
 800afbe:	1884      	adds	r4, r0, r2
 800afc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afc4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800afc8:	429a      	cmp	r2, r3
 800afca:	d103      	bne.n	800afd4 <strncmp+0x1c>
 800afcc:	42a0      	cmp	r0, r4
 800afce:	d001      	beq.n	800afd4 <strncmp+0x1c>
 800afd0:	2a00      	cmp	r2, #0
 800afd2:	d1f5      	bne.n	800afc0 <strncmp+0x8>
 800afd4:	1ad0      	subs	r0, r2, r3
 800afd6:	bd10      	pop	{r4, pc}
 800afd8:	4610      	mov	r0, r2
 800afda:	e7fc      	b.n	800afd6 <strncmp+0x1e>

0800afdc <__errno>:
 800afdc:	4b01      	ldr	r3, [pc, #4]	@ (800afe4 <__errno+0x8>)
 800afde:	6818      	ldr	r0, [r3, #0]
 800afe0:	4770      	bx	lr
 800afe2:	bf00      	nop
 800afe4:	2000017c 	.word	0x2000017c

0800afe8 <__libc_init_array>:
 800afe8:	b570      	push	{r4, r5, r6, lr}
 800afea:	2600      	movs	r6, #0
 800afec:	4d0c      	ldr	r5, [pc, #48]	@ (800b020 <__libc_init_array+0x38>)
 800afee:	4c0d      	ldr	r4, [pc, #52]	@ (800b024 <__libc_init_array+0x3c>)
 800aff0:	1b64      	subs	r4, r4, r5
 800aff2:	10a4      	asrs	r4, r4, #2
 800aff4:	42a6      	cmp	r6, r4
 800aff6:	d109      	bne.n	800b00c <__libc_init_array+0x24>
 800aff8:	f001 fb82 	bl	800c700 <_init>
 800affc:	2600      	movs	r6, #0
 800affe:	4d0a      	ldr	r5, [pc, #40]	@ (800b028 <__libc_init_array+0x40>)
 800b000:	4c0a      	ldr	r4, [pc, #40]	@ (800b02c <__libc_init_array+0x44>)
 800b002:	1b64      	subs	r4, r4, r5
 800b004:	10a4      	asrs	r4, r4, #2
 800b006:	42a6      	cmp	r6, r4
 800b008:	d105      	bne.n	800b016 <__libc_init_array+0x2e>
 800b00a:	bd70      	pop	{r4, r5, r6, pc}
 800b00c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b010:	4798      	blx	r3
 800b012:	3601      	adds	r6, #1
 800b014:	e7ee      	b.n	800aff4 <__libc_init_array+0xc>
 800b016:	f855 3b04 	ldr.w	r3, [r5], #4
 800b01a:	4798      	blx	r3
 800b01c:	3601      	adds	r6, #1
 800b01e:	e7f2      	b.n	800b006 <__libc_init_array+0x1e>
 800b020:	0800de90 	.word	0x0800de90
 800b024:	0800de90 	.word	0x0800de90
 800b028:	0800de90 	.word	0x0800de90
 800b02c:	0800de94 	.word	0x0800de94

0800b030 <__retarget_lock_acquire_recursive>:
 800b030:	4770      	bx	lr

0800b032 <__retarget_lock_release_recursive>:
 800b032:	4770      	bx	lr

0800b034 <memcpy>:
 800b034:	440a      	add	r2, r1
 800b036:	4291      	cmp	r1, r2
 800b038:	f100 33ff 	add.w	r3, r0, #4294967295
 800b03c:	d100      	bne.n	800b040 <memcpy+0xc>
 800b03e:	4770      	bx	lr
 800b040:	b510      	push	{r4, lr}
 800b042:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b046:	4291      	cmp	r1, r2
 800b048:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b04c:	d1f9      	bne.n	800b042 <memcpy+0xe>
 800b04e:	bd10      	pop	{r4, pc}

0800b050 <_free_r>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4605      	mov	r5, r0
 800b054:	2900      	cmp	r1, #0
 800b056:	d040      	beq.n	800b0da <_free_r+0x8a>
 800b058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b05c:	1f0c      	subs	r4, r1, #4
 800b05e:	2b00      	cmp	r3, #0
 800b060:	bfb8      	it	lt
 800b062:	18e4      	addlt	r4, r4, r3
 800b064:	f000 f8de 	bl	800b224 <__malloc_lock>
 800b068:	4a1c      	ldr	r2, [pc, #112]	@ (800b0dc <_free_r+0x8c>)
 800b06a:	6813      	ldr	r3, [r2, #0]
 800b06c:	b933      	cbnz	r3, 800b07c <_free_r+0x2c>
 800b06e:	6063      	str	r3, [r4, #4]
 800b070:	6014      	str	r4, [r2, #0]
 800b072:	4628      	mov	r0, r5
 800b074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b078:	f000 b8da 	b.w	800b230 <__malloc_unlock>
 800b07c:	42a3      	cmp	r3, r4
 800b07e:	d908      	bls.n	800b092 <_free_r+0x42>
 800b080:	6820      	ldr	r0, [r4, #0]
 800b082:	1821      	adds	r1, r4, r0
 800b084:	428b      	cmp	r3, r1
 800b086:	bf01      	itttt	eq
 800b088:	6819      	ldreq	r1, [r3, #0]
 800b08a:	685b      	ldreq	r3, [r3, #4]
 800b08c:	1809      	addeq	r1, r1, r0
 800b08e:	6021      	streq	r1, [r4, #0]
 800b090:	e7ed      	b.n	800b06e <_free_r+0x1e>
 800b092:	461a      	mov	r2, r3
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	b10b      	cbz	r3, 800b09c <_free_r+0x4c>
 800b098:	42a3      	cmp	r3, r4
 800b09a:	d9fa      	bls.n	800b092 <_free_r+0x42>
 800b09c:	6811      	ldr	r1, [r2, #0]
 800b09e:	1850      	adds	r0, r2, r1
 800b0a0:	42a0      	cmp	r0, r4
 800b0a2:	d10b      	bne.n	800b0bc <_free_r+0x6c>
 800b0a4:	6820      	ldr	r0, [r4, #0]
 800b0a6:	4401      	add	r1, r0
 800b0a8:	1850      	adds	r0, r2, r1
 800b0aa:	4283      	cmp	r3, r0
 800b0ac:	6011      	str	r1, [r2, #0]
 800b0ae:	d1e0      	bne.n	800b072 <_free_r+0x22>
 800b0b0:	6818      	ldr	r0, [r3, #0]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	4408      	add	r0, r1
 800b0b6:	6010      	str	r0, [r2, #0]
 800b0b8:	6053      	str	r3, [r2, #4]
 800b0ba:	e7da      	b.n	800b072 <_free_r+0x22>
 800b0bc:	d902      	bls.n	800b0c4 <_free_r+0x74>
 800b0be:	230c      	movs	r3, #12
 800b0c0:	602b      	str	r3, [r5, #0]
 800b0c2:	e7d6      	b.n	800b072 <_free_r+0x22>
 800b0c4:	6820      	ldr	r0, [r4, #0]
 800b0c6:	1821      	adds	r1, r4, r0
 800b0c8:	428b      	cmp	r3, r1
 800b0ca:	bf01      	itttt	eq
 800b0cc:	6819      	ldreq	r1, [r3, #0]
 800b0ce:	685b      	ldreq	r3, [r3, #4]
 800b0d0:	1809      	addeq	r1, r1, r0
 800b0d2:	6021      	streq	r1, [r4, #0]
 800b0d4:	6063      	str	r3, [r4, #4]
 800b0d6:	6054      	str	r4, [r2, #4]
 800b0d8:	e7cb      	b.n	800b072 <_free_r+0x22>
 800b0da:	bd38      	pop	{r3, r4, r5, pc}
 800b0dc:	200018c8 	.word	0x200018c8

0800b0e0 <sbrk_aligned>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	4e0f      	ldr	r6, [pc, #60]	@ (800b120 <sbrk_aligned+0x40>)
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	6831      	ldr	r1, [r6, #0]
 800b0e8:	4605      	mov	r5, r0
 800b0ea:	b911      	cbnz	r1, 800b0f2 <sbrk_aligned+0x12>
 800b0ec:	f000 fba8 	bl	800b840 <_sbrk_r>
 800b0f0:	6030      	str	r0, [r6, #0]
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f000 fba3 	bl	800b840 <_sbrk_r>
 800b0fa:	1c43      	adds	r3, r0, #1
 800b0fc:	d103      	bne.n	800b106 <sbrk_aligned+0x26>
 800b0fe:	f04f 34ff 	mov.w	r4, #4294967295
 800b102:	4620      	mov	r0, r4
 800b104:	bd70      	pop	{r4, r5, r6, pc}
 800b106:	1cc4      	adds	r4, r0, #3
 800b108:	f024 0403 	bic.w	r4, r4, #3
 800b10c:	42a0      	cmp	r0, r4
 800b10e:	d0f8      	beq.n	800b102 <sbrk_aligned+0x22>
 800b110:	1a21      	subs	r1, r4, r0
 800b112:	4628      	mov	r0, r5
 800b114:	f000 fb94 	bl	800b840 <_sbrk_r>
 800b118:	3001      	adds	r0, #1
 800b11a:	d1f2      	bne.n	800b102 <sbrk_aligned+0x22>
 800b11c:	e7ef      	b.n	800b0fe <sbrk_aligned+0x1e>
 800b11e:	bf00      	nop
 800b120:	200018c4 	.word	0x200018c4

0800b124 <_malloc_r>:
 800b124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b128:	1ccd      	adds	r5, r1, #3
 800b12a:	f025 0503 	bic.w	r5, r5, #3
 800b12e:	3508      	adds	r5, #8
 800b130:	2d0c      	cmp	r5, #12
 800b132:	bf38      	it	cc
 800b134:	250c      	movcc	r5, #12
 800b136:	2d00      	cmp	r5, #0
 800b138:	4606      	mov	r6, r0
 800b13a:	db01      	blt.n	800b140 <_malloc_r+0x1c>
 800b13c:	42a9      	cmp	r1, r5
 800b13e:	d904      	bls.n	800b14a <_malloc_r+0x26>
 800b140:	230c      	movs	r3, #12
 800b142:	6033      	str	r3, [r6, #0]
 800b144:	2000      	movs	r0, #0
 800b146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b14a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b220 <_malloc_r+0xfc>
 800b14e:	f000 f869 	bl	800b224 <__malloc_lock>
 800b152:	f8d8 3000 	ldr.w	r3, [r8]
 800b156:	461c      	mov	r4, r3
 800b158:	bb44      	cbnz	r4, 800b1ac <_malloc_r+0x88>
 800b15a:	4629      	mov	r1, r5
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7ff ffbf 	bl	800b0e0 <sbrk_aligned>
 800b162:	1c43      	adds	r3, r0, #1
 800b164:	4604      	mov	r4, r0
 800b166:	d158      	bne.n	800b21a <_malloc_r+0xf6>
 800b168:	f8d8 4000 	ldr.w	r4, [r8]
 800b16c:	4627      	mov	r7, r4
 800b16e:	2f00      	cmp	r7, #0
 800b170:	d143      	bne.n	800b1fa <_malloc_r+0xd6>
 800b172:	2c00      	cmp	r4, #0
 800b174:	d04b      	beq.n	800b20e <_malloc_r+0xea>
 800b176:	6823      	ldr	r3, [r4, #0]
 800b178:	4639      	mov	r1, r7
 800b17a:	4630      	mov	r0, r6
 800b17c:	eb04 0903 	add.w	r9, r4, r3
 800b180:	f000 fb5e 	bl	800b840 <_sbrk_r>
 800b184:	4581      	cmp	r9, r0
 800b186:	d142      	bne.n	800b20e <_malloc_r+0xea>
 800b188:	6821      	ldr	r1, [r4, #0]
 800b18a:	4630      	mov	r0, r6
 800b18c:	1a6d      	subs	r5, r5, r1
 800b18e:	4629      	mov	r1, r5
 800b190:	f7ff ffa6 	bl	800b0e0 <sbrk_aligned>
 800b194:	3001      	adds	r0, #1
 800b196:	d03a      	beq.n	800b20e <_malloc_r+0xea>
 800b198:	6823      	ldr	r3, [r4, #0]
 800b19a:	442b      	add	r3, r5
 800b19c:	6023      	str	r3, [r4, #0]
 800b19e:	f8d8 3000 	ldr.w	r3, [r8]
 800b1a2:	685a      	ldr	r2, [r3, #4]
 800b1a4:	bb62      	cbnz	r2, 800b200 <_malloc_r+0xdc>
 800b1a6:	f8c8 7000 	str.w	r7, [r8]
 800b1aa:	e00f      	b.n	800b1cc <_malloc_r+0xa8>
 800b1ac:	6822      	ldr	r2, [r4, #0]
 800b1ae:	1b52      	subs	r2, r2, r5
 800b1b0:	d420      	bmi.n	800b1f4 <_malloc_r+0xd0>
 800b1b2:	2a0b      	cmp	r2, #11
 800b1b4:	d917      	bls.n	800b1e6 <_malloc_r+0xc2>
 800b1b6:	1961      	adds	r1, r4, r5
 800b1b8:	42a3      	cmp	r3, r4
 800b1ba:	6025      	str	r5, [r4, #0]
 800b1bc:	bf18      	it	ne
 800b1be:	6059      	strne	r1, [r3, #4]
 800b1c0:	6863      	ldr	r3, [r4, #4]
 800b1c2:	bf08      	it	eq
 800b1c4:	f8c8 1000 	streq.w	r1, [r8]
 800b1c8:	5162      	str	r2, [r4, r5]
 800b1ca:	604b      	str	r3, [r1, #4]
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f000 f82f 	bl	800b230 <__malloc_unlock>
 800b1d2:	f104 000b 	add.w	r0, r4, #11
 800b1d6:	1d23      	adds	r3, r4, #4
 800b1d8:	f020 0007 	bic.w	r0, r0, #7
 800b1dc:	1ac2      	subs	r2, r0, r3
 800b1de:	bf1c      	itt	ne
 800b1e0:	1a1b      	subne	r3, r3, r0
 800b1e2:	50a3      	strne	r3, [r4, r2]
 800b1e4:	e7af      	b.n	800b146 <_malloc_r+0x22>
 800b1e6:	6862      	ldr	r2, [r4, #4]
 800b1e8:	42a3      	cmp	r3, r4
 800b1ea:	bf0c      	ite	eq
 800b1ec:	f8c8 2000 	streq.w	r2, [r8]
 800b1f0:	605a      	strne	r2, [r3, #4]
 800b1f2:	e7eb      	b.n	800b1cc <_malloc_r+0xa8>
 800b1f4:	4623      	mov	r3, r4
 800b1f6:	6864      	ldr	r4, [r4, #4]
 800b1f8:	e7ae      	b.n	800b158 <_malloc_r+0x34>
 800b1fa:	463c      	mov	r4, r7
 800b1fc:	687f      	ldr	r7, [r7, #4]
 800b1fe:	e7b6      	b.n	800b16e <_malloc_r+0x4a>
 800b200:	461a      	mov	r2, r3
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	42a3      	cmp	r3, r4
 800b206:	d1fb      	bne.n	800b200 <_malloc_r+0xdc>
 800b208:	2300      	movs	r3, #0
 800b20a:	6053      	str	r3, [r2, #4]
 800b20c:	e7de      	b.n	800b1cc <_malloc_r+0xa8>
 800b20e:	230c      	movs	r3, #12
 800b210:	4630      	mov	r0, r6
 800b212:	6033      	str	r3, [r6, #0]
 800b214:	f000 f80c 	bl	800b230 <__malloc_unlock>
 800b218:	e794      	b.n	800b144 <_malloc_r+0x20>
 800b21a:	6005      	str	r5, [r0, #0]
 800b21c:	e7d6      	b.n	800b1cc <_malloc_r+0xa8>
 800b21e:	bf00      	nop
 800b220:	200018c8 	.word	0x200018c8

0800b224 <__malloc_lock>:
 800b224:	4801      	ldr	r0, [pc, #4]	@ (800b22c <__malloc_lock+0x8>)
 800b226:	f7ff bf03 	b.w	800b030 <__retarget_lock_acquire_recursive>
 800b22a:	bf00      	nop
 800b22c:	200018c0 	.word	0x200018c0

0800b230 <__malloc_unlock>:
 800b230:	4801      	ldr	r0, [pc, #4]	@ (800b238 <__malloc_unlock+0x8>)
 800b232:	f7ff befe 	b.w	800b032 <__retarget_lock_release_recursive>
 800b236:	bf00      	nop
 800b238:	200018c0 	.word	0x200018c0

0800b23c <__ssputs_r>:
 800b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b240:	461f      	mov	r7, r3
 800b242:	688e      	ldr	r6, [r1, #8]
 800b244:	4682      	mov	sl, r0
 800b246:	42be      	cmp	r6, r7
 800b248:	460c      	mov	r4, r1
 800b24a:	4690      	mov	r8, r2
 800b24c:	680b      	ldr	r3, [r1, #0]
 800b24e:	d82d      	bhi.n	800b2ac <__ssputs_r+0x70>
 800b250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b258:	d026      	beq.n	800b2a8 <__ssputs_r+0x6c>
 800b25a:	6965      	ldr	r5, [r4, #20]
 800b25c:	6909      	ldr	r1, [r1, #16]
 800b25e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b262:	eba3 0901 	sub.w	r9, r3, r1
 800b266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b26a:	1c7b      	adds	r3, r7, #1
 800b26c:	444b      	add	r3, r9
 800b26e:	106d      	asrs	r5, r5, #1
 800b270:	429d      	cmp	r5, r3
 800b272:	bf38      	it	cc
 800b274:	461d      	movcc	r5, r3
 800b276:	0553      	lsls	r3, r2, #21
 800b278:	d527      	bpl.n	800b2ca <__ssputs_r+0x8e>
 800b27a:	4629      	mov	r1, r5
 800b27c:	f7ff ff52 	bl	800b124 <_malloc_r>
 800b280:	4606      	mov	r6, r0
 800b282:	b360      	cbz	r0, 800b2de <__ssputs_r+0xa2>
 800b284:	464a      	mov	r2, r9
 800b286:	6921      	ldr	r1, [r4, #16]
 800b288:	f7ff fed4 	bl	800b034 <memcpy>
 800b28c:	89a3      	ldrh	r3, [r4, #12]
 800b28e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b296:	81a3      	strh	r3, [r4, #12]
 800b298:	6126      	str	r6, [r4, #16]
 800b29a:	444e      	add	r6, r9
 800b29c:	6026      	str	r6, [r4, #0]
 800b29e:	463e      	mov	r6, r7
 800b2a0:	6165      	str	r5, [r4, #20]
 800b2a2:	eba5 0509 	sub.w	r5, r5, r9
 800b2a6:	60a5      	str	r5, [r4, #8]
 800b2a8:	42be      	cmp	r6, r7
 800b2aa:	d900      	bls.n	800b2ae <__ssputs_r+0x72>
 800b2ac:	463e      	mov	r6, r7
 800b2ae:	4632      	mov	r2, r6
 800b2b0:	4641      	mov	r1, r8
 800b2b2:	6820      	ldr	r0, [r4, #0]
 800b2b4:	f000 faaa 	bl	800b80c <memmove>
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	68a3      	ldr	r3, [r4, #8]
 800b2bc:	1b9b      	subs	r3, r3, r6
 800b2be:	60a3      	str	r3, [r4, #8]
 800b2c0:	6823      	ldr	r3, [r4, #0]
 800b2c2:	4433      	add	r3, r6
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ca:	462a      	mov	r2, r5
 800b2cc:	f000 fad6 	bl	800b87c <_realloc_r>
 800b2d0:	4606      	mov	r6, r0
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d1e0      	bne.n	800b298 <__ssputs_r+0x5c>
 800b2d6:	4650      	mov	r0, sl
 800b2d8:	6921      	ldr	r1, [r4, #16]
 800b2da:	f7ff feb9 	bl	800b050 <_free_r>
 800b2de:	230c      	movs	r3, #12
 800b2e0:	f8ca 3000 	str.w	r3, [sl]
 800b2e4:	89a3      	ldrh	r3, [r4, #12]
 800b2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ee:	81a3      	strh	r3, [r4, #12]
 800b2f0:	e7e9      	b.n	800b2c6 <__ssputs_r+0x8a>
	...

0800b2f4 <_svfiprintf_r>:
 800b2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f8:	4698      	mov	r8, r3
 800b2fa:	898b      	ldrh	r3, [r1, #12]
 800b2fc:	4607      	mov	r7, r0
 800b2fe:	061b      	lsls	r3, r3, #24
 800b300:	460d      	mov	r5, r1
 800b302:	4614      	mov	r4, r2
 800b304:	b09d      	sub	sp, #116	@ 0x74
 800b306:	d510      	bpl.n	800b32a <_svfiprintf_r+0x36>
 800b308:	690b      	ldr	r3, [r1, #16]
 800b30a:	b973      	cbnz	r3, 800b32a <_svfiprintf_r+0x36>
 800b30c:	2140      	movs	r1, #64	@ 0x40
 800b30e:	f7ff ff09 	bl	800b124 <_malloc_r>
 800b312:	6028      	str	r0, [r5, #0]
 800b314:	6128      	str	r0, [r5, #16]
 800b316:	b930      	cbnz	r0, 800b326 <_svfiprintf_r+0x32>
 800b318:	230c      	movs	r3, #12
 800b31a:	603b      	str	r3, [r7, #0]
 800b31c:	f04f 30ff 	mov.w	r0, #4294967295
 800b320:	b01d      	add	sp, #116	@ 0x74
 800b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b326:	2340      	movs	r3, #64	@ 0x40
 800b328:	616b      	str	r3, [r5, #20]
 800b32a:	2300      	movs	r3, #0
 800b32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b32e:	2320      	movs	r3, #32
 800b330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b334:	2330      	movs	r3, #48	@ 0x30
 800b336:	f04f 0901 	mov.w	r9, #1
 800b33a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b33e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800b4d8 <_svfiprintf_r+0x1e4>
 800b342:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b346:	4623      	mov	r3, r4
 800b348:	469a      	mov	sl, r3
 800b34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b34e:	b10a      	cbz	r2, 800b354 <_svfiprintf_r+0x60>
 800b350:	2a25      	cmp	r2, #37	@ 0x25
 800b352:	d1f9      	bne.n	800b348 <_svfiprintf_r+0x54>
 800b354:	ebba 0b04 	subs.w	fp, sl, r4
 800b358:	d00b      	beq.n	800b372 <_svfiprintf_r+0x7e>
 800b35a:	465b      	mov	r3, fp
 800b35c:	4622      	mov	r2, r4
 800b35e:	4629      	mov	r1, r5
 800b360:	4638      	mov	r0, r7
 800b362:	f7ff ff6b 	bl	800b23c <__ssputs_r>
 800b366:	3001      	adds	r0, #1
 800b368:	f000 80a7 	beq.w	800b4ba <_svfiprintf_r+0x1c6>
 800b36c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b36e:	445a      	add	r2, fp
 800b370:	9209      	str	r2, [sp, #36]	@ 0x24
 800b372:	f89a 3000 	ldrb.w	r3, [sl]
 800b376:	2b00      	cmp	r3, #0
 800b378:	f000 809f 	beq.w	800b4ba <_svfiprintf_r+0x1c6>
 800b37c:	2300      	movs	r3, #0
 800b37e:	f04f 32ff 	mov.w	r2, #4294967295
 800b382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b386:	f10a 0a01 	add.w	sl, sl, #1
 800b38a:	9304      	str	r3, [sp, #16]
 800b38c:	9307      	str	r3, [sp, #28]
 800b38e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b392:	931a      	str	r3, [sp, #104]	@ 0x68
 800b394:	4654      	mov	r4, sl
 800b396:	2205      	movs	r2, #5
 800b398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b39c:	484e      	ldr	r0, [pc, #312]	@ (800b4d8 <_svfiprintf_r+0x1e4>)
 800b39e:	f000 fa5f 	bl	800b860 <memchr>
 800b3a2:	9a04      	ldr	r2, [sp, #16]
 800b3a4:	b9d8      	cbnz	r0, 800b3de <_svfiprintf_r+0xea>
 800b3a6:	06d0      	lsls	r0, r2, #27
 800b3a8:	bf44      	itt	mi
 800b3aa:	2320      	movmi	r3, #32
 800b3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3b0:	0711      	lsls	r1, r2, #28
 800b3b2:	bf44      	itt	mi
 800b3b4:	232b      	movmi	r3, #43	@ 0x2b
 800b3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b3be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3c0:	d015      	beq.n	800b3ee <_svfiprintf_r+0xfa>
 800b3c2:	4654      	mov	r4, sl
 800b3c4:	2000      	movs	r0, #0
 800b3c6:	f04f 0c0a 	mov.w	ip, #10
 800b3ca:	9a07      	ldr	r2, [sp, #28]
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3d2:	3b30      	subs	r3, #48	@ 0x30
 800b3d4:	2b09      	cmp	r3, #9
 800b3d6:	d94b      	bls.n	800b470 <_svfiprintf_r+0x17c>
 800b3d8:	b1b0      	cbz	r0, 800b408 <_svfiprintf_r+0x114>
 800b3da:	9207      	str	r2, [sp, #28]
 800b3dc:	e014      	b.n	800b408 <_svfiprintf_r+0x114>
 800b3de:	eba0 0308 	sub.w	r3, r0, r8
 800b3e2:	fa09 f303 	lsl.w	r3, r9, r3
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	46a2      	mov	sl, r4
 800b3ea:	9304      	str	r3, [sp, #16]
 800b3ec:	e7d2      	b.n	800b394 <_svfiprintf_r+0xa0>
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	1d19      	adds	r1, r3, #4
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	9103      	str	r1, [sp, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	bfbb      	ittet	lt
 800b3fa:	425b      	neglt	r3, r3
 800b3fc:	f042 0202 	orrlt.w	r2, r2, #2
 800b400:	9307      	strge	r3, [sp, #28]
 800b402:	9307      	strlt	r3, [sp, #28]
 800b404:	bfb8      	it	lt
 800b406:	9204      	strlt	r2, [sp, #16]
 800b408:	7823      	ldrb	r3, [r4, #0]
 800b40a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b40c:	d10a      	bne.n	800b424 <_svfiprintf_r+0x130>
 800b40e:	7863      	ldrb	r3, [r4, #1]
 800b410:	2b2a      	cmp	r3, #42	@ 0x2a
 800b412:	d132      	bne.n	800b47a <_svfiprintf_r+0x186>
 800b414:	9b03      	ldr	r3, [sp, #12]
 800b416:	3402      	adds	r4, #2
 800b418:	1d1a      	adds	r2, r3, #4
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	9203      	str	r2, [sp, #12]
 800b41e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b422:	9305      	str	r3, [sp, #20]
 800b424:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800b4dc <_svfiprintf_r+0x1e8>
 800b428:	2203      	movs	r2, #3
 800b42a:	4650      	mov	r0, sl
 800b42c:	7821      	ldrb	r1, [r4, #0]
 800b42e:	f000 fa17 	bl	800b860 <memchr>
 800b432:	b138      	cbz	r0, 800b444 <_svfiprintf_r+0x150>
 800b434:	2240      	movs	r2, #64	@ 0x40
 800b436:	9b04      	ldr	r3, [sp, #16]
 800b438:	eba0 000a 	sub.w	r0, r0, sl
 800b43c:	4082      	lsls	r2, r0
 800b43e:	4313      	orrs	r3, r2
 800b440:	3401      	adds	r4, #1
 800b442:	9304      	str	r3, [sp, #16]
 800b444:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b448:	2206      	movs	r2, #6
 800b44a:	4825      	ldr	r0, [pc, #148]	@ (800b4e0 <_svfiprintf_r+0x1ec>)
 800b44c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b450:	f000 fa06 	bl	800b860 <memchr>
 800b454:	2800      	cmp	r0, #0
 800b456:	d036      	beq.n	800b4c6 <_svfiprintf_r+0x1d2>
 800b458:	4b22      	ldr	r3, [pc, #136]	@ (800b4e4 <_svfiprintf_r+0x1f0>)
 800b45a:	bb1b      	cbnz	r3, 800b4a4 <_svfiprintf_r+0x1b0>
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	3307      	adds	r3, #7
 800b460:	f023 0307 	bic.w	r3, r3, #7
 800b464:	3308      	adds	r3, #8
 800b466:	9303      	str	r3, [sp, #12]
 800b468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b46a:	4433      	add	r3, r6
 800b46c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b46e:	e76a      	b.n	800b346 <_svfiprintf_r+0x52>
 800b470:	460c      	mov	r4, r1
 800b472:	2001      	movs	r0, #1
 800b474:	fb0c 3202 	mla	r2, ip, r2, r3
 800b478:	e7a8      	b.n	800b3cc <_svfiprintf_r+0xd8>
 800b47a:	2300      	movs	r3, #0
 800b47c:	f04f 0c0a 	mov.w	ip, #10
 800b480:	4619      	mov	r1, r3
 800b482:	3401      	adds	r4, #1
 800b484:	9305      	str	r3, [sp, #20]
 800b486:	4620      	mov	r0, r4
 800b488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b48c:	3a30      	subs	r2, #48	@ 0x30
 800b48e:	2a09      	cmp	r2, #9
 800b490:	d903      	bls.n	800b49a <_svfiprintf_r+0x1a6>
 800b492:	2b00      	cmp	r3, #0
 800b494:	d0c6      	beq.n	800b424 <_svfiprintf_r+0x130>
 800b496:	9105      	str	r1, [sp, #20]
 800b498:	e7c4      	b.n	800b424 <_svfiprintf_r+0x130>
 800b49a:	4604      	mov	r4, r0
 800b49c:	2301      	movs	r3, #1
 800b49e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4a2:	e7f0      	b.n	800b486 <_svfiprintf_r+0x192>
 800b4a4:	ab03      	add	r3, sp, #12
 800b4a6:	9300      	str	r3, [sp, #0]
 800b4a8:	462a      	mov	r2, r5
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e8 <_svfiprintf_r+0x1f4>)
 800b4ae:	a904      	add	r1, sp, #16
 800b4b0:	f3af 8000 	nop.w
 800b4b4:	1c42      	adds	r2, r0, #1
 800b4b6:	4606      	mov	r6, r0
 800b4b8:	d1d6      	bne.n	800b468 <_svfiprintf_r+0x174>
 800b4ba:	89ab      	ldrh	r3, [r5, #12]
 800b4bc:	065b      	lsls	r3, r3, #25
 800b4be:	f53f af2d 	bmi.w	800b31c <_svfiprintf_r+0x28>
 800b4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4c4:	e72c      	b.n	800b320 <_svfiprintf_r+0x2c>
 800b4c6:	ab03      	add	r3, sp, #12
 800b4c8:	9300      	str	r3, [sp, #0]
 800b4ca:	462a      	mov	r2, r5
 800b4cc:	4638      	mov	r0, r7
 800b4ce:	4b06      	ldr	r3, [pc, #24]	@ (800b4e8 <_svfiprintf_r+0x1f4>)
 800b4d0:	a904      	add	r1, sp, #16
 800b4d2:	f000 f87d 	bl	800b5d0 <_printf_i>
 800b4d6:	e7ed      	b.n	800b4b4 <_svfiprintf_r+0x1c0>
 800b4d8:	0800de0f 	.word	0x0800de0f
 800b4dc:	0800de15 	.word	0x0800de15
 800b4e0:	0800de19 	.word	0x0800de19
 800b4e4:	00000000 	.word	0x00000000
 800b4e8:	0800b23d 	.word	0x0800b23d

0800b4ec <_printf_common>:
 800b4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f0:	4616      	mov	r6, r2
 800b4f2:	4698      	mov	r8, r3
 800b4f4:	688a      	ldr	r2, [r1, #8]
 800b4f6:	690b      	ldr	r3, [r1, #16]
 800b4f8:	4607      	mov	r7, r0
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	bfb8      	it	lt
 800b4fe:	4613      	movlt	r3, r2
 800b500:	6033      	str	r3, [r6, #0]
 800b502:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b506:	460c      	mov	r4, r1
 800b508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b50c:	b10a      	cbz	r2, 800b512 <_printf_common+0x26>
 800b50e:	3301      	adds	r3, #1
 800b510:	6033      	str	r3, [r6, #0]
 800b512:	6823      	ldr	r3, [r4, #0]
 800b514:	0699      	lsls	r1, r3, #26
 800b516:	bf42      	ittt	mi
 800b518:	6833      	ldrmi	r3, [r6, #0]
 800b51a:	3302      	addmi	r3, #2
 800b51c:	6033      	strmi	r3, [r6, #0]
 800b51e:	6825      	ldr	r5, [r4, #0]
 800b520:	f015 0506 	ands.w	r5, r5, #6
 800b524:	d106      	bne.n	800b534 <_printf_common+0x48>
 800b526:	f104 0a19 	add.w	sl, r4, #25
 800b52a:	68e3      	ldr	r3, [r4, #12]
 800b52c:	6832      	ldr	r2, [r6, #0]
 800b52e:	1a9b      	subs	r3, r3, r2
 800b530:	42ab      	cmp	r3, r5
 800b532:	dc2b      	bgt.n	800b58c <_printf_common+0xa0>
 800b534:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b538:	6822      	ldr	r2, [r4, #0]
 800b53a:	3b00      	subs	r3, #0
 800b53c:	bf18      	it	ne
 800b53e:	2301      	movne	r3, #1
 800b540:	0692      	lsls	r2, r2, #26
 800b542:	d430      	bmi.n	800b5a6 <_printf_common+0xba>
 800b544:	4641      	mov	r1, r8
 800b546:	4638      	mov	r0, r7
 800b548:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b54c:	47c8      	blx	r9
 800b54e:	3001      	adds	r0, #1
 800b550:	d023      	beq.n	800b59a <_printf_common+0xae>
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	6922      	ldr	r2, [r4, #16]
 800b556:	f003 0306 	and.w	r3, r3, #6
 800b55a:	2b04      	cmp	r3, #4
 800b55c:	bf14      	ite	ne
 800b55e:	2500      	movne	r5, #0
 800b560:	6833      	ldreq	r3, [r6, #0]
 800b562:	f04f 0600 	mov.w	r6, #0
 800b566:	bf08      	it	eq
 800b568:	68e5      	ldreq	r5, [r4, #12]
 800b56a:	f104 041a 	add.w	r4, r4, #26
 800b56e:	bf08      	it	eq
 800b570:	1aed      	subeq	r5, r5, r3
 800b572:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b576:	bf08      	it	eq
 800b578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b57c:	4293      	cmp	r3, r2
 800b57e:	bfc4      	itt	gt
 800b580:	1a9b      	subgt	r3, r3, r2
 800b582:	18ed      	addgt	r5, r5, r3
 800b584:	42b5      	cmp	r5, r6
 800b586:	d11a      	bne.n	800b5be <_printf_common+0xd2>
 800b588:	2000      	movs	r0, #0
 800b58a:	e008      	b.n	800b59e <_printf_common+0xb2>
 800b58c:	2301      	movs	r3, #1
 800b58e:	4652      	mov	r2, sl
 800b590:	4641      	mov	r1, r8
 800b592:	4638      	mov	r0, r7
 800b594:	47c8      	blx	r9
 800b596:	3001      	adds	r0, #1
 800b598:	d103      	bne.n	800b5a2 <_printf_common+0xb6>
 800b59a:	f04f 30ff 	mov.w	r0, #4294967295
 800b59e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a2:	3501      	adds	r5, #1
 800b5a4:	e7c1      	b.n	800b52a <_printf_common+0x3e>
 800b5a6:	2030      	movs	r0, #48	@ 0x30
 800b5a8:	18e1      	adds	r1, r4, r3
 800b5aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5ae:	1c5a      	adds	r2, r3, #1
 800b5b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5b4:	4422      	add	r2, r4
 800b5b6:	3302      	adds	r3, #2
 800b5b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5bc:	e7c2      	b.n	800b544 <_printf_common+0x58>
 800b5be:	2301      	movs	r3, #1
 800b5c0:	4622      	mov	r2, r4
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	4638      	mov	r0, r7
 800b5c6:	47c8      	blx	r9
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d0e6      	beq.n	800b59a <_printf_common+0xae>
 800b5cc:	3601      	adds	r6, #1
 800b5ce:	e7d9      	b.n	800b584 <_printf_common+0x98>

0800b5d0 <_printf_i>:
 800b5d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5d4:	7e0f      	ldrb	r7, [r1, #24]
 800b5d6:	4691      	mov	r9, r2
 800b5d8:	2f78      	cmp	r7, #120	@ 0x78
 800b5da:	4680      	mov	r8, r0
 800b5dc:	460c      	mov	r4, r1
 800b5de:	469a      	mov	sl, r3
 800b5e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5e6:	d807      	bhi.n	800b5f8 <_printf_i+0x28>
 800b5e8:	2f62      	cmp	r7, #98	@ 0x62
 800b5ea:	d80a      	bhi.n	800b602 <_printf_i+0x32>
 800b5ec:	2f00      	cmp	r7, #0
 800b5ee:	f000 80d1 	beq.w	800b794 <_printf_i+0x1c4>
 800b5f2:	2f58      	cmp	r7, #88	@ 0x58
 800b5f4:	f000 80b8 	beq.w	800b768 <_printf_i+0x198>
 800b5f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b600:	e03a      	b.n	800b678 <_printf_i+0xa8>
 800b602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b606:	2b15      	cmp	r3, #21
 800b608:	d8f6      	bhi.n	800b5f8 <_printf_i+0x28>
 800b60a:	a101      	add	r1, pc, #4	@ (adr r1, 800b610 <_printf_i+0x40>)
 800b60c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b610:	0800b669 	.word	0x0800b669
 800b614:	0800b67d 	.word	0x0800b67d
 800b618:	0800b5f9 	.word	0x0800b5f9
 800b61c:	0800b5f9 	.word	0x0800b5f9
 800b620:	0800b5f9 	.word	0x0800b5f9
 800b624:	0800b5f9 	.word	0x0800b5f9
 800b628:	0800b67d 	.word	0x0800b67d
 800b62c:	0800b5f9 	.word	0x0800b5f9
 800b630:	0800b5f9 	.word	0x0800b5f9
 800b634:	0800b5f9 	.word	0x0800b5f9
 800b638:	0800b5f9 	.word	0x0800b5f9
 800b63c:	0800b77b 	.word	0x0800b77b
 800b640:	0800b6a7 	.word	0x0800b6a7
 800b644:	0800b735 	.word	0x0800b735
 800b648:	0800b5f9 	.word	0x0800b5f9
 800b64c:	0800b5f9 	.word	0x0800b5f9
 800b650:	0800b79d 	.word	0x0800b79d
 800b654:	0800b5f9 	.word	0x0800b5f9
 800b658:	0800b6a7 	.word	0x0800b6a7
 800b65c:	0800b5f9 	.word	0x0800b5f9
 800b660:	0800b5f9 	.word	0x0800b5f9
 800b664:	0800b73d 	.word	0x0800b73d
 800b668:	6833      	ldr	r3, [r6, #0]
 800b66a:	1d1a      	adds	r2, r3, #4
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6032      	str	r2, [r6, #0]
 800b670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b678:	2301      	movs	r3, #1
 800b67a:	e09c      	b.n	800b7b6 <_printf_i+0x1e6>
 800b67c:	6833      	ldr	r3, [r6, #0]
 800b67e:	6820      	ldr	r0, [r4, #0]
 800b680:	1d19      	adds	r1, r3, #4
 800b682:	6031      	str	r1, [r6, #0]
 800b684:	0606      	lsls	r6, r0, #24
 800b686:	d501      	bpl.n	800b68c <_printf_i+0xbc>
 800b688:	681d      	ldr	r5, [r3, #0]
 800b68a:	e003      	b.n	800b694 <_printf_i+0xc4>
 800b68c:	0645      	lsls	r5, r0, #25
 800b68e:	d5fb      	bpl.n	800b688 <_printf_i+0xb8>
 800b690:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b694:	2d00      	cmp	r5, #0
 800b696:	da03      	bge.n	800b6a0 <_printf_i+0xd0>
 800b698:	232d      	movs	r3, #45	@ 0x2d
 800b69a:	426d      	negs	r5, r5
 800b69c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6a0:	230a      	movs	r3, #10
 800b6a2:	4858      	ldr	r0, [pc, #352]	@ (800b804 <_printf_i+0x234>)
 800b6a4:	e011      	b.n	800b6ca <_printf_i+0xfa>
 800b6a6:	6821      	ldr	r1, [r4, #0]
 800b6a8:	6833      	ldr	r3, [r6, #0]
 800b6aa:	0608      	lsls	r0, r1, #24
 800b6ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6b0:	d402      	bmi.n	800b6b8 <_printf_i+0xe8>
 800b6b2:	0649      	lsls	r1, r1, #25
 800b6b4:	bf48      	it	mi
 800b6b6:	b2ad      	uxthmi	r5, r5
 800b6b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6ba:	6033      	str	r3, [r6, #0]
 800b6bc:	bf14      	ite	ne
 800b6be:	230a      	movne	r3, #10
 800b6c0:	2308      	moveq	r3, #8
 800b6c2:	4850      	ldr	r0, [pc, #320]	@ (800b804 <_printf_i+0x234>)
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6ca:	6866      	ldr	r6, [r4, #4]
 800b6cc:	2e00      	cmp	r6, #0
 800b6ce:	60a6      	str	r6, [r4, #8]
 800b6d0:	db05      	blt.n	800b6de <_printf_i+0x10e>
 800b6d2:	6821      	ldr	r1, [r4, #0]
 800b6d4:	432e      	orrs	r6, r5
 800b6d6:	f021 0104 	bic.w	r1, r1, #4
 800b6da:	6021      	str	r1, [r4, #0]
 800b6dc:	d04b      	beq.n	800b776 <_printf_i+0x1a6>
 800b6de:	4616      	mov	r6, r2
 800b6e0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6e4:	fb03 5711 	mls	r7, r3, r1, r5
 800b6e8:	5dc7      	ldrb	r7, [r0, r7]
 800b6ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6ee:	462f      	mov	r7, r5
 800b6f0:	42bb      	cmp	r3, r7
 800b6f2:	460d      	mov	r5, r1
 800b6f4:	d9f4      	bls.n	800b6e0 <_printf_i+0x110>
 800b6f6:	2b08      	cmp	r3, #8
 800b6f8:	d10b      	bne.n	800b712 <_printf_i+0x142>
 800b6fa:	6823      	ldr	r3, [r4, #0]
 800b6fc:	07df      	lsls	r7, r3, #31
 800b6fe:	d508      	bpl.n	800b712 <_printf_i+0x142>
 800b700:	6923      	ldr	r3, [r4, #16]
 800b702:	6861      	ldr	r1, [r4, #4]
 800b704:	4299      	cmp	r1, r3
 800b706:	bfde      	ittt	le
 800b708:	2330      	movle	r3, #48	@ 0x30
 800b70a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b70e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b712:	1b92      	subs	r2, r2, r6
 800b714:	6122      	str	r2, [r4, #16]
 800b716:	464b      	mov	r3, r9
 800b718:	4621      	mov	r1, r4
 800b71a:	4640      	mov	r0, r8
 800b71c:	f8cd a000 	str.w	sl, [sp]
 800b720:	aa03      	add	r2, sp, #12
 800b722:	f7ff fee3 	bl	800b4ec <_printf_common>
 800b726:	3001      	adds	r0, #1
 800b728:	d14a      	bne.n	800b7c0 <_printf_i+0x1f0>
 800b72a:	f04f 30ff 	mov.w	r0, #4294967295
 800b72e:	b004      	add	sp, #16
 800b730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b734:	6823      	ldr	r3, [r4, #0]
 800b736:	f043 0320 	orr.w	r3, r3, #32
 800b73a:	6023      	str	r3, [r4, #0]
 800b73c:	2778      	movs	r7, #120	@ 0x78
 800b73e:	4832      	ldr	r0, [pc, #200]	@ (800b808 <_printf_i+0x238>)
 800b740:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b744:	6823      	ldr	r3, [r4, #0]
 800b746:	6831      	ldr	r1, [r6, #0]
 800b748:	061f      	lsls	r7, r3, #24
 800b74a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b74e:	d402      	bmi.n	800b756 <_printf_i+0x186>
 800b750:	065f      	lsls	r7, r3, #25
 800b752:	bf48      	it	mi
 800b754:	b2ad      	uxthmi	r5, r5
 800b756:	6031      	str	r1, [r6, #0]
 800b758:	07d9      	lsls	r1, r3, #31
 800b75a:	bf44      	itt	mi
 800b75c:	f043 0320 	orrmi.w	r3, r3, #32
 800b760:	6023      	strmi	r3, [r4, #0]
 800b762:	b11d      	cbz	r5, 800b76c <_printf_i+0x19c>
 800b764:	2310      	movs	r3, #16
 800b766:	e7ad      	b.n	800b6c4 <_printf_i+0xf4>
 800b768:	4826      	ldr	r0, [pc, #152]	@ (800b804 <_printf_i+0x234>)
 800b76a:	e7e9      	b.n	800b740 <_printf_i+0x170>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	f023 0320 	bic.w	r3, r3, #32
 800b772:	6023      	str	r3, [r4, #0]
 800b774:	e7f6      	b.n	800b764 <_printf_i+0x194>
 800b776:	4616      	mov	r6, r2
 800b778:	e7bd      	b.n	800b6f6 <_printf_i+0x126>
 800b77a:	6833      	ldr	r3, [r6, #0]
 800b77c:	6825      	ldr	r5, [r4, #0]
 800b77e:	1d18      	adds	r0, r3, #4
 800b780:	6961      	ldr	r1, [r4, #20]
 800b782:	6030      	str	r0, [r6, #0]
 800b784:	062e      	lsls	r6, r5, #24
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	d501      	bpl.n	800b78e <_printf_i+0x1be>
 800b78a:	6019      	str	r1, [r3, #0]
 800b78c:	e002      	b.n	800b794 <_printf_i+0x1c4>
 800b78e:	0668      	lsls	r0, r5, #25
 800b790:	d5fb      	bpl.n	800b78a <_printf_i+0x1ba>
 800b792:	8019      	strh	r1, [r3, #0]
 800b794:	2300      	movs	r3, #0
 800b796:	4616      	mov	r6, r2
 800b798:	6123      	str	r3, [r4, #16]
 800b79a:	e7bc      	b.n	800b716 <_printf_i+0x146>
 800b79c:	6833      	ldr	r3, [r6, #0]
 800b79e:	2100      	movs	r1, #0
 800b7a0:	1d1a      	adds	r2, r3, #4
 800b7a2:	6032      	str	r2, [r6, #0]
 800b7a4:	681e      	ldr	r6, [r3, #0]
 800b7a6:	6862      	ldr	r2, [r4, #4]
 800b7a8:	4630      	mov	r0, r6
 800b7aa:	f000 f859 	bl	800b860 <memchr>
 800b7ae:	b108      	cbz	r0, 800b7b4 <_printf_i+0x1e4>
 800b7b0:	1b80      	subs	r0, r0, r6
 800b7b2:	6060      	str	r0, [r4, #4]
 800b7b4:	6863      	ldr	r3, [r4, #4]
 800b7b6:	6123      	str	r3, [r4, #16]
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7be:	e7aa      	b.n	800b716 <_printf_i+0x146>
 800b7c0:	4632      	mov	r2, r6
 800b7c2:	4649      	mov	r1, r9
 800b7c4:	4640      	mov	r0, r8
 800b7c6:	6923      	ldr	r3, [r4, #16]
 800b7c8:	47d0      	blx	sl
 800b7ca:	3001      	adds	r0, #1
 800b7cc:	d0ad      	beq.n	800b72a <_printf_i+0x15a>
 800b7ce:	6823      	ldr	r3, [r4, #0]
 800b7d0:	079b      	lsls	r3, r3, #30
 800b7d2:	d413      	bmi.n	800b7fc <_printf_i+0x22c>
 800b7d4:	68e0      	ldr	r0, [r4, #12]
 800b7d6:	9b03      	ldr	r3, [sp, #12]
 800b7d8:	4298      	cmp	r0, r3
 800b7da:	bfb8      	it	lt
 800b7dc:	4618      	movlt	r0, r3
 800b7de:	e7a6      	b.n	800b72e <_printf_i+0x15e>
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	4632      	mov	r2, r6
 800b7e4:	4649      	mov	r1, r9
 800b7e6:	4640      	mov	r0, r8
 800b7e8:	47d0      	blx	sl
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	d09d      	beq.n	800b72a <_printf_i+0x15a>
 800b7ee:	3501      	adds	r5, #1
 800b7f0:	68e3      	ldr	r3, [r4, #12]
 800b7f2:	9903      	ldr	r1, [sp, #12]
 800b7f4:	1a5b      	subs	r3, r3, r1
 800b7f6:	42ab      	cmp	r3, r5
 800b7f8:	dcf2      	bgt.n	800b7e0 <_printf_i+0x210>
 800b7fa:	e7eb      	b.n	800b7d4 <_printf_i+0x204>
 800b7fc:	2500      	movs	r5, #0
 800b7fe:	f104 0619 	add.w	r6, r4, #25
 800b802:	e7f5      	b.n	800b7f0 <_printf_i+0x220>
 800b804:	0800de20 	.word	0x0800de20
 800b808:	0800de31 	.word	0x0800de31

0800b80c <memmove>:
 800b80c:	4288      	cmp	r0, r1
 800b80e:	b510      	push	{r4, lr}
 800b810:	eb01 0402 	add.w	r4, r1, r2
 800b814:	d902      	bls.n	800b81c <memmove+0x10>
 800b816:	4284      	cmp	r4, r0
 800b818:	4623      	mov	r3, r4
 800b81a:	d807      	bhi.n	800b82c <memmove+0x20>
 800b81c:	1e43      	subs	r3, r0, #1
 800b81e:	42a1      	cmp	r1, r4
 800b820:	d008      	beq.n	800b834 <memmove+0x28>
 800b822:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b826:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b82a:	e7f8      	b.n	800b81e <memmove+0x12>
 800b82c:	4601      	mov	r1, r0
 800b82e:	4402      	add	r2, r0
 800b830:	428a      	cmp	r2, r1
 800b832:	d100      	bne.n	800b836 <memmove+0x2a>
 800b834:	bd10      	pop	{r4, pc}
 800b836:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b83a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b83e:	e7f7      	b.n	800b830 <memmove+0x24>

0800b840 <_sbrk_r>:
 800b840:	b538      	push	{r3, r4, r5, lr}
 800b842:	2300      	movs	r3, #0
 800b844:	4d05      	ldr	r5, [pc, #20]	@ (800b85c <_sbrk_r+0x1c>)
 800b846:	4604      	mov	r4, r0
 800b848:	4608      	mov	r0, r1
 800b84a:	602b      	str	r3, [r5, #0]
 800b84c:	f7f6 f94e 	bl	8001aec <_sbrk>
 800b850:	1c43      	adds	r3, r0, #1
 800b852:	d102      	bne.n	800b85a <_sbrk_r+0x1a>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	b103      	cbz	r3, 800b85a <_sbrk_r+0x1a>
 800b858:	6023      	str	r3, [r4, #0]
 800b85a:	bd38      	pop	{r3, r4, r5, pc}
 800b85c:	200018bc 	.word	0x200018bc

0800b860 <memchr>:
 800b860:	4603      	mov	r3, r0
 800b862:	b510      	push	{r4, lr}
 800b864:	b2c9      	uxtb	r1, r1
 800b866:	4402      	add	r2, r0
 800b868:	4293      	cmp	r3, r2
 800b86a:	4618      	mov	r0, r3
 800b86c:	d101      	bne.n	800b872 <memchr+0x12>
 800b86e:	2000      	movs	r0, #0
 800b870:	e003      	b.n	800b87a <memchr+0x1a>
 800b872:	7804      	ldrb	r4, [r0, #0]
 800b874:	3301      	adds	r3, #1
 800b876:	428c      	cmp	r4, r1
 800b878:	d1f6      	bne.n	800b868 <memchr+0x8>
 800b87a:	bd10      	pop	{r4, pc}

0800b87c <_realloc_r>:
 800b87c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b880:	4607      	mov	r7, r0
 800b882:	4614      	mov	r4, r2
 800b884:	460d      	mov	r5, r1
 800b886:	b921      	cbnz	r1, 800b892 <_realloc_r+0x16>
 800b888:	4611      	mov	r1, r2
 800b88a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b88e:	f7ff bc49 	b.w	800b124 <_malloc_r>
 800b892:	b92a      	cbnz	r2, 800b8a0 <_realloc_r+0x24>
 800b894:	f7ff fbdc 	bl	800b050 <_free_r>
 800b898:	4625      	mov	r5, r4
 800b89a:	4628      	mov	r0, r5
 800b89c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8a0:	f000 f81a 	bl	800b8d8 <_malloc_usable_size_r>
 800b8a4:	4284      	cmp	r4, r0
 800b8a6:	4606      	mov	r6, r0
 800b8a8:	d802      	bhi.n	800b8b0 <_realloc_r+0x34>
 800b8aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b8ae:	d8f4      	bhi.n	800b89a <_realloc_r+0x1e>
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4638      	mov	r0, r7
 800b8b4:	f7ff fc36 	bl	800b124 <_malloc_r>
 800b8b8:	4680      	mov	r8, r0
 800b8ba:	b908      	cbnz	r0, 800b8c0 <_realloc_r+0x44>
 800b8bc:	4645      	mov	r5, r8
 800b8be:	e7ec      	b.n	800b89a <_realloc_r+0x1e>
 800b8c0:	42b4      	cmp	r4, r6
 800b8c2:	4622      	mov	r2, r4
 800b8c4:	4629      	mov	r1, r5
 800b8c6:	bf28      	it	cs
 800b8c8:	4632      	movcs	r2, r6
 800b8ca:	f7ff fbb3 	bl	800b034 <memcpy>
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	f7ff fbbd 	bl	800b050 <_free_r>
 800b8d6:	e7f1      	b.n	800b8bc <_realloc_r+0x40>

0800b8d8 <_malloc_usable_size_r>:
 800b8d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8dc:	1f18      	subs	r0, r3, #4
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	bfbc      	itt	lt
 800b8e2:	580b      	ldrlt	r3, [r1, r0]
 800b8e4:	18c0      	addlt	r0, r0, r3
 800b8e6:	4770      	bx	lr

0800b8e8 <pow>:
 800b8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8ec:	4614      	mov	r4, r2
 800b8ee:	461d      	mov	r5, r3
 800b8f0:	4680      	mov	r8, r0
 800b8f2:	4689      	mov	r9, r1
 800b8f4:	f000 f868 	bl	800b9c8 <__ieee754_pow>
 800b8f8:	4622      	mov	r2, r4
 800b8fa:	4606      	mov	r6, r0
 800b8fc:	460f      	mov	r7, r1
 800b8fe:	462b      	mov	r3, r5
 800b900:	4620      	mov	r0, r4
 800b902:	4629      	mov	r1, r5
 800b904:	f7f5 f882 	bl	8000a0c <__aeabi_dcmpun>
 800b908:	bbc8      	cbnz	r0, 800b97e <pow+0x96>
 800b90a:	2200      	movs	r2, #0
 800b90c:	2300      	movs	r3, #0
 800b90e:	4640      	mov	r0, r8
 800b910:	4649      	mov	r1, r9
 800b912:	f7f5 f849 	bl	80009a8 <__aeabi_dcmpeq>
 800b916:	b1b8      	cbz	r0, 800b948 <pow+0x60>
 800b918:	2200      	movs	r2, #0
 800b91a:	2300      	movs	r3, #0
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f5 f842 	bl	80009a8 <__aeabi_dcmpeq>
 800b924:	2800      	cmp	r0, #0
 800b926:	d141      	bne.n	800b9ac <pow+0xc4>
 800b928:	4620      	mov	r0, r4
 800b92a:	4629      	mov	r1, r5
 800b92c:	f000 f844 	bl	800b9b8 <finite>
 800b930:	b328      	cbz	r0, 800b97e <pow+0x96>
 800b932:	2200      	movs	r2, #0
 800b934:	2300      	movs	r3, #0
 800b936:	4620      	mov	r0, r4
 800b938:	4629      	mov	r1, r5
 800b93a:	f7f5 f83f 	bl	80009bc <__aeabi_dcmplt>
 800b93e:	b1f0      	cbz	r0, 800b97e <pow+0x96>
 800b940:	f7ff fb4c 	bl	800afdc <__errno>
 800b944:	2322      	movs	r3, #34	@ 0x22
 800b946:	e019      	b.n	800b97c <pow+0x94>
 800b948:	4630      	mov	r0, r6
 800b94a:	4639      	mov	r1, r7
 800b94c:	f000 f834 	bl	800b9b8 <finite>
 800b950:	b9c8      	cbnz	r0, 800b986 <pow+0x9e>
 800b952:	4640      	mov	r0, r8
 800b954:	4649      	mov	r1, r9
 800b956:	f000 f82f 	bl	800b9b8 <finite>
 800b95a:	b1a0      	cbz	r0, 800b986 <pow+0x9e>
 800b95c:	4620      	mov	r0, r4
 800b95e:	4629      	mov	r1, r5
 800b960:	f000 f82a 	bl	800b9b8 <finite>
 800b964:	b178      	cbz	r0, 800b986 <pow+0x9e>
 800b966:	4632      	mov	r2, r6
 800b968:	463b      	mov	r3, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	4639      	mov	r1, r7
 800b96e:	f7f5 f84d 	bl	8000a0c <__aeabi_dcmpun>
 800b972:	2800      	cmp	r0, #0
 800b974:	d0e4      	beq.n	800b940 <pow+0x58>
 800b976:	f7ff fb31 	bl	800afdc <__errno>
 800b97a:	2321      	movs	r3, #33	@ 0x21
 800b97c:	6003      	str	r3, [r0, #0]
 800b97e:	4630      	mov	r0, r6
 800b980:	4639      	mov	r1, r7
 800b982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b986:	2200      	movs	r2, #0
 800b988:	2300      	movs	r3, #0
 800b98a:	4630      	mov	r0, r6
 800b98c:	4639      	mov	r1, r7
 800b98e:	f7f5 f80b 	bl	80009a8 <__aeabi_dcmpeq>
 800b992:	2800      	cmp	r0, #0
 800b994:	d0f3      	beq.n	800b97e <pow+0x96>
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	f000 f80d 	bl	800b9b8 <finite>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d0ed      	beq.n	800b97e <pow+0x96>
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	4629      	mov	r1, r5
 800b9a6:	f000 f807 	bl	800b9b8 <finite>
 800b9aa:	e7c8      	b.n	800b93e <pow+0x56>
 800b9ac:	2600      	movs	r6, #0
 800b9ae:	4f01      	ldr	r7, [pc, #4]	@ (800b9b4 <pow+0xcc>)
 800b9b0:	e7e5      	b.n	800b97e <pow+0x96>
 800b9b2:	bf00      	nop
 800b9b4:	3ff00000 	.word	0x3ff00000

0800b9b8 <finite>:
 800b9b8:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800b9bc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b9c0:	0fc0      	lsrs	r0, r0, #31
 800b9c2:	4770      	bx	lr
 800b9c4:	0000      	movs	r0, r0
	...

0800b9c8 <__ieee754_pow>:
 800b9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9cc:	b091      	sub	sp, #68	@ 0x44
 800b9ce:	e9cd 2300 	strd	r2, r3, [sp]
 800b9d2:	468b      	mov	fp, r1
 800b9d4:	e9dd 1800 	ldrd	r1, r8, [sp]
 800b9d8:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800b9dc:	4682      	mov	sl, r0
 800b9de:	ea57 0001 	orrs.w	r0, r7, r1
 800b9e2:	d112      	bne.n	800ba0a <__ieee754_pow+0x42>
 800b9e4:	4653      	mov	r3, sl
 800b9e6:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800b9ea:	18db      	adds	r3, r3, r3
 800b9ec:	4152      	adcs	r2, r2
 800b9ee:	4298      	cmp	r0, r3
 800b9f0:	4b93      	ldr	r3, [pc, #588]	@ (800bc40 <__ieee754_pow+0x278>)
 800b9f2:	4193      	sbcs	r3, r2
 800b9f4:	f080 84cd 	bcs.w	800c392 <__ieee754_pow+0x9ca>
 800b9f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9fc:	4650      	mov	r0, sl
 800b9fe:	4659      	mov	r1, fp
 800ba00:	f7f4 fbb4 	bl	800016c <__adddf3>
 800ba04:	b011      	add	sp, #68	@ 0x44
 800ba06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0a:	4b8e      	ldr	r3, [pc, #568]	@ (800bc44 <__ieee754_pow+0x27c>)
 800ba0c:	f02b 4500 	bic.w	r5, fp, #2147483648	@ 0x80000000
 800ba10:	429d      	cmp	r5, r3
 800ba12:	465e      	mov	r6, fp
 800ba14:	46d1      	mov	r9, sl
 800ba16:	d80b      	bhi.n	800ba30 <__ieee754_pow+0x68>
 800ba18:	d105      	bne.n	800ba26 <__ieee754_pow+0x5e>
 800ba1a:	f1ba 0f00 	cmp.w	sl, #0
 800ba1e:	d1eb      	bne.n	800b9f8 <__ieee754_pow+0x30>
 800ba20:	42af      	cmp	r7, r5
 800ba22:	d8e9      	bhi.n	800b9f8 <__ieee754_pow+0x30>
 800ba24:	e001      	b.n	800ba2a <__ieee754_pow+0x62>
 800ba26:	429f      	cmp	r7, r3
 800ba28:	d802      	bhi.n	800ba30 <__ieee754_pow+0x68>
 800ba2a:	429f      	cmp	r7, r3
 800ba2c:	d10f      	bne.n	800ba4e <__ieee754_pow+0x86>
 800ba2e:	b171      	cbz	r1, 800ba4e <__ieee754_pow+0x86>
 800ba30:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800ba34:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800ba38:	ea56 0609 	orrs.w	r6, r6, r9
 800ba3c:	d1dc      	bne.n	800b9f8 <__ieee754_pow+0x30>
 800ba3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ba42:	18db      	adds	r3, r3, r3
 800ba44:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ba48:	4152      	adcs	r2, r2
 800ba4a:	429e      	cmp	r6, r3
 800ba4c:	e7d0      	b.n	800b9f0 <__ieee754_pow+0x28>
 800ba4e:	2e00      	cmp	r6, #0
 800ba50:	462b      	mov	r3, r5
 800ba52:	da42      	bge.n	800bada <__ieee754_pow+0x112>
 800ba54:	4a7c      	ldr	r2, [pc, #496]	@ (800bc48 <__ieee754_pow+0x280>)
 800ba56:	4297      	cmp	r7, r2
 800ba58:	d856      	bhi.n	800bb08 <__ieee754_pow+0x140>
 800ba5a:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ba5e:	4297      	cmp	r7, r2
 800ba60:	f240 84a6 	bls.w	800c3b0 <__ieee754_pow+0x9e8>
 800ba64:	153a      	asrs	r2, r7, #20
 800ba66:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ba6a:	2a14      	cmp	r2, #20
 800ba6c:	dd18      	ble.n	800baa0 <__ieee754_pow+0xd8>
 800ba6e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ba72:	fa21 f402 	lsr.w	r4, r1, r2
 800ba76:	fa04 f202 	lsl.w	r2, r4, r2
 800ba7a:	428a      	cmp	r2, r1
 800ba7c:	f040 8498 	bne.w	800c3b0 <__ieee754_pow+0x9e8>
 800ba80:	f004 0401 	and.w	r4, r4, #1
 800ba84:	f1c4 0402 	rsb	r4, r4, #2
 800ba88:	2900      	cmp	r1, #0
 800ba8a:	d159      	bne.n	800bb40 <__ieee754_pow+0x178>
 800ba8c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800ba90:	d149      	bne.n	800bb26 <__ieee754_pow+0x15e>
 800ba92:	4652      	mov	r2, sl
 800ba94:	465b      	mov	r3, fp
 800ba96:	4650      	mov	r0, sl
 800ba98:	4659      	mov	r1, fp
 800ba9a:	f7f4 fd1d 	bl	80004d8 <__aeabi_dmul>
 800ba9e:	e7b1      	b.n	800ba04 <__ieee754_pow+0x3c>
 800baa0:	2900      	cmp	r1, #0
 800baa2:	d14c      	bne.n	800bb3e <__ieee754_pow+0x176>
 800baa4:	f1c2 0214 	rsb	r2, r2, #20
 800baa8:	fa47 f402 	asr.w	r4, r7, r2
 800baac:	fa04 f202 	lsl.w	r2, r4, r2
 800bab0:	42ba      	cmp	r2, r7
 800bab2:	f040 847a 	bne.w	800c3aa <__ieee754_pow+0x9e2>
 800bab6:	f004 0401 	and.w	r4, r4, #1
 800baba:	f1c4 0402 	rsb	r4, r4, #2
 800babe:	4a63      	ldr	r2, [pc, #396]	@ (800bc4c <__ieee754_pow+0x284>)
 800bac0:	4297      	cmp	r7, r2
 800bac2:	d1e3      	bne.n	800ba8c <__ieee754_pow+0xc4>
 800bac4:	f1b8 0f00 	cmp.w	r8, #0
 800bac8:	f280 846b 	bge.w	800c3a2 <__ieee754_pow+0x9da>
 800bacc:	4652      	mov	r2, sl
 800bace:	465b      	mov	r3, fp
 800bad0:	2000      	movs	r0, #0
 800bad2:	495e      	ldr	r1, [pc, #376]	@ (800bc4c <__ieee754_pow+0x284>)
 800bad4:	f7f4 fe2a 	bl	800072c <__aeabi_ddiv>
 800bad8:	e794      	b.n	800ba04 <__ieee754_pow+0x3c>
 800bada:	2400      	movs	r4, #0
 800badc:	bb81      	cbnz	r1, 800bb40 <__ieee754_pow+0x178>
 800bade:	4a59      	ldr	r2, [pc, #356]	@ (800bc44 <__ieee754_pow+0x27c>)
 800bae0:	4297      	cmp	r7, r2
 800bae2:	d1ec      	bne.n	800babe <__ieee754_pow+0xf6>
 800bae4:	f105 4340 	add.w	r3, r5, #3221225472	@ 0xc0000000
 800bae8:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800baec:	ea53 0309 	orrs.w	r3, r3, r9
 800baf0:	f000 844f 	beq.w	800c392 <__ieee754_pow+0x9ca>
 800baf4:	4b56      	ldr	r3, [pc, #344]	@ (800bc50 <__ieee754_pow+0x288>)
 800baf6:	429d      	cmp	r5, r3
 800baf8:	d908      	bls.n	800bb0c <__ieee754_pow+0x144>
 800bafa:	f1b8 0f00 	cmp.w	r8, #0
 800bafe:	f280 844c 	bge.w	800c39a <__ieee754_pow+0x9d2>
 800bb02:	2000      	movs	r0, #0
 800bb04:	2100      	movs	r1, #0
 800bb06:	e77d      	b.n	800ba04 <__ieee754_pow+0x3c>
 800bb08:	2402      	movs	r4, #2
 800bb0a:	e7e7      	b.n	800badc <__ieee754_pow+0x114>
 800bb0c:	f1b8 0f00 	cmp.w	r8, #0
 800bb10:	f04f 0000 	mov.w	r0, #0
 800bb14:	f04f 0100 	mov.w	r1, #0
 800bb18:	f6bf af74 	bge.w	800ba04 <__ieee754_pow+0x3c>
 800bb1c:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bb20:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800bb24:	e76e      	b.n	800ba04 <__ieee754_pow+0x3c>
 800bb26:	4a4b      	ldr	r2, [pc, #300]	@ (800bc54 <__ieee754_pow+0x28c>)
 800bb28:	4590      	cmp	r8, r2
 800bb2a:	d109      	bne.n	800bb40 <__ieee754_pow+0x178>
 800bb2c:	2e00      	cmp	r6, #0
 800bb2e:	db07      	blt.n	800bb40 <__ieee754_pow+0x178>
 800bb30:	4650      	mov	r0, sl
 800bb32:	4659      	mov	r1, fp
 800bb34:	b011      	add	sp, #68	@ 0x44
 800bb36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3a:	f000 bd0f 	b.w	800c55c <__ieee754_sqrt>
 800bb3e:	2400      	movs	r4, #0
 800bb40:	4650      	mov	r0, sl
 800bb42:	4659      	mov	r1, fp
 800bb44:	9302      	str	r3, [sp, #8]
 800bb46:	f000 fc69 	bl	800c41c <fabs>
 800bb4a:	9b02      	ldr	r3, [sp, #8]
 800bb4c:	f1b9 0f00 	cmp.w	r9, #0
 800bb50:	d127      	bne.n	800bba2 <__ieee754_pow+0x1da>
 800bb52:	4a3e      	ldr	r2, [pc, #248]	@ (800bc4c <__ieee754_pow+0x284>)
 800bb54:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 800bb58:	4594      	cmp	ip, r2
 800bb5a:	d000      	beq.n	800bb5e <__ieee754_pow+0x196>
 800bb5c:	bb0d      	cbnz	r5, 800bba2 <__ieee754_pow+0x1da>
 800bb5e:	f1b8 0f00 	cmp.w	r8, #0
 800bb62:	da05      	bge.n	800bb70 <__ieee754_pow+0x1a8>
 800bb64:	4602      	mov	r2, r0
 800bb66:	460b      	mov	r3, r1
 800bb68:	2000      	movs	r0, #0
 800bb6a:	4938      	ldr	r1, [pc, #224]	@ (800bc4c <__ieee754_pow+0x284>)
 800bb6c:	f7f4 fdde 	bl	800072c <__aeabi_ddiv>
 800bb70:	2e00      	cmp	r6, #0
 800bb72:	f6bf af47 	bge.w	800ba04 <__ieee754_pow+0x3c>
 800bb76:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800bb7a:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800bb7e:	4325      	orrs	r5, r4
 800bb80:	d108      	bne.n	800bb94 <__ieee754_pow+0x1cc>
 800bb82:	4602      	mov	r2, r0
 800bb84:	460b      	mov	r3, r1
 800bb86:	4610      	mov	r0, r2
 800bb88:	4619      	mov	r1, r3
 800bb8a:	f7f4 faed 	bl	8000168 <__aeabi_dsub>
 800bb8e:	4602      	mov	r2, r0
 800bb90:	460b      	mov	r3, r1
 800bb92:	e79f      	b.n	800bad4 <__ieee754_pow+0x10c>
 800bb94:	2c01      	cmp	r4, #1
 800bb96:	f47f af35 	bne.w	800ba04 <__ieee754_pow+0x3c>
 800bb9a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bb9e:	4619      	mov	r1, r3
 800bba0:	e730      	b.n	800ba04 <__ieee754_pow+0x3c>
 800bba2:	0ff2      	lsrs	r2, r6, #31
 800bba4:	3a01      	subs	r2, #1
 800bba6:	ea52 0c04 	orrs.w	ip, r2, r4
 800bbaa:	d102      	bne.n	800bbb2 <__ieee754_pow+0x1ea>
 800bbac:	4652      	mov	r2, sl
 800bbae:	465b      	mov	r3, fp
 800bbb0:	e7e9      	b.n	800bb86 <__ieee754_pow+0x1be>
 800bbb2:	f04f 0900 	mov.w	r9, #0
 800bbb6:	3c01      	subs	r4, #1
 800bbb8:	4314      	orrs	r4, r2
 800bbba:	bf14      	ite	ne
 800bbbc:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800bc4c <__ieee754_pow+0x284>
 800bbc0:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800bc58 <__ieee754_pow+0x290>
 800bbc4:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800bbc8:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800bbcc:	f240 8104 	bls.w	800bdd8 <__ieee754_pow+0x410>
 800bbd0:	4b22      	ldr	r3, [pc, #136]	@ (800bc5c <__ieee754_pow+0x294>)
 800bbd2:	429f      	cmp	r7, r3
 800bbd4:	4b1e      	ldr	r3, [pc, #120]	@ (800bc50 <__ieee754_pow+0x288>)
 800bbd6:	d913      	bls.n	800bc00 <__ieee754_pow+0x238>
 800bbd8:	429d      	cmp	r5, r3
 800bbda:	d808      	bhi.n	800bbee <__ieee754_pow+0x226>
 800bbdc:	f1b8 0f00 	cmp.w	r8, #0
 800bbe0:	da08      	bge.n	800bbf4 <__ieee754_pow+0x22c>
 800bbe2:	2000      	movs	r0, #0
 800bbe4:	b011      	add	sp, #68	@ 0x44
 800bbe6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbea:	f000 bcb1 	b.w	800c550 <__math_oflow>
 800bbee:	f1b8 0f00 	cmp.w	r8, #0
 800bbf2:	dcf6      	bgt.n	800bbe2 <__ieee754_pow+0x21a>
 800bbf4:	2000      	movs	r0, #0
 800bbf6:	b011      	add	sp, #68	@ 0x44
 800bbf8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbfc:	f000 bca3 	b.w	800c546 <__math_uflow>
 800bc00:	429d      	cmp	r5, r3
 800bc02:	d20c      	bcs.n	800bc1e <__ieee754_pow+0x256>
 800bc04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	f7f4 fed6 	bl	80009bc <__aeabi_dcmplt>
 800bc10:	3800      	subs	r0, #0
 800bc12:	bf18      	it	ne
 800bc14:	2001      	movne	r0, #1
 800bc16:	f1b8 0f00 	cmp.w	r8, #0
 800bc1a:	daec      	bge.n	800bbf6 <__ieee754_pow+0x22e>
 800bc1c:	e7e2      	b.n	800bbe4 <__ieee754_pow+0x21c>
 800bc1e:	4b0b      	ldr	r3, [pc, #44]	@ (800bc4c <__ieee754_pow+0x284>)
 800bc20:	2200      	movs	r2, #0
 800bc22:	429d      	cmp	r5, r3
 800bc24:	d91c      	bls.n	800bc60 <__ieee754_pow+0x298>
 800bc26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	f7f4 fec6 	bl	80009bc <__aeabi_dcmplt>
 800bc30:	3800      	subs	r0, #0
 800bc32:	bf18      	it	ne
 800bc34:	2001      	movne	r0, #1
 800bc36:	f1b8 0f00 	cmp.w	r8, #0
 800bc3a:	dcd3      	bgt.n	800bbe4 <__ieee754_pow+0x21c>
 800bc3c:	e7db      	b.n	800bbf6 <__ieee754_pow+0x22e>
 800bc3e:	bf00      	nop
 800bc40:	fff00000 	.word	0xfff00000
 800bc44:	7ff00000 	.word	0x7ff00000
 800bc48:	433fffff 	.word	0x433fffff
 800bc4c:	3ff00000 	.word	0x3ff00000
 800bc50:	3fefffff 	.word	0x3fefffff
 800bc54:	3fe00000 	.word	0x3fe00000
 800bc58:	bff00000 	.word	0xbff00000
 800bc5c:	43f00000 	.word	0x43f00000
 800bc60:	4b59      	ldr	r3, [pc, #356]	@ (800bdc8 <__ieee754_pow+0x400>)
 800bc62:	f7f4 fa81 	bl	8000168 <__aeabi_dsub>
 800bc66:	a350      	add	r3, pc, #320	@ (adr r3, 800bda8 <__ieee754_pow+0x3e0>)
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	460d      	mov	r5, r1
 800bc70:	f7f4 fc32 	bl	80004d8 <__aeabi_dmul>
 800bc74:	a34e      	add	r3, pc, #312	@ (adr r3, 800bdb0 <__ieee754_pow+0x3e8>)
 800bc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7a:	4606      	mov	r6, r0
 800bc7c:	460f      	mov	r7, r1
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 fc29 	bl	80004d8 <__aeabi_dmul>
 800bc86:	2200      	movs	r2, #0
 800bc88:	4682      	mov	sl, r0
 800bc8a:	468b      	mov	fp, r1
 800bc8c:	4620      	mov	r0, r4
 800bc8e:	4629      	mov	r1, r5
 800bc90:	4b4e      	ldr	r3, [pc, #312]	@ (800bdcc <__ieee754_pow+0x404>)
 800bc92:	f7f4 fc21 	bl	80004d8 <__aeabi_dmul>
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	a147      	add	r1, pc, #284	@ (adr r1, 800bdb8 <__ieee754_pow+0x3f0>)
 800bc9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bca0:	f7f4 fa62 	bl	8000168 <__aeabi_dsub>
 800bca4:	4622      	mov	r2, r4
 800bca6:	462b      	mov	r3, r5
 800bca8:	f7f4 fc16 	bl	80004d8 <__aeabi_dmul>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	4947      	ldr	r1, [pc, #284]	@ (800bdd0 <__ieee754_pow+0x408>)
 800bcb4:	f7f4 fa58 	bl	8000168 <__aeabi_dsub>
 800bcb8:	4622      	mov	r2, r4
 800bcba:	4680      	mov	r8, r0
 800bcbc:	4689      	mov	r9, r1
 800bcbe:	462b      	mov	r3, r5
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	4629      	mov	r1, r5
 800bcc4:	f7f4 fc08 	bl	80004d8 <__aeabi_dmul>
 800bcc8:	4602      	mov	r2, r0
 800bcca:	460b      	mov	r3, r1
 800bccc:	4640      	mov	r0, r8
 800bcce:	4649      	mov	r1, r9
 800bcd0:	f7f4 fc02 	bl	80004d8 <__aeabi_dmul>
 800bcd4:	a33a      	add	r3, pc, #232	@ (adr r3, 800bdc0 <__ieee754_pow+0x3f8>)
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	f7f4 fbfd 	bl	80004d8 <__aeabi_dmul>
 800bcde:	4602      	mov	r2, r0
 800bce0:	460b      	mov	r3, r1
 800bce2:	4650      	mov	r0, sl
 800bce4:	4659      	mov	r1, fp
 800bce6:	f7f4 fa3f 	bl	8000168 <__aeabi_dsub>
 800bcea:	2400      	movs	r4, #0
 800bcec:	4602      	mov	r2, r0
 800bcee:	460b      	mov	r3, r1
 800bcf0:	4680      	mov	r8, r0
 800bcf2:	4689      	mov	r9, r1
 800bcf4:	4630      	mov	r0, r6
 800bcf6:	4639      	mov	r1, r7
 800bcf8:	f7f4 fa38 	bl	800016c <__adddf3>
 800bcfc:	4632      	mov	r2, r6
 800bcfe:	463b      	mov	r3, r7
 800bd00:	4620      	mov	r0, r4
 800bd02:	460d      	mov	r5, r1
 800bd04:	f7f4 fa30 	bl	8000168 <__aeabi_dsub>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4640      	mov	r0, r8
 800bd0e:	4649      	mov	r1, r9
 800bd10:	f7f4 fa2a 	bl	8000168 <__aeabi_dsub>
 800bd14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	9304      	str	r3, [sp, #16]
 800bd20:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800bd24:	4606      	mov	r6, r0
 800bd26:	460f      	mov	r7, r1
 800bd28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd2c:	465b      	mov	r3, fp
 800bd2e:	4652      	mov	r2, sl
 800bd30:	f7f4 fa1a 	bl	8000168 <__aeabi_dsub>
 800bd34:	4622      	mov	r2, r4
 800bd36:	462b      	mov	r3, r5
 800bd38:	f7f4 fbce 	bl	80004d8 <__aeabi_dmul>
 800bd3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd40:	4680      	mov	r8, r0
 800bd42:	4689      	mov	r9, r1
 800bd44:	4630      	mov	r0, r6
 800bd46:	4639      	mov	r1, r7
 800bd48:	f7f4 fbc6 	bl	80004d8 <__aeabi_dmul>
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	4640      	mov	r0, r8
 800bd52:	4649      	mov	r1, r9
 800bd54:	f7f4 fa0a 	bl	800016c <__adddf3>
 800bd58:	465b      	mov	r3, fp
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	460f      	mov	r7, r1
 800bd5e:	4652      	mov	r2, sl
 800bd60:	4620      	mov	r0, r4
 800bd62:	4629      	mov	r1, r5
 800bd64:	f7f4 fbb8 	bl	80004d8 <__aeabi_dmul>
 800bd68:	460b      	mov	r3, r1
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	4689      	mov	r9, r1
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 f9fa 	bl	800016c <__adddf3>
 800bd78:	4b16      	ldr	r3, [pc, #88]	@ (800bdd4 <__ieee754_pow+0x40c>)
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	4299      	cmp	r1, r3
 800bd7e:	460d      	mov	r5, r1
 800bd80:	468b      	mov	fp, r1
 800bd82:	f340 81fd 	ble.w	800c180 <__ieee754_pow+0x7b8>
 800bd86:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800bd8a:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800bd8e:	4303      	orrs	r3, r0
 800bd90:	f000 81dc 	beq.w	800c14c <__ieee754_pow+0x784>
 800bd94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	f7f4 fe0e 	bl	80009bc <__aeabi_dcmplt>
 800bda0:	3800      	subs	r0, #0
 800bda2:	bf18      	it	ne
 800bda4:	2001      	movne	r0, #1
 800bda6:	e71d      	b.n	800bbe4 <__ieee754_pow+0x21c>
 800bda8:	60000000 	.word	0x60000000
 800bdac:	3ff71547 	.word	0x3ff71547
 800bdb0:	f85ddf44 	.word	0xf85ddf44
 800bdb4:	3e54ae0b 	.word	0x3e54ae0b
 800bdb8:	55555555 	.word	0x55555555
 800bdbc:	3fd55555 	.word	0x3fd55555
 800bdc0:	652b82fe 	.word	0x652b82fe
 800bdc4:	3ff71547 	.word	0x3ff71547
 800bdc8:	3ff00000 	.word	0x3ff00000
 800bdcc:	3fd00000 	.word	0x3fd00000
 800bdd0:	3fe00000 	.word	0x3fe00000
 800bdd4:	408fffff 	.word	0x408fffff
 800bdd8:	4ad3      	ldr	r2, [pc, #844]	@ (800c128 <__ieee754_pow+0x760>)
 800bdda:	4032      	ands	r2, r6
 800bddc:	2a00      	cmp	r2, #0
 800bdde:	f040 817a 	bne.w	800c0d6 <__ieee754_pow+0x70e>
 800bde2:	4bd2      	ldr	r3, [pc, #840]	@ (800c12c <__ieee754_pow+0x764>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	f7f4 fb77 	bl	80004d8 <__aeabi_dmul>
 800bdea:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800bdee:	460b      	mov	r3, r1
 800bdf0:	151a      	asrs	r2, r3, #20
 800bdf2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800bdf6:	4422      	add	r2, r4
 800bdf8:	920a      	str	r2, [sp, #40]	@ 0x28
 800bdfa:	4acd      	ldr	r2, [pc, #820]	@ (800c130 <__ieee754_pow+0x768>)
 800bdfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be00:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800be04:	4293      	cmp	r3, r2
 800be06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800be0a:	dd08      	ble.n	800be1e <__ieee754_pow+0x456>
 800be0c:	4ac9      	ldr	r2, [pc, #804]	@ (800c134 <__ieee754_pow+0x76c>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	f340 8163 	ble.w	800c0da <__ieee754_pow+0x712>
 800be14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be16:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800be1a:	3301      	adds	r3, #1
 800be1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800be1e:	2600      	movs	r6, #0
 800be20:	00f3      	lsls	r3, r6, #3
 800be22:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be24:	4bc4      	ldr	r3, [pc, #784]	@ (800c138 <__ieee754_pow+0x770>)
 800be26:	4629      	mov	r1, r5
 800be28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be30:	461a      	mov	r2, r3
 800be32:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800be36:	4623      	mov	r3, r4
 800be38:	4682      	mov	sl, r0
 800be3a:	f7f4 f995 	bl	8000168 <__aeabi_dsub>
 800be3e:	4652      	mov	r2, sl
 800be40:	462b      	mov	r3, r5
 800be42:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800be46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be4a:	f7f4 f98f 	bl	800016c <__adddf3>
 800be4e:	4602      	mov	r2, r0
 800be50:	460b      	mov	r3, r1
 800be52:	2000      	movs	r0, #0
 800be54:	49b9      	ldr	r1, [pc, #740]	@ (800c13c <__ieee754_pow+0x774>)
 800be56:	f7f4 fc69 	bl	800072c <__aeabi_ddiv>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be66:	f7f4 fb37 	bl	80004d8 <__aeabi_dmul>
 800be6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be6e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800be72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800be76:	2300      	movs	r3, #0
 800be78:	2200      	movs	r2, #0
 800be7a:	46ab      	mov	fp, r5
 800be7c:	106d      	asrs	r5, r5, #1
 800be7e:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800be82:	9304      	str	r3, [sp, #16]
 800be84:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800be88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800be8c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800be90:	4640      	mov	r0, r8
 800be92:	4649      	mov	r1, r9
 800be94:	4614      	mov	r4, r2
 800be96:	461d      	mov	r5, r3
 800be98:	f7f4 fb1e 	bl	80004d8 <__aeabi_dmul>
 800be9c:	4602      	mov	r2, r0
 800be9e:	460b      	mov	r3, r1
 800bea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bea4:	f7f4 f960 	bl	8000168 <__aeabi_dsub>
 800bea8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800beac:	4606      	mov	r6, r0
 800beae:	460f      	mov	r7, r1
 800beb0:	4620      	mov	r0, r4
 800beb2:	4629      	mov	r1, r5
 800beb4:	f7f4 f958 	bl	8000168 <__aeabi_dsub>
 800beb8:	4602      	mov	r2, r0
 800beba:	460b      	mov	r3, r1
 800bebc:	4650      	mov	r0, sl
 800bebe:	4659      	mov	r1, fp
 800bec0:	f7f4 f952 	bl	8000168 <__aeabi_dsub>
 800bec4:	4642      	mov	r2, r8
 800bec6:	464b      	mov	r3, r9
 800bec8:	f7f4 fb06 	bl	80004d8 <__aeabi_dmul>
 800becc:	4602      	mov	r2, r0
 800bece:	460b      	mov	r3, r1
 800bed0:	4630      	mov	r0, r6
 800bed2:	4639      	mov	r1, r7
 800bed4:	f7f4 f948 	bl	8000168 <__aeabi_dsub>
 800bed8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bedc:	f7f4 fafc 	bl	80004d8 <__aeabi_dmul>
 800bee0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bee4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bee8:	4610      	mov	r0, r2
 800beea:	4619      	mov	r1, r3
 800beec:	f7f4 faf4 	bl	80004d8 <__aeabi_dmul>
 800bef0:	a37b      	add	r3, pc, #492	@ (adr r3, 800c0e0 <__ieee754_pow+0x718>)
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	4604      	mov	r4, r0
 800bef8:	460d      	mov	r5, r1
 800befa:	f7f4 faed 	bl	80004d8 <__aeabi_dmul>
 800befe:	a37a      	add	r3, pc, #488	@ (adr r3, 800c0e8 <__ieee754_pow+0x720>)
 800bf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf04:	f7f4 f932 	bl	800016c <__adddf3>
 800bf08:	4622      	mov	r2, r4
 800bf0a:	462b      	mov	r3, r5
 800bf0c:	f7f4 fae4 	bl	80004d8 <__aeabi_dmul>
 800bf10:	a377      	add	r3, pc, #476	@ (adr r3, 800c0f0 <__ieee754_pow+0x728>)
 800bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf16:	f7f4 f929 	bl	800016c <__adddf3>
 800bf1a:	4622      	mov	r2, r4
 800bf1c:	462b      	mov	r3, r5
 800bf1e:	f7f4 fadb 	bl	80004d8 <__aeabi_dmul>
 800bf22:	a375      	add	r3, pc, #468	@ (adr r3, 800c0f8 <__ieee754_pow+0x730>)
 800bf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf28:	f7f4 f920 	bl	800016c <__adddf3>
 800bf2c:	4622      	mov	r2, r4
 800bf2e:	462b      	mov	r3, r5
 800bf30:	f7f4 fad2 	bl	80004d8 <__aeabi_dmul>
 800bf34:	a372      	add	r3, pc, #456	@ (adr r3, 800c100 <__ieee754_pow+0x738>)
 800bf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3a:	f7f4 f917 	bl	800016c <__adddf3>
 800bf3e:	4622      	mov	r2, r4
 800bf40:	462b      	mov	r3, r5
 800bf42:	f7f4 fac9 	bl	80004d8 <__aeabi_dmul>
 800bf46:	a370      	add	r3, pc, #448	@ (adr r3, 800c108 <__ieee754_pow+0x740>)
 800bf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4c:	f7f4 f90e 	bl	800016c <__adddf3>
 800bf50:	4622      	mov	r2, r4
 800bf52:	4606      	mov	r6, r0
 800bf54:	460f      	mov	r7, r1
 800bf56:	462b      	mov	r3, r5
 800bf58:	4620      	mov	r0, r4
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	f7f4 fabc 	bl	80004d8 <__aeabi_dmul>
 800bf60:	4602      	mov	r2, r0
 800bf62:	460b      	mov	r3, r1
 800bf64:	4630      	mov	r0, r6
 800bf66:	4639      	mov	r1, r7
 800bf68:	f7f4 fab6 	bl	80004d8 <__aeabi_dmul>
 800bf6c:	4604      	mov	r4, r0
 800bf6e:	460d      	mov	r5, r1
 800bf70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf74:	4642      	mov	r2, r8
 800bf76:	464b      	mov	r3, r9
 800bf78:	f7f4 f8f8 	bl	800016c <__adddf3>
 800bf7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bf80:	f7f4 faaa 	bl	80004d8 <__aeabi_dmul>
 800bf84:	4622      	mov	r2, r4
 800bf86:	462b      	mov	r3, r5
 800bf88:	f7f4 f8f0 	bl	800016c <__adddf3>
 800bf8c:	4642      	mov	r2, r8
 800bf8e:	4682      	mov	sl, r0
 800bf90:	468b      	mov	fp, r1
 800bf92:	464b      	mov	r3, r9
 800bf94:	4640      	mov	r0, r8
 800bf96:	4649      	mov	r1, r9
 800bf98:	f7f4 fa9e 	bl	80004d8 <__aeabi_dmul>
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	4b68      	ldr	r3, [pc, #416]	@ (800c140 <__ieee754_pow+0x778>)
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	460f      	mov	r7, r1
 800bfa4:	f7f4 f8e2 	bl	800016c <__adddf3>
 800bfa8:	4652      	mov	r2, sl
 800bfaa:	465b      	mov	r3, fp
 800bfac:	f7f4 f8de 	bl	800016c <__adddf3>
 800bfb0:	2400      	movs	r4, #0
 800bfb2:	460d      	mov	r5, r1
 800bfb4:	4622      	mov	r2, r4
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	4640      	mov	r0, r8
 800bfba:	4649      	mov	r1, r9
 800bfbc:	f7f4 fa8c 	bl	80004d8 <__aeabi_dmul>
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	4680      	mov	r8, r0
 800bfc4:	4689      	mov	r9, r1
 800bfc6:	4620      	mov	r0, r4
 800bfc8:	4629      	mov	r1, r5
 800bfca:	4b5d      	ldr	r3, [pc, #372]	@ (800c140 <__ieee754_pow+0x778>)
 800bfcc:	f7f4 f8cc 	bl	8000168 <__aeabi_dsub>
 800bfd0:	4632      	mov	r2, r6
 800bfd2:	463b      	mov	r3, r7
 800bfd4:	f7f4 f8c8 	bl	8000168 <__aeabi_dsub>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	460b      	mov	r3, r1
 800bfdc:	4650      	mov	r0, sl
 800bfde:	4659      	mov	r1, fp
 800bfe0:	f7f4 f8c2 	bl	8000168 <__aeabi_dsub>
 800bfe4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bfe8:	f7f4 fa76 	bl	80004d8 <__aeabi_dmul>
 800bfec:	4622      	mov	r2, r4
 800bfee:	4606      	mov	r6, r0
 800bff0:	460f      	mov	r7, r1
 800bff2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bff6:	462b      	mov	r3, r5
 800bff8:	f7f4 fa6e 	bl	80004d8 <__aeabi_dmul>
 800bffc:	4602      	mov	r2, r0
 800bffe:	460b      	mov	r3, r1
 800c000:	4630      	mov	r0, r6
 800c002:	4639      	mov	r1, r7
 800c004:	f7f4 f8b2 	bl	800016c <__adddf3>
 800c008:	2400      	movs	r4, #0
 800c00a:	4606      	mov	r6, r0
 800c00c:	460f      	mov	r7, r1
 800c00e:	4602      	mov	r2, r0
 800c010:	460b      	mov	r3, r1
 800c012:	4640      	mov	r0, r8
 800c014:	4649      	mov	r1, r9
 800c016:	f7f4 f8a9 	bl	800016c <__adddf3>
 800c01a:	a33d      	add	r3, pc, #244	@ (adr r3, 800c110 <__ieee754_pow+0x748>)
 800c01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c020:	4620      	mov	r0, r4
 800c022:	460d      	mov	r5, r1
 800c024:	f7f4 fa58 	bl	80004d8 <__aeabi_dmul>
 800c028:	4642      	mov	r2, r8
 800c02a:	464b      	mov	r3, r9
 800c02c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c030:	4620      	mov	r0, r4
 800c032:	4629      	mov	r1, r5
 800c034:	f7f4 f898 	bl	8000168 <__aeabi_dsub>
 800c038:	4602      	mov	r2, r0
 800c03a:	460b      	mov	r3, r1
 800c03c:	4630      	mov	r0, r6
 800c03e:	4639      	mov	r1, r7
 800c040:	f7f4 f892 	bl	8000168 <__aeabi_dsub>
 800c044:	a334      	add	r3, pc, #208	@ (adr r3, 800c118 <__ieee754_pow+0x750>)
 800c046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04a:	f7f4 fa45 	bl	80004d8 <__aeabi_dmul>
 800c04e:	a334      	add	r3, pc, #208	@ (adr r3, 800c120 <__ieee754_pow+0x758>)
 800c050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c054:	4606      	mov	r6, r0
 800c056:	460f      	mov	r7, r1
 800c058:	4620      	mov	r0, r4
 800c05a:	4629      	mov	r1, r5
 800c05c:	f7f4 fa3c 	bl	80004d8 <__aeabi_dmul>
 800c060:	4602      	mov	r2, r0
 800c062:	460b      	mov	r3, r1
 800c064:	4630      	mov	r0, r6
 800c066:	4639      	mov	r1, r7
 800c068:	f7f4 f880 	bl	800016c <__adddf3>
 800c06c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c06e:	4b35      	ldr	r3, [pc, #212]	@ (800c144 <__ieee754_pow+0x77c>)
 800c070:	2400      	movs	r4, #0
 800c072:	4413      	add	r3, r2
 800c074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c078:	f7f4 f878 	bl	800016c <__adddf3>
 800c07c:	4682      	mov	sl, r0
 800c07e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c080:	468b      	mov	fp, r1
 800c082:	f7f4 f9bf 	bl	8000404 <__aeabi_i2d>
 800c086:	4606      	mov	r6, r0
 800c088:	460f      	mov	r7, r1
 800c08a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c08c:	4b2e      	ldr	r3, [pc, #184]	@ (800c148 <__ieee754_pow+0x780>)
 800c08e:	4413      	add	r3, r2
 800c090:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c094:	4652      	mov	r2, sl
 800c096:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c09a:	465b      	mov	r3, fp
 800c09c:	f7f4 f866 	bl	800016c <__adddf3>
 800c0a0:	4642      	mov	r2, r8
 800c0a2:	464b      	mov	r3, r9
 800c0a4:	f7f4 f862 	bl	800016c <__adddf3>
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	463b      	mov	r3, r7
 800c0ac:	f7f4 f85e 	bl	800016c <__adddf3>
 800c0b0:	4632      	mov	r2, r6
 800c0b2:	463b      	mov	r3, r7
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	460d      	mov	r5, r1
 800c0b8:	f7f4 f856 	bl	8000168 <__aeabi_dsub>
 800c0bc:	4642      	mov	r2, r8
 800c0be:	464b      	mov	r3, r9
 800c0c0:	f7f4 f852 	bl	8000168 <__aeabi_dsub>
 800c0c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c0c8:	f7f4 f84e 	bl	8000168 <__aeabi_dsub>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	4650      	mov	r0, sl
 800c0d2:	4659      	mov	r1, fp
 800c0d4:	e61c      	b.n	800bd10 <__ieee754_pow+0x348>
 800c0d6:	2400      	movs	r4, #0
 800c0d8:	e68a      	b.n	800bdf0 <__ieee754_pow+0x428>
 800c0da:	2601      	movs	r6, #1
 800c0dc:	e6a0      	b.n	800be20 <__ieee754_pow+0x458>
 800c0de:	bf00      	nop
 800c0e0:	4a454eef 	.word	0x4a454eef
 800c0e4:	3fca7e28 	.word	0x3fca7e28
 800c0e8:	93c9db65 	.word	0x93c9db65
 800c0ec:	3fcd864a 	.word	0x3fcd864a
 800c0f0:	a91d4101 	.word	0xa91d4101
 800c0f4:	3fd17460 	.word	0x3fd17460
 800c0f8:	518f264d 	.word	0x518f264d
 800c0fc:	3fd55555 	.word	0x3fd55555
 800c100:	db6fabff 	.word	0xdb6fabff
 800c104:	3fdb6db6 	.word	0x3fdb6db6
 800c108:	33333303 	.word	0x33333303
 800c10c:	3fe33333 	.word	0x3fe33333
 800c110:	e0000000 	.word	0xe0000000
 800c114:	3feec709 	.word	0x3feec709
 800c118:	dc3a03fd 	.word	0xdc3a03fd
 800c11c:	3feec709 	.word	0x3feec709
 800c120:	145b01f5 	.word	0x145b01f5
 800c124:	be3e2fe0 	.word	0xbe3e2fe0
 800c128:	7ff00000 	.word	0x7ff00000
 800c12c:	43400000 	.word	0x43400000
 800c130:	0003988e 	.word	0x0003988e
 800c134:	000bb679 	.word	0x000bb679
 800c138:	0800de68 	.word	0x0800de68
 800c13c:	3ff00000 	.word	0x3ff00000
 800c140:	40080000 	.word	0x40080000
 800c144:	0800de48 	.word	0x0800de48
 800c148:	0800de58 	.word	0x0800de58
 800c14c:	a39a      	add	r3, pc, #616	@ (adr r3, 800c3b8 <__ieee754_pow+0x9f0>)
 800c14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c152:	4630      	mov	r0, r6
 800c154:	4639      	mov	r1, r7
 800c156:	f7f4 f809 	bl	800016c <__adddf3>
 800c15a:	4642      	mov	r2, r8
 800c15c:	e9cd 0100 	strd	r0, r1, [sp]
 800c160:	464b      	mov	r3, r9
 800c162:	4620      	mov	r0, r4
 800c164:	4629      	mov	r1, r5
 800c166:	f7f3 ffff 	bl	8000168 <__aeabi_dsub>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c172:	f7f4 fc41 	bl	80009f8 <__aeabi_dcmpgt>
 800c176:	2800      	cmp	r0, #0
 800c178:	f47f ae0c 	bne.w	800bd94 <__ieee754_pow+0x3cc>
 800c17c:	4ba0      	ldr	r3, [pc, #640]	@ (800c400 <__ieee754_pow+0xa38>)
 800c17e:	e022      	b.n	800c1c6 <__ieee754_pow+0x7fe>
 800c180:	4ca0      	ldr	r4, [pc, #640]	@ (800c404 <__ieee754_pow+0xa3c>)
 800c182:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c186:	42a3      	cmp	r3, r4
 800c188:	d919      	bls.n	800c1be <__ieee754_pow+0x7f6>
 800c18a:	4b9f      	ldr	r3, [pc, #636]	@ (800c408 <__ieee754_pow+0xa40>)
 800c18c:	440b      	add	r3, r1
 800c18e:	4303      	orrs	r3, r0
 800c190:	d009      	beq.n	800c1a6 <__ieee754_pow+0x7de>
 800c192:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c196:	2200      	movs	r2, #0
 800c198:	2300      	movs	r3, #0
 800c19a:	f7f4 fc0f 	bl	80009bc <__aeabi_dcmplt>
 800c19e:	3800      	subs	r0, #0
 800c1a0:	bf18      	it	ne
 800c1a2:	2001      	movne	r0, #1
 800c1a4:	e527      	b.n	800bbf6 <__ieee754_pow+0x22e>
 800c1a6:	4642      	mov	r2, r8
 800c1a8:	464b      	mov	r3, r9
 800c1aa:	f7f3 ffdd 	bl	8000168 <__aeabi_dsub>
 800c1ae:	4632      	mov	r2, r6
 800c1b0:	463b      	mov	r3, r7
 800c1b2:	f7f4 fc17 	bl	80009e4 <__aeabi_dcmpge>
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	d1eb      	bne.n	800c192 <__ieee754_pow+0x7ca>
 800c1ba:	4b94      	ldr	r3, [pc, #592]	@ (800c40c <__ieee754_pow+0xa44>)
 800c1bc:	e003      	b.n	800c1c6 <__ieee754_pow+0x7fe>
 800c1be:	4a94      	ldr	r2, [pc, #592]	@ (800c410 <__ieee754_pow+0xa48>)
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	f240 80e1 	bls.w	800c388 <__ieee754_pow+0x9c0>
 800c1c6:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800c1ca:	151b      	asrs	r3, r3, #20
 800c1cc:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800c1d0:	fa4a fa03 	asr.w	sl, sl, r3
 800c1d4:	44da      	add	sl, fp
 800c1d6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c1da:	488e      	ldr	r0, [pc, #568]	@ (800c414 <__ieee754_pow+0xa4c>)
 800c1dc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c1e0:	4108      	asrs	r0, r1
 800c1e2:	ea00 030a 	and.w	r3, r0, sl
 800c1e6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c1ea:	f1c1 0114 	rsb	r1, r1, #20
 800c1ee:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c1f2:	4640      	mov	r0, r8
 800c1f4:	fa4a fa01 	asr.w	sl, sl, r1
 800c1f8:	f1bb 0f00 	cmp.w	fp, #0
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	f04f 0200 	mov.w	r2, #0
 800c202:	bfb8      	it	lt
 800c204:	f1ca 0a00 	rsblt	sl, sl, #0
 800c208:	f7f3 ffae 	bl	8000168 <__aeabi_dsub>
 800c20c:	4680      	mov	r8, r0
 800c20e:	4689      	mov	r9, r1
 800c210:	2400      	movs	r4, #0
 800c212:	4632      	mov	r2, r6
 800c214:	463b      	mov	r3, r7
 800c216:	4640      	mov	r0, r8
 800c218:	4649      	mov	r1, r9
 800c21a:	f7f3 ffa7 	bl	800016c <__adddf3>
 800c21e:	a368      	add	r3, pc, #416	@ (adr r3, 800c3c0 <__ieee754_pow+0x9f8>)
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	4620      	mov	r0, r4
 800c226:	460d      	mov	r5, r1
 800c228:	f7f4 f956 	bl	80004d8 <__aeabi_dmul>
 800c22c:	4642      	mov	r2, r8
 800c22e:	464b      	mov	r3, r9
 800c230:	e9cd 0100 	strd	r0, r1, [sp]
 800c234:	4620      	mov	r0, r4
 800c236:	4629      	mov	r1, r5
 800c238:	f7f3 ff96 	bl	8000168 <__aeabi_dsub>
 800c23c:	4602      	mov	r2, r0
 800c23e:	460b      	mov	r3, r1
 800c240:	4630      	mov	r0, r6
 800c242:	4639      	mov	r1, r7
 800c244:	f7f3 ff90 	bl	8000168 <__aeabi_dsub>
 800c248:	a35f      	add	r3, pc, #380	@ (adr r3, 800c3c8 <__ieee754_pow+0xa00>)
 800c24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24e:	f7f4 f943 	bl	80004d8 <__aeabi_dmul>
 800c252:	a35f      	add	r3, pc, #380	@ (adr r3, 800c3d0 <__ieee754_pow+0xa08>)
 800c254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c258:	4680      	mov	r8, r0
 800c25a:	4689      	mov	r9, r1
 800c25c:	4620      	mov	r0, r4
 800c25e:	4629      	mov	r1, r5
 800c260:	f7f4 f93a 	bl	80004d8 <__aeabi_dmul>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4640      	mov	r0, r8
 800c26a:	4649      	mov	r1, r9
 800c26c:	f7f3 ff7e 	bl	800016c <__adddf3>
 800c270:	4604      	mov	r4, r0
 800c272:	460d      	mov	r5, r1
 800c274:	4602      	mov	r2, r0
 800c276:	460b      	mov	r3, r1
 800c278:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c27c:	f7f3 ff76 	bl	800016c <__adddf3>
 800c280:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c284:	4680      	mov	r8, r0
 800c286:	4689      	mov	r9, r1
 800c288:	f7f3 ff6e 	bl	8000168 <__aeabi_dsub>
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	4620      	mov	r0, r4
 800c292:	4629      	mov	r1, r5
 800c294:	f7f3 ff68 	bl	8000168 <__aeabi_dsub>
 800c298:	4642      	mov	r2, r8
 800c29a:	4606      	mov	r6, r0
 800c29c:	460f      	mov	r7, r1
 800c29e:	464b      	mov	r3, r9
 800c2a0:	4640      	mov	r0, r8
 800c2a2:	4649      	mov	r1, r9
 800c2a4:	f7f4 f918 	bl	80004d8 <__aeabi_dmul>
 800c2a8:	a34b      	add	r3, pc, #300	@ (adr r3, 800c3d8 <__ieee754_pow+0xa10>)
 800c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	460d      	mov	r5, r1
 800c2b2:	f7f4 f911 	bl	80004d8 <__aeabi_dmul>
 800c2b6:	a34a      	add	r3, pc, #296	@ (adr r3, 800c3e0 <__ieee754_pow+0xa18>)
 800c2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2bc:	f7f3 ff54 	bl	8000168 <__aeabi_dsub>
 800c2c0:	4622      	mov	r2, r4
 800c2c2:	462b      	mov	r3, r5
 800c2c4:	f7f4 f908 	bl	80004d8 <__aeabi_dmul>
 800c2c8:	a347      	add	r3, pc, #284	@ (adr r3, 800c3e8 <__ieee754_pow+0xa20>)
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f7f3 ff4d 	bl	800016c <__adddf3>
 800c2d2:	4622      	mov	r2, r4
 800c2d4:	462b      	mov	r3, r5
 800c2d6:	f7f4 f8ff 	bl	80004d8 <__aeabi_dmul>
 800c2da:	a345      	add	r3, pc, #276	@ (adr r3, 800c3f0 <__ieee754_pow+0xa28>)
 800c2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e0:	f7f3 ff42 	bl	8000168 <__aeabi_dsub>
 800c2e4:	4622      	mov	r2, r4
 800c2e6:	462b      	mov	r3, r5
 800c2e8:	f7f4 f8f6 	bl	80004d8 <__aeabi_dmul>
 800c2ec:	a342      	add	r3, pc, #264	@ (adr r3, 800c3f8 <__ieee754_pow+0xa30>)
 800c2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f2:	f7f3 ff3b 	bl	800016c <__adddf3>
 800c2f6:	4622      	mov	r2, r4
 800c2f8:	462b      	mov	r3, r5
 800c2fa:	f7f4 f8ed 	bl	80004d8 <__aeabi_dmul>
 800c2fe:	4602      	mov	r2, r0
 800c300:	460b      	mov	r3, r1
 800c302:	4640      	mov	r0, r8
 800c304:	4649      	mov	r1, r9
 800c306:	f7f3 ff2f 	bl	8000168 <__aeabi_dsub>
 800c30a:	4604      	mov	r4, r0
 800c30c:	460d      	mov	r5, r1
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	4640      	mov	r0, r8
 800c314:	4649      	mov	r1, r9
 800c316:	f7f4 f8df 	bl	80004d8 <__aeabi_dmul>
 800c31a:	2200      	movs	r2, #0
 800c31c:	e9cd 0100 	strd	r0, r1, [sp]
 800c320:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c324:	4620      	mov	r0, r4
 800c326:	4629      	mov	r1, r5
 800c328:	f7f3 ff1e 	bl	8000168 <__aeabi_dsub>
 800c32c:	4602      	mov	r2, r0
 800c32e:	460b      	mov	r3, r1
 800c330:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c334:	f7f4 f9fa 	bl	800072c <__aeabi_ddiv>
 800c338:	4632      	mov	r2, r6
 800c33a:	4604      	mov	r4, r0
 800c33c:	460d      	mov	r5, r1
 800c33e:	463b      	mov	r3, r7
 800c340:	4640      	mov	r0, r8
 800c342:	4649      	mov	r1, r9
 800c344:	f7f4 f8c8 	bl	80004d8 <__aeabi_dmul>
 800c348:	4632      	mov	r2, r6
 800c34a:	463b      	mov	r3, r7
 800c34c:	f7f3 ff0e 	bl	800016c <__adddf3>
 800c350:	4602      	mov	r2, r0
 800c352:	460b      	mov	r3, r1
 800c354:	4620      	mov	r0, r4
 800c356:	4629      	mov	r1, r5
 800c358:	f7f3 ff06 	bl	8000168 <__aeabi_dsub>
 800c35c:	4642      	mov	r2, r8
 800c35e:	464b      	mov	r3, r9
 800c360:	f7f3 ff02 	bl	8000168 <__aeabi_dsub>
 800c364:	4602      	mov	r2, r0
 800c366:	460b      	mov	r3, r1
 800c368:	2000      	movs	r0, #0
 800c36a:	492b      	ldr	r1, [pc, #172]	@ (800c418 <__ieee754_pow+0xa50>)
 800c36c:	f7f3 fefc 	bl	8000168 <__aeabi_dsub>
 800c370:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c374:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800c378:	da09      	bge.n	800c38e <__ieee754_pow+0x9c6>
 800c37a:	4652      	mov	r2, sl
 800c37c:	f000 f854 	bl	800c428 <scalbn>
 800c380:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c384:	f7ff bb89 	b.w	800ba9a <__ieee754_pow+0xd2>
 800c388:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c38c:	e740      	b.n	800c210 <__ieee754_pow+0x848>
 800c38e:	4621      	mov	r1, r4
 800c390:	e7f6      	b.n	800c380 <__ieee754_pow+0x9b8>
 800c392:	2000      	movs	r0, #0
 800c394:	4920      	ldr	r1, [pc, #128]	@ (800c418 <__ieee754_pow+0xa50>)
 800c396:	f7ff bb35 	b.w	800ba04 <__ieee754_pow+0x3c>
 800c39a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c39e:	f7ff bb31 	b.w	800ba04 <__ieee754_pow+0x3c>
 800c3a2:	4650      	mov	r0, sl
 800c3a4:	4659      	mov	r1, fp
 800c3a6:	f7ff bb2d 	b.w	800ba04 <__ieee754_pow+0x3c>
 800c3aa:	460c      	mov	r4, r1
 800c3ac:	f7ff bb87 	b.w	800babe <__ieee754_pow+0xf6>
 800c3b0:	2400      	movs	r4, #0
 800c3b2:	f7ff bb69 	b.w	800ba88 <__ieee754_pow+0xc0>
 800c3b6:	bf00      	nop
 800c3b8:	652b82fe 	.word	0x652b82fe
 800c3bc:	3c971547 	.word	0x3c971547
 800c3c0:	00000000 	.word	0x00000000
 800c3c4:	3fe62e43 	.word	0x3fe62e43
 800c3c8:	fefa39ef 	.word	0xfefa39ef
 800c3cc:	3fe62e42 	.word	0x3fe62e42
 800c3d0:	0ca86c39 	.word	0x0ca86c39
 800c3d4:	be205c61 	.word	0xbe205c61
 800c3d8:	72bea4d0 	.word	0x72bea4d0
 800c3dc:	3e663769 	.word	0x3e663769
 800c3e0:	c5d26bf1 	.word	0xc5d26bf1
 800c3e4:	3ebbbd41 	.word	0x3ebbbd41
 800c3e8:	af25de2c 	.word	0xaf25de2c
 800c3ec:	3f11566a 	.word	0x3f11566a
 800c3f0:	16bebd93 	.word	0x16bebd93
 800c3f4:	3f66c16c 	.word	0x3f66c16c
 800c3f8:	5555553e 	.word	0x5555553e
 800c3fc:	3fc55555 	.word	0x3fc55555
 800c400:	40900000 	.word	0x40900000
 800c404:	4090cbff 	.word	0x4090cbff
 800c408:	3f6f3400 	.word	0x3f6f3400
 800c40c:	4090cc00 	.word	0x4090cc00
 800c410:	3fe00000 	.word	0x3fe00000
 800c414:	fff00000 	.word	0xfff00000
 800c418:	3ff00000 	.word	0x3ff00000

0800c41c <fabs>:
 800c41c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c420:	4619      	mov	r1, r3
 800c422:	4770      	bx	lr
 800c424:	0000      	movs	r0, r0
	...

0800c428 <scalbn>:
 800c428:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800c42c:	4616      	mov	r6, r2
 800c42e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c432:	4683      	mov	fp, r0
 800c434:	468c      	mov	ip, r1
 800c436:	460b      	mov	r3, r1
 800c438:	b982      	cbnz	r2, 800c45c <scalbn+0x34>
 800c43a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c43e:	4303      	orrs	r3, r0
 800c440:	d035      	beq.n	800c4ae <scalbn+0x86>
 800c442:	4b2d      	ldr	r3, [pc, #180]	@ (800c4f8 <scalbn+0xd0>)
 800c444:	2200      	movs	r2, #0
 800c446:	f7f4 f847 	bl	80004d8 <__aeabi_dmul>
 800c44a:	4b2c      	ldr	r3, [pc, #176]	@ (800c4fc <scalbn+0xd4>)
 800c44c:	4683      	mov	fp, r0
 800c44e:	429e      	cmp	r6, r3
 800c450:	468c      	mov	ip, r1
 800c452:	da0d      	bge.n	800c470 <scalbn+0x48>
 800c454:	a324      	add	r3, pc, #144	@ (adr r3, 800c4e8 <scalbn+0xc0>)
 800c456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45a:	e019      	b.n	800c490 <scalbn+0x68>
 800c45c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800c460:	42ba      	cmp	r2, r7
 800c462:	d109      	bne.n	800c478 <scalbn+0x50>
 800c464:	4602      	mov	r2, r0
 800c466:	f7f3 fe81 	bl	800016c <__adddf3>
 800c46a:	4683      	mov	fp, r0
 800c46c:	468c      	mov	ip, r1
 800c46e:	e01e      	b.n	800c4ae <scalbn+0x86>
 800c470:	460b      	mov	r3, r1
 800c472:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c476:	3a36      	subs	r2, #54	@ 0x36
 800c478:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c47c:	428e      	cmp	r6, r1
 800c47e:	dd0a      	ble.n	800c496 <scalbn+0x6e>
 800c480:	a31b      	add	r3, pc, #108	@ (adr r3, 800c4f0 <scalbn+0xc8>)
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	4665      	mov	r5, ip
 800c488:	f363 051e 	bfi	r5, r3, #0, #31
 800c48c:	4629      	mov	r1, r5
 800c48e:	481c      	ldr	r0, [pc, #112]	@ (800c500 <scalbn+0xd8>)
 800c490:	f7f4 f822 	bl	80004d8 <__aeabi_dmul>
 800c494:	e7e9      	b.n	800c46a <scalbn+0x42>
 800c496:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c49a:	4432      	add	r2, r6
 800c49c:	428a      	cmp	r2, r1
 800c49e:	dcef      	bgt.n	800c480 <scalbn+0x58>
 800c4a0:	2a00      	cmp	r2, #0
 800c4a2:	dd08      	ble.n	800c4b6 <scalbn+0x8e>
 800c4a4:	f36f 531e 	bfc	r3, #20, #11
 800c4a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c4ac:	46ac      	mov	ip, r5
 800c4ae:	4658      	mov	r0, fp
 800c4b0:	4661      	mov	r1, ip
 800c4b2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800c4b6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c4ba:	da09      	bge.n	800c4d0 <scalbn+0xa8>
 800c4bc:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800c4c0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800c4c4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800c4c8:	480e      	ldr	r0, [pc, #56]	@ (800c504 <scalbn+0xdc>)
 800c4ca:	f041 011f 	orr.w	r1, r1, #31
 800c4ce:	e7c1      	b.n	800c454 <scalbn+0x2c>
 800c4d0:	3236      	adds	r2, #54	@ 0x36
 800c4d2:	f36f 531e 	bfc	r3, #20, #11
 800c4d6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c4da:	4658      	mov	r0, fp
 800c4dc:	4629      	mov	r1, r5
 800c4de:	2200      	movs	r2, #0
 800c4e0:	4b09      	ldr	r3, [pc, #36]	@ (800c508 <scalbn+0xe0>)
 800c4e2:	e7d5      	b.n	800c490 <scalbn+0x68>
 800c4e4:	f3af 8000 	nop.w
 800c4e8:	c2f8f359 	.word	0xc2f8f359
 800c4ec:	01a56e1f 	.word	0x01a56e1f
 800c4f0:	8800759c 	.word	0x8800759c
 800c4f4:	7e37e43c 	.word	0x7e37e43c
 800c4f8:	43500000 	.word	0x43500000
 800c4fc:	ffff3cb0 	.word	0xffff3cb0
 800c500:	8800759c 	.word	0x8800759c
 800c504:	c2f8f359 	.word	0xc2f8f359
 800c508:	3c900000 	.word	0x3c900000

0800c50c <with_errno>:
 800c50c:	b570      	push	{r4, r5, r6, lr}
 800c50e:	4604      	mov	r4, r0
 800c510:	460d      	mov	r5, r1
 800c512:	4616      	mov	r6, r2
 800c514:	f7fe fd62 	bl	800afdc <__errno>
 800c518:	4629      	mov	r1, r5
 800c51a:	6006      	str	r6, [r0, #0]
 800c51c:	4620      	mov	r0, r4
 800c51e:	bd70      	pop	{r4, r5, r6, pc}

0800c520 <xflow>:
 800c520:	b513      	push	{r0, r1, r4, lr}
 800c522:	4604      	mov	r4, r0
 800c524:	4619      	mov	r1, r3
 800c526:	4610      	mov	r0, r2
 800c528:	b10c      	cbz	r4, 800c52e <xflow+0xe>
 800c52a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c52e:	e9cd 2300 	strd	r2, r3, [sp]
 800c532:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c536:	f7f3 ffcf 	bl	80004d8 <__aeabi_dmul>
 800c53a:	2222      	movs	r2, #34	@ 0x22
 800c53c:	b002      	add	sp, #8
 800c53e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c542:	f7ff bfe3 	b.w	800c50c <with_errno>

0800c546 <__math_uflow>:
 800c546:	2200      	movs	r2, #0
 800c548:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c54c:	f7ff bfe8 	b.w	800c520 <xflow>

0800c550 <__math_oflow>:
 800c550:	2200      	movs	r2, #0
 800c552:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800c556:	f7ff bfe3 	b.w	800c520 <xflow>
	...

0800c55c <__ieee754_sqrt>:
 800c55c:	4a65      	ldr	r2, [pc, #404]	@ (800c6f4 <__ieee754_sqrt+0x198>)
 800c55e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c562:	438a      	bics	r2, r1
 800c564:	4606      	mov	r6, r0
 800c566:	460f      	mov	r7, r1
 800c568:	460b      	mov	r3, r1
 800c56a:	4604      	mov	r4, r0
 800c56c:	d10e      	bne.n	800c58c <__ieee754_sqrt+0x30>
 800c56e:	4602      	mov	r2, r0
 800c570:	f7f3 ffb2 	bl	80004d8 <__aeabi_dmul>
 800c574:	4602      	mov	r2, r0
 800c576:	460b      	mov	r3, r1
 800c578:	4630      	mov	r0, r6
 800c57a:	4639      	mov	r1, r7
 800c57c:	f7f3 fdf6 	bl	800016c <__adddf3>
 800c580:	4606      	mov	r6, r0
 800c582:	460f      	mov	r7, r1
 800c584:	4630      	mov	r0, r6
 800c586:	4639      	mov	r1, r7
 800c588:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58c:	2900      	cmp	r1, #0
 800c58e:	dc0c      	bgt.n	800c5aa <__ieee754_sqrt+0x4e>
 800c590:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800c594:	4302      	orrs	r2, r0
 800c596:	d0f5      	beq.n	800c584 <__ieee754_sqrt+0x28>
 800c598:	b189      	cbz	r1, 800c5be <__ieee754_sqrt+0x62>
 800c59a:	4602      	mov	r2, r0
 800c59c:	f7f3 fde4 	bl	8000168 <__aeabi_dsub>
 800c5a0:	4602      	mov	r2, r0
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	f7f4 f8c2 	bl	800072c <__aeabi_ddiv>
 800c5a8:	e7ea      	b.n	800c580 <__ieee754_sqrt+0x24>
 800c5aa:	150a      	asrs	r2, r1, #20
 800c5ac:	d115      	bne.n	800c5da <__ieee754_sqrt+0x7e>
 800c5ae:	2100      	movs	r1, #0
 800c5b0:	e009      	b.n	800c5c6 <__ieee754_sqrt+0x6a>
 800c5b2:	0ae3      	lsrs	r3, r4, #11
 800c5b4:	3a15      	subs	r2, #21
 800c5b6:	0564      	lsls	r4, r4, #21
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d0fa      	beq.n	800c5b2 <__ieee754_sqrt+0x56>
 800c5bc:	e7f7      	b.n	800c5ae <__ieee754_sqrt+0x52>
 800c5be:	460a      	mov	r2, r1
 800c5c0:	e7fa      	b.n	800c5b8 <__ieee754_sqrt+0x5c>
 800c5c2:	005b      	lsls	r3, r3, #1
 800c5c4:	3101      	adds	r1, #1
 800c5c6:	02d8      	lsls	r0, r3, #11
 800c5c8:	d5fb      	bpl.n	800c5c2 <__ieee754_sqrt+0x66>
 800c5ca:	1e48      	subs	r0, r1, #1
 800c5cc:	1a12      	subs	r2, r2, r0
 800c5ce:	f1c1 0020 	rsb	r0, r1, #32
 800c5d2:	fa24 f000 	lsr.w	r0, r4, r0
 800c5d6:	4303      	orrs	r3, r0
 800c5d8:	408c      	lsls	r4, r1
 800c5da:	2700      	movs	r7, #0
 800c5dc:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800c5e0:	2116      	movs	r1, #22
 800c5e2:	07d2      	lsls	r2, r2, #31
 800c5e4:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c5e8:	463a      	mov	r2, r7
 800c5ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c5f2:	bf5c      	itt	pl
 800c5f4:	005b      	lslpl	r3, r3, #1
 800c5f6:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c5fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c5fe:	bf58      	it	pl
 800c600:	0064      	lslpl	r4, r4, #1
 800c602:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c606:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c60a:	0064      	lsls	r4, r4, #1
 800c60c:	1815      	adds	r5, r2, r0
 800c60e:	429d      	cmp	r5, r3
 800c610:	bfde      	ittt	le
 800c612:	182a      	addle	r2, r5, r0
 800c614:	1b5b      	suble	r3, r3, r5
 800c616:	183f      	addle	r7, r7, r0
 800c618:	0fe5      	lsrs	r5, r4, #31
 800c61a:	3901      	subs	r1, #1
 800c61c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c620:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c624:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c628:	d1f0      	bne.n	800c60c <__ieee754_sqrt+0xb0>
 800c62a:	460d      	mov	r5, r1
 800c62c:	2620      	movs	r6, #32
 800c62e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c632:	4293      	cmp	r3, r2
 800c634:	eb00 0c01 	add.w	ip, r0, r1
 800c638:	dc02      	bgt.n	800c640 <__ieee754_sqrt+0xe4>
 800c63a:	d113      	bne.n	800c664 <__ieee754_sqrt+0x108>
 800c63c:	45a4      	cmp	ip, r4
 800c63e:	d811      	bhi.n	800c664 <__ieee754_sqrt+0x108>
 800c640:	f1bc 0f00 	cmp.w	ip, #0
 800c644:	eb0c 0100 	add.w	r1, ip, r0
 800c648:	da3e      	bge.n	800c6c8 <__ieee754_sqrt+0x16c>
 800c64a:	2900      	cmp	r1, #0
 800c64c:	db3c      	blt.n	800c6c8 <__ieee754_sqrt+0x16c>
 800c64e:	f102 0e01 	add.w	lr, r2, #1
 800c652:	1a9b      	subs	r3, r3, r2
 800c654:	4672      	mov	r2, lr
 800c656:	45a4      	cmp	ip, r4
 800c658:	bf88      	it	hi
 800c65a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c65e:	eba4 040c 	sub.w	r4, r4, ip
 800c662:	4405      	add	r5, r0
 800c664:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c668:	3e01      	subs	r6, #1
 800c66a:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c66e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c672:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c676:	d1dc      	bne.n	800c632 <__ieee754_sqrt+0xd6>
 800c678:	431c      	orrs	r4, r3
 800c67a:	d01a      	beq.n	800c6b2 <__ieee754_sqrt+0x156>
 800c67c:	4c1e      	ldr	r4, [pc, #120]	@ (800c6f8 <__ieee754_sqrt+0x19c>)
 800c67e:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800c6fc <__ieee754_sqrt+0x1a0>
 800c682:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c686:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c68a:	f7f3 fd6d 	bl	8000168 <__aeabi_dsub>
 800c68e:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	4650      	mov	r0, sl
 800c698:	4659      	mov	r1, fp
 800c69a:	f7f4 f999 	bl	80009d0 <__aeabi_dcmple>
 800c69e:	b140      	cbz	r0, 800c6b2 <__ieee754_sqrt+0x156>
 800c6a0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c6a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c6a8:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c6ac:	d10e      	bne.n	800c6cc <__ieee754_sqrt+0x170>
 800c6ae:	4635      	mov	r5, r6
 800c6b0:	3701      	adds	r7, #1
 800c6b2:	107b      	asrs	r3, r7, #1
 800c6b4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c6b8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c6bc:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800c6c0:	086b      	lsrs	r3, r5, #1
 800c6c2:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800c6c6:	e75b      	b.n	800c580 <__ieee754_sqrt+0x24>
 800c6c8:	4696      	mov	lr, r2
 800c6ca:	e7c2      	b.n	800c652 <__ieee754_sqrt+0xf6>
 800c6cc:	f7f3 fd4e 	bl	800016c <__adddf3>
 800c6d0:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800c6d4:	4602      	mov	r2, r0
 800c6d6:	460b      	mov	r3, r1
 800c6d8:	4650      	mov	r0, sl
 800c6da:	4659      	mov	r1, fp
 800c6dc:	f7f4 f96e 	bl	80009bc <__aeabi_dcmplt>
 800c6e0:	b120      	cbz	r0, 800c6ec <__ieee754_sqrt+0x190>
 800c6e2:	1cab      	adds	r3, r5, #2
 800c6e4:	bf08      	it	eq
 800c6e6:	3701      	addeq	r7, #1
 800c6e8:	3502      	adds	r5, #2
 800c6ea:	e7e2      	b.n	800c6b2 <__ieee754_sqrt+0x156>
 800c6ec:	1c6b      	adds	r3, r5, #1
 800c6ee:	f023 0501 	bic.w	r5, r3, #1
 800c6f2:	e7de      	b.n	800c6b2 <__ieee754_sqrt+0x156>
 800c6f4:	7ff00000 	.word	0x7ff00000
 800c6f8:	0800de80 	.word	0x0800de80
 800c6fc:	0800de78 	.word	0x0800de78

0800c700 <_init>:
 800c700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c702:	bf00      	nop
 800c704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c706:	bc08      	pop	{r3}
 800c708:	469e      	mov	lr, r3
 800c70a:	4770      	bx	lr

0800c70c <_fini>:
 800c70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c70e:	bf00      	nop
 800c710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c712:	bc08      	pop	{r3}
 800c714:	469e      	mov	lr, r3
 800c716:	4770      	bx	lr
