Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 14:00:29 2025
| Host         : DESKTOP-NTKK649 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bcd_control_sets_placed.rpt
| Design       : bcd
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              37 |           17 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+----------------------+------------------+----------------+--------------+
|      Clock Signal      | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------+----------------------+------------------+----------------+--------------+
|  a_reg[1]_LDC_i_1_n_0  |               | a_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a_reg[0]_LDC_i_1_n_0  |               | a_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a_reg[2]_LDC_i_1_n_0  |               | a_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a_reg[3]_LDC_i_1_n_0  |               | a_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  out_div_OBUF          |               | a_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  counter_clk_IBUF_BUFG |               | reset_in_IBUF        |                9 |             29 |         3.22 |
+------------------------+---------------+----------------------+------------------+----------------+--------------+


