# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_final_final.srcs/sources_1/new/HA.vhd" \
"../../../../final_final_final.srcs/sources_1/new/FA.vhd" \
"../../../../final_final_final.srcs/sources_1/new/RCA_4.vhd" \
"../../../../final_final_final.srcs/sources_1/new/Adder_Subtractor.vhd" \
"../../../../final_final_final.srcs/sim_1/new/Adder_Subtractor_tb.vhd" \

# Do not sort compile order
nosort
