Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 15:28:36 2025
| Host         : JOSHUA running 64-bit major release  (build 9200)
| Command      : report_methodology -file A7_LED_methodology_drc_routed.rpt -pb A7_LED_methodology_drc_routed.pb -rpx A7_LED_methodology_drc_routed.rpx
| Design       : A7_LED
| Device       : xc7a50tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 20
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 20     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_sw[0] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_sw[1] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_sw[2] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_sw[3] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_sw[4] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_sw[5] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_sw[6] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_sw[7] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw_in[0] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw_in[1] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw_in[2] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw_in[3] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of CLK1.
Related violations: <none>


