<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>实验二 译码器和编码器 &mdash; 南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="实验三 加法器与ALU" href="03.html" />
    <link rel="prev" title="实验一 选择器" href="01.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> 南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="01.html">实验一 选择器</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">实验二 译码器和编码器</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id2">译码器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id3">2-4译码器</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id4">编码器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id5">4-2编码器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">优先编码器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id7">七段数码管</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id8">模块实例化</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id9">实验验收内容</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="03.html">实验三 加法器与ALU</a></li>
<li class="toctree-l1"><a class="reference internal" href="04.html">实验四 计数器和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="05.html">实验五 寄存器组及存储器</a></li>
<li class="toctree-l1"><a class="reference internal" href="06.html">实验六 移位寄存器及桶形移位器</a></li>
<li class="toctree-l1"><a class="reference internal" href="07.html">实验七 状态机及键盘输入</a></li>
<li class="toctree-l1"><a class="reference internal" href="08.html">实验八 VGA接口控制器实现</a></li>
<li class="toctree-l1"><a class="reference internal" href="09.html">实验九 字符输入界面</a></li>
<li class="toctree-l1"><a class="reference internal" href="10.html">实验十 CPU数据通路</a></li>
<li class="toctree-l1"><a class="reference internal" href="11.html">实验十一 RV32I单周期CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="12.html">实验十二 计算机系统</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>实验二 译码器和编码器</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/exp/02.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="id1">
<h1>实验二 译码器和编码器<a class="headerlink" href="#id1" title="Permalink to this headline"></a></h1>
<blockquote>
<div><p>伊吉斯将另一面白色的帆交给领航，特别交代他在回航的时候，如果帖修斯平安归来，就将这面船帆升起来；要是事与愿违就用黑色的船帆，等于是悬挂出不幸的信号。</p>
<p class="attribution">—《希腊罗马名人传》，普鲁塔克</p>
</div></blockquote>
<p>译码器和编码器是数字系统中的常用电路，也是组合逻辑电路中的主要组成元件之一。本实验首先介绍常用的译码器和编码器的设计方法以及七段数码管的使用。本实验还将介绍Verilog语言中for循环的使用。最后，请读者自行设计一个8-3优先编码器及七段数码管显示。</p>
<section id="id2">
<h2>译码器<a class="headerlink" href="#id2" title="Permalink to this headline"></a></h2>
<p>译码器也是组合逻辑电路的一个重要器件，译码器是将某一输入信息转换为某一特定输出的逻辑电路，通常是多路输入/输出电路，它将 <span class="math notranslate nohighlight">\(n\)</span> 位的输入编码转换为 <span class="math notranslate nohighlight">\(m\)</span> 位的编码输出，一般情况下 <span class="math notranslate nohighlight">\(n&lt;m\)</span> ，输入编码和输出编码之间存在着一一对应的映射关系，每个输入编码产生唯一的一个不同于其他的输出编码。</p>
<p>常用的二进制译码器（如下图所示）是一个有 <span class="math notranslate nohighlight">\(n\)</span> 路输入和 <span class="math notranslate nohighlight">\(m=2^n\)</span> 路输出的逻辑电路。译码器有一个使能信号En，当En=0时，无论输入为什么，译码器没有任何有效值输出；当En=1时，输入的值决定了输出信号的值。在二进制码中，最常用的输出编码是 <span class="math notranslate nohighlight">\(m=2^n\)</span> 位中取1位编码，即任何时刻， <span class="math notranslate nohighlight">\(m\)</span> 位输出编码中只能有1位有效，其余各位都为0，这样的二进制编码被称为独热编码（one-hot encoded），意思是那个被置为1的码看起来是“热”的，而二进制译码器输出的信号就是独热编码。</p>
<figure class="align-default" id="id10">
<img alt="../_images/decoder1.png" src="../_images/decoder1.png" />
<figcaption>
<p><span class="caption-number">Fig. 8 </span><span class="caption-text"><span class="math notranslate nohighlight">\(n\)</span> 位输入， <span class="math notranslate nohighlight">\(2^n\)</span> 位输出的译码器</span><a class="headerlink" href="#id10" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>本次实验首先具体介绍2-4译码器和3-8译码器的工作原理，学习译码器的设计。</p>
<section id="id3">
<h3>2-4译码器<a class="headerlink" href="#id3" title="Permalink to this headline"></a></h3>
<p>2-4译码器（如下图所示），它的输入信号是 <span class="math notranslate nohighlight">\(x_0\)</span> 和 <span class="math notranslate nohighlight">\(x_1\)</span> ，对每一个二进制输入信号 <span class="math notranslate nohighlight">\(x_0\)</span> 和 <span class="math notranslate nohighlight">\(x_1\)</span> 进行译码，译码输出是在 <span class="math notranslate nohighlight">\(y_0\)</span> 、 <span class="math notranslate nohighlight">\(y_1\)</span> 、 <span class="math notranslate nohighlight">\(y_2\)</span> 和 <span class="math notranslate nohighlight">\(y_3\)</span> 四位中选择一位使其有效。译码器的输出可以设计成高电平有效或低电平有效，在本例中采用的是高电平有效。</p>
<figure class="align-default" id="id11">
<img alt="../_images/decoder24.png" src="../_images/decoder24.png" />
<figcaption>
<p><span class="caption-number">Fig. 9 </span><span class="caption-text">2-4译码器</span><a class="headerlink" href="#id11" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>译码器的逻辑电路图如下所示。</p>
<figure class="align-default" id="id12">
<img alt="../_images/decoder242.png" src="../_images/decoder242.png" />
<figcaption>
<p><span class="caption-number">Fig. 10 </span><span class="caption-text">2-4译码器逻辑电路</span><a class="headerlink" href="#id12" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>可以采用硬件描述语言来实现2-4译码器电路。以下是一个带有使能端的2-4译码器的代码：</p>
<div class="literal-block-wrapper docutils container" id="id13">
<div class="code-block-caption"><span class="caption-number">Listing 9 </span><span class="caption-text">2-4译码器代码</span><a class="headerlink" href="#id13" title="Permalink to this code"></a></div>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">decode24</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="n">en</span><span class="p">,</span><span class="n">y</span><span class="p">);</span>
  <span class="k">input</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">input</span>  <span class="n">en</span><span class="p">;</span>
  <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">y</span><span class="p">;</span>

  <span class="k">always</span> <span class="p">@(</span><span class="n">x</span> <span class="k">or</span> <span class="n">en</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span>
    <span class="k">begin</span>
      <span class="k">case</span> <span class="p">(</span><span class="n">x</span><span class="p">)</span>
            <span class="mh">2</span><span class="mi">&#39;d0</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
            <span class="mh">2</span><span class="mi">&#39;d1</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
            <span class="mh">2</span><span class="mi">&#39;d2</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
            <span class="mh">2</span><span class="mi">&#39;d3</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>
      <span class="k">endcase</span>
    <span class="k">end</span>
    <span class="k">else</span>  <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</div>
<p>程序中用到了数值字串（literal） <code class="docutils literal notranslate"><span class="pre">n'Bdd...d</span></code> ，其中n是字串的位数，用十进制表示，这里字串的位数是 <code class="docutils literal notranslate"><span class="pre">dd...d</span></code> ，这个值存放在机器中（二进制）所用的位数，而不是其用 <code class="docutils literal notranslate"><span class="pre">B</span></code> 进制表示的位数。 <code class="docutils literal notranslate"><span class="pre">B</span></code> 是指定基数的单个字母，可以是b（二进制），o（八进制），d（十进制，可省略）和h（十六进制）。 <code class="docutils literal notranslate"><span class="pre">dd...d</span></code> 是此数值字串，用 <code class="docutils literal notranslate"><span class="pre">B</span></code> 进制表示的值。</p>
<p>输入设计好的程序代码后，再输入激励代码，对设计进行仿真。</p>
<div class="literal-block-wrapper docutils container" id="id14">
<div class="code-block-caption"><span class="caption-number">Listing 10 </span><span class="caption-text">2-4译码器测试代码</span><a class="headerlink" href="#id14" title="Permalink to this code"></a></div>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="n">main</span><span class="p">()</span> <span class="p">{</span>
  <span class="n">sim_init</span><span class="p">();</span>

  <span class="n">top</span><span class="o">-&gt;</span><span class="n">en</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b0</span><span class="p">;</span>  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b00</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b01</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b10</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b11</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
  <span class="n">top</span><span class="o">-&gt;</span><span class="n">en</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b1</span><span class="p">;</span>  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b00</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b01</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b10</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
                  <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span> <span class="mh">0</span><span class="n">b11</span><span class="p">;</span>  <span class="n">step_and_dump_wave</span><span class="p">();</span>
  <span class="n">sim_exit</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<p>对所设计电路进行功能仿真，如下图所示，分析时序图发现，结果和真值表一致。</p>
<figure class="align-default" id="id15">
<img alt="../_images/decodersim.png" src="../_images/decodersim.png" />
<figcaption>
<p><span class="caption-number">Fig. 11 </span><span class="caption-text">2-4译码器仿真结果</span><a class="headerlink" href="#id15" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<div class="admonition myhint">
<p class="admonition-title">for循环语句</p>
<p>我们也可以利用一个for循环语句来实现3-8译码器。</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">decode38</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="n">en</span><span class="p">,</span><span class="n">y</span><span class="p">);</span>
  <span class="k">input</span>  <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">input</span>  <span class="n">en</span><span class="p">;</span>
  <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">y</span><span class="p">;</span>
  <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>

  <span class="k">always</span> <span class="p">@(</span><span class="n">x</span> <span class="k">or</span> <span class="n">en</span><span class="p">)</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span> <span class="k">begin</span>
      <span class="k">for</span><span class="p">(</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">7</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
          <span class="k">if</span><span class="p">(</span><span class="n">x</span> <span class="o">==</span> <span class="n">i</span><span class="p">)</span>
                <span class="n">y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
          <span class="k">else</span>
                <span class="n">y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">end</span>
    <span class="k">else</span>
      <span class="n">y</span> <span class="o">=</span> <span class="mh">8</span><span class="mb">&#39;b00000000</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p>此代码中重复使用了if-else语句，请注意if和else之间的配对情况。</p>
<p>另外代码中还使用了for 循环语句。for 循环语句也是Verilog HDL常用的语句之一，一个for 循环语句按照指定的次数重复执行过程赋值语句若干次。其格式为：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">for</span> <span class="p">(</span> <span class="n">initial_assignment</span><span class="p">;</span> <span class="n">condition</span><span class="p">;</span> <span class="n">step_assignment</span> <span class="p">)</span>
</pre></div>
</div>
<p>初始赋值initial_assignment给出循环变量的初始值。condition条件表达式指定循环在什么情况下必须结束；只要条件为真，循环中的语句就执行。而step_assignment给出要修改的赋值，通常为增加或减少循环变量计数。</p>
</div>
<div class="admonition mydanger">
<p class="admonition-title">for循环的条件表达式</p>
<p>在Verilog HDL代码中，for循环的condition条件表达式必须为常数，不能是可改变的量。</p>
</div>
</section>
</section>
<section id="id4">
<h2>编码器<a class="headerlink" href="#id4" title="Permalink to this headline"></a></h2>
<p>编码器是一种与译码器功能相反的逻辑电路，编码器的输出编码比其输入编码位数少。</p>
<p>常用的二进制编码器把来自于 <span class="math notranslate nohighlight">\(2^n\)</span> 条输入线的信息编码转换成 <span class="math notranslate nohighlight">\(n\)</span> 位二进制码，如下图所示。二进制编码器每次输入的 <span class="math notranslate nohighlight">\(2^n\)</span> 位信号中只能有一位为1，其余均为0（即独热码），编码器的输出端为一个二进制数，用来指示对应的哪一个位输入为1。</p>
<figure class="align-default" id="id16">
<img alt="../_images/encoder1.png" src="../_images/encoder1.png" />
<figcaption>
<p><span class="caption-number">Fig. 12 </span><span class="caption-text"><span class="math notranslate nohighlight">\(2^n\)</span> 位输入， <span class="math notranslate nohighlight">\(n\)</span> 位输出的编码器</span><a class="headerlink" href="#id16" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<section id="id5">
<h3>4-2编码器<a class="headerlink" href="#id5" title="Permalink to this headline"></a></h3>
<p>4-2编码器即为4位输入2位输出的编码器（如下所示），它的输入信号是 <span class="math notranslate nohighlight">\(x_0\)</span> 、 <span class="math notranslate nohighlight">\(x_1\)</span> 、 <span class="math notranslate nohighlight">\(x_2\)</span> 和 <span class="math notranslate nohighlight">\(x_3\)</span> ，输出是 <span class="math notranslate nohighlight">\(y_0\)</span> 和 <span class="math notranslate nohighlight">\(y_1\)</span> 。本例中采用独热码，每次输入中只有一位为1，对于有两位或者两位以上为1的情况，则将输出置为高阻态。</p>
<table class="colwidths-given docutils align-default" id="id17">
<caption><span class="caption-number">Table 1 </span><span class="caption-text">4-2编码器真值表</span><a class="headerlink" href="#id17" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 17%" />
<col style="width: 17%" />
<col style="width: 17%" />
<col style="width: 17%" />
<col style="width: 17%" />
<col style="width: 17%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p><span class="math notranslate nohighlight">\(x_3\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(x_2\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(x_1\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(x_0\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(y_1\)</span></p></th>
<th class="head"><p><span class="math notranslate nohighlight">\(y_0\)</span></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
<p>4-2编码器的代码如下所示：</p>
<div class="literal-block-wrapper docutils container" id="id18">
<div class="code-block-caption"><span class="caption-number">Listing 11 </span><span class="caption-text">4-2编码器代码</span><a class="headerlink" href="#id18" title="Permalink to this code"></a></div>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">encode42</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="n">en</span><span class="p">,</span><span class="n">y</span><span class="p">);</span>
  <span class="k">input</span>  <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">input</span>  <span class="n">en</span><span class="p">;</span>
  <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">y</span><span class="p">;</span>

  <span class="k">always</span> <span class="p">@(</span><span class="n">x</span> <span class="k">or</span> <span class="n">en</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span> <span class="k">begin</span>
      <span class="k">case</span> <span class="p">(</span><span class="n">x</span><span class="p">)</span>
          <span class="mh">4</span><span class="mb">&#39;b0001</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>
          <span class="mh">4</span><span class="mb">&#39;b0010</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">;</span>
          <span class="mh">4</span><span class="mb">&#39;b0100</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">;</span>
          <span class="mh">4</span><span class="mb">&#39;b1000</span> <span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
          <span class="k">default</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>
      <span class="k">endcase</span>
    <span class="k">end</span>
    <span class="k">else</span>  <span class="n">y</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</div>
</div>
<p>以下为该4-2编码器的测试代码。</p>
<div class="literal-block-wrapper docutils container" id="id19">
<div class="code-block-caption"><span class="caption-number">Listing 12 </span><span class="caption-text">4-2编码器测试代码</span><a class="headerlink" href="#id19" title="Permalink to this code"></a></div>
<div class="highlight-C notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span> <span class="nf">main</span><span class="p">()</span> <span class="p">{</span>
  <span class="n">sim_init</span><span class="p">();</span>

  <span class="n">top</span><span class="o">-&gt;</span><span class="n">en</span><span class="o">=</span><span class="mb">0b0</span><span class="p">;</span> <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0000</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0001</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0010</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0100</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b1000</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
  <span class="n">top</span><span class="o">-&gt;</span><span class="n">en</span><span class="o">=</span><span class="mb">0b1</span><span class="p">;</span> <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0000</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0001</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0010</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b0100</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
               <span class="n">top</span><span class="o">-&gt;</span><span class="n">x</span> <span class="o">=</span><span class="mb">0b1000</span><span class="p">;</span> <span class="n">step_and_dump_wave</span><span class="p">();</span>
  <span class="n">sim_exit</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<p>其仿真结果如下图所示：</p>
<figure class="align-default" id="id20">
<img alt="../_images/encoder42sim.png" src="../_images/encoder42sim.png" />
<figcaption>
<p><span class="caption-number">Fig. 13 </span><span class="caption-text">4-2编码器仿真结果</span><a class="headerlink" href="#id20" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="id6">
<h3>优先编码器<a class="headerlink" href="#id6" title="Permalink to this headline"></a></h3>
<p>优先编码器允许同时在几个输入端有输入信号，即输入不止一个 <code class="docutils literal notranslate"><span class="pre">1</span></code> ，编码器按输入信号排定的优先顺序，只对同时输入的几个信号中优先权最高的一个进行编码。</p>
<p>我们可以利用for循环语句可以很方便地实现优先编码器，一个4-2优先编码器的示例如下所示。</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">encode42</span><span class="p">(</span><span class="n">x</span><span class="p">,</span><span class="n">en</span><span class="p">,</span><span class="n">y</span><span class="p">);</span>
  <span class="k">input</span>  <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">x</span><span class="p">;</span>
  <span class="k">input</span>  <span class="n">en</span><span class="p">;</span>
  <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="n">y</span><span class="p">;</span>
  <span class="k">integer</span> <span class="n">i</span><span class="p">;</span>
  <span class="k">always</span> <span class="p">@(</span><span class="n">x</span> <span class="k">or</span> <span class="n">en</span><span class="p">)</span> <span class="k">begin</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span> <span class="k">begin</span>
      <span class="n">y</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
      <span class="k">for</span><span class="p">(</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mh">3</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
          <span class="k">if</span><span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span>  <span class="n">y</span> <span class="o">=</span> <span class="n">i</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
    <span class="k">end</span>
    <span class="k">else</span>  <span class="n">y</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<p>请大家为上述代码编写一段测试代码，并对其进行仿真，查看仿真结果。</p>
</section>
<section id="id7">
<h3>七段数码管<a class="headerlink" href="#id7" title="Permalink to this headline"></a></h3>
<p>七段LED数码管是一种常用的显示元件，常应用于手表、计算器等仪器中，用于显示数值。下图是数码管的原理图，数码管分为共阴极和共阳极两种类型，共阴极就是将七个LED的阴极连在一起，让其接低电平。这样给任何一个LED的另一端高电平，它便能点亮。而共阳极就是将七个LED的阳极连在一起，让其接高电平。这样，给任何一个LED的另一端低电平，它就能点亮。</p>
<figure class="align-default" id="id21">
<img alt="../_images/7seg1.png" src="../_images/7seg1.png" />
<figcaption>
<p><span class="caption-number">Fig. 14 </span><span class="caption-text">数码管原理图</span><a class="headerlink" href="#id21" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>DE10-Standard 开发板上的数码管就是七段共阳极的。每个数码管的七段LED的一端连接在一个共同的阳极上，另一端和开发板上Cyclone V SoC FPGA的某一个引脚连接在一起，如下图所示，如果从这个引脚输出一个逻辑0，则此段数码管被点亮。</p>
<figure class="align-default" id="id22">
<img alt="../_images/7seg2.png" src="../_images/7seg2.png" />
<figcaption>
<p><span class="caption-number">Fig. 15 </span><span class="caption-text">DE10-Standard数码管连接</span><a class="headerlink" href="#id22" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>DE10-Standard 开发板共有六个数码管，各数码管和FPGA的引脚连接如下图所示</p>
<figure class="align-default">
<img alt="../_images/7seg3.png" src="../_images/7seg3.png" />
</figure>
<figure class="align-default" id="id23">
<img alt="../_images/7seg4.png" src="../_images/7seg4.png" />
<figcaption>
<p><span class="caption-number">Fig. 16 </span><span class="caption-text">DE10-Standard数码管引脚</span><a class="headerlink" href="#id23" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>数字1~9及十六进制的a~f在数码管上的显示方式如下图所示。</p>
<table class="docutils align-default" id="id24">
<caption><span class="caption-number">Table 2 </span><span class="caption-text">七段数码管显示方式</span><a class="headerlink" href="#id24" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 50%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><figure class="align-default">
<img alt="../_images/7seg5.png" src="../_images/7seg5.png" />
</figure>
</td>
<td><figure class="align-default">
<img alt="../_images/7segabcd.png" src="../_images/7segabcd.png" />
</figure>
</td>
</tr>
</tbody>
</table>
<p>以HEX0为例，如果要在此数码管上显示数字 <code class="docutils literal notranslate"><span class="pre">1</span></code> ，则只要在和HEX0[1]以及 HEX0[2]两段LED相连的FPGA引脚PIN_V18 和PIN_AG17端输出逻辑 <code class="docutils literal notranslate"><span class="pre">0</span></code> ，其他输出 <code class="docutils literal notranslate"><span class="pre">1</span></code> 即可。</p>
<p>请自行设计数码管的对应编码。</p>
</section>
<section id="id8">
<h3>模块实例化<a class="headerlink" href="#id8" title="Permalink to this headline"></a></h3>
<p>在数字系统设计过程中，我们经常需要将一个大的系统切分成多个小的子模块。
这样一方面可以将复杂的系统分层简化，对每个小模块进行单独设计，编码和调试。
另一方面也可以将小模块做为一个可重复使用的单元，在不同的项目中重复使用。</p>
<p>本实验中的七段数码管就是一个典型的可复用模块，在后续实验中如果需要利用数码管来显示调试数据可以直接调用本实验写好的模块。
七段数码管模块bcd7seg的输入输出接口如下所示。输入是四位的BCD码b,输出是七段数码管的译码结果h。</p>
<div class="literal-block-wrapper docutils container" id="id25">
<div class="code-block-caption"><span class="caption-number">Listing 13 </span><span class="caption-text">七段数码管编码的模块接口</span><a class="headerlink" href="#id25" title="Permalink to this code"></a></div>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">bcd7seg</span><span class="p">(</span>
  <span class="k">input</span>  <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">h</span>
<span class="p">);</span>
<span class="c1">// detailed implementation ...</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</div>
<p>在使用该模块时，我们可以对模块进行实例化。</p>
<p>例如，我们需要对六个数码管HEX0~HEX5进行编码输出时，可以实例化六个bcd7seg模块，如下所示。</p>
<div class="literal-block-wrapper docutils container" id="id26">
<div class="code-block-caption"><span class="caption-number">Listing 14 </span><span class="caption-text">模块实例化</span><a class="headerlink" href="#id26" title="Permalink to this code"></a></div>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//output debuginfo to bcd</span>
<span class="n">bcd7seg</span> <span class="n">seg5</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">20</span><span class="p">],</span><span class="n">HEX5</span><span class="p">);</span>
<span class="n">bcd7seg</span> <span class="n">seg4</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">19</span><span class="o">:</span><span class="mh">16</span><span class="p">],</span><span class="n">HEX4</span><span class="p">);</span>
<span class="n">bcd7seg</span> <span class="n">seg3</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">12</span><span class="p">],</span><span class="n">HEX3</span><span class="p">);</span>
<span class="n">bcd7seg</span> <span class="n">seg2</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span><span class="n">HEX2</span><span class="p">);</span>
<span class="n">bcd7seg</span> <span class="n">seg1</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">4</span><span class="p">],</span><span class="n">HEX1</span><span class="p">);</span>
<span class="n">bcd7seg</span> <span class="n">seg0</span><span class="p">(</span><span class="n">cpudbgdata</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">HEX0</span><span class="p">);</span>
</pre></div>
</div>
</div>
<div class="admonition mydanger">
<p class="admonition-title">Verilog的模块实例化</p>
<p>Verilog的模块实例化与高级语言函数调用有本质区别，实例化更加类似于从芯片库中取出一块芯片，给它起一个名字（实例名），然后连接输入输出引脚。因此，模块实例化同assign语句一样，只能在always语句块之外进行。</p>
</div>
</section>
</section>
<section id="id9">
<h2>实验验收内容<a class="headerlink" href="#id9" title="Permalink to this headline"></a></h2>
<div class="admonition mytodo">
<p class="admonition-title">上板实验: 实现一个8-3优先编码器并在七段数码管上显示</p>
<p><strong>功能描述</strong></p>
<p>查找8-3优先编码器相关原理和实现方法，实现一个8-3编码器，完成8-3编码器的设计、功能仿真和硬件实现。</p>
<p>输入一个8位二进制数，对此8位二进制数进行高位优先编码成一个3位二进制值，并根据是否有输入增加一位输入指示位，即8个输入全0时指示位为0，有任何一个输入为1时指示位为1。编码器的使能端可选实现。将此编码结果及指示位以二进制形式显示在四个发光二极管LED上。再将此结果跟据七段数码管的显示进行译码，将二进制的优先编码结果以十进制的形式显示在数码管上。</p>
<p><strong>输入输出建议</strong></p>
<p>输入可以使用拨动开关SW7-SW0。使能端可以用SW8。输出为LED2-0，输出指示可以是LED4，数码管输出为HEX0。</p>
<p>例：我们从SW7—SW0输入00001110，因为我们设计的是一个高位优先的优先编码器，从左（高位）开始，第一位为1的是第3号位，那么优先编码器的编码二进制结果就为011，将这个值显示在发光二极管上，并且指示位也同时置为1。再对这个数值跟据七段数码管的显示进行译码，此时应显示为 <code class="docutils literal notranslate"><span class="pre">3</span></code> ，用HEX0显示，所以HEX0[6:0]应该译码为0110000（注意高低位顺序），那么在七段数码管上就会显示 <code class="docutils literal notranslate"><span class="pre">3</span></code> 这个字符。</p>
</div>
<div class="admonition myquestion">
<p class="admonition-title">casex和casez语句</p>
<p>查阅相关资料，了解casex和casez语句的使用，思考如何用casex语句来完成优先编码器的设计？</p>
</div>
<div class="admonition mytodo">
<p class="admonition-title">在线测试</p>
<p>在线验证优先编码器和数码管显示代码</p>
</div>
<div class="admonition myoption">
<p class="admonition-title">在线测试</p>
<p>格雷码</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="01.html" class="btn btn-neutral float-left" title="实验一 选择器" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="03.html" class="btn btn-neutral float-right" title="实验三 加法器与ALU" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, 王炜 吴海军 陈璐.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>