================
LGA1851
================

Introduction
================

Successor of the :doc:`LGA1700` socket, uses the :doc:`/Memory/DDR5` memory standards.

Key Facts & Figures
====================

.. list-table::
   :widths: 50 75
   :header-rows: 0

   * - Microarchitecture:
     - :doc:`/Intel/Microarchs/Arrow Lake`
   * - Codenames:
     - Arrow Lake
   * - Process nodes:
     - TSMC 3nm
   * - Core counts (unlocked SKUs only):
     - 6P + 8E, 8P + 12E, 8P + 16E (no SMT)
   * - Native FSB:
     - 100 MHz
   * - Release Year:
     - 2024

Benching it
================

TBA