{"sha": "43e741478e3db0f319246475a585af51291b0101", "node_id": "C_kwDOANBUbNoAKDQzZTc0MTQ3OGUzZGIwZjMxOTI0NjQ3NWE1ODVhZjUxMjkxYjAxMDE", "commit": {"author": {"name": "Andrew Pinski", "email": "apinski@marvell.com", "date": "2022-08-11T23:29:50Z"}, "committer": {"name": "Andrew Pinski", "email": "apinski@marvell.com", "date": "2022-08-24T19:15:20Z"}, "message": "[RISCV] Move iterators from riscv.md to iterators.md\n\nThis moves the iterators out from riscv.md to iterators.md\nlike most modern backends.\nI have not moved the iterators from the other .md files yet.\n\nOK? Build and tested on riscv64-linux-gnu and riscv32-linux-gnu.\n\nThanks,\nAndrew Pinski\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv.md (GPR): Move to new file.\n\t(P, X, BR): Likewise.\n\t(MOVE32, MOVE64, SHORT): Likewise.\n\t(HISI, SUPERQI, SUBX): Likewise.\n\t(ANYI, ANYF, SOFTF): Likewise.\n\t(size, load, default_load): Likewise.\n\t(softload, store, softstore): Likewise.\n\t(reg, fmt, ifmt, amo): Likewise.\n\t(UNITMODE, HALFMODE): Likewise.\n\t(RINT, rint_pattern, rint_rm): Likewise.\n\t(QUIET_COMPARISON, quiet_pattern, QUIET_PATTERN): Likewise.\n\t(any_extend, any_shiftrt, any_shift): Likewise.\n\t(any_bitwise): Likewise.\n\t(any_div, any_mod): Likewise.\n\t(any_gt, any_ge, any_lt, any_le): Likewise.\n\t(u, su): Likewise.\n\t(optab, insn): Likewise.\n\t* config/riscv/iterators.md: New file.", "tree": {"sha": "2517a243536794c8a1f863f694ced7ad4388c1f7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2517a243536794c8a1f863f694ced7ad4388c1f7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/43e741478e3db0f319246475a585af51291b0101", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43e741478e3db0f319246475a585af51291b0101", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43e741478e3db0f319246475a585af51291b0101", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43e741478e3db0f319246475a585af51291b0101/comments", "author": {"login": "apinski-cavium", "id": 6335315, "node_id": "MDQ6VXNlcjYzMzUzMTU=", "avatar_url": "https://avatars.githubusercontent.com/u/6335315?v=4", "gravatar_id": "", "url": "https://api.github.com/users/apinski-cavium", "html_url": "https://github.com/apinski-cavium", "followers_url": "https://api.github.com/users/apinski-cavium/followers", "following_url": "https://api.github.com/users/apinski-cavium/following{/other_user}", "gists_url": "https://api.github.com/users/apinski-cavium/gists{/gist_id}", "starred_url": "https://api.github.com/users/apinski-cavium/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/apinski-cavium/subscriptions", "organizations_url": "https://api.github.com/users/apinski-cavium/orgs", "repos_url": "https://api.github.com/users/apinski-cavium/repos", "events_url": "https://api.github.com/users/apinski-cavium/events{/privacy}", "received_events_url": "https://api.github.com/users/apinski-cavium/received_events", "type": "User", "site_admin": false}, "committer": {"login": "apinski-cavium", "id": 6335315, "node_id": "MDQ6VXNlcjYzMzUzMTU=", "avatar_url": "https://avatars.githubusercontent.com/u/6335315?v=4", "gravatar_id": "", "url": "https://api.github.com/users/apinski-cavium", "html_url": "https://github.com/apinski-cavium", "followers_url": "https://api.github.com/users/apinski-cavium/followers", "following_url": "https://api.github.com/users/apinski-cavium/following{/other_user}", "gists_url": "https://api.github.com/users/apinski-cavium/gists{/gist_id}", "starred_url": "https://api.github.com/users/apinski-cavium/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/apinski-cavium/subscriptions", "organizations_url": "https://api.github.com/users/apinski-cavium/orgs", "repos_url": "https://api.github.com/users/apinski-cavium/repos", "events_url": "https://api.github.com/users/apinski-cavium/events{/privacy}", "received_events_url": "https://api.github.com/users/apinski-cavium/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "dec5faa2b2f0d311daa6defd4b4f3c1965748ddf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dec5faa2b2f0d311daa6defd4b4f3c1965748ddf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dec5faa2b2f0d311daa6defd4b4f3c1965748ddf"}], "stats": {"total": 381, "additions": 212, "deletions": 169}, "files": [{"sha": "55c8bddb641ddf3b8f1784a0443b1a5ec1676c59", "filename": "gcc/config/riscv/iterators.md", "status": "added", "additions": 211, "deletions": 0, "changes": 211, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43e741478e3db0f319246475a585af51291b0101/gcc%2Fconfig%2Friscv%2Fiterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43e741478e3db0f319246475a585af51291b0101/gcc%2Fconfig%2Friscv%2Fiterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Fiterators.md?ref=43e741478e3db0f319246475a585af51291b0101", "patch": "@@ -0,0 +1,211 @@\n+;; Iterators for the machine description for RISC-V\n+;; Copyright (C) 2011-2022 Free Software Foundation, Inc.\n+\n+;; This file is part of GCC.\n+;;\n+;; GCC is free software; you can redistribute it and/or modify it\n+;; under the terms of the GNU General Public License as published by\n+;; the Free Software Foundation; either version 3, or (at your option)\n+;; any later version.\n+;;\n+;; GCC is distributed in the hope that it will be useful, but\n+;; WITHOUT ANY WARRANTY; without even the implied warranty of\n+;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU\n+;; General Public License for more details.\n+;;\n+;; You should have received a copy of the GNU General Public License\n+;; along with GCC; see the file COPYING3.  If not see\n+;; <http://www.gnu.org/licenses/>.\n+\n+\n+;; -------------------------------------------------------------------\n+;; Mode Iterators\n+;; -------------------------------------------------------------------\n+\n+;; This mode iterator allows 32-bit and 64-bit GPR patterns to be generated\n+;; from the same template.\n+(define_mode_iterator GPR [SI (DI \"TARGET_64BIT\")])\n+\n+;; This mode iterator allows :P to be used for patterns that operate on\n+;; pointer-sized quantities.  Exactly one of the two alternatives will match.\n+(define_mode_iterator P [(SI \"Pmode == SImode\") (DI \"Pmode == DImode\")])\n+\n+;; Likewise, but for XLEN-sized quantities.\n+(define_mode_iterator X [(SI \"!TARGET_64BIT\") (DI \"TARGET_64BIT\")])\n+\n+;; Branches operate on XLEN-sized quantities, but for RV64 we accept\n+;; QImode values so we can force zero-extension.\n+(define_mode_iterator BR [(QI \"TARGET_64BIT\") SI (DI \"TARGET_64BIT\")])\n+\n+;; 32-bit moves for which we provide move patterns.\n+(define_mode_iterator MOVE32 [SI])\n+\n+;; 64-bit modes for which we provide move patterns.\n+(define_mode_iterator MOVE64 [DI DF])\n+\n+;; Iterator for sub-32-bit integer modes.\n+(define_mode_iterator SHORT [QI HI])\n+\n+;; Iterator for HImode constant generation.\n+(define_mode_iterator HISI [HI SI])\n+\n+;; Iterator for QImode extension patterns.\n+(define_mode_iterator SUPERQI [HI SI (DI \"TARGET_64BIT\")])\n+\n+;; Iterator for hardware integer modes narrower than XLEN.\n+(define_mode_iterator SUBX [QI HI (SI \"TARGET_64BIT\")])\n+\n+;; Iterator for hardware-supported integer modes.\n+(define_mode_iterator ANYI [QI HI SI (DI \"TARGET_64BIT\")])\n+\n+;; Iterator for hardware-supported floating-point modes.\n+(define_mode_iterator ANYF [(SF \"TARGET_HARD_FLOAT\")\n+\t\t\t    (DF \"TARGET_DOUBLE_FLOAT\")\n+\t\t\t    (HF \"TARGET_ZFH\")])\n+\n+;; Iterator for floating-point modes that can be loaded into X registers.\n+(define_mode_iterator SOFTF [SF (DF \"TARGET_64BIT\") (HF \"TARGET_ZFHMIN\")])\n+\n+\n+;; -------------------------------------------------------------------\n+;; Mode attributes\n+;; -------------------------------------------------------------------\n+\n+;; This attribute gives the length suffix for a sign- or zero-extension\n+;; instruction.\n+(define_mode_attr size [(QI \"b\") (HI \"h\")])\n+\n+;; Mode attributes for loads.\n+(define_mode_attr load [(QI \"lb\") (HI \"lh\") (SI \"lw\") (DI \"ld\") (HF \"flh\") (SF \"flw\") (DF \"fld\")])\n+\n+;; Instruction names for integer loads that aren't explicitly sign or zero\n+;; extended.  See riscv_output_move and LOAD_EXTEND_OP.\n+(define_mode_attr default_load [(QI \"lbu\") (HI \"lhu\") (SI \"lw\") (DI \"ld\")])\n+\n+;; Mode attribute for FP loads into integer registers.\n+(define_mode_attr softload [(HF \"lh\") (SF \"lw\") (DF \"ld\")])\n+\n+;; Instruction names for stores.\n+(define_mode_attr store [(QI \"sb\") (HI \"sh\") (SI \"sw\") (DI \"sd\") (HF \"fsh\") (SF \"fsw\") (DF \"fsd\")])\n+\n+;; Instruction names for FP stores from integer registers.\n+(define_mode_attr softstore [(HF \"sh\") (SF \"sw\") (DF \"sd\")])\n+\n+;; This attribute gives the best constraint to use for registers of\n+;; a given mode.\n+(define_mode_attr reg [(SI \"d\") (DI \"d\") (CC \"d\")])\n+\n+;; This attribute gives the format suffix for floating-point operations.\n+(define_mode_attr fmt [(HF \"h\") (SF \"s\") (DF \"d\")])\n+\n+;; This attribute gives the integer suffix for floating-point conversions.\n+(define_mode_attr ifmt [(SI \"w\") (DI \"l\")])\n+\n+;; This attribute gives the format suffix for atomic memory operations.\n+(define_mode_attr amo [(SI \"w\") (DI \"d\")])\n+\n+;; This attribute gives the upper-case mode name for one unit of a\n+;; floating-point mode.\n+(define_mode_attr UNITMODE [(HF \"HF\") (SF \"SF\") (DF \"DF\")])\n+\n+;; This attribute gives the integer mode that has half the size of\n+;; the controlling mode.\n+(define_mode_attr HALFMODE [(DF \"SI\") (DI \"SI\") (TF \"DI\")])\n+\n+;; -------------------------------------------------------------------\n+;; Code Iterators\n+;; -------------------------------------------------------------------\n+\n+;; This code iterator allows signed and unsigned widening multiplications\n+;; to use the same template.\n+(define_code_iterator any_extend [sign_extend zero_extend])\n+\n+;; This code iterator allows the two right shift instructions to be\n+;; generated from the same template.\n+(define_code_iterator any_shiftrt [ashiftrt lshiftrt])\n+\n+;; This code iterator allows the three shift instructions to be generated\n+;; from the same template.\n+(define_code_iterator any_shift [ashift ashiftrt lshiftrt])\n+\n+;; This code iterator allows the three bitwise instructions to be generated\n+;; from the same template.\n+(define_code_iterator any_bitwise [and ior xor])\n+\n+;; This code iterator allows unsigned and signed division to be generated\n+;; from the same template.\n+(define_code_iterator any_div [div udiv mod umod])\n+\n+;; This code iterator allows unsigned and signed modulus to be generated\n+;; from the same template.\n+(define_code_iterator any_mod [mod umod])\n+\n+;; These code iterators allow the signed and unsigned scc operations to use\n+;; the same template.\n+(define_code_iterator any_gt [gt gtu])\n+(define_code_iterator any_ge [ge geu])\n+(define_code_iterator any_lt [lt ltu])\n+(define_code_iterator any_le [le leu])\n+\n+;; -------------------------------------------------------------------\n+;; Code Attributes\n+;; -------------------------------------------------------------------\n+\n+\n+;; <u> expands to an empty string when doing a signed operation and\n+;; \"u\" when doing an unsigned operation.\n+(define_code_attr u [(sign_extend \"\") (zero_extend \"u\")\n+\t\t     (gt \"\") (gtu \"u\")\n+\t\t     (ge \"\") (geu \"u\")\n+\t\t     (lt \"\") (ltu \"u\")\n+\t\t     (le \"\") (leu \"u\")])\n+\n+;; <su> is like <u>, but the signed form expands to \"s\" rather than \"\".\n+(define_code_attr su [(sign_extend \"s\") (zero_extend \"u\")])\n+\n+;; <optab> expands to the name of the optab for a particular code.\n+(define_code_attr optab [(ashift \"ashl\")\n+\t\t\t (ashiftrt \"ashr\")\n+\t\t\t (lshiftrt \"lshr\")\n+\t\t\t (div \"div\")\n+\t\t\t (mod \"mod\")\n+\t\t\t (udiv \"udiv\")\n+\t\t\t (umod \"umod\")\n+\t\t\t (ge \"ge\")\n+\t\t\t (le \"le\")\n+\t\t\t (gt \"gt\")\n+\t\t\t (lt \"lt\")\n+\t\t\t (ior \"ior\")\n+\t\t\t (xor \"xor\")\n+\t\t\t (and \"and\")\n+\t\t\t (plus \"add\")\n+\t\t\t (minus \"sub\")])\n+\n+;; <insn> expands to the name of the insn that implements a particular code.\n+(define_code_attr insn [(ashift \"sll\")\n+\t\t\t(ashiftrt \"sra\")\n+\t\t\t(lshiftrt \"srl\")\n+\t\t\t(div \"div\")\n+\t\t\t(mod \"rem\")\n+\t\t\t(udiv \"divu\")\n+\t\t\t(umod \"remu\")\n+\t\t\t(ior \"or\")\n+\t\t\t(xor \"xor\")\n+\t\t\t(and \"and\")\n+\t\t\t(plus \"add\")\n+\t\t\t(minus \"sub\")])\n+\n+;; -------------------------------------------------------------------\n+;; Int Iterators.\n+;; -------------------------------------------------------------------\n+\n+;; Iterator and attributes for floating-point rounding instructions.\n+(define_int_iterator RINT [UNSPEC_LRINT UNSPEC_LROUND])\n+(define_int_attr rint_pattern [(UNSPEC_LRINT \"rint\") (UNSPEC_LROUND \"round\")])\n+(define_int_attr rint_rm [(UNSPEC_LRINT \"dyn\") (UNSPEC_LROUND \"rmm\")])\n+\n+;; Iterator and attributes for quiet comparisons.\n+(define_int_iterator QUIET_COMPARISON [UNSPEC_FLT_QUIET UNSPEC_FLE_QUIET])\n+(define_int_attr quiet_pattern [(UNSPEC_FLT_QUIET \"lt\") (UNSPEC_FLE_QUIET \"le\")])\n+(define_int_attr QUIET_PATTERN [(UNSPEC_FLT_QUIET \"LT\") (UNSPEC_FLE_QUIET \"LE\")])\n+"}, {"sha": "8edb3859aab18b9856200be7670cda3e73fa9f85", "filename": "gcc/config/riscv/riscv.md", "status": "modified", "additions": 1, "deletions": 169, "changes": 170, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43e741478e3db0f319246475a585af51291b0101/gcc%2Fconfig%2Friscv%2Friscv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43e741478e3db0f319246475a585af51291b0101/gcc%2Fconfig%2Friscv%2Friscv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.md?ref=43e741478e3db0f319246475a585af51291b0101", "patch": "@@ -107,6 +107,7 @@\n \n (include \"predicates.md\")\n (include \"constraints.md\")\n+(include \"iterators.md\")\n \n ;; ....................\n ;;\n@@ -269,175 +270,6 @@\n (define_asm_attributes\n   [(set_attr \"type\" \"multi\")])\n \n-;; This mode iterator allows 32-bit and 64-bit GPR patterns to be generated\n-;; from the same template.\n-(define_mode_iterator GPR [SI (DI \"TARGET_64BIT\")])\n-\n-;; This mode iterator allows :P to be used for patterns that operate on\n-;; pointer-sized quantities.  Exactly one of the two alternatives will match.\n-(define_mode_iterator P [(SI \"Pmode == SImode\") (DI \"Pmode == DImode\")])\n-\n-;; Likewise, but for XLEN-sized quantities.\n-(define_mode_iterator X [(SI \"!TARGET_64BIT\") (DI \"TARGET_64BIT\")])\n-\n-;; Branches operate on XLEN-sized quantities, but for RV64 we accept\n-;; QImode values so we can force zero-extension.\n-(define_mode_iterator BR [(QI \"TARGET_64BIT\") SI (DI \"TARGET_64BIT\")])\n-\n-;; 32-bit moves for which we provide move patterns.\n-(define_mode_iterator MOVE32 [SI])\n-\n-;; 64-bit modes for which we provide move patterns.\n-(define_mode_iterator MOVE64 [DI DF])\n-\n-;; Iterator for sub-32-bit integer modes.\n-(define_mode_iterator SHORT [QI HI])\n-\n-;; Iterator for HImode constant generation.\n-(define_mode_iterator HISI [HI SI])\n-\n-;; Iterator for QImode extension patterns.\n-(define_mode_iterator SUPERQI [HI SI (DI \"TARGET_64BIT\")])\n-\n-;; Iterator for hardware integer modes narrower than XLEN.\n-(define_mode_iterator SUBX [QI HI (SI \"TARGET_64BIT\")])\n-\n-;; Iterator for hardware-supported integer modes.\n-(define_mode_iterator ANYI [QI HI SI (DI \"TARGET_64BIT\")])\n-\n-;; Iterator for hardware-supported floating-point modes.\n-(define_mode_iterator ANYF [(SF \"TARGET_HARD_FLOAT\")\n-\t\t\t    (DF \"TARGET_DOUBLE_FLOAT\")\n-\t\t\t    (HF \"TARGET_ZFH\")])\n-\n-;; Iterator for floating-point modes that can be loaded into X registers.\n-(define_mode_iterator SOFTF [SF (DF \"TARGET_64BIT\") (HF \"TARGET_ZFHMIN\")])\n-\n-;; This attribute gives the length suffix for a sign- or zero-extension\n-;; instruction.\n-(define_mode_attr size [(QI \"b\") (HI \"h\")])\n-\n-;; Mode attributes for loads.\n-(define_mode_attr load [(QI \"lb\") (HI \"lh\") (SI \"lw\") (DI \"ld\") (HF \"flh\") (SF \"flw\") (DF \"fld\")])\n-\n-;; Instruction names for integer loads that aren't explicitly sign or zero\n-;; extended.  See riscv_output_move and LOAD_EXTEND_OP.\n-(define_mode_attr default_load [(QI \"lbu\") (HI \"lhu\") (SI \"lw\") (DI \"ld\")])\n-\n-;; Mode attribute for FP loads into integer registers.\n-(define_mode_attr softload [(HF \"lh\") (SF \"lw\") (DF \"ld\")])\n-\n-;; Instruction names for stores.\n-(define_mode_attr store [(QI \"sb\") (HI \"sh\") (SI \"sw\") (DI \"sd\") (HF \"fsh\") (SF \"fsw\") (DF \"fsd\")])\n-\n-;; Instruction names for FP stores from integer registers.\n-(define_mode_attr softstore [(HF \"sh\") (SF \"sw\") (DF \"sd\")])\n-\n-;; This attribute gives the best constraint to use for registers of\n-;; a given mode.\n-(define_mode_attr reg [(SI \"d\") (DI \"d\") (CC \"d\")])\n-\n-;; This attribute gives the format suffix for floating-point operations.\n-(define_mode_attr fmt [(HF \"h\") (SF \"s\") (DF \"d\")])\n-\n-;; This attribute gives the integer suffix for floating-point conversions.\n-(define_mode_attr ifmt [(SI \"w\") (DI \"l\")])\n-\n-;; This attribute gives the format suffix for atomic memory operations.\n-(define_mode_attr amo [(SI \"w\") (DI \"d\")])\n-\n-;; This attribute gives the upper-case mode name for one unit of a\n-;; floating-point mode.\n-(define_mode_attr UNITMODE [(HF \"HF\") (SF \"SF\") (DF \"DF\")])\n-\n-;; This attribute gives the integer mode that has half the size of\n-;; the controlling mode.\n-(define_mode_attr HALFMODE [(DF \"SI\") (DI \"SI\") (TF \"DI\")])\n-\n-;; Iterator and attributes for floating-point rounding instructions.\n-(define_int_iterator RINT [UNSPEC_LRINT UNSPEC_LROUND])\n-(define_int_attr rint_pattern [(UNSPEC_LRINT \"rint\") (UNSPEC_LROUND \"round\")])\n-(define_int_attr rint_rm [(UNSPEC_LRINT \"dyn\") (UNSPEC_LROUND \"rmm\")])\n-\n-;; Iterator and attributes for quiet comparisons.\n-(define_int_iterator QUIET_COMPARISON [UNSPEC_FLT_QUIET UNSPEC_FLE_QUIET])\n-(define_int_attr quiet_pattern [(UNSPEC_FLT_QUIET \"lt\") (UNSPEC_FLE_QUIET \"le\")])\n-(define_int_attr QUIET_PATTERN [(UNSPEC_FLT_QUIET \"LT\") (UNSPEC_FLE_QUIET \"LE\")])\n-\n-;; This code iterator allows signed and unsigned widening multiplications\n-;; to use the same template.\n-(define_code_iterator any_extend [sign_extend zero_extend])\n-\n-;; This code iterator allows the two right shift instructions to be\n-;; generated from the same template.\n-(define_code_iterator any_shiftrt [ashiftrt lshiftrt])\n-\n-;; This code iterator allows the three shift instructions to be generated\n-;; from the same template.\n-(define_code_iterator any_shift [ashift ashiftrt lshiftrt])\n-\n-;; This code iterator allows the three bitwise instructions to be generated\n-;; from the same template.\n-(define_code_iterator any_bitwise [and ior xor])\n-\n-;; This code iterator allows unsigned and signed division to be generated\n-;; from the same template.\n-(define_code_iterator any_div [div udiv mod umod])\n-\n-;; This code iterator allows unsigned and signed modulus to be generated\n-;; from the same template.\n-(define_code_iterator any_mod [mod umod])\n-\n-;; These code iterators allow the signed and unsigned scc operations to use\n-;; the same template.\n-(define_code_iterator any_gt [gt gtu])\n-(define_code_iterator any_ge [ge geu])\n-(define_code_iterator any_lt [lt ltu])\n-(define_code_iterator any_le [le leu])\n-\n-;; <u> expands to an empty string when doing a signed operation and\n-;; \"u\" when doing an unsigned operation.\n-(define_code_attr u [(sign_extend \"\") (zero_extend \"u\")\n-\t\t     (gt \"\") (gtu \"u\")\n-\t\t     (ge \"\") (geu \"u\")\n-\t\t     (lt \"\") (ltu \"u\")\n-\t\t     (le \"\") (leu \"u\")])\n-\n-;; <su> is like <u>, but the signed form expands to \"s\" rather than \"\".\n-(define_code_attr su [(sign_extend \"s\") (zero_extend \"u\")])\n-\n-;; <optab> expands to the name of the optab for a particular code.\n-(define_code_attr optab [(ashift \"ashl\")\n-\t\t\t (ashiftrt \"ashr\")\n-\t\t\t (lshiftrt \"lshr\")\n-\t\t\t (div \"div\")\n-\t\t\t (mod \"mod\")\n-\t\t\t (udiv \"udiv\")\n-\t\t\t (umod \"umod\")\n-\t\t\t (ge \"ge\")\n-\t\t\t (le \"le\")\n-\t\t\t (gt \"gt\")\n-\t\t\t (lt \"lt\")\n-\t\t\t (ior \"ior\")\n-\t\t\t (xor \"xor\")\n-\t\t\t (and \"and\")\n-\t\t\t (plus \"add\")\n-\t\t\t (minus \"sub\")])\n-\n-;; <insn> expands to the name of the insn that implements a particular code.\n-(define_code_attr insn [(ashift \"sll\")\n-\t\t\t(ashiftrt \"sra\")\n-\t\t\t(lshiftrt \"srl\")\n-\t\t\t(div \"div\")\n-\t\t\t(mod \"rem\")\n-\t\t\t(udiv \"divu\")\n-\t\t\t(umod \"remu\")\n-\t\t\t(ior \"or\")\n-\t\t\t(xor \"xor\")\n-\t\t\t(and \"and\")\n-\t\t\t(plus \"add\")\n-\t\t\t(minus \"sub\")])\n-\n ;; Ghost instructions produce no real code and introduce no hazards.\n ;; They exist purely to express an effect on dataflow.\n (define_insn_reservation \"ghost\" 0"}]}