// Seed: 104246860
module module_0 (
    output wire id_0,
    output wor id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    input supply0 id_11
);
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9
);
  assign id_5 = id_3;
  module_0(
      id_7, id_0, id_5, id_9, id_5, id_6, id_7, id_1, id_2, id_7, id_0, id_3
  );
endmodule
