<strong>verilog-read-always-signals-recurse</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-read-always-signals-recurse EXIT-KEYWD RVALUE TEMP-NEXT)<br/>
<br/>
Recursive routine for parentheses/bracket matching.<br/>
EXIT-KEYWD is expression to stop at, nil if top level.<br/>
RVALUE is true if at right hand side of equal.<br/>
IGNORE-NEXT is true to ignore next token, fake from inside case statement.