# Details

Date : 2024-12-11 01:53:02

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 36 files,  1758 codes, 734 comments, 480 blanks, all 2972 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [README.md](/README.md) | Markdown | 48 | 0 | 15 | 63 |
| [design source/spinalHDL/README.md](/design%20source/spinalHDL/README.md) | Markdown | 1 | 0 | 2 | 3 |
| [design source/system_verilog/README.md](/design%20source/system_verilog/README.md) | Markdown | 1 | 0 | 2 | 3 |
| [design source/system_verilog/asyn_fifo.sv](/design%20source/system_verilog/asyn_fifo.sv) | System Verilog | 71 | 30 | 15 | 116 |
| [design source/system_verilog/bus_interconnect.sv](/design%20source/system_verilog/bus_interconnect.sv) | System Verilog | 0 | 0 | 3 | 3 |
| [design source/system_verilog/caster.sv](/design%20source/system_verilog/caster.sv) | System Verilog | 35 | 21 | 6 | 62 |
| [design source/system_verilog/data_enc.sv](/design%20source/system_verilog/data_enc.sv) | System Verilog | 20 | 21 | 10 | 51 |
| [design source/system_verilog/dummy_pe/dummy_array_control.sv](/design%20source/system_verilog/dummy_pe/dummy_array_control.sv) | System Verilog | 3 | 20 | 1 | 24 |
| [design source/system_verilog/dummy_pe/dummy_pe.sv](/design%20source/system_verilog/dummy_pe/dummy_pe.sv) | System Verilog | 60 | 34 | 23 | 117 |
| [design source/system_verilog/dummy_pe/dummy_pe_array.sv](/design%20source/system_verilog/dummy_pe/dummy_pe_array.sv) | System Verilog | 86 | 37 | 17 | 140 |
| [design source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv](/design%20source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv) | System Verilog | 85 | 49 | 41 | 175 |
| [design source/system_verilog/dummy_pe/dummy_pe_kl.sv](/design%20source/system_verilog/dummy_pe/dummy_pe_kl.sv) | System Verilog | 39 | 23 | 12 | 74 |
| [design source/system_verilog/glb_pe.sv](/design%20source/system_verilog/glb_pe.sv) | System Verilog | 29 | 22 | 7 | 58 |
| [design source/system_verilog/global_buffer.sv](/design%20source/system_verilog/global_buffer.sv) | System Verilog | 29 | 21 | 8 | 58 |
| [design source/system_verilog/interface.sv](/design%20source/system_verilog/interface.sv) | System Verilog | 232 | 42 | 77 | 351 |
| [design source/system_verilog/multicaster.sv](/design%20source/system_verilog/multicaster.sv) | System Verilog | 69 | 46 | 32 | 147 |
| [design source/system_verilog/pe.sv](/design%20source/system_verilog/pe.sv) | System Verilog | 102 | 40 | 20 | 162 |
| [design source/system_verilog/pe_array.sv](/design%20source/system_verilog/pe_array.sv) | System Verilog | 38 | 21 | 9 | 68 |
| [design source/system_verilog/pe_ctrl.sv](/design%20source/system_verilog/pe_ctrl.sv) | System Verilog | 79 | 0 | 12 | 91 |
| [design source/system_verilog/xbus_control.sv](/design%20source/system_verilog/xbus_control.sv) | System Verilog | 41 | 21 | 14 | 76 |
| [design source/verilog/README.md](/design%20source/verilog/README.md) | Markdown | 1 | 0 | 2 | 3 |
| [design source/verilog/axi_example/sample_generator/sample_generator_v1_0.v](/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0.v) | Verilog | 53 | 14 | 17 | 84 |
| [design source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v](/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v) | Verilog | 122 | 72 | 35 | 229 |
| [design source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v](/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v) | Verilog | 97 | 51 | 20 | 168 |
| [design source/verilog/shifter.v](/design%20source/verilog/shifter.v) | Verilog | 28 | 5 | 6 | 39 |
| [hdl_source.code-workspace](/hdl_source.code-workspace) | JSON with Comments | 12 | 0 | 0 | 12 |
| [simulation source/spinalHDL/README.md](/simulation%20source/spinalHDL/README.md) | Markdown | 1 | 0 | 2 | 3 |
| [simulation source/system_verilog/README.md](/simulation%20source/system_verilog/README.md) | Markdown | 1 | 0 | 1 | 2 |
| [simulation source/system_verilog/glb_pe_driver.sv](/simulation%20source/system_verilog/glb_pe_driver.sv) | System Verilog | 46 | 21 | 6 | 73 |
| [simulation source/system_verilog/pe_driver.sv](/simulation%20source/system_verilog/pe_driver.sv) | System Verilog | 39 | 16 | 5 | 60 |
| [simulation source/system_verilog/tb_async_fifo.sv](/simulation%20source/system_verilog/tb_async_fifo.sv) | System Verilog | 64 | 13 | 13 | 90 |
| [simulation source/system_verilog/tb_dummpy_pe_array.sv](/simulation%20source/system_verilog/tb_dummpy_pe_array.sv) | System Verilog | 71 | 31 | 16 | 118 |
| [simulation source/system_verilog/tb_glb_pe.sv](/simulation%20source/system_verilog/tb_glb_pe.sv) | System Verilog | 46 | 21 | 8 | 75 |
| [simulation source/system_verilog/tb_glb_pe_loop.sv](/simulation%20source/system_verilog/tb_glb_pe_loop.sv) | System Verilog | 70 | 21 | 11 | 102 |
| [simulation source/system_verilog/tb_pe.sv](/simulation%20source/system_verilog/tb_pe.sv) | System Verilog | 38 | 21 | 11 | 70 |
| [simulation source/verilog/README.md](/simulation%20source/verilog/README.md) | Markdown | 1 | 0 | 1 | 2 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)