
Stm32f446re-accelerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087e4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  080089a8  080089a8  000189a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cc0  08008cc0  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08008cc0  08008cc0  00018cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cc8  08008cc8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cc8  08008cc8  00018cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ccc  08008ccc  00018ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08008cd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d84  20000024  08008cf4  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000da8  08008cf4  00020da8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9ed  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000328e  00000000  00000000  0003aa41  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001410  00000000  00000000  0003dcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001298  00000000  00000000  0003f0e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000245d8  00000000  00000000  00040378  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010bb6  00000000  00000000  00064950  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2aab  00000000  00000000  00075506  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00147fb1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052d8  00000000  00000000  0014802c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000024 	.word	0x20000024
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08008990 	.word	0x08008990

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000028 	.word	0x20000028
 8000200:	08008990 	.word	0x08008990

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000218:	f000 b972 	b.w	8000500 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	4688      	mov	r8, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14b      	bne.n	80002da <__udivmoddi4+0xa6>
 8000242:	428a      	cmp	r2, r1
 8000244:	4615      	mov	r5, r2
 8000246:	d967      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0720 	rsb	r7, r2, #32
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	fa20 f707 	lsr.w	r7, r0, r7
 800025a:	4095      	lsls	r5, r2
 800025c:	ea47 0803 	orr.w	r8, r7, r3
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbb8 f7fe 	udiv	r7, r8, lr
 800026c:	fa1f fc85 	uxth.w	ip, r5
 8000270:	fb0e 8817 	mls	r8, lr, r7, r8
 8000274:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000278:	fb07 f10c 	mul.w	r1, r7, ip
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000286:	f080 811b 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8118 	bls.w	80004c0 <__udivmoddi4+0x28c>
 8000290:	3f02      	subs	r7, #2
 8000292:	442b      	add	r3, r5
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0fe 	udiv	r0, r3, lr
 800029c:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a8:	45a4      	cmp	ip, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x290>
 80002b6:	45a4      	cmp	ip, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x290>
 80002bc:	3802      	subs	r0, #2
 80002be:	442c      	add	r4, r5
 80002c0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c4:	eba4 040c 	sub.w	r4, r4, ip
 80002c8:	2700      	movs	r7, #0
 80002ca:	b11e      	cbz	r6, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c6 4300 	strd	r4, r3, [r6]
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0xbe>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80eb 	beq.w	80004ba <__udivmoddi4+0x286>
 80002e4:	2700      	movs	r7, #0
 80002e6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ea:	4638      	mov	r0, r7
 80002ec:	4639      	mov	r1, r7
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f783 	clz	r7, r3
 80002f6:	2f00      	cmp	r7, #0
 80002f8:	d147      	bne.n	800038a <__udivmoddi4+0x156>
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xd0>
 80002fe:	4282      	cmp	r2, r0
 8000300:	f200 80fa 	bhi.w	80004f8 <__udivmoddi4+0x2c4>
 8000304:	1a84      	subs	r4, r0, r2
 8000306:	eb61 0303 	sbc.w	r3, r1, r3
 800030a:	2001      	movs	r0, #1
 800030c:	4698      	mov	r8, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d0e0      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000312:	e9c6 4800 	strd	r4, r8, [r6]
 8000316:	e7dd      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000318:	b902      	cbnz	r2, 800031c <__udivmoddi4+0xe8>
 800031a:	deff      	udf	#255	; 0xff
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	2a00      	cmp	r2, #0
 8000322:	f040 808f 	bne.w	8000444 <__udivmoddi4+0x210>
 8000326:	1b49      	subs	r1, r1, r5
 8000328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800032c:	fa1f f885 	uxth.w	r8, r5
 8000330:	2701      	movs	r7, #1
 8000332:	fbb1 fcfe 	udiv	ip, r1, lr
 8000336:	0c23      	lsrs	r3, r4, #16
 8000338:	fb0e 111c 	mls	r1, lr, ip, r1
 800033c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000340:	fb08 f10c 	mul.w	r1, r8, ip
 8000344:	4299      	cmp	r1, r3
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x124>
 8000348:	18eb      	adds	r3, r5, r3
 800034a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4299      	cmp	r1, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 8000356:	4684      	mov	ip, r0
 8000358:	1a59      	subs	r1, r3, r1
 800035a:	b2a3      	uxth	r3, r4
 800035c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000360:	fb0e 1410 	mls	r4, lr, r0, r1
 8000364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000368:	fb08 f800 	mul.w	r8, r8, r0
 800036c:	45a0      	cmp	r8, r4
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x14c>
 8000370:	192c      	adds	r4, r5, r4
 8000372:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x14a>
 8000378:	45a0      	cmp	r8, r4
 800037a:	f200 80b6 	bhi.w	80004ea <__udivmoddi4+0x2b6>
 800037e:	4618      	mov	r0, r3
 8000380:	eba4 0408 	sub.w	r4, r4, r8
 8000384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000388:	e79f      	b.n	80002ca <__udivmoddi4+0x96>
 800038a:	f1c7 0c20 	rsb	ip, r7, #32
 800038e:	40bb      	lsls	r3, r7
 8000390:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000394:	ea4e 0e03 	orr.w	lr, lr, r3
 8000398:	fa01 f407 	lsl.w	r4, r1, r7
 800039c:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003a8:	4325      	orrs	r5, r4
 80003aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ae:	0c2c      	lsrs	r4, r5, #16
 80003b0:	fb08 3319 	mls	r3, r8, r9, r3
 80003b4:	fa1f fa8e 	uxth.w	sl, lr
 80003b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003bc:	fb09 f40a 	mul.w	r4, r9, sl
 80003c0:	429c      	cmp	r4, r3
 80003c2:	fa02 f207 	lsl.w	r2, r2, r7
 80003c6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1e 0303 	adds.w	r3, lr, r3
 80003d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003d4:	f080 8087 	bcs.w	80004e6 <__udivmoddi4+0x2b2>
 80003d8:	429c      	cmp	r4, r3
 80003da:	f240 8084 	bls.w	80004e6 <__udivmoddi4+0x2b2>
 80003de:	f1a9 0902 	sub.w	r9, r9, #2
 80003e2:	4473      	add	r3, lr
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	b2ad      	uxth	r5, r5
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1e 0404 	adds.w	r4, lr, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000404:	d26b      	bcs.n	80004de <__udivmoddi4+0x2aa>
 8000406:	45a2      	cmp	sl, r4
 8000408:	d969      	bls.n	80004de <__udivmoddi4+0x2aa>
 800040a:	3802      	subs	r0, #2
 800040c:	4474      	add	r4, lr
 800040e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000412:	fba0 8902 	umull	r8, r9, r0, r2
 8000416:	eba4 040a 	sub.w	r4, r4, sl
 800041a:	454c      	cmp	r4, r9
 800041c:	46c2      	mov	sl, r8
 800041e:	464b      	mov	r3, r9
 8000420:	d354      	bcc.n	80004cc <__udivmoddi4+0x298>
 8000422:	d051      	beq.n	80004c8 <__udivmoddi4+0x294>
 8000424:	2e00      	cmp	r6, #0
 8000426:	d069      	beq.n	80004fc <__udivmoddi4+0x2c8>
 8000428:	ebb1 050a 	subs.w	r5, r1, sl
 800042c:	eb64 0403 	sbc.w	r4, r4, r3
 8000430:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000434:	40fd      	lsrs	r5, r7
 8000436:	40fc      	lsrs	r4, r7
 8000438:	ea4c 0505 	orr.w	r5, ip, r5
 800043c:	e9c6 5400 	strd	r5, r4, [r6]
 8000440:	2700      	movs	r7, #0
 8000442:	e747      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f703 	lsr.w	r7, r0, r3
 800044c:	4095      	lsls	r5, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	fa21 f303 	lsr.w	r3, r1, r3
 8000456:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045a:	4338      	orrs	r0, r7
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000462:	fa1f f885 	uxth.w	r8, r5
 8000466:	fb0e 3317 	mls	r3, lr, r7, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb07 f308 	mul.w	r3, r7, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x256>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000480:	d22f      	bcs.n	80004e2 <__udivmoddi4+0x2ae>
 8000482:	428b      	cmp	r3, r1
 8000484:	d92d      	bls.n	80004e2 <__udivmoddi4+0x2ae>
 8000486:	3f02      	subs	r7, #2
 8000488:	4429      	add	r1, r5
 800048a:	1acb      	subs	r3, r1, r3
 800048c:	b281      	uxth	r1, r0
 800048e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000492:	fb0e 3310 	mls	r3, lr, r0, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb00 f308 	mul.w	r3, r0, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x27e>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004a8:	d217      	bcs.n	80004da <__udivmoddi4+0x2a6>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d915      	bls.n	80004da <__udivmoddi4+0x2a6>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1ac9      	subs	r1, r1, r3
 80004b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004b8:	e73b      	b.n	8000332 <__udivmoddi4+0xfe>
 80004ba:	4637      	mov	r7, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e709      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e6e7      	b.n	8000294 <__udivmoddi4+0x60>
 80004c4:	4618      	mov	r0, r3
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c8:	4541      	cmp	r1, r8
 80004ca:	d2ab      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d0:	eb69 020e 	sbc.w	r2, r9, lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4613      	mov	r3, r2
 80004d8:	e7a4      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004da:	4660      	mov	r0, ip
 80004dc:	e7e9      	b.n	80004b2 <__udivmoddi4+0x27e>
 80004de:	4618      	mov	r0, r3
 80004e0:	e795      	b.n	800040e <__udivmoddi4+0x1da>
 80004e2:	4667      	mov	r7, ip
 80004e4:	e7d1      	b.n	800048a <__udivmoddi4+0x256>
 80004e6:	4681      	mov	r9, r0
 80004e8:	e77c      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	442c      	add	r4, r5
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0x14c>
 80004f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f4:	442b      	add	r3, r5
 80004f6:	e72f      	b.n	8000358 <__udivmoddi4+0x124>
 80004f8:	4638      	mov	r0, r7
 80004fa:	e708      	b.n	800030e <__udivmoddi4+0xda>
 80004fc:	4637      	mov	r7, r6
 80004fe:	e6e9      	b.n	80002d4 <__udivmoddi4+0xa0>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Rf96_LoRaClearIrq>:
  temp=temp-157;
  return temp;
}
// Очистка всех флагов
void Rf96_LoRaClearIrq(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 8000508:	21ff      	movs	r1, #255	; 0xff
 800050a:	2012      	movs	r0, #18
 800050c:	f001 f85e 	bl	80015cc <SPIWrite>
}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}

08000514 <Rf96_Standby>:

// Вход в standby мод
void Rf96_Standby(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
 8000518:	2101      	movs	r1, #1
 800051a:	2001      	movs	r0, #1
 800051c:	f001 f856 	bl	80015cc <SPIWrite>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}

08000524 <Rf96_Sleep>:

// Вход в sleep мод
void Rf96_Sleep(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
 8000528:	2100      	movs	r1, #0
 800052a:	2001      	movs	r0, #1
 800052c:	f001 f84e 	bl	80015cc <SPIWrite>
}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}

08000534 <Rf96_EntryLoRa>:

// Вход в Lora мод
void Rf96_EntryLoRa(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
 8000538:	2180      	movs	r1, #128	; 0x80
 800053a:	2001      	movs	r0, #1
 800053c:	f001 f846 	bl	80015cc <SPIWrite>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <Rf96_FreqChoose>:
// Выбираем несущую частоту 0 - 434 Мгц  1 - 868 Мгц
void Rf96_FreqChoose(uint8_t freq_value)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
	BurstWrite(LR_RegFrMsb,Rf96_FreqTbl[freq_value],3);
 800054e:	79fa      	ldrb	r2, [r7, #7]
 8000550:	4613      	mov	r3, r2
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	4413      	add	r3, r2
 8000556:	4a05      	ldr	r2, [pc, #20]	; (800056c <Rf96_FreqChoose+0x28>)
 8000558:	4413      	add	r3, r2
 800055a:	2203      	movs	r2, #3
 800055c:	4619      	mov	r1, r3
 800055e:	2006      	movs	r0, #6
 8000560:	f001 f88a 	bl	8001678 <BurstWrite>

}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	08008a08 	.word	0x08008a08

08000570 <Rf96_OutPower>:
// Выбираем выходную мощность 0 -20 Дб, 1- 17 Дб, 2 - 14 Дб, 3 - 11 Дб
void Rf96_OutPower(uint8_t Power_value)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPaConfig,Rf96_PowerTbl[Power_value]);
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	4a06      	ldr	r2, [pc, #24]	; (8000598 <Rf96_OutPower+0x28>)
 800057e:	5cd3      	ldrb	r3, [r2, r3]
 8000580:	4619      	mov	r1, r3
 8000582:	2009      	movs	r0, #9
 8000584:	f001 f822 	bl	80015cc <SPIWrite>
	SPIWrite(0x5A,0x87);  // Для ноги PA устанавливает Pmax до +20 Дб при 0x87  и оставляет по дефолту при 0x84 ???????
 8000588:	2187      	movs	r1, #135	; 0x87
 800058a:	205a      	movs	r0, #90	; 0x5a
 800058c:	f001 f81e 	bl	80015cc <SPIWrite>
}
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	08008a14 	.word	0x08008a14

0800059c <Rf96_OCP>:
// защита по току( максимальный ток усилителя) ( важно ее правильно настроить, поскольку выходная мощность зависит от тока)
// 0 -Без ограничения по току, 1 - 100 мА , 2 - 120 мА, 3 -200 мА
void Rf96_OCP(uint8_t OCP_value)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]

	SPIWrite(LR_RegOcp,Rf96_OCPTbl[OCP_value]);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	4a04      	ldr	r2, [pc, #16]	; (80005bc <Rf96_OCP+0x20>)
 80005aa:	5cd3      	ldrb	r3, [r2, r3]
 80005ac:	4619      	mov	r1, r3
 80005ae:	200b      	movs	r0, #11
 80005b0:	f001 f80c 	bl	80015cc <SPIWrite>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	08008a18 	.word	0x08008a18

080005c0 <Rf96_LNA>:
// Выбираем LNA  0 - LNA выключен, 1 - Максимальное усиление
void Rf96_LNA(uint8_t LNA_value)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegLna,Rf96_LNATbl[LNA_value]);
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <Rf96_LNA+0x20>)
 80005ce:	5cd3      	ldrb	r3, [r2, r3]
 80005d0:	4619      	mov	r1, r3
 80005d2:	200c      	movs	r0, #12
 80005d4:	f000 fffa 	bl	80015cc <SPIWrite>

}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	08008a1c 	.word	0x08008a1c

080005e4 <Rf96_bandwide_CR_HeadreMod>:
// Устанавливает несколько параметров: полосу частоты ( signal bandwidth), Coding rate, Мод заголовка (HeaderMod):
// Полоса частоты: 0 - 7.8KHz,1- 10.4KHz,2- 15.6KHz, 3- 20.8KHz,4- 31.2KHz,5- 41.7KHz,6- 62.5KHz,7- 125KHz,8- 250KHz,9- 500KHz
// Coding rate: 1 - 4/5, 2 - 4/6, 3 - 4/7, 4 - 4/8
// Мод заголовка : 0 -  явный, 1 - неявный
void Rf96_bandwide_CR_HeadreMod(uint8_t bandwide_value, uint8_t CR_Value, uint8_t HeaderMod_value)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
 80005ee:	460b      	mov	r3, r1
 80005f0:	71bb      	strb	r3, [r7, #6]
 80005f2:	4613      	mov	r3, r2
 80005f4:	717b      	strb	r3, [r7, #5]

	//SPIWrite(LR_RegModemConfig1,(0x00<<4+(CR_Value<<1)+HeaderMod_value));
	SPIWrite(LR_RegModemConfig1,0x25); // 8C    Без CRC16 , 125 khz, cr 4/8, optimize on
 80005f6:	2125      	movs	r1, #37	; 0x25
 80005f8:	201d      	movs	r0, #29
 80005fa:	f000 ffe7 	bl	80015cc <SPIWrite>
	//SPIWrite(LR_RegModemConfig1,0x8E); // С CRC16
	//SPIWrite(LR_RegDetectOptimize,0xC5);
	//SPIWrite(LR_RegDetecionThreshold,0x0C);
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <Rf96_SF_LoadCRC_SymbTimeout>:
// Устанавливает несколько параметров:
// Spreading factor :  0-6,1-7,2-8,3-9,4-10,5-11,6-12
// payLoadCrcc: Выкл - 0, Вкл - 1
// Таймаут по RX:  Максимальноее значение 3FF, минимальное 0. Можно поставить любое в диапозон 0-3FF
void Rf96_SF_LoadCRC_SymbTimeout(uint8_t SF_value, uint8_t PayloadCrc_value, uint16_t SymbTimeout_value)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	4603      	mov	r3, r0
 800060e:	71fb      	strb	r3, [r7, #7]
 8000610:	460b      	mov	r3, r1
 8000612:	71bb      	strb	r3, [r7, #6]
 8000614:	4613      	mov	r3, r2
 8000616:	80bb      	strh	r3, [r7, #4]
	//SPIWrite(LR_RegModemConfig2,((Rf96_SpreadFactorTbl[SF_value]<<4)+(PayloadCrc_value<<2)+(SymbTimeout_value>>8)));
	SPIWrite(LR_RegModemConfig2,0xC4);  // SF=12
 8000618:	21c4      	movs	r1, #196	; 0xc4
 800061a:	201e      	movs	r0, #30
 800061c:	f000 ffd6 	bl	80015cc <SPIWrite>
	SPIWrite(LR_RegSymbTimeoutLsb,(uint8_t)SymbTimeout_value);
 8000620:	88bb      	ldrh	r3, [r7, #4]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4619      	mov	r1, r3
 8000626:	201f      	movs	r0, #31
 8000628:	f000 ffd0 	bl	80015cc <SPIWrite>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <Rf96_Preamble>:
//Устанавливаем длину преамбулы в байтах: 4+PreambLen_value
void Rf96_Preamble(uint16_t PreambLen_value)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
	SPIWrite(LR_RegPreambleMsb,PreambLen_value>>8);
 800063e:	88fb      	ldrh	r3, [r7, #6]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	b29b      	uxth	r3, r3
 8000644:	b2db      	uxtb	r3, r3
 8000646:	4619      	mov	r1, r3
 8000648:	2020      	movs	r0, #32
 800064a:	f000 ffbf 	bl	80015cc <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,(uint8_t)PreambLen_value);
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	b2db      	uxtb	r3, r3
 8000652:	4619      	mov	r1, r3
 8000654:	2021      	movs	r0, #33	; 0x21
 8000656:	f000 ffb9 	bl	80015cc <SPIWrite>
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>:
// Настройка вывода Di0 0 - прерывание по приему, 1 - прерывание по передаче, Di1 0- прерывание по таймауту
void Rf96_PinOut_Di0_Di1_Di2_Di3(uint8_t Di0_value, uint8_t Di1_value,uint8_t Di2_value ,uint8_t Di3_value)
{
 8000662:	b590      	push	{r4, r7, lr}
 8000664:	b083      	sub	sp, #12
 8000666:	af00      	add	r7, sp, #0
 8000668:	4604      	mov	r4, r0
 800066a:	4608      	mov	r0, r1
 800066c:	4611      	mov	r1, r2
 800066e:	461a      	mov	r2, r3
 8000670:	4623      	mov	r3, r4
 8000672:	71fb      	strb	r3, [r7, #7]
 8000674:	4603      	mov	r3, r0
 8000676:	71bb      	strb	r3, [r7, #6]
 8000678:	460b      	mov	r3, r1
 800067a:	717b      	strb	r3, [r7, #5]
 800067c:	4613      	mov	r3, r2
 800067e:	713b      	strb	r3, [r7, #4]
	SPIWrite(REG_LR_DIOMAPPING1,(Di0_value<<6)+(Di1_value<<4)+ (Di2_value<<2)+(Di3_value));
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	019b      	lsls	r3, r3, #6
 8000684:	b2da      	uxtb	r2, r3
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	011b      	lsls	r3, r3, #4
 800068a:	b2db      	uxtb	r3, r3
 800068c:	4413      	add	r3, r2
 800068e:	b2da      	uxtb	r2, r3
 8000690:	797b      	ldrb	r3, [r7, #5]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	b2db      	uxtb	r3, r3
 8000696:	4413      	add	r3, r2
 8000698:	b2da      	uxtb	r2, r3
 800069a:	793b      	ldrb	r3, [r7, #4]
 800069c:	4413      	add	r3, r2
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4619      	mov	r1, r3
 80006a2:	2040      	movs	r0, #64	; 0x40
 80006a4:	f000 ff92 	bl	80015cc <SPIWrite>
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd90      	pop	{r4, r7, pc}

080006b0 <Rf96_irqMaskTX>:
//Снятие маски с прерывания по TX
void Rf96_irqMaskTX(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0xF7);
 80006b4:	21f7      	movs	r1, #247	; 0xf7
 80006b6:	2011      	movs	r0, #17
 80006b8:	f000 ff88 	bl	80015cc <SPIWrite>
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}

080006c0 <Rf96_irqMaskRX>:
//Снятие маски с прерывания по RX
void Rf96_irqMaskRX(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0x3F);
 80006c4:	213f      	movs	r1, #63	; 0x3f
 80006c6:	2011      	movs	r0, #17
 80006c8:	f000 ff80 	bl	80015cc <SPIWrite>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <Rf96_PayloadLength>:
//Установка числа передаваемых данных (в байтах)
void Rf96_PayloadLength(uint8_t LengthBytes_value)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPayloadLength,LengthBytes_value);
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4619      	mov	r1, r3
 80006de:	2022      	movs	r0, #34	; 0x22
 80006e0:	f000 ff74 	bl	80015cc <SPIWrite>
}
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Rf96_TX_FifoAdr>:
//Установка Адресса  TX в буфере
void Rf96_TX_FifoAdr(uint8_t TX_adr_value)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoTxBaseAddr,TX_adr_value);
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4619      	mov	r1, r3
 80006fa:	200e      	movs	r0, #14
 80006fc:	f000 ff66 	bl	80015cc <SPIWrite>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <Rf96_RX_FifoAdr>:
//Установка Адресса  RX в буфере
void Rf96_RX_FifoAdr(uint8_t RX_adr_value)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoRxBaseAddr,RX_adr_value);
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4619      	mov	r1, r3
 8000716:	200f      	movs	r0, #15
 8000718:	f000 ff58 	bl	80015cc <SPIWrite>
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <Rf96_FIFO_point>:
// Устанавливает указатель в FIFO
void Rf96_FIFO_point(uint8_t adrPoint_value)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	 SPIWrite(LR_RegFifoAddrPtr,adrPoint_value);
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	4619      	mov	r1, r3
 8000732:	200d      	movs	r0, #13
 8000734:	f000 ff4a 	bl	80015cc <SPIWrite>
}
 8000738:	bf00      	nop
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <Rf96_RX_Continuous_mode>:
	//SPIWrite(LR_RegOpMode,0x8E);
	SPIWrite(LR_RegOpMode,0x86);                            		//High Frequency Mode
}
// Вход в режим приема (много пакетный прием)
void Rf96_RX_Continuous_mode(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8D);
	SPIWrite(LR_RegOpMode,0x85);                            		//High Frequency Mode
 8000744:	2185      	movs	r1, #133	; 0x85
 8000746:	2001      	movs	r0, #1
 8000748:	f000 ff40 	bl	80015cc <SPIWrite>
}
 800074c:	bf00      	nop
 800074e:	bd80      	pop	{r7, pc}

08000750 <Rf96_TX_mode>:
// Вход в режим передачи
void Rf96_TX_mode(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8B);
	SPIWrite(LR_RegOpMode,0x83);                            		 //High Frequency Mode
 8000754:	2183      	movs	r1, #131	; 0x83
 8000756:	2001      	movs	r0, #1
 8000758:	f000 ff38 	bl	80015cc <SPIWrite>
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}

08000760 <Rf96_DataTX_to_FiFO>:

// Запись данных в FiFO
void Rf96_DataTX_to_FiFO(char* str, uint8_t LenghtStr)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	460b      	mov	r3, r1
 800076a:	70fb      	strb	r3, [r7, #3]
	BurstWrite(LR_RegFifo, (uint8_t *)str, LenghtStr);
 800076c:	78fb      	ldrb	r3, [r7, #3]
 800076e:	461a      	mov	r2, r3
 8000770:	6879      	ldr	r1, [r7, #4]
 8000772:	2000      	movs	r0, #0
 8000774:	f000 ff80 	bl	8001678 <BurstWrite>
}
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <Rf96_DataRX_From_FiFO>:
//  Чтение данных RX из FIFO по последнему пришедшему пакету
void Rf96_DataRX_From_FiFO(char* str)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
	uint8_t addr;
	uint8_t packet_size;
	addr = SPIRead(LR_RegFifoRxCurrentaddr);
 8000788:	2010      	movs	r0, #16
 800078a:	f000 ff01 	bl	8001590 <SPIRead>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
	SPIWrite(LR_RegFifoAddrPtr,addr);
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	4619      	mov	r1, r3
 8000796:	200d      	movs	r0, #13
 8000798:	f000 ff18 	bl	80015cc <SPIWrite>
	packet_size = SPIRead(LR_RegRxNbBytes);
 800079c:	2013      	movs	r0, #19
 800079e:	f000 fef7 	bl	8001590 <SPIRead>
 80007a2:	4603      	mov	r3, r0
 80007a4:	73bb      	strb	r3, [r7, #14]
	SPIBurstRead(LR_RegFifo, str, packet_size);
 80007a6:	7bbb      	ldrb	r3, [r7, #14]
 80007a8:	461a      	mov	r2, r3
 80007aa:	6879      	ldr	r1, [r7, #4]
 80007ac:	2000      	movs	r0, #0
 80007ae:	f000 ff31 	bl	8001614 <SPIBurstRead>
}
 80007b2:	bf00      	nop
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <Rf96_Lora_init>:
// Настройка Rf96
void Rf96_Lora_init(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
	// Входим в Sleep mode
	Rf96_Sleep();
 80007be:	f7ff feb1 	bl	8000524 <Rf96_Sleep>
	// Входим в Lora мод
	Rf96_EntryLoRa();
 80007c2:	f7ff feb7 	bl	8000534 <Rf96_EntryLoRa>
	// выбираем несущую частоту
	Rf96_FreqChoose(1);
 80007c6:	2001      	movs	r0, #1
 80007c8:	f7ff febc 	bl	8000544 <Rf96_FreqChoose>
	// Выбираем выходную мощность
	Rf96_OutPower(0);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f7ff fecf 	bl	8000570 <Rf96_OutPower>
	// Выбираем ограничение по току
	Rf96_OCP(0);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff fee2 	bl	800059c <Rf96_OCP>
	// Выбираем LNA
	Rf96_LNA(1);
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff fef1 	bl	80005c0 <Rf96_LNA>
	// Выбираем полосу частот, Coding rate, и мод заголовка
	Rf96_bandwide_CR_HeadreMod(7,4,0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2104      	movs	r1, #4
 80007e2:	2007      	movs	r0, #7
 80007e4:	f7ff fefe 	bl	80005e4 <Rf96_bandwide_CR_HeadreMod>
	// Выбираем Spreading factor, включение-выключение loadCRC,Таймаут по RX
	Rf96_SF_LoadCRC_SymbTimeout(6,1,0x3FF);
 80007e8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80007ec:	2101      	movs	r1, #1
 80007ee:	2006      	movs	r0, #6
 80007f0:	f7ff ff09 	bl	8000606 <Rf96_SF_LoadCRC_SymbTimeout>
	// Устанавливаем длину преамбулы
	Rf96_Preamble(8);
 80007f4:	2008      	movs	r0, #8
 80007f6:	f7ff ff1d 	bl	8000634 <Rf96_Preamble>
	// Заходим в StandBy
	Rf96_Standby();
 80007fa:	f7ff fe8b 	bl	8000514 <Rf96_Standby>
}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}

08000802 <Rf96_Lora_TX_mode>:



// Инициализация TX
void Rf96_Lora_TX_mode(void)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	af00      	add	r7, sp, #0
	//RAK811antTx();
	  // Настройка вывода Di0 на прерывание по отправке
	Rf96_PinOut_Di0_Di1_Di2_Di3(1,0,0,2);
 8000806:	2302      	movs	r3, #2
 8000808:	2200      	movs	r2, #0
 800080a:	2100      	movs	r1, #0
 800080c:	2001      	movs	r0, #1
 800080e:	f7ff ff28 	bl	8000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>
      // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 8000812:	f7ff fe77 	bl	8000504 <Rf96_LoRaClearIrq>
	  // Снимаем маску с прерывания по TX
	  Rf96_irqMaskTX();
 8000816:	f7ff ff4b 	bl	80006b0 <Rf96_irqMaskTX>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(41);
 800081a:	2029      	movs	r0, #41	; 0x29
 800081c:	f7ff ff58 	bl	80006d0 <Rf96_PayloadLength>
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 8000820:	2080      	movs	r0, #128	; 0x80
 8000822:	f7ff ff63 	bl	80006ec <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 8000826:	2080      	movs	r0, #128	; 0x80
 8000828:	f7ff ff7c 	bl	8000724 <Rf96_FIFO_point>

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}

08000830 <Rf96_Lora_RX_mode>:
// Инициализация RX
void Rf96_Lora_RX_mode(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	  //RAK811antRx();
	//  SPIWrite(0x5A,0x87);                            //Normal and Rx
	//  SPIWrite(LR_RegHopPeriod,0xFF);   //??????                       //RegHopPeriod NO FHSS
	  SPIWrite(LR_RegHopPeriod,0x0);   //??????
 8000834:	2100      	movs	r1, #0
 8000836:	2024      	movs	r0, #36	; 0x24
 8000838:	f000 fec8 	bl	80015cc <SPIWrite>
	  // Настройка вывода Di0 на прерывание по приему, Di1 на прерывание по таймауту
	  Rf96_PinOut_Di0_Di1_Di2_Di3(0,0,0,2);
 800083c:	2302      	movs	r3, #2
 800083e:	2200      	movs	r2, #0
 8000840:	2100      	movs	r1, #0
 8000842:	2000      	movs	r0, #0
 8000844:	f7ff ff0d 	bl	8000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>
	  // Снимаем маску с прерывания по RX
	  Rf96_irqMaskRX();
 8000848:	f7ff ff3a 	bl	80006c0 <Rf96_irqMaskRX>
	  // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 800084c:	f7ff fe5a 	bl	8000504 <Rf96_LoRaClearIrq>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(41);
 8000850:	2029      	movs	r0, #41	; 0x29
 8000852:	f7ff ff3d 	bl	80006d0 <Rf96_PayloadLength>
      // Установка адреса RX в буфере FIFO
	  Rf96_RX_FifoAdr(0x00);
 8000856:	2000      	movs	r0, #0
 8000858:	f7ff ff56 	bl	8000708 <Rf96_RX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива RX в FIFO
	  Rf96_FIFO_point(0x00);
 800085c:	2000      	movs	r0, #0
 800085e:	f7ff ff61 	bl	8000724 <Rf96_FIFO_point>
	  // Входим в RX single мод
	//  Rf96_RX_Single_mode();
	  Rf96_RX_Continuous_mode();
 8000862:	f7ff ff6d 	bl	8000740 <Rf96_RX_Continuous_mode>

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <Rf96_LoRaTxPacket>:

// Отправка пакета данных
void Rf96_LoRaTxPacket(char* Str, uint8_t LenStr)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	70fb      	strb	r3, [r7, #3]
    // Записываем данные в буфер
    Rf96_DataTX_to_FiFO(Str,LenStr);
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	4619      	mov	r1, r3
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ff6f 	bl	8000760 <Rf96_DataTX_to_FiFO>
	// Вход в режим передачи
	Rf96_TX_mode();
 8000882:	f7ff ff65 	bl	8000750 <Rf96_TX_mode>

	// Ждем пока появится прерывание

	while(1)
	{
		if(Get_NIRQ_Di0())
 8000886:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800088a:	4807      	ldr	r0, [pc, #28]	; (80008a8 <Rf96_LoRaTxPacket+0x3c>)
 800088c:	f002 ffa8 	bl	80037e0 <HAL_GPIO_ReadPin>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0f7      	beq.n	8000886 <Rf96_LoRaTxPacket+0x1a>
		{
			// Сбрасываем флаги
			Rf96_LoRaClearIrq();
 8000896:	f7ff fe35 	bl	8000504 <Rf96_LoRaClearIrq>
            // Заходим в Standby
			Rf96_Standby();
 800089a:	f7ff fe3b 	bl	8000514 <Rf96_Standby>

			break;
 800089e:	bf00      	nop
		}
	}


}
 80008a0:	bf00      	nop
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40020000 	.word	0x40020000

080008ac <Crc16>:
    0xEF1F, 0xFF3E, 0xCF5D, 0xDF7C, 0xAF9B, 0xBFBA, 0x8FD9, 0x9FF8,
    0x6E17, 0x7E36, 0x4E55, 0x5E74, 0x2E93, 0x3EB2, 0x0ED1, 0x1EF0
};
// Расчет CRC16
unsigned short Crc16(unsigned char * pcBlock, unsigned short len)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	807b      	strh	r3, [r7, #2]
    unsigned short crc = 0xFFFF;
 80008b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008bc:	81fb      	strh	r3, [r7, #14]

    while (len--)
 80008be:	e012      	b.n	80008e6 <Crc16+0x3a>
        crc = (crc << 8) ^ Crc16Table[(crc >> 8) ^ *pcBlock++];
 80008c0:	89fb      	ldrh	r3, [r7, #14]
 80008c2:	021b      	lsls	r3, r3, #8
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	89fb      	ldrh	r3, [r7, #14]
 80008c8:	0a1b      	lsrs	r3, r3, #8
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	4618      	mov	r0, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	1c59      	adds	r1, r3, #1
 80008d2:	6079      	str	r1, [r7, #4]
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	4043      	eors	r3, r0
 80008d8:	4909      	ldr	r1, [pc, #36]	; (8000900 <Crc16+0x54>)
 80008da:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80008de:	b21b      	sxth	r3, r3
 80008e0:	4053      	eors	r3, r2
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80008e6:	887b      	ldrh	r3, [r7, #2]
 80008e8:	1e5a      	subs	r2, r3, #1
 80008ea:	807a      	strh	r2, [r7, #2]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d1e7      	bne.n	80008c0 <Crc16+0x14>

    return crc;
 80008f0:	89fb      	ldrh	r3, [r7, #14]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3714      	adds	r7, #20
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	08008a20 	.word	0x08008a20

08000904 <CommandToRadio>:

// Функция передачи по радиоканалу
void CommandToRadio(uint8_t command)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
	// Обнуляем массив
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 800090e:	2300      	movs	r3, #0
 8000910:	73fb      	strb	r3, [r7, #15]
 8000912:	e006      	b.n	8000922 <CommandToRadio+0x1e>
	{
		TX_RX_Radio[i]=0;
 8000914:	7bfb      	ldrb	r3, [r7, #15]
 8000916:	4a19      	ldr	r2, [pc, #100]	; (800097c <CommandToRadio+0x78>)
 8000918:	2100      	movs	r1, #0
 800091a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 800091c:	7bfb      	ldrb	r3, [r7, #15]
 800091e:	3301      	adds	r3, #1
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	2b28      	cmp	r3, #40	; 0x28
 8000926:	d9f5      	bls.n	8000914 <CommandToRadio+0x10>
	}
    // Заносим команду
	TX_RX_Radio[CommIndex]=command;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <CommandToRadio+0x78>)
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	7013      	strb	r3, [r2, #0]
	//Подсчет CRC16
	CRC_c=Crc16(TX_RX_Radio,RadioMaxBuff-2);
 800092e:	2127      	movs	r1, #39	; 0x27
 8000930:	4812      	ldr	r0, [pc, #72]	; (800097c <CommandToRadio+0x78>)
 8000932:	f7ff ffbb 	bl	80008ac <Crc16>
 8000936:	4603      	mov	r3, r0
 8000938:	461a      	mov	r2, r3
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <CommandToRadio+0x7c>)
 800093c:	801a      	strh	r2, [r3, #0]
	TX_RX_Radio[RadioMaxBuff-2]=(uint8_t)(CRC_c>>8);
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <CommandToRadio+0x7c>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	0a1b      	lsrs	r3, r3, #8
 8000944:	b29b      	uxth	r3, r3
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <CommandToRadio+0x78>)
 800094a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	TX_RX_Radio[RadioMaxBuff-1]=(uint8_t)CRC_c;
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <CommandToRadio+0x7c>)
 8000950:	881b      	ldrh	r3, [r3, #0]
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <CommandToRadio+0x78>)
 8000956:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	// Установка адреса TX в буфере FIFO
	Rf96_TX_FifoAdr(0x80);
 800095a:	2080      	movs	r0, #128	; 0x80
 800095c:	f7ff fec6 	bl	80006ec <Rf96_TX_FifoAdr>
	// Устанавливает указатель на адрес начала массива TX в FIFO
	Rf96_FIFO_point(0x80);
 8000960:	2080      	movs	r0, #128	; 0x80
 8000962:	f7ff fedf 	bl	8000724 <Rf96_FIFO_point>
    // Очистка флагов
	Rf96_LoRaClearIrq();
 8000966:	f7ff fdcd 	bl	8000504 <Rf96_LoRaClearIrq>
    // Отправка посылки
	Rf96_LoRaTxPacket((char*)TX_RX_Radio,RadioMaxBuff);
 800096a:	2129      	movs	r1, #41	; 0x29
 800096c:	4803      	ldr	r0, [pc, #12]	; (800097c <CommandToRadio+0x78>)
 800096e:	f7ff ff7d 	bl	800086c <Rf96_LoRaTxPacket>
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000394 	.word	0x20000394
 8000980:	20000044 	.word	0x20000044

08000984 <SyncCKT>:
}


// Функция синхронизации Usartа с ЦКТ
void SyncCKT(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	// Синхронизация
	if(readFlag==1)
 8000988:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <SyncCKT+0x2c>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d10d      	bne.n	80009ac <SyncCKT+0x28>
	{
		readFlag=0;
 8000990:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <SyncCKT+0x2c>)
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);
 8000996:	2001      	movs	r0, #1
 8000998:	f002 f850 	bl	8002a3c <HAL_Delay>
		HAL_UART_Abort(&huart5);
 800099c:	4805      	ldr	r0, [pc, #20]	; (80009b4 <SyncCKT+0x30>)
 800099e:	f004 fed1 	bl	8005744 <HAL_UART_Abort>
		HAL_UART_Receive_DMA(&huart5,BuffCkt, MaxBuffOfCKT);
 80009a2:	222b      	movs	r2, #43	; 0x2b
 80009a4:	4904      	ldr	r1, [pc, #16]	; (80009b8 <SyncCKT+0x34>)
 80009a6:	4803      	ldr	r0, [pc, #12]	; (80009b4 <SyncCKT+0x30>)
 80009a8:	f004 fe4c 	bl	8005644 <HAL_UART_Receive_DMA>
	}
}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200005c4 	.word	0x200005c4
 80009b4:	20000444 	.word	0x20000444
 80009b8:	200003c0 	.word	0x200003c0

080009bc <RXCommande1>:
// Команда начала записи на SD карту
void RXCommande1(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	///ФЛЕШКА
	if(ResolveSDWrite==0) // Если доступ к записи на SD был закрыт
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <RXCommande1+0x78>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d129      	bne.n	8000a1c <RXCommande1+0x60>
	{
	///  Создание файла
		fres = f_mount(&FatFs, "", 1); //1=mount now
 80009c8:	2201      	movs	r2, #1
 80009ca:	491b      	ldr	r1, [pc, #108]	; (8000a38 <RXCommande1+0x7c>)
 80009cc:	481b      	ldr	r0, [pc, #108]	; (8000a3c <RXCommande1+0x80>)
 80009ce:	f007 fb35 	bl	800803c <f_mount>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <RXCommande1+0x84>)
 80009d8:	701a      	strb	r2, [r3, #0]

		if (fres != FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 80009da:	4b19      	ldr	r3, [pc, #100]	; (8000a40 <RXCommande1+0x84>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d005      	beq.n	80009ee <RXCommande1+0x32>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	2102      	movs	r1, #2
 80009e6:	4817      	ldr	r0, [pc, #92]	; (8000a44 <RXCommande1+0x88>)
 80009e8:	f002 ff12 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 80009ec:	e7fe      	b.n	80009ec <RXCommande1+0x30>
		}
		// Открываем или создаем новый файл
		fres = f_open(&fil, "Data.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80009ee:	220a      	movs	r2, #10
 80009f0:	4915      	ldr	r1, [pc, #84]	; (8000a48 <RXCommande1+0x8c>)
 80009f2:	4816      	ldr	r0, [pc, #88]	; (8000a4c <RXCommande1+0x90>)
 80009f4:	f007 fb68 	bl	80080c8 <f_open>
 80009f8:	4603      	mov	r3, r0
 80009fa:	461a      	mov	r2, r3
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <RXCommande1+0x84>)
 80009fe:	701a      	strb	r2, [r3, #0]

		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <RXCommande1+0x84>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d005      	beq.n	8000a14 <RXCommande1+0x58>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	2102      	movs	r1, #2
 8000a0c:	480d      	ldr	r0, [pc, #52]	; (8000a44 <RXCommande1+0x88>)
 8000a0e:	f002 feff 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 8000a12:	e7fe      	b.n	8000a12 <RXCommande1+0x56>
		}
	    ResolveSDWrite=1; // Открываем доступ к записи на SD
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <RXCommande1+0x78>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	e002      	b.n	8000a22 <RXCommande1+0x66>

	} else ResolveSDWrite=0; // Если доступ к записи на SD был открыт, закрываем его
 8000a1c:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <RXCommande1+0x78>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]

    // Отсылаем ответ
    Rf96_Lora_TX_mode();
 8000a22:	f7ff feee 	bl	8000802 <Rf96_Lora_TX_mode>
    CommandToRadio(1);
 8000a26:	2001      	movs	r0, #1
 8000a28:	f7ff ff6c 	bl	8000904 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000a2c:	f7ff ff00 	bl	8000830 <Rf96_Lora_RX_mode>
}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000046 	.word	0x20000046
 8000a38:	080089a8 	.word	0x080089a8
 8000a3c:	20000120 	.word	0x20000120
 8000a40:	200006c0 	.word	0x200006c0
 8000a44:	40020800 	.word	0x40020800
 8000a48:	080089ac 	.word	0x080089ac
 8000a4c:	200006c4 	.word	0x200006c4

08000a50 <RXCommande2>:
// Команда управления клапаном
void RXCommande2(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	// Подаем единицу на клапан
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a5a:	4806      	ldr	r0, [pc, #24]	; (8000a74 <RXCommande2+0x24>)
 8000a5c:	f002 fed8 	bl	8003810 <HAL_GPIO_WritePin>
	// Отсылаем ответ
    Rf96_Lora_TX_mode();
 8000a60:	f7ff fecf 	bl	8000802 <Rf96_Lora_TX_mode>
    CommandToRadio(2);
 8000a64:	2002      	movs	r0, #2
 8000a66:	f7ff ff4d 	bl	8000904 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000a6a:	f7ff fee1 	bl	8000830 <Rf96_Lora_RX_mode>
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40020400 	.word	0x40020400

08000a78 <RXCommande3>:

// Команда включения двигателя
void RXCommande3(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	// Подаем единицу на двигатель
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a82:	480b      	ldr	r0, [pc, #44]	; (8000ab0 <RXCommande3+0x38>)
 8000a84:	f002 fec4 	bl	8003810 <HAL_GPIO_WritePin>
	// Ждем 5 секунд
	HAL_Delay(5000);
 8000a88:	f241 3088 	movw	r0, #5000	; 0x1388
 8000a8c:	f001 ffd6 	bl	8002a3c <HAL_Delay>
	// Убираем единицу с двигателя
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a96:	4806      	ldr	r0, [pc, #24]	; (8000ab0 <RXCommande3+0x38>)
 8000a98:	f002 feba 	bl	8003810 <HAL_GPIO_WritePin>
	// Отсылаем ответ
    Rf96_Lora_TX_mode();
 8000a9c:	f7ff feb1 	bl	8000802 <Rf96_Lora_TX_mode>
    CommandToRadio(3);
 8000aa0:	2003      	movs	r0, #3
 8000aa2:	f7ff ff2f 	bl	8000904 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000aa6:	f7ff fec3 	bl	8000830 <Rf96_Lora_RX_mode>
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40020400 	.word	0x40020400

08000ab4 <RXCommande4>:
// Команда - запрос на отправку данных
void RXCommande4(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

	RadioIrq=1;
 8000ab8:	4b03      	ldr	r3, [pc, #12]	; (8000ac8 <RXCommande4+0x14>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	701a      	strb	r2, [r3, #0]

}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	20000048 	.word	0x20000048

08000acc <CheckSD>:
// Проверка SD карты на работоспособность
void CheckSD(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
	///  Создание файла
		fres = f_mount(&FatFs, "", 1); //1=mount now
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4928      	ldr	r1, [pc, #160]	; (8000b74 <CheckSD+0xa8>)
 8000ad4:	4828      	ldr	r0, [pc, #160]	; (8000b78 <CheckSD+0xac>)
 8000ad6:	f007 fab1 	bl	800803c <f_mount>
 8000ada:	4603      	mov	r3, r0
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b27      	ldr	r3, [pc, #156]	; (8000b7c <CheckSD+0xb0>)
 8000ae0:	701a      	strb	r2, [r3, #0]

		if (fres != FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000ae2:	4b26      	ldr	r3, [pc, #152]	; (8000b7c <CheckSD+0xb0>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d005      	beq.n	8000af6 <CheckSD+0x2a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000aea:	2201      	movs	r2, #1
 8000aec:	2102      	movs	r1, #2
 8000aee:	4824      	ldr	r0, [pc, #144]	; (8000b80 <CheckSD+0xb4>)
 8000af0:	f002 fe8e 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 8000af4:	e7fe      	b.n	8000af4 <CheckSD+0x28>
		}
		// Открываем или создаем новый файл
		fres = f_open(&fil, "CheckSD.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8000af6:	220a      	movs	r2, #10
 8000af8:	4922      	ldr	r1, [pc, #136]	; (8000b84 <CheckSD+0xb8>)
 8000afa:	4823      	ldr	r0, [pc, #140]	; (8000b88 <CheckSD+0xbc>)
 8000afc:	f007 fae4 	bl	80080c8 <f_open>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	4b1d      	ldr	r3, [pc, #116]	; (8000b7c <CheckSD+0xb0>)
 8000b06:	701a      	strb	r2, [r3, #0]

		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b08:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <CheckSD+0xb0>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d005      	beq.n	8000b1c <CheckSD+0x50>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2102      	movs	r1, #2
 8000b14:	481a      	ldr	r0, [pc, #104]	; (8000b80 <CheckSD+0xb4>)
 8000b16:	f002 fe7b 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 8000b1a:	e7fe      	b.n	8000b1a <CheckSD+0x4e>
		}
	    fres=f_close(&fil);
 8000b1c:	481a      	ldr	r0, [pc, #104]	; (8000b88 <CheckSD+0xbc>)
 8000b1e:	f007 fe84 	bl	800882a <f_close>
 8000b22:	4603      	mov	r3, r0
 8000b24:	461a      	mov	r2, r3
 8000b26:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <CheckSD+0xb0>)
 8000b28:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <CheckSD+0xb0>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d005      	beq.n	8000b3e <CheckSD+0x72>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2102      	movs	r1, #2
 8000b36:	4812      	ldr	r0, [pc, #72]	; (8000b80 <CheckSD+0xb4>)
 8000b38:	f002 fe6a 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 8000b3c:	e7fe      	b.n	8000b3c <CheckSD+0x70>
		}
	    fres=f_mount(NULL, "", 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	490c      	ldr	r1, [pc, #48]	; (8000b74 <CheckSD+0xa8>)
 8000b42:	2000      	movs	r0, #0
 8000b44:	f007 fa7a 	bl	800803c <f_mount>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <CheckSD+0xb0>)
 8000b4e:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b50:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <CheckSD+0xb0>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d005      	beq.n	8000b64 <CheckSD+0x98>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2102      	movs	r1, #2
 8000b5c:	4808      	ldr	r0, [pc, #32]	; (8000b80 <CheckSD+0xb4>)
 8000b5e:	f002 fe57 	bl	8003810 <HAL_GPIO_WritePin>
			while(1);
 8000b62:	e7fe      	b.n	8000b62 <CheckSD+0x96>
		}
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2102      	movs	r1, #2
 8000b68:	4805      	ldr	r0, [pc, #20]	; (8000b80 <CheckSD+0xb4>)
 8000b6a:	f002 fe51 	bl	8003810 <HAL_GPIO_WritePin>

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	080089a8 	.word	0x080089a8
 8000b78:	20000120 	.word	0x20000120
 8000b7c:	200006c0 	.word	0x200006c0
 8000b80:	40020800 	.word	0x40020800
 8000b84:	080089b8 	.word	0x080089b8
 8000b88:	200006c4 	.word	0x200006c4

08000b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b92:	f001 fee1 	bl	8002958 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b96:	f000 f913 	bl	8000dc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9a:	f000 fb6d 	bl	8001278 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b9e:	f000 fb25 	bl	80011ec <MX_DMA_Init>
  MX_SPI1_Init();
 8000ba2:	f000 f97f 	bl	8000ea4 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000ba6:	f000 facd 	bl	8001144 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000baa:	f000 faf5 	bl	8001198 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8000bae:	f000 fa9f 	bl	80010f0 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8000bb2:	f005 fc9d 	bl	80064f0 <MX_FATFS_Init>
  MX_SPI3_Init();
 8000bb6:	f000 f9ab 	bl	8000f10 <MX_SPI3_Init>
  MX_UART5_Init();
 8000bba:	f000 fa6f 	bl	800109c <MX_UART5_Init>
  MX_TIM6_Init();
 8000bbe:	f000 f9dd 	bl	8000f7c <MX_TIM6_Init>
  MX_TIM7_Init();
 8000bc2:	f000 fa11 	bl	8000fe8 <MX_TIM7_Init>
  MX_TIM10_Init();
 8000bc6:	f000 fa45 	bl	8001054 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

	// Индикация включения УСИ ПРД
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2102      	movs	r1, #2
 8000bce:	486f      	ldr	r0, [pc, #444]	; (8000d8c <main+0x200>)
 8000bd0:	f002 fe1e 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bd4:	2064      	movs	r0, #100	; 0x64
 8000bd6:	f001 ff31 	bl	8002a3c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2104      	movs	r1, #4
 8000bde:	486b      	ldr	r0, [pc, #428]	; (8000d8c <main+0x200>)
 8000be0:	f002 fe16 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000be4:	2064      	movs	r0, #100	; 0x64
 8000be6:	f001 ff29 	bl	8002a3c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2108      	movs	r1, #8
 8000bee:	4867      	ldr	r0, [pc, #412]	; (8000d8c <main+0x200>)
 8000bf0:	f002 fe0e 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f001 ff21 	bl	8002a3c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2102      	movs	r1, #2
 8000bfe:	4863      	ldr	r0, [pc, #396]	; (8000d8c <main+0x200>)
 8000c00:	f002 fe06 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2104      	movs	r1, #4
 8000c08:	4860      	ldr	r0, [pc, #384]	; (8000d8c <main+0x200>)
 8000c0a:	f002 fe01 	bl	8003810 <HAL_GPIO_WritePin>
	//Проверка SD карты
	CheckSD();
 8000c0e:	f7ff ff5d 	bl	8000acc <CheckSD>
	// Инициализация радиоканала (sx1272)
	Rf96_Lora_init();
 8000c12:	f7ff fdd2 	bl	80007ba <Rf96_Lora_init>
	// Режим приема
	Rf96_Lora_RX_mode();
 8000c16:	f7ff fe0b 	bl	8000830 <Rf96_Lora_RX_mode>
	// Запуск приема в дма с аксселерометров
	HAL_UART_Receive_DMA(&huart5, BuffCkt, MaxBuffOfCKT);
 8000c1a:	222b      	movs	r2, #43	; 0x2b
 8000c1c:	495c      	ldr	r1, [pc, #368]	; (8000d90 <main+0x204>)
 8000c1e:	485d      	ldr	r0, [pc, #372]	; (8000d94 <main+0x208>)
 8000c20:	f004 fd10 	bl	8005644 <HAL_UART_Receive_DMA>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c24:	2200      	movs	r2, #0
 8000c26:	2101      	movs	r1, #1
 8000c28:	4858      	ldr	r0, [pc, #352]	; (8000d8c <main+0x200>)
 8000c2a:	f002 fdf1 	bl	8003810 <HAL_GPIO_WritePin>
    // Запуск таймера с целью определения подключения ЦКТ
    HAL_TIM_Base_Start_IT(&htim10);
 8000c2e:	485a      	ldr	r0, [pc, #360]	; (8000d98 <main+0x20c>)
 8000c30:	f004 fa0b 	bl	800504a <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		// Синхронизация с ЦКТ
	    SyncCKT();
 8000c34:	f7ff fea6 	bl	8000984 <SyncCKT>
	    // Прерывание по приему по радиоканалу
		if(Get_NIRQ_Di0())
 8000c38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c3c:	4857      	ldr	r0, [pc, #348]	; (8000d9c <main+0x210>)
 8000c3e:	f002 fdcf 	bl	80037e0 <HAL_GPIO_ReadPin>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d039      	beq.n	8000cbc <main+0x130>
		{
            // Достаем посылку из буфера
			Rf96_DataRX_From_FiFO((char*)TX_RX_Radio);
 8000c48:	4855      	ldr	r0, [pc, #340]	; (8000da0 <main+0x214>)
 8000c4a:	f7ff fd99 	bl	8000780 <Rf96_DataRX_From_FiFO>
			// Считаем CRC
			CRC_c=(TX_RX_Radio[RadioMaxBuff-2]<<8)+TX_RX_Radio[RadioMaxBuff-1];
 8000c4e:	4b54      	ldr	r3, [pc, #336]	; (8000da0 <main+0x214>)
 8000c50:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	021b      	lsls	r3, r3, #8
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	4b51      	ldr	r3, [pc, #324]	; (8000da0 <main+0x214>)
 8000c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	4413      	add	r3, r2
 8000c64:	b29a      	uxth	r2, r3
 8000c66:	4b4f      	ldr	r3, [pc, #316]	; (8000da4 <main+0x218>)
 8000c68:	801a      	strh	r2, [r3, #0]
			// Очистка флагов
			Rf96_LoRaClearIrq();
 8000c6a:	f7ff fc4b 	bl	8000504 <Rf96_LoRaClearIrq>
			// Если CRC совпадает
			if(CRC_c==Crc16(TX_RX_Radio, RadioMaxBuff-2))
 8000c6e:	2127      	movs	r1, #39	; 0x27
 8000c70:	484b      	ldr	r0, [pc, #300]	; (8000da0 <main+0x214>)
 8000c72:	f7ff fe1b 	bl	80008ac <Crc16>
 8000c76:	4603      	mov	r3, r0
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b4a      	ldr	r3, [pc, #296]	; (8000da4 <main+0x218>)
 8000c7c:	881b      	ldrh	r3, [r3, #0]
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d11c      	bne.n	8000cbc <main+0x130>
			{
				switch(TX_RX_Radio[CommIndex])
 8000c82:	4b47      	ldr	r3, [pc, #284]	; (8000da0 <main+0x214>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	2b03      	cmp	r3, #3
 8000c8a:	d817      	bhi.n	8000cbc <main+0x130>
 8000c8c:	a201      	add	r2, pc, #4	; (adr r2, 8000c94 <main+0x108>)
 8000c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c92:	bf00      	nop
 8000c94:	08000ca5 	.word	0x08000ca5
 8000c98:	08000cab 	.word	0x08000cab
 8000c9c:	08000cb1 	.word	0x08000cb1
 8000ca0:	08000cb7 	.word	0x08000cb7
				{
				case 1:   // Команда начала записи: Создаем файл
					RXCommande1();
 8000ca4:	f7ff fe8a 	bl	80009bc <RXCommande1>
					break;
 8000ca8:	e008      	b.n	8000cbc <main+0x130>
				case 2:   // Команда открытия клапана
					RXCommande2();
 8000caa:	f7ff fed1 	bl	8000a50 <RXCommande2>
					break;
 8000cae:	e005      	b.n	8000cbc <main+0x130>
				case 3:   // Команда запуска двигателя
					RXCommande3();
 8000cb0:	f7ff fee2 	bl	8000a78 <RXCommande3>
					break;
 8000cb4:	e002      	b.n	8000cbc <main+0x130>
				case 4:   // Команда запроса данных
					RXCommande4();
 8000cb6:	f7ff fefd 	bl	8000ab4 <RXCommande4>
					break;
 8000cba:	bf00      	nop

			}

		}

		if(ResolveSDWrite==1 && ReadyToWrite==1) //  Если разрешена запись на Sd карту и если есть что записывать
 8000cbc:	4b3a      	ldr	r3, [pc, #232]	; (8000da8 <main+0x21c>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d1b7      	bne.n	8000c34 <main+0xa8>
 8000cc4:	4b39      	ldr	r3, [pc, #228]	; (8000dac <main+0x220>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d1b3      	bne.n	8000c34 <main+0xa8>
		{
			// Запись на SD
	        BuffCkt[MaxBuffOfCKT+1]='\n';
 8000ccc:	4b30      	ldr	r3, [pc, #192]	; (8000d90 <main+0x204>)
 8000cce:	220a      	movs	r2, #10
 8000cd0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			fres = f_write(&fil, BuffCkt, MaxBuffOfCKT+1, &bytesWrote);
 8000cd4:	4b36      	ldr	r3, [pc, #216]	; (8000db0 <main+0x224>)
 8000cd6:	222c      	movs	r2, #44	; 0x2c
 8000cd8:	492d      	ldr	r1, [pc, #180]	; (8000d90 <main+0x204>)
 8000cda:	4836      	ldr	r0, [pc, #216]	; (8000db4 <main+0x228>)
 8000cdc:	f007 fbb2 	bl	8008444 <f_write>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4b34      	ldr	r3, [pc, #208]	; (8000db8 <main+0x22c>)
 8000ce6:	701a      	strb	r2, [r3, #0]
			if (fres != FR_OK)
 8000ce8:	4b33      	ldr	r3, [pc, #204]	; (8000db8 <main+0x22c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <main+0x170>
			{
				while(1)
				{
					// Выключение 1 светодиода, если какая-то проблема с записью на SD
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	4825      	ldr	r0, [pc, #148]	; (8000d8c <main+0x200>)
 8000cf6:	f002 fd8b 	bl	8003810 <HAL_GPIO_WritePin>
 8000cfa:	e7f9      	b.n	8000cf0 <main+0x164>

				}
			}
			if(RadioIrq==1)
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <main+0x230>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d138      	bne.n	8000d76 <main+0x1ea>
			{
				for(uint8_t i=0;i<RadioMaxBuff-2;i++)
 8000d04:	2300      	movs	r3, #0
 8000d06:	71fb      	strb	r3, [r7, #7]
 8000d08:	e009      	b.n	8000d1e <main+0x192>
				{
					TX_RX_Radio[i]=BuffCkt[i+4];
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	1d1a      	adds	r2, r3, #4
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	491f      	ldr	r1, [pc, #124]	; (8000d90 <main+0x204>)
 8000d12:	5c89      	ldrb	r1, [r1, r2]
 8000d14:	4a22      	ldr	r2, [pc, #136]	; (8000da0 <main+0x214>)
 8000d16:	54d1      	strb	r1, [r2, r3]
				for(uint8_t i=0;i<RadioMaxBuff-2;i++)
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	71fb      	strb	r3, [r7, #7]
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b26      	cmp	r3, #38	; 0x26
 8000d22:	d9f2      	bls.n	8000d0a <main+0x17e>
				}
				// Отсылаем ответ
			    Rf96_Lora_TX_mode();
 8000d24:	f7ff fd6d 	bl	8000802 <Rf96_Lora_TX_mode>
				//Подсчет CRC16
				CRC_c=Crc16(TX_RX_Radio,RadioMaxBuff-2);
 8000d28:	2127      	movs	r1, #39	; 0x27
 8000d2a:	481d      	ldr	r0, [pc, #116]	; (8000da0 <main+0x214>)
 8000d2c:	f7ff fdbe 	bl	80008ac <Crc16>
 8000d30:	4603      	mov	r3, r0
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b1b      	ldr	r3, [pc, #108]	; (8000da4 <main+0x218>)
 8000d36:	801a      	strh	r2, [r3, #0]
				TX_RX_Radio[RadioMaxBuff-2]=(uint8_t)(CRC_c>>8);
 8000d38:	4b1a      	ldr	r3, [pc, #104]	; (8000da4 <main+0x218>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	0a1b      	lsrs	r3, r3, #8
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <main+0x214>)
 8000d44:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				TX_RX_Radio[RadioMaxBuff-1]=(uint8_t)CRC_c;
 8000d48:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <main+0x218>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	4b14      	ldr	r3, [pc, #80]	; (8000da0 <main+0x214>)
 8000d50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				// Установка адреса TX в буфере FIFO
				Rf96_TX_FifoAdr(0x80);
 8000d54:	2080      	movs	r0, #128	; 0x80
 8000d56:	f7ff fcc9 	bl	80006ec <Rf96_TX_FifoAdr>
				// Устанавливает указатель на адрес начала массива TX в FIFO
				Rf96_FIFO_point(0x80);
 8000d5a:	2080      	movs	r0, #128	; 0x80
 8000d5c:	f7ff fce2 	bl	8000724 <Rf96_FIFO_point>
			    // Очистка флагов
				Rf96_LoRaClearIrq();
 8000d60:	f7ff fbd0 	bl	8000504 <Rf96_LoRaClearIrq>
			    // Отправка посылки
				Rf96_LoRaTxPacket((char*)TX_RX_Radio,RadioMaxBuff);
 8000d64:	2129      	movs	r1, #41	; 0x29
 8000d66:	480e      	ldr	r0, [pc, #56]	; (8000da0 <main+0x214>)
 8000d68:	f7ff fd80 	bl	800086c <Rf96_LoRaTxPacket>
			    // Ожидаем команду
			    Rf96_Lora_RX_mode();
 8000d6c:	f7ff fd60 	bl	8000830 <Rf96_Lora_RX_mode>
				RadioIrq=0;
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <main+0x230>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	701a      	strb	r2, [r3, #0]
			}
			// Синхронизация
			fres = f_sync(&fil);
 8000d76:	480f      	ldr	r0, [pc, #60]	; (8000db4 <main+0x228>)
 8000d78:	f007 fcd9 	bl	800872e <f_sync>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	461a      	mov	r2, r3
 8000d80:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <main+0x22c>)
 8000d82:	701a      	strb	r2, [r3, #0]
			ReadyToWrite=0;
 8000d84:	4b09      	ldr	r3, [pc, #36]	; (8000dac <main+0x220>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
	    SyncCKT();
 8000d8a:	e753      	b.n	8000c34 <main+0xa8>
 8000d8c:	40020800 	.word	0x40020800
 8000d90:	200003c0 	.word	0x200003c0
 8000d94:	20000444 	.word	0x20000444
 8000d98:	20000350 	.word	0x20000350
 8000d9c:	40020000 	.word	0x40020000
 8000da0:	20000394 	.word	0x20000394
 8000da4:	20000044 	.word	0x20000044
 8000da8:	20000046 	.word	0x20000046
 8000dac:	20000047 	.word	0x20000047
 8000db0:	20000390 	.word	0x20000390
 8000db4:	200006c4 	.word	0x200006c4
 8000db8:	200006c0 	.word	0x200006c0
 8000dbc:	20000048 	.word	0x20000048

08000dc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b094      	sub	sp, #80	; 0x50
 8000dc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc6:	f107 031c 	add.w	r3, r7, #28
 8000dca:	2234      	movs	r2, #52	; 0x34
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f007 fdd6 	bl	8008980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd4:	f107 0308 	add.w	r3, r7, #8
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de4:	2300      	movs	r3, #0
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	4b2c      	ldr	r3, [pc, #176]	; (8000e9c <SystemClock_Config+0xdc>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dec:	4a2b      	ldr	r2, [pc, #172]	; (8000e9c <SystemClock_Config+0xdc>)
 8000dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6413      	str	r3, [r2, #64]	; 0x40
 8000df4:	4b29      	ldr	r3, [pc, #164]	; (8000e9c <SystemClock_Config+0xdc>)
 8000df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
 8000e04:	4b26      	ldr	r3, [pc, #152]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a25      	ldr	r2, [pc, #148]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	4b23      	ldr	r3, [pc, #140]	; (8000ea0 <SystemClock_Config+0xe0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e18:	603b      	str	r3, [r7, #0]
 8000e1a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e20:	2301      	movs	r3, #1
 8000e22:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e24:	2310      	movs	r3, #16
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e30:	2308      	movs	r3, #8
 8000e32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000e34:	23b4      	movs	r3, #180	; 0xb4
 8000e36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e40:	2302      	movs	r3, #2
 8000e42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e44:	f107 031c 	add.w	r3, r7, #28
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f003 f805 	bl	8003e58 <HAL_RCC_OscConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e54:	f000 fb70 	bl	8001538 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e58:	f002 fcf4 	bl	8003844 <HAL_PWREx_EnableOverDrive>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000e62:	f000 fb69 	bl	8001538 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e66:	230f      	movs	r3, #15
 8000e68:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e7e:	f107 0308 	add.w	r3, r7, #8
 8000e82:	2105      	movs	r1, #5
 8000e84:	4618      	mov	r0, r3
 8000e86:	f002 fd2d 	bl	80038e4 <HAL_RCC_ClockConfig>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000e90:	f000 fb52 	bl	8001538 <Error_Handler>
  }
}
 8000e94:	bf00      	nop
 8000e96:	3750      	adds	r7, #80	; 0x50
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40007000 	.word	0x40007000

08000ea4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ea8:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eaa:	4a18      	ldr	r2, [pc, #96]	; (8000f0c <MX_SPI1_Init+0x68>)
 8000eac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000eae:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eb0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000eb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ed8:	2210      	movs	r2, #16
 8000eda:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000edc:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ee8:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ef0:	220a      	movs	r2, #10
 8000ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ef4:	4804      	ldr	r0, [pc, #16]	; (8000f08 <MX_SPI1_Init+0x64>)
 8000ef6:	f003 fa09 	bl	800430c <HAL_SPI_Init>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f00:	f000 fb1a 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200005c8 	.word	0x200005c8
 8000f0c:	40013000 	.word	0x40013000

08000f10 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f16:	4a18      	ldr	r2, [pc, #96]	; (8000f78 <MX_SPI3_Init+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f20:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f22:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f28:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f34:	4b0f      	ldr	r3, [pc, #60]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f40:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f42:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f48:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f5c:	220a      	movs	r2, #10
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_SPI3_Init+0x64>)
 8000f62:	f003 f9d3 	bl	800430c <HAL_SPI_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000f6c:	f000 fae4 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200003ec 	.word	0x200003ec
 8000f78:	40003c00 	.word	0x40003c00

08000f7c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f82:	463b      	mov	r3, r7
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000f8c:	4a15      	ldr	r2, [pc, #84]	; (8000fe4 <MX_TIM6_Init+0x68>)
 8000f8e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9000-1;
 8000f90:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000f92:	f242 3227 	movw	r2, #8999	; 0x2327
 8000f96:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f98:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8000f9e:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000fa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fa4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000fac:	480c      	ldr	r0, [pc, #48]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000fae:	f004 f821 	bl	8004ff4 <HAL_TIM_Base_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000fb8:	f000 fabe 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <MX_TIM6_Init+0x64>)
 8000fca:	f004 fa5d 	bl	8005488 <HAL_TIMEx_MasterConfigSynchronization>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000fd4:	f000 fab0 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000584 	.word	0x20000584
 8000fe4:	40001000 	.word	0x40001000

08000fe8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fee:	463b      	mov	r3, r7
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ff6:	4b15      	ldr	r3, [pc, #84]	; (800104c <MX_TIM7_Init+0x64>)
 8000ff8:	4a15      	ldr	r2, [pc, #84]	; (8001050 <MX_TIM7_Init+0x68>)
 8000ffa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000-1;
 8000ffc:	4b13      	ldr	r3, [pc, #76]	; (800104c <MX_TIM7_Init+0x64>)
 8000ffe:	f242 3227 	movw	r2, #8999	; 0x2327
 8001002:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001004:	4b11      	ldr	r3, [pc, #68]	; (800104c <MX_TIM7_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 800100a:	4b10      	ldr	r3, [pc, #64]	; (800104c <MX_TIM7_Init+0x64>)
 800100c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001010:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001012:	4b0e      	ldr	r3, [pc, #56]	; (800104c <MX_TIM7_Init+0x64>)
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001018:	480c      	ldr	r0, [pc, #48]	; (800104c <MX_TIM7_Init+0x64>)
 800101a:	f003 ffeb 	bl	8004ff4 <HAL_TIM_Base_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001024:	f000 fa88 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001028:	2300      	movs	r3, #0
 800102a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001030:	463b      	mov	r3, r7
 8001032:	4619      	mov	r1, r3
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <MX_TIM7_Init+0x64>)
 8001036:	f004 fa27 	bl	8005488 <HAL_TIMEx_MasterConfigSynchronization>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001040:	f000 fa7a 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200008f4 	.word	0x200008f4
 8001050:	40001400 	.word	0x40001400

08001054 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <MX_TIM10_Init+0x40>)
 800105a:	4a0f      	ldr	r2, [pc, #60]	; (8001098 <MX_TIM10_Init+0x44>)
 800105c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9000-1;
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <MX_TIM10_Init+0x40>)
 8001060:	f242 3227 	movw	r2, #8999	; 0x2327
 8001064:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001066:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <MX_TIM10_Init+0x40>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 800106c:	4b09      	ldr	r3, [pc, #36]	; (8001094 <MX_TIM10_Init+0x40>)
 800106e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001072:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001074:	4b07      	ldr	r3, [pc, #28]	; (8001094 <MX_TIM10_Init+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800107a:	4b06      	ldr	r3, [pc, #24]	; (8001094 <MX_TIM10_Init+0x40>)
 800107c:	2280      	movs	r2, #128	; 0x80
 800107e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001080:	4804      	ldr	r0, [pc, #16]	; (8001094 <MX_TIM10_Init+0x40>)
 8001082:	f003 ffb7 	bl	8004ff4 <HAL_TIM_Base_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800108c:	f000 fa54 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000350 	.word	0x20000350
 8001098:	40014400 	.word	0x40014400

0800109c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80010a0:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010a2:	4a12      	ldr	r2, [pc, #72]	; (80010ec <MX_UART5_Init+0x50>)
 80010a4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80010a6:	4b10      	ldr	r3, [pc, #64]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010ac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80010c0:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010c2:	220c      	movs	r2, #12
 80010c4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c6:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <MX_UART5_Init+0x4c>)
 80010d4:	f004 fa68 	bl	80055a8 <HAL_UART_Init>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80010de:	f000 fa2b 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000444 	.word	0x20000444
 80010ec:	40005000 	.word	0x40005000

080010f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010f4:	4b11      	ldr	r3, [pc, #68]	; (800113c <MX_USART1_UART_Init+0x4c>)
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <MX_USART1_UART_Init+0x50>)
 80010f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 80010fa:	4b10      	ldr	r3, [pc, #64]	; (800113c <MX_USART1_UART_Init+0x4c>)
 80010fc:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001100:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <MX_USART1_UART_Init+0x4c>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <MX_USART1_UART_Init+0x4c>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <MX_USART1_UART_Init+0x4c>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <MX_USART1_UART_Init+0x4c>)
 8001116:	220c      	movs	r2, #12
 8001118:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <MX_USART1_UART_Init+0x4c>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <MX_USART1_UART_Init+0x4c>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_USART1_UART_Init+0x4c>)
 8001128:	f004 fa3e 	bl	80055a8 <HAL_UART_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001132:	f000 fa01 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000544 	.word	0x20000544
 8001140:	40011000 	.word	0x40011000

08001144 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800114a:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_USART2_UART_Init+0x50>)
 800114c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800114e:	4b10      	ldr	r3, [pc, #64]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001150:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001154:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800116a:	220c      	movs	r2, #12
 800116c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_USART2_UART_Init+0x4c>)
 800117c:	f004 fa14 	bl	80055a8 <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001186:	f000 f9d7 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000620 	.word	0x20000620
 8001194:	40004400 	.word	0x40004400

08001198 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800119c:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 800119e:	4a12      	ldr	r2, [pc, #72]	; (80011e8 <MX_USART3_UART_Init+0x50>)
 80011a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 80011a2:	4b10      	ldr	r3, [pc, #64]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011a4:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80011a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011aa:	4b0e      	ldr	r3, [pc, #56]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011b0:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011b6:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011bc:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011be:	220c      	movs	r2, #12
 80011c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c2:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011ce:	4805      	ldr	r0, [pc, #20]	; (80011e4 <MX_USART3_UART_Init+0x4c>)
 80011d0:	f004 f9ea 	bl	80055a8 <HAL_UART_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80011da:	f000 f9ad 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200000e0 	.word	0x200000e0
 80011e8:	40004800 	.word	0x40004800

080011ec <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <MX_DMA_Init+0x88>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a1e      	ldr	r2, [pc, #120]	; (8001274 <MX_DMA_Init+0x88>)
 80011fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <MX_DMA_Init+0x88>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	4b18      	ldr	r3, [pc, #96]	; (8001274 <MX_DMA_Init+0x88>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a17      	ldr	r2, [pc, #92]	; (8001274 <MX_DMA_Init+0x88>)
 8001218:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <MX_DMA_Init+0x88>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	200b      	movs	r0, #11
 8001230:	f001 fd01 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001234:	200b      	movs	r0, #11
 8001236:	f001 fd1a 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	200c      	movs	r0, #12
 8001240:	f001 fcf9 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001244:	200c      	movs	r0, #12
 8001246:	f001 fd12 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	2011      	movs	r0, #17
 8001250:	f001 fcf1 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001254:	2011      	movs	r0, #17
 8001256:	f001 fd0a 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2100      	movs	r1, #0
 800125e:	203a      	movs	r0, #58	; 0x3a
 8001260:	f001 fce9 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001264:	203a      	movs	r0, #58	; 0x3a
 8001266:	f001 fd02 	bl	8002c6e <HAL_NVIC_EnableIRQ>

}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800

08001278 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127e:	f107 0314 	add.w	r3, r7, #20
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
 8001292:	4b67      	ldr	r3, [pc, #412]	; (8001430 <MX_GPIO_Init+0x1b8>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a66      	ldr	r2, [pc, #408]	; (8001430 <MX_GPIO_Init+0x1b8>)
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b64      	ldr	r3, [pc, #400]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0304 	and.w	r3, r3, #4
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	4b60      	ldr	r3, [pc, #384]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a5f      	ldr	r2, [pc, #380]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b5d      	ldr	r3, [pc, #372]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	4b59      	ldr	r3, [pc, #356]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	4a58      	ldr	r2, [pc, #352]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012d0:	f043 0302 	orr.w	r3, r3, #2
 80012d4:	6313      	str	r3, [r2, #48]	; 0x30
 80012d6:	4b56      	ldr	r3, [pc, #344]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	4b52      	ldr	r3, [pc, #328]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	4a51      	ldr	r2, [pc, #324]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012ec:	f043 0308 	orr.w	r3, r3, #8
 80012f0:	6313      	str	r3, [r2, #48]	; 0x30
 80012f2:	4b4f      	ldr	r3, [pc, #316]	; (8001430 <MX_GPIO_Init+0x1b8>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	f003 0308 	and.w	r3, r3, #8
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	210e      	movs	r1, #14
 8001302:	484c      	ldr	r0, [pc, #304]	; (8001434 <MX_GPIO_Init+0x1bc>)
 8001304:	f002 fa84 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, acel3_Pin|acel3_3_Pin|SPI3_nss_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f248 0112 	movw	r1, #32786	; 0x8012
 800130e:	484a      	ldr	r0, [pc, #296]	; (8001438 <MX_GPIO_Init+0x1c0>)
 8001310:	f002 fa7e 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|acel1_Pin|acel1_1_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800131a:	4846      	ldr	r0, [pc, #280]	; (8001434 <MX_GPIO_Init+0x1bc>)
 800131c:	f002 fa78 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|SSV_Pin|acel2_Pin|acel2_2_Pin 
 8001320:	2200      	movs	r2, #0
 8001322:	f24f 0142 	movw	r1, #61506	; 0xf042
 8001326:	4845      	ldr	r0, [pc, #276]	; (800143c <MX_GPIO_Init+0x1c4>)
 8001328:	f002 fa72 	bl	8003810 <HAL_GPIO_WritePin>
                          |Motor_Pin|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800132c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001332:	4b43      	ldr	r3, [pc, #268]	; (8001440 <MX_GPIO_Init+0x1c8>)
 8001334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	4619      	mov	r1, r3
 8001340:	483c      	ldr	r0, [pc, #240]	; (8001434 <MX_GPIO_Init+0x1bc>)
 8001342:	f002 f8bb 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001346:	230e      	movs	r3, #14
 8001348:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800134a:	2301      	movs	r3, #1
 800134c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001352:	2303      	movs	r3, #3
 8001354:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	4619      	mov	r1, r3
 800135c:	4835      	ldr	r0, [pc, #212]	; (8001434 <MX_GPIO_Init+0x1bc>)
 800135e:	f002 f8ad 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8001362:	f240 4301 	movw	r3, #1025	; 0x401
 8001366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001368:	2300      	movs	r3, #0
 800136a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	4619      	mov	r1, r3
 8001376:	4830      	ldr	r0, [pc, #192]	; (8001438 <MX_GPIO_Init+0x1c0>)
 8001378:	f002 f8a0 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : acel3_Pin acel3_3_Pin SPI3_nss_Pin */
  GPIO_InitStruct.Pin = acel3_Pin|acel3_3_Pin|SPI3_nss_Pin;
 800137c:	f248 0312 	movw	r3, #32786	; 0x8012
 8001380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001382:	2301      	movs	r3, #1
 8001384:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	4619      	mov	r1, r3
 8001394:	4828      	ldr	r0, [pc, #160]	; (8001438 <MX_GPIO_Init+0x1c0>)
 8001396:	f002 f891 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 acel1_Pin acel1_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|acel1_Pin|acel1_1_Pin;
 800139a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800139e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a8:	2300      	movs	r3, #0
 80013aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	4820      	ldr	r0, [pc, #128]	; (8001434 <MX_GPIO_Init+0x1bc>)
 80013b4:	f002 f882 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013b8:	2302      	movs	r3, #2
 80013ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013bc:	2301      	movs	r3, #1
 80013be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	481b      	ldr	r0, [pc, #108]	; (800143c <MX_GPIO_Init+0x1c4>)
 80013d0:	f002 f874 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SSV_Pin acel2_2_Pin Motor_Pin PB6 */
  GPIO_InitStruct.Pin = SSV_Pin|acel2_2_Pin|Motor_Pin|GPIO_PIN_6;
 80013d4:	f24d 0340 	movw	r3, #53312	; 0xd040
 80013d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2300      	movs	r3, #0
 80013e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4813      	ldr	r0, [pc, #76]	; (800143c <MX_GPIO_Init+0x1c4>)
 80013ee:	f002 f865 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pin : acel2_Pin */
  GPIO_InitStruct.Pin = acel2_Pin;
 80013f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(acel2_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	; (800143c <MX_GPIO_Init+0x1c4>)
 800140c:	f002 f856 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001410:	2338      	movs	r3, #56	; 0x38
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4619      	mov	r1, r3
 8001422:	4806      	ldr	r0, [pc, #24]	; (800143c <MX_GPIO_Init+0x1c4>)
 8001424:	f002 f84a 	bl	80034bc <HAL_GPIO_Init>

}
 8001428:	bf00      	nop
 800142a:	3728      	adds	r7, #40	; 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40023800 	.word	0x40023800
 8001434:	40020800 	.word	0x40020800
 8001438:	40020000 	.word	0x40020000
 800143c:	40020400 	.word	0x40020400
 8001440:	10210000 	.word	0x10210000

08001444 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// Обработчик прерываний Usartа по приему
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	if(huart==&huart5)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4a18      	ldr	r2, [pc, #96]	; (80014b0 <HAL_UART_RxCpltCallback+0x6c>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d129      	bne.n	80014a8 <HAL_UART_RxCpltCallback+0x64>
	{
		// Остановка таймера, говорящая о том, что ЦКТ подключен
		HAL_TIM_Base_Stop_IT(&htim10);
 8001454:	4817      	ldr	r0, [pc, #92]	; (80014b4 <HAL_UART_RxCpltCallback+0x70>)
 8001456:	f003 fe1c 	bl	8005092 <HAL_TIM_Base_Stop_IT>
		TIM10->CNT=0;
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_UART_RxCpltCallback+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	625a      	str	r2, [r3, #36]	; 0x24
        // Включение 2 светодиода, если ЦКТ подключен
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	2104      	movs	r1, #4
 8001464:	4815      	ldr	r0, [pc, #84]	; (80014bc <HAL_UART_RxCpltCallback+0x78>)
 8001466:	f002 f9d3 	bl	8003810 <HAL_GPIO_WritePin>
		// Если данные синхронизированы
		if(BuffCkt[0]==0x7C && BuffCkt[1]==0x6E && BuffCkt[2]==0xA1 && BuffCkt[3]==0x2C )
 800146a:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <HAL_UART_RxCpltCallback+0x7c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b7c      	cmp	r3, #124	; 0x7c
 8001470:	d114      	bne.n	800149c <HAL_UART_RxCpltCallback+0x58>
 8001472:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001474:	785b      	ldrb	r3, [r3, #1]
 8001476:	2b6e      	cmp	r3, #110	; 0x6e
 8001478:	d110      	bne.n	800149c <HAL_UART_RxCpltCallback+0x58>
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <HAL_UART_RxCpltCallback+0x7c>)
 800147c:	789b      	ldrb	r3, [r3, #2]
 800147e:	2ba1      	cmp	r3, #161	; 0xa1
 8001480:	d10c      	bne.n	800149c <HAL_UART_RxCpltCallback+0x58>
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001484:	78db      	ldrb	r3, [r3, #3]
 8001486:	2b2c      	cmp	r3, #44	; 0x2c
 8001488:	d108      	bne.n	800149c <HAL_UART_RxCpltCallback+0x58>
		{
			// Готов к записи
			ReadyToWrite=1;
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_UART_RxCpltCallback+0x80>)
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
			//  Время в мс, когда пришли данные
			reciveTime = HAL_GetTick();
 8001490:	f001 fac8 	bl	8002a24 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_UART_RxCpltCallback+0x84>)
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	e002      	b.n	80014a2 <HAL_UART_RxCpltCallback+0x5e>
		} else  // Если данные не синхронизированы
		{
			readFlag=1;
 800149c:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <HAL_UART_RxCpltCallback+0x88>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
		}
		// стартуем таймер для дальнейшей проверки на подключение ЦКТ
		HAL_TIM_Base_Start_IT(&htim10);
 80014a2:	4804      	ldr	r0, [pc, #16]	; (80014b4 <HAL_UART_RxCpltCallback+0x70>)
 80014a4:	f003 fdd1 	bl	800504a <HAL_TIM_Base_Start_IT>
	}

}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000444 	.word	0x20000444
 80014b4:	20000350 	.word	0x20000350
 80014b8:	40014400 	.word	0x40014400
 80014bc:	40020800 	.word	0x40020800
 80014c0:	200003c0 	.word	0x200003c0
 80014c4:	20000047 	.word	0x20000047
 80014c8:	20000040 	.word	0x20000040
 80014cc:	200005c4 	.word	0x200005c4

080014d0 <HAL_UART_TxCpltCallback>:
// Обработчик прерываний Usartа по передаче
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]


}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <HAL_TIM_PeriodElapsedCallback>:
// Обработчик прерываний таймера
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	if(htim==&htim10)  // Если на ЦКТ ничего не пришло, выключаем 2 светодиод
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d112      	bne.n	800151a <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		TIM10->CNT=0;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim10);
 80014fa:	480a      	ldr	r0, [pc, #40]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80014fc:	f003 fda5 	bl	800504a <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001500:	2201      	movs	r2, #1
 8001502:	2104      	movs	r1, #4
 8001504:	4809      	ldr	r0, [pc, #36]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001506:	f002 f983 	bl	8003810 <HAL_GPIO_WritePin>
		HAL_UART_Abort(&huart5);
 800150a:	4809      	ldr	r0, [pc, #36]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800150c:	f004 f91a 	bl	8005744 <HAL_UART_Abort>
		HAL_UART_Receive_DMA(&huart5, BuffCkt, MaxBuffOfCKT);
 8001510:	222b      	movs	r2, #43	; 0x2b
 8001512:	4908      	ldr	r1, [pc, #32]	; (8001534 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001514:	4806      	ldr	r0, [pc, #24]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001516:	f004 f895 	bl	8005644 <HAL_UART_Receive_DMA>
	}
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000350 	.word	0x20000350
 8001528:	40014400 	.word	0x40014400
 800152c:	40020800 	.word	0x40020800
 8001530:	20000444 	.word	0x20000444
 8001534:	200003c0 	.word	0x200003c0

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(uint8_t WrPara)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
	//NSS_L();
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 8001552:	1df9      	adds	r1, r7, #7
 8001554:	230a      	movs	r3, #10
 8001556:	2201      	movs	r2, #1
 8001558:	4803      	ldr	r0, [pc, #12]	; (8001568 <SPICmd8bit+0x20>)
 800155a:	f002 ff3b 	bl	80043d4 <HAL_SPI_Transmit>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200005c8 	.word	0x200005c8

0800156c <SPIRead8bit>:
**Input:    None
**Output:   result byte
**Note:     use for burst mode
**********************************************************/
uint8_t SPIRead8bit(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 uint8_t RdPara = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	71fb      	strb	r3, [r7, #7]
 //NSS_L();
 HAL_SPI_Receive(&hspi1,&RdPara,sizeof(RdPara),10);
 8001576:	1df9      	adds	r1, r7, #7
 8001578:	230a      	movs	r3, #10
 800157a:	2201      	movs	r2, #1
 800157c:	4803      	ldr	r0, [pc, #12]	; (800158c <SPIRead8bit+0x20>)
 800157e:	f003 f85d 	bl	800463c <HAL_SPI_Receive>

  return(RdPara);
 8001582:	79fb      	ldrb	r3, [r7, #7]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	200005c8 	.word	0x200005c8

08001590 <SPIRead>:
**Function: SPI Read CMD
**Input:    adr -> address for read
**Output:   None
**********************************************************/
uint8_t SPIRead(uint8_t adr)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  NSS_L();
 800159a:	2200      	movs	r2, #0
 800159c:	2140      	movs	r1, #64	; 0x40
 800159e:	480a      	ldr	r0, [pc, #40]	; (80015c8 <SPIRead+0x38>)
 80015a0:	f002 f936 	bl	8003810 <HAL_GPIO_WritePin>
  SPICmd8bit(adr);                                         //Send address first
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ffce 	bl	8001548 <SPICmd8bit>
  tmp = SPIRead8bit();
 80015ac:	f7ff ffde 	bl	800156c <SPIRead8bit>
 80015b0:	4603      	mov	r3, r0
 80015b2:	73fb      	strb	r3, [r7, #15]
  NSS_H();
 80015b4:	2201      	movs	r2, #1
 80015b6:	2140      	movs	r1, #64	; 0x40
 80015b8:	4803      	ldr	r0, [pc, #12]	; (80015c8 <SPIRead+0x38>)
 80015ba:	f002 f929 	bl	8003810 <HAL_GPIO_WritePin>
  return(tmp);
 80015be:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40020400 	.word	0x40020400

080015cc <SPIWrite>:
**Function: SPI Write CMD
**Input:    uint8_t address & uint8_t data
**Output:   None
**********************************************************/
void SPIWrite(uint8_t adr, uint8_t WrPara)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	460a      	mov	r2, r1
 80015d6:	71fb      	strb	r3, [r7, #7]
 80015d8:	4613      	mov	r3, r2
 80015da:	71bb      	strb	r3, [r7, #6]
	NSS_L();
 80015dc:	2200      	movs	r2, #0
 80015de:	2140      	movs	r1, #64	; 0x40
 80015e0:	480b      	ldr	r0, [pc, #44]	; (8001610 <SPIWrite+0x44>)
 80015e2:	f002 f915 	bl	8003810 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ffaa 	bl	8001548 <SPICmd8bit>
	SPICmd8bit(WrPara);
 80015f4:	79bb      	ldrb	r3, [r7, #6]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffa6 	bl	8001548 <SPICmd8bit>
	NSS_H();
 80015fc:	2201      	movs	r2, #1
 80015fe:	2140      	movs	r1, #64	; 0x40
 8001600:	4803      	ldr	r0, [pc, #12]	; (8001610 <SPIWrite+0x44>)
 8001602:	f002 f905 	bl	8003810 <HAL_GPIO_WritePin>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40020400 	.word	0x40020400

08001614 <SPIBurstRead>:
**          ptr-----data buffer point for read
**          length--how many bytes for read
**Output:   None
**********************************************************/
void SPIBurstRead(uint8_t adr, uint8_t *ptr, uint8_t length)
{
 8001614:	b590      	push	{r4, r7, lr}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	4613      	mov	r3, r2
 8001622:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  if(length<=1)                                            //length must more than one
 8001624:	79bb      	ldrb	r3, [r7, #6]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d91f      	bls.n	800166a <SPIBurstRead+0x56>
    return;
  else
  {
	  NSS_L();
 800162a:	2200      	movs	r2, #0
 800162c:	2140      	movs	r1, #64	; 0x40
 800162e:	4811      	ldr	r0, [pc, #68]	; (8001674 <SPIBurstRead+0x60>)
 8001630:	f002 f8ee 	bl	8003810 <HAL_GPIO_WritePin>
    SPICmd8bit(adr);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff86 	bl	8001548 <SPICmd8bit>
    for(i=0;i<length;i++)
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]
 8001640:	e009      	b.n	8001656 <SPIBurstRead+0x42>
    	ptr[i] = SPIRead8bit();
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	18d4      	adds	r4, r2, r3
 8001648:	f7ff ff90 	bl	800156c <SPIRead8bit>
 800164c:	4603      	mov	r3, r0
 800164e:	7023      	strb	r3, [r4, #0]
    for(i=0;i<length;i++)
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	3301      	adds	r3, #1
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	7bfa      	ldrb	r2, [r7, #15]
 8001658:	79bb      	ldrb	r3, [r7, #6]
 800165a:	429a      	cmp	r2, r3
 800165c:	d3f1      	bcc.n	8001642 <SPIBurstRead+0x2e>
      NSS_H();
 800165e:	2201      	movs	r2, #1
 8001660:	2140      	movs	r1, #64	; 0x40
 8001662:	4804      	ldr	r0, [pc, #16]	; (8001674 <SPIBurstRead+0x60>)
 8001664:	f002 f8d4 	bl	8003810 <HAL_GPIO_WritePin>
 8001668:	e000      	b.n	800166c <SPIBurstRead+0x58>
    return;
 800166a:	bf00      	nop
  }
}
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}
 8001672:	bf00      	nop
 8001674:	40020400 	.word	0x40020400

08001678 <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(uint8_t adr, const uint8_t *ptr, uint8_t length)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
 8001684:	4613      	mov	r3, r2
 8001686:	71bb      	strb	r3, [r7, #6]
  uint8_t i;

  if(length<=1)
 8001688:	79bb      	ldrb	r3, [r7, #6]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d922      	bls.n	80016d4 <BurstWrite+0x5c>
    return;
  else
  {
	  NSS_L();
 800168e:	2200      	movs	r2, #0
 8001690:	2140      	movs	r1, #64	; 0x40
 8001692:	4812      	ldr	r0, [pc, #72]	; (80016dc <BurstWrite+0x64>)
 8001694:	f002 f8bc 	bl	8003810 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff51 	bl	8001548 <SPICmd8bit>
    for(i=0;i<length;i++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	73fb      	strb	r3, [r7, #15]
 80016aa:	e009      	b.n	80016c0 <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	4413      	add	r3, r2
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff ff47 	bl	8001548 <SPICmd8bit>
    for(i=0;i<length;i++)
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	3301      	adds	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
 80016c0:	7bfa      	ldrb	r2, [r7, #15]
 80016c2:	79bb      	ldrb	r3, [r7, #6]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d3f1      	bcc.n	80016ac <BurstWrite+0x34>
    NSS_H();
 80016c8:	2201      	movs	r2, #1
 80016ca:	2140      	movs	r1, #64	; 0x40
 80016cc:	4803      	ldr	r0, [pc, #12]	; (80016dc <BurstWrite+0x64>)
 80016ce:	f002 f89f 	bl	8003810 <HAL_GPIO_WritePin>
 80016d2:	e000      	b.n	80016d6 <BurstWrite+0x5e>
    return;
 80016d4:	bf00      	nop
  }
}
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40020400 	.word	0x40020400

080016e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	4b10      	ldr	r3, [pc, #64]	; (800172c <HAL_MspInit+0x4c>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ee:	4a0f      	ldr	r2, [pc, #60]	; (800172c <HAL_MspInit+0x4c>)
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	; 0x44
 80016f6:	4b0d      	ldr	r3, [pc, #52]	; (800172c <HAL_MspInit+0x4c>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_MspInit+0x4c>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	4a08      	ldr	r2, [pc, #32]	; (800172c <HAL_MspInit+0x4c>)
 800170c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_MspInit+0x4c>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800

08001730 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08c      	sub	sp, #48	; 0x30
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 031c 	add.w	r3, r7, #28
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a4e      	ldr	r2, [pc, #312]	; (8001888 <HAL_SPI_MspInit+0x158>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d12c      	bne.n	80017ac <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
 8001756:	4b4d      	ldr	r3, [pc, #308]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175a:	4a4c      	ldr	r2, [pc, #304]	; (800188c <HAL_SPI_MspInit+0x15c>)
 800175c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001760:	6453      	str	r3, [r2, #68]	; 0x44
 8001762:	4b4a      	ldr	r3, [pc, #296]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	4b46      	ldr	r3, [pc, #280]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a45      	ldr	r2, [pc, #276]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b43      	ldr	r3, [pc, #268]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800178a:	23e0      	movs	r3, #224	; 0xe0
 800178c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001796:	2303      	movs	r3, #3
 8001798:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800179a:	2305      	movs	r3, #5
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	4619      	mov	r1, r3
 80017a4:	483a      	ldr	r0, [pc, #232]	; (8001890 <HAL_SPI_MspInit+0x160>)
 80017a6:	f001 fe89 	bl	80034bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80017aa:	e068      	b.n	800187e <HAL_SPI_MspInit+0x14e>
  else if(hspi->Instance==SPI3)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a38      	ldr	r2, [pc, #224]	; (8001894 <HAL_SPI_MspInit+0x164>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d163      	bne.n	800187e <HAL_SPI_MspInit+0x14e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	4b34      	ldr	r3, [pc, #208]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	4a33      	ldr	r2, [pc, #204]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017c4:	6413      	str	r3, [r2, #64]	; 0x40
 80017c6:	4b31      	ldr	r3, [pc, #196]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	4b2d      	ldr	r3, [pc, #180]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a2c      	ldr	r2, [pc, #176]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	4b26      	ldr	r3, [pc, #152]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a25      	ldr	r2, [pc, #148]	; (800188c <HAL_SPI_MspInit+0x15c>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b23      	ldr	r3, [pc, #140]	; (800188c <HAL_SPI_MspInit+0x15c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800180a:	2301      	movs	r3, #1
 800180c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180e:	2302      	movs	r3, #2
 8001810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001812:	2301      	movs	r3, #1
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001816:	2303      	movs	r3, #3
 8001818:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800181a:	2307      	movs	r3, #7
 800181c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181e:	f107 031c 	add.w	r3, r7, #28
 8001822:	4619      	mov	r1, r3
 8001824:	481c      	ldr	r0, [pc, #112]	; (8001898 <HAL_SPI_MspInit+0x168>)
 8001826:	f001 fe49 	bl	80034bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800182a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800183c:	2306      	movs	r3, #6
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4619      	mov	r1, r3
 8001846:	4815      	ldr	r0, [pc, #84]	; (800189c <HAL_SPI_MspInit+0x16c>)
 8001848:	f001 fe38 	bl	80034bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800184c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	2302      	movs	r3, #2
 8001854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001856:	2301      	movs	r3, #1
 8001858:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185a:	2303      	movs	r3, #3
 800185c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800185e:	2306      	movs	r3, #6
 8001860:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	4619      	mov	r1, r3
 8001868:	480c      	ldr	r0, [pc, #48]	; (800189c <HAL_SPI_MspInit+0x16c>)
 800186a:	f001 fe27 	bl	80034bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2100      	movs	r1, #0
 8001872:	2033      	movs	r0, #51	; 0x33
 8001874:	f001 f9df 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001878:	2033      	movs	r0, #51	; 0x33
 800187a:	f001 f9f8 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 800187e:	bf00      	nop
 8001880:	3730      	adds	r7, #48	; 0x30
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40013000 	.word	0x40013000
 800188c:	40023800 	.word	0x40023800
 8001890:	40020000 	.word	0x40020000
 8001894:	40003c00 	.word	0x40003c00
 8001898:	40020400 	.word	0x40020400
 800189c:	40020800 	.word	0x40020800

080018a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a2a      	ldr	r2, [pc, #168]	; (8001958 <HAL_TIM_Base_MspInit+0xb8>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d116      	bne.n	80018e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	4b29      	ldr	r3, [pc, #164]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a28      	ldr	r2, [pc, #160]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018bc:	f043 0310 	orr.w	r3, r3, #16
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b26      	ldr	r3, [pc, #152]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2036      	movs	r0, #54	; 0x36
 80018d4:	f001 f9af 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018d8:	2036      	movs	r0, #54	; 0x36
 80018da:	f001 f9c8 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80018de:	e036      	b.n	800194e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a1e      	ldr	r2, [pc, #120]	; (8001960 <HAL_TIM_Base_MspInit+0xc0>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d116      	bne.n	8001918 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b1b      	ldr	r3, [pc, #108]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a1a      	ldr	r2, [pc, #104]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018f4:	f043 0320 	orr.w	r3, r3, #32
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 0320 	and.w	r3, r3, #32
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	2037      	movs	r0, #55	; 0x37
 800190c:	f001 f993 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001910:	2037      	movs	r0, #55	; 0x37
 8001912:	f001 f9ac 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 8001916:	e01a      	b.n	800194e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a11      	ldr	r2, [pc, #68]	; (8001964 <HAL_TIM_Base_MspInit+0xc4>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d115      	bne.n	800194e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	4a0c      	ldr	r2, [pc, #48]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	6453      	str	r3, [r2, #68]	; 0x44
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <HAL_TIM_Base_MspInit+0xbc>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	2019      	movs	r0, #25
 8001944:	f001 f977 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001948:	2019      	movs	r0, #25
 800194a:	f001 f990 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40001000 	.word	0x40001000
 800195c:	40023800 	.word	0x40023800
 8001960:	40001400 	.word	0x40001400
 8001964:	40014400 	.word	0x40014400

08001968 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b092      	sub	sp, #72	; 0x48
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a87      	ldr	r2, [pc, #540]	; (8001ba4 <HAL_UART_MspInit+0x23c>)
 8001986:	4293      	cmp	r3, r2
 8001988:	f040 8083 	bne.w	8001a92 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800198c:	2300      	movs	r3, #0
 800198e:	633b      	str	r3, [r7, #48]	; 0x30
 8001990:	4b85      	ldr	r3, [pc, #532]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001994:	4a84      	ldr	r2, [pc, #528]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001996:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800199a:	6413      	str	r3, [r2, #64]	; 0x40
 800199c:	4b82      	ldr	r3, [pc, #520]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019a4:	633b      	str	r3, [r7, #48]	; 0x30
 80019a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019ac:	4b7e      	ldr	r3, [pc, #504]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b0:	4a7d      	ldr	r2, [pc, #500]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019b2:	f043 0304 	orr.w	r3, r3, #4
 80019b6:	6313      	str	r3, [r2, #48]	; 0x30
 80019b8:	4b7b      	ldr	r3, [pc, #492]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c4:	2300      	movs	r3, #0
 80019c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80019c8:	4b77      	ldr	r3, [pc, #476]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019cc:	4a76      	ldr	r2, [pc, #472]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	6313      	str	r3, [r2, #48]	; 0x30
 80019d4:	4b74      	ldr	r3, [pc, #464]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80019de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ea:	2301      	movs	r3, #1
 80019ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ee:	2303      	movs	r3, #3
 80019f0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80019f2:	2308      	movs	r3, #8
 80019f4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019fa:	4619      	mov	r1, r3
 80019fc:	486b      	ldr	r0, [pc, #428]	; (8001bac <HAL_UART_MspInit+0x244>)
 80019fe:	f001 fd5d 	bl	80034bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a02:	2304      	movs	r3, #4
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a12:	2308      	movs	r3, #8
 8001a14:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a16:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4864      	ldr	r0, [pc, #400]	; (8001bb0 <HAL_UART_MspInit+0x248>)
 8001a1e:	f001 fd4d 	bl	80034bc <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8001a22:	4b64      	ldr	r3, [pc, #400]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a24:	4a64      	ldr	r2, [pc, #400]	; (8001bb8 <HAL_UART_MspInit+0x250>)
 8001a26:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8001a28:	4b62      	ldr	r3, [pc, #392]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a2e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a30:	4b60      	ldr	r3, [pc, #384]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a36:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a3c:	4b5d      	ldr	r3, [pc, #372]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a42:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a44:	4b5b      	ldr	r3, [pc, #364]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a4a:	4b5a      	ldr	r3, [pc, #360]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8001a50:	4b58      	ldr	r3, [pc, #352]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a56:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a58:	4b56      	ldr	r3, [pc, #344]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5e:	4b55      	ldr	r3, [pc, #340]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8001a64:	4853      	ldr	r0, [pc, #332]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a66:	f001 f91d 	bl	8002ca4 <HAL_DMA_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8001a70:	f7ff fd62 	bl	8001538 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a4f      	ldr	r2, [pc, #316]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a78:	635a      	str	r2, [r3, #52]	; 0x34
 8001a7a:	4a4e      	ldr	r2, [pc, #312]	; (8001bb4 <HAL_UART_MspInit+0x24c>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	2035      	movs	r0, #53	; 0x35
 8001a86:	f001 f8d6 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001a8a:	2035      	movs	r0, #53	; 0x35
 8001a8c:	f001 f8ef 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a90:	e18e      	b.n	8001db0 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART1)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a49      	ldr	r2, [pc, #292]	; (8001bbc <HAL_UART_MspInit+0x254>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	f040 8099 	bne.w	8001bd0 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa2:	4b41      	ldr	r3, [pc, #260]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	4a40      	ldr	r2, [pc, #256]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001aa8:	f043 0310 	orr.w	r3, r3, #16
 8001aac:	6453      	str	r3, [r2, #68]	; 0x44
 8001aae:	4b3e      	ldr	r3, [pc, #248]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
 8001abe:	4b3a      	ldr	r3, [pc, #232]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a39      	ldr	r2, [pc, #228]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b37      	ldr	r3, [pc, #220]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	623b      	str	r3, [r7, #32]
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	4b33      	ldr	r3, [pc, #204]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	4a32      	ldr	r2, [pc, #200]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae6:	4b30      	ldr	r3, [pc, #192]	; (8001ba8 <HAL_UART_MspInit+0x240>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	61fb      	str	r3, [r7, #28]
 8001af0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001af2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001af6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b04:	2307      	movs	r3, #7
 8001b06:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b08:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	482c      	ldr	r0, [pc, #176]	; (8001bc0 <HAL_UART_MspInit+0x258>)
 8001b10:	f001 fcd4 	bl	80034bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b14:	2380      	movs	r3, #128	; 0x80
 8001b16:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b24:	2307      	movs	r3, #7
 8001b26:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4825      	ldr	r0, [pc, #148]	; (8001bc4 <HAL_UART_MspInit+0x25c>)
 8001b30:	f001 fcc4 	bl	80034bc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001b34:	4b24      	ldr	r3, [pc, #144]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b36:	4a25      	ldr	r2, [pc, #148]	; (8001bcc <HAL_UART_MspInit+0x264>)
 8001b38:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001b3a:	4b23      	ldr	r3, [pc, #140]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b40:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b54:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b56:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b68:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b6a:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b76:	4814      	ldr	r0, [pc, #80]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b78:	f001 f894 	bl	8002ca4 <HAL_DMA_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <HAL_UART_MspInit+0x21e>
      Error_Handler();
 8001b82:	f7ff fcd9 	bl	8001538 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b8a:	635a      	str	r2, [r3, #52]	; 0x34
 8001b8c:	4a0e      	ldr	r2, [pc, #56]	; (8001bc8 <HAL_UART_MspInit+0x260>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2100      	movs	r1, #0
 8001b96:	2025      	movs	r0, #37	; 0x25
 8001b98:	f001 f84d 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b9c:	2025      	movs	r0, #37	; 0x25
 8001b9e:	f001 f866 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 8001ba2:	e105      	b.n	8001db0 <HAL_UART_MspInit+0x448>
 8001ba4:	40005000 	.word	0x40005000
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40020800 	.word	0x40020800
 8001bb0:	40020c00 	.word	0x40020c00
 8001bb4:	20000660 	.word	0x20000660
 8001bb8:	40026010 	.word	0x40026010
 8001bbc:	40011000 	.word	0x40011000
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	20000484 	.word	0x20000484
 8001bcc:	40026440 	.word	0x40026440
  else if(huart->Instance==USART2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a78      	ldr	r2, [pc, #480]	; (8001db8 <HAL_UART_MspInit+0x450>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d162      	bne.n	8001ca0 <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
 8001bde:	4b77      	ldr	r3, [pc, #476]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	4a76      	ldr	r2, [pc, #472]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bea:	4b74      	ldr	r3, [pc, #464]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	4b70      	ldr	r3, [pc, #448]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a6f      	ldr	r2, [pc, #444]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b6d      	ldr	r3, [pc, #436]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c12:	230c      	movs	r3, #12
 8001c14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c22:	2307      	movs	r3, #7
 8001c24:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4864      	ldr	r0, [pc, #400]	; (8001dc0 <HAL_UART_MspInit+0x458>)
 8001c2e:	f001 fc45 	bl	80034bc <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001c32:	4b64      	ldr	r3, [pc, #400]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c34:	4a64      	ldr	r2, [pc, #400]	; (8001dc8 <HAL_UART_MspInit+0x460>)
 8001c36:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001c38:	4b62      	ldr	r3, [pc, #392]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c3e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c40:	4b60      	ldr	r3, [pc, #384]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c42:	2240      	movs	r2, #64	; 0x40
 8001c44:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c46:	4b5f      	ldr	r3, [pc, #380]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c4c:	4b5d      	ldr	r3, [pc, #372]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c52:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c54:	4b5b      	ldr	r3, [pc, #364]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c5a:	4b5a      	ldr	r3, [pc, #360]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001c60:	4b58      	ldr	r3, [pc, #352]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c66:	4b57      	ldr	r3, [pc, #348]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c6c:	4b55      	ldr	r3, [pc, #340]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c72:	4854      	ldr	r0, [pc, #336]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c74:	f001 f816 	bl	8002ca4 <HAL_DMA_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <HAL_UART_MspInit+0x31a>
      Error_Handler();
 8001c7e:	f7ff fc5b 	bl	8001538 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4f      	ldr	r2, [pc, #316]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c86:	631a      	str	r2, [r3, #48]	; 0x30
 8001c88:	4a4e      	ldr	r2, [pc, #312]	; (8001dc4 <HAL_UART_MspInit+0x45c>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2100      	movs	r1, #0
 8001c92:	2026      	movs	r0, #38	; 0x26
 8001c94:	f000 ffcf 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c98:	2026      	movs	r0, #38	; 0x26
 8001c9a:	f000 ffe8 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 8001c9e:	e087      	b.n	8001db0 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART3)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a49      	ldr	r2, [pc, #292]	; (8001dcc <HAL_UART_MspInit+0x464>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	f040 8082 	bne.w	8001db0 <HAL_UART_MspInit+0x448>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cac:	2300      	movs	r3, #0
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	4b42      	ldr	r3, [pc, #264]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	4a41      	ldr	r2, [pc, #260]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cba:	6413      	str	r3, [r2, #64]	; 0x40
 8001cbc:	4b3f      	ldr	r3, [pc, #252]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	4b3b      	ldr	r3, [pc, #236]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd0:	4a3a      	ldr	r2, [pc, #232]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd8:	4b38      	ldr	r3, [pc, #224]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	4b34      	ldr	r3, [pc, #208]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	4a33      	ldr	r2, [pc, #204]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cee:	f043 0302 	orr.w	r3, r3, #2
 8001cf2:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf4:	4b31      	ldr	r3, [pc, #196]	; (8001dbc <HAL_UART_MspInit+0x454>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	60bb      	str	r3, [r7, #8]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d00:	2320      	movs	r3, #32
 8001d02:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d10:	2307      	movs	r3, #7
 8001d12:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d14:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d18:	4619      	mov	r1, r3
 8001d1a:	482d      	ldr	r0, [pc, #180]	; (8001dd0 <HAL_UART_MspInit+0x468>)
 8001d1c:	f001 fbce 	bl	80034bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d24:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d32:	2307      	movs	r3, #7
 8001d34:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4825      	ldr	r0, [pc, #148]	; (8001dd4 <HAL_UART_MspInit+0x46c>)
 8001d3e:	f001 fbbd 	bl	80034bc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001d42:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d44:	4a25      	ldr	r2, [pc, #148]	; (8001ddc <HAL_UART_MspInit+0x474>)
 8001d46:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001d48:	4b23      	ldr	r3, [pc, #140]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d4e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d50:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d56:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d5e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d62:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d64:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d6a:	4b1b      	ldr	r3, [pc, #108]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001d70:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d76:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d78:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d7e:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001d84:	4814      	ldr	r0, [pc, #80]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d86:	f000 ff8d 	bl	8002ca4 <HAL_DMA_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8001d90:	f7ff fbd2 	bl	8001538 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d98:	635a      	str	r2, [r3, #52]	; 0x34
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <HAL_UART_MspInit+0x470>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001da0:	2200      	movs	r2, #0
 8001da2:	2100      	movs	r1, #0
 8001da4:	2027      	movs	r0, #39	; 0x27
 8001da6:	f000 ff46 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001daa:	2027      	movs	r0, #39	; 0x27
 8001dac:	f000 ff5f 	bl	8002c6e <HAL_NVIC_EnableIRQ>
}
 8001db0:	bf00      	nop
 8001db2:	3748      	adds	r7, #72	; 0x48
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40004400 	.word	0x40004400
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40020000 	.word	0x40020000
 8001dc4:	200004e4 	.word	0x200004e4
 8001dc8:	400260a0 	.word	0x400260a0
 8001dcc:	40004800 	.word	0x40004800
 8001dd0:	40020800 	.word	0x40020800
 8001dd4:	40020400 	.word	0x40020400
 8001dd8:	20000080 	.word	0x20000080
 8001ddc:	40026028 	.word	0x40026028

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df2:	e7fe      	b.n	8001df2 <HardFault_Handler+0x4>

08001df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df8:	e7fe      	b.n	8001df8 <MemManage_Handler+0x4>

08001dfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dfe:	e7fe      	b.n	8001dfe <BusFault_Handler+0x4>

08001e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e04:	e7fe      	b.n	8001e04 <UsageFault_Handler+0x4>

08001e06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e34:	f000 fde2 	bl	80029fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001e40:	4802      	ldr	r0, [pc, #8]	; (8001e4c <DMA1_Stream0_IRQHandler+0x10>)
 8001e42:	f001 f8c7 	bl	8002fd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000660 	.word	0x20000660

08001e50 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001e54:	4802      	ldr	r0, [pc, #8]	; (8001e60 <DMA1_Stream1_IRQHandler+0x10>)
 8001e56:	f001 f8bd 	bl	8002fd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000080 	.word	0x20000080

08001e64 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001e68:	4802      	ldr	r0, [pc, #8]	; (8001e74 <DMA1_Stream6_IRQHandler+0x10>)
 8001e6a:	f001 f8b3 	bl	8002fd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200004e4 	.word	0x200004e4

08001e78 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001e7c:	4802      	ldr	r0, [pc, #8]	; (8001e88 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e7e:	f003 f933 	bl	80050e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000350 	.word	0x20000350

08001e8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e90:	4802      	ldr	r0, [pc, #8]	; (8001e9c <USART1_IRQHandler+0x10>)
 8001e92:	f003 fcd9 	bl	8005848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000544 	.word	0x20000544

08001ea0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <USART2_IRQHandler+0x10>)
 8001ea6:	f003 fccf 	bl	8005848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000620 	.word	0x20000620

08001eb4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001eb8:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <USART3_IRQHandler+0x10>)
 8001eba:	f003 fcc5 	bl	8005848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200000e0 	.word	0x200000e0

08001ec8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001ecc:	4802      	ldr	r0, [pc, #8]	; (8001ed8 <SPI3_IRQHandler+0x10>)
 8001ece:	f002 fe61 	bl	8004b94 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	200003ec 	.word	0x200003ec

08001edc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001ee0:	4802      	ldr	r0, [pc, #8]	; (8001eec <UART5_IRQHandler+0x10>)
 8001ee2:	f003 fcb1 	bl	8005848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000444 	.word	0x20000444

08001ef0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ef4:	4802      	ldr	r0, [pc, #8]	; (8001f00 <TIM6_DAC_IRQHandler+0x10>)
 8001ef6:	f003 f8f7 	bl	80050e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	20000584 	.word	0x20000584

08001f04 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f08:	4802      	ldr	r0, [pc, #8]	; (8001f14 <TIM7_IRQHandler+0x10>)
 8001f0a:	f003 f8ed 	bl	80050e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	200008f4 	.word	0x200008f4

08001f18 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f1c:	4802      	ldr	r0, [pc, #8]	; (8001f28 <DMA2_Stream2_IRQHandler+0x10>)
 8001f1e:	f001 f859 	bl	8002fd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000484 	.word	0x20000484

08001f2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f30:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <SystemInit+0x28>)
 8001f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f36:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <SystemInit+0x28>)
 8001f38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f40:	4b04      	ldr	r3, [pc, #16]	; (8001f54 <SystemInit+0x28>)
 8001f42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f46:	609a      	str	r2, [r3, #8]
#endif
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8001f60:	f000 fd60 	bl	8002a24 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <SPI_Timer_On+0x20>)
 8001f68:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8001f6a:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <SPI_Timer_On+0x24>)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6013      	str	r3, [r2, #0]
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000934 	.word	0x20000934
 8001f7c:	20000938 	.word	0x20000938

08001f80 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8001f84:	f000 fd4e 	bl	8002a24 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <SPI_Timer_Status+0x24>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1ad2      	subs	r2, r2, r3
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <SPI_Timer_Status+0x28>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	bf34      	ite	cc
 8001f98:	2301      	movcc	r3, #1
 8001f9a:	2300      	movcs	r3, #0
 8001f9c:	b2db      	uxtb	r3, r3
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000934 	.word	0x20000934
 8001fa8:	20000938 	.word	0x20000938

08001fac <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;

    HAL_SPI_TransmitReceive(&hspi3, &dat, &rxDat, 1, 50);
 8001fb6:	f107 020f 	add.w	r2, r7, #15
 8001fba:	1df9      	adds	r1, r7, #7
 8001fbc:	2332      	movs	r3, #50	; 0x32
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	4804      	ldr	r0, [pc, #16]	; (8001fd4 <xchg_spi+0x28>)
 8001fc4:	f002 fc43 	bl	800484e <HAL_SPI_TransmitReceive>
    return rxDat;
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	200003ec 	.word	0x200003ec

08001fd8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	e00a      	b.n	8001ffe <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	18d4      	adds	r4, r2, r3
 8001fee:	20ff      	movs	r0, #255	; 0xff
 8001ff0:	f7ff ffdc 	bl	8001fac <xchg_spi>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d3f0      	bcc.n	8001fe8 <rcvr_spi_multi+0x10>
	}
}
 8002006:	bf00      	nop
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	bd90      	pop	{r4, r7, pc}

0800200e <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b084      	sub	sp, #16
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e009      	b.n	8002032 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4413      	add	r3, r2
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff ffc0 	bl	8001fac <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	3301      	adds	r3, #1
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d3f1      	bcc.n	800201e <xmit_spi_multi+0x10>
	}
}
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800204a:	f000 fceb 	bl	8002a24 <HAL_GetTick>
 800204e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002054:	20ff      	movs	r0, #255	; 0xff
 8002056:	f7ff ffa9 	bl	8001fac <xchg_spi>
 800205a:	4603      	mov	r3, r0
 800205c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2bff      	cmp	r3, #255	; 0xff
 8002062:	d007      	beq.n	8002074 <wait_ready+0x32>
 8002064:	f000 fcde 	bl	8002a24 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	429a      	cmp	r2, r3
 8002072:	d8ef      	bhi.n	8002054 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	2bff      	cmp	r3, #255	; 0xff
 8002078:	bf0c      	ite	eq
 800207a:	2301      	moveq	r3, #1
 800207c:	2300      	movne	r3, #0
 800207e:	b2db      	uxtb	r3, r3
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800208c:	2201      	movs	r2, #1
 800208e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002092:	4804      	ldr	r0, [pc, #16]	; (80020a4 <despiselect+0x1c>)
 8002094:	f001 fbbc 	bl	8003810 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002098:	20ff      	movs	r0, #255	; 0xff
 800209a:	f7ff ff87 	bl	8001fac <xchg_spi>

}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40020000 	.word	0x40020000

080020a8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020b2:	480a      	ldr	r0, [pc, #40]	; (80020dc <spiselect+0x34>)
 80020b4:	f001 fbac 	bl	8003810 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80020b8:	20ff      	movs	r0, #255	; 0xff
 80020ba:	f7ff ff77 	bl	8001fac <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80020be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020c2:	f7ff ffbe 	bl	8002042 <wait_ready>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <spiselect+0x28>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e002      	b.n	80020d6 <spiselect+0x2e>

	despiselect();
 80020d0:	f7ff ffda 	bl	8002088 <despiselect>
	return 0;	/* Timeout */
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40020000 	.word	0x40020000

080020e0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80020ea:	20c8      	movs	r0, #200	; 0xc8
 80020ec:	f7ff ff34 	bl	8001f58 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80020f0:	20ff      	movs	r0, #255	; 0xff
 80020f2:	f7ff ff5b 	bl	8001fac <xchg_spi>
 80020f6:	4603      	mov	r3, r0
 80020f8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	2bff      	cmp	r3, #255	; 0xff
 80020fe:	d104      	bne.n	800210a <rcvr_datablock+0x2a>
 8002100:	f7ff ff3e 	bl	8001f80 <SPI_Timer_Status>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f2      	bne.n	80020f0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	2bfe      	cmp	r3, #254	; 0xfe
 800210e:	d001      	beq.n	8002114 <rcvr_datablock+0x34>
 8002110:	2300      	movs	r3, #0
 8002112:	e00a      	b.n	800212a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002114:	6839      	ldr	r1, [r7, #0]
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff ff5e 	bl	8001fd8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800211c:	20ff      	movs	r0, #255	; 0xff
 800211e:	f7ff ff45 	bl	8001fac <xchg_spi>
 8002122:	20ff      	movs	r0, #255	; 0xff
 8002124:	f7ff ff42 	bl	8001fac <xchg_spi>

	return 1;						/* Function succeeded */
 8002128:	2301      	movs	r3, #1
}
 800212a:	4618      	mov	r0, r3
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b084      	sub	sp, #16
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	460b      	mov	r3, r1
 800213c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800213e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002142:	f7ff ff7e 	bl	8002042 <wait_ready>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <xmit_datablock+0x1e>
 800214c:	2300      	movs	r3, #0
 800214e:	e01e      	b.n	800218e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff ff2a 	bl	8001fac <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	2bfd      	cmp	r3, #253	; 0xfd
 800215c:	d016      	beq.n	800218c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800215e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f7ff ff53 	bl	800200e <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002168:	20ff      	movs	r0, #255	; 0xff
 800216a:	f7ff ff1f 	bl	8001fac <xchg_spi>
 800216e:	20ff      	movs	r0, #255	; 0xff
 8002170:	f7ff ff1c 	bl	8001fac <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002174:	20ff      	movs	r0, #255	; 0xff
 8002176:	f7ff ff19 	bl	8001fac <xchg_spi>
 800217a:	4603      	mov	r3, r0
 800217c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800217e:	7bfb      	ldrb	r3, [r7, #15]
 8002180:	f003 031f 	and.w	r3, r3, #31
 8002184:	2b05      	cmp	r3, #5
 8002186:	d001      	beq.n	800218c <xmit_datablock+0x5a>
 8002188:	2300      	movs	r3, #0
 800218a:	e000      	b.n	800218e <xmit_datablock+0x5c>
	}
	return 1;
 800218c:	2301      	movs	r3, #1
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	6039      	str	r1, [r7, #0]
 80021a0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	da0e      	bge.n	80021c8 <send_cmd+0x32>
		cmd &= 0x7F;
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021b0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80021b2:	2100      	movs	r1, #0
 80021b4:	2037      	movs	r0, #55	; 0x37
 80021b6:	f7ff ffee 	bl	8002196 <send_cmd>
 80021ba:	4603      	mov	r3, r0
 80021bc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80021be:	7bbb      	ldrb	r3, [r7, #14]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d901      	bls.n	80021c8 <send_cmd+0x32>
 80021c4:	7bbb      	ldrb	r3, [r7, #14]
 80021c6:	e051      	b.n	800226c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	2b0c      	cmp	r3, #12
 80021cc:	d008      	beq.n	80021e0 <send_cmd+0x4a>
		despiselect();
 80021ce:	f7ff ff5b 	bl	8002088 <despiselect>
		if (!spiselect()) return 0xFF;
 80021d2:	f7ff ff69 	bl	80020a8 <spiselect>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <send_cmd+0x4a>
 80021dc:	23ff      	movs	r3, #255	; 0xff
 80021de:	e045      	b.n	800226c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fedf 	bl	8001fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	0e1b      	lsrs	r3, r3, #24
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff fed9 	bl	8001fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	0c1b      	lsrs	r3, r3, #16
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff fed3 	bl	8001fac <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	0a1b      	lsrs	r3, r3, #8
 800220a:	b2db      	uxtb	r3, r3
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fecd 	bl	8001fac <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff fec8 	bl	8001fac <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <send_cmd+0x94>
 8002226:	2395      	movs	r3, #149	; 0x95
 8002228:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	2b08      	cmp	r3, #8
 800222e:	d101      	bne.n	8002234 <send_cmd+0x9e>
 8002230:	2387      	movs	r3, #135	; 0x87
 8002232:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff feb8 	bl	8001fac <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	2b0c      	cmp	r3, #12
 8002240:	d102      	bne.n	8002248 <send_cmd+0xb2>
 8002242:	20ff      	movs	r0, #255	; 0xff
 8002244:	f7ff feb2 	bl	8001fac <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8002248:	230a      	movs	r3, #10
 800224a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800224c:	20ff      	movs	r0, #255	; 0xff
 800224e:	f7ff fead 	bl	8001fac <xchg_spi>
 8002252:	4603      	mov	r3, r0
 8002254:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8002256:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800225a:	2b00      	cmp	r3, #0
 800225c:	da05      	bge.n	800226a <send_cmd+0xd4>
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	3b01      	subs	r3, #1
 8002262:	73fb      	strb	r3, [r7, #15]
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1f0      	bne.n	800224c <send_cmd+0xb6>

	return res;							/* Return received response */
 800226a:	7bbb      	ldrb	r3, [r7, #14]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002274:	b590      	push	{r4, r7, lr}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <USER_SPI_initialize+0x14>
 8002284:	2301      	movs	r3, #1
 8002286:	e0cb      	b.n	8002420 <USER_SPI_initialize+0x1ac>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8002288:	4b67      	ldr	r3, [pc, #412]	; (8002428 <USER_SPI_initialize+0x1b4>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <USER_SPI_initialize+0x2a>
 8002296:	4b64      	ldr	r3, [pc, #400]	; (8002428 <USER_SPI_initialize+0x1b4>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	e0c0      	b.n	8002420 <USER_SPI_initialize+0x1ac>

	FCLK_SLOW();
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <USER_SPI_initialize+0x1b8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a6:	621a      	str	r2, [r3, #32]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80022a8:	230a      	movs	r3, #10
 80022aa:	73fb      	strb	r3, [r7, #15]
 80022ac:	e005      	b.n	80022ba <USER_SPI_initialize+0x46>
 80022ae:	20ff      	movs	r0, #255	; 0xff
 80022b0:	f7ff fe7c 	bl	8001fac <xchg_spi>
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	73fb      	strb	r3, [r7, #15]
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1f6      	bne.n	80022ae <USER_SPI_initialize+0x3a>

	ty = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80022c4:	2100      	movs	r1, #0
 80022c6:	2000      	movs	r0, #0
 80022c8:	f7ff ff65 	bl	8002196 <send_cmd>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	f040 808b 	bne.w	80023ea <USER_SPI_initialize+0x176>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80022d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022d8:	f7ff fe3e 	bl	8001f58 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80022dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80022e0:	2008      	movs	r0, #8
 80022e2:	f7ff ff58 	bl	8002196 <send_cmd>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d151      	bne.n	8002390 <USER_SPI_initialize+0x11c>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	e00d      	b.n	800230e <USER_SPI_initialize+0x9a>
 80022f2:	7bfc      	ldrb	r4, [r7, #15]
 80022f4:	20ff      	movs	r0, #255	; 0xff
 80022f6:	f7ff fe59 	bl	8001fac <xchg_spi>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	f107 0310 	add.w	r3, r7, #16
 8002302:	4423      	add	r3, r4
 8002304:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	3301      	adds	r3, #1
 800230c:	73fb      	strb	r3, [r7, #15]
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	2b03      	cmp	r3, #3
 8002312:	d9ee      	bls.n	80022f2 <USER_SPI_initialize+0x7e>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8002314:	7abb      	ldrb	r3, [r7, #10]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d167      	bne.n	80023ea <USER_SPI_initialize+0x176>
 800231a:	7afb      	ldrb	r3, [r7, #11]
 800231c:	2baa      	cmp	r3, #170	; 0xaa
 800231e:	d164      	bne.n	80023ea <USER_SPI_initialize+0x176>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002320:	bf00      	nop
 8002322:	f7ff fe2d 	bl	8001f80 <SPI_Timer_Status>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d007      	beq.n	800233c <USER_SPI_initialize+0xc8>
 800232c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002330:	20a9      	movs	r0, #169	; 0xa9
 8002332:	f7ff ff30 	bl	8002196 <send_cmd>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f2      	bne.n	8002322 <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800233c:	f7ff fe20 	bl	8001f80 <SPI_Timer_Status>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d051      	beq.n	80023ea <USER_SPI_initialize+0x176>
 8002346:	2100      	movs	r1, #0
 8002348:	203a      	movs	r0, #58	; 0x3a
 800234a:	f7ff ff24 	bl	8002196 <send_cmd>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d14a      	bne.n	80023ea <USER_SPI_initialize+0x176>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8002354:	2300      	movs	r3, #0
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	e00d      	b.n	8002376 <USER_SPI_initialize+0x102>
 800235a:	7bfc      	ldrb	r4, [r7, #15]
 800235c:	20ff      	movs	r0, #255	; 0xff
 800235e:	f7ff fe25 	bl	8001fac <xchg_spi>
 8002362:	4603      	mov	r3, r0
 8002364:	461a      	mov	r2, r3
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	4423      	add	r3, r4
 800236c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	3301      	adds	r3, #1
 8002374:	73fb      	strb	r3, [r7, #15]
 8002376:	7bfb      	ldrb	r3, [r7, #15]
 8002378:	2b03      	cmp	r3, #3
 800237a:	d9ee      	bls.n	800235a <USER_SPI_initialize+0xe6>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800237c:	7a3b      	ldrb	r3, [r7, #8]
 800237e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <USER_SPI_initialize+0x116>
 8002386:	230c      	movs	r3, #12
 8002388:	e000      	b.n	800238c <USER_SPI_initialize+0x118>
 800238a:	2304      	movs	r3, #4
 800238c:	737b      	strb	r3, [r7, #13]
 800238e:	e02c      	b.n	80023ea <USER_SPI_initialize+0x176>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8002390:	2100      	movs	r1, #0
 8002392:	20a9      	movs	r0, #169	; 0xa9
 8002394:	f7ff feff 	bl	8002196 <send_cmd>
 8002398:	4603      	mov	r3, r0
 800239a:	2b01      	cmp	r3, #1
 800239c:	d804      	bhi.n	80023a8 <USER_SPI_initialize+0x134>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800239e:	2302      	movs	r3, #2
 80023a0:	737b      	strb	r3, [r7, #13]
 80023a2:	23a9      	movs	r3, #169	; 0xa9
 80023a4:	73bb      	strb	r3, [r7, #14]
 80023a6:	e003      	b.n	80023b0 <USER_SPI_initialize+0x13c>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80023a8:	2301      	movs	r3, #1
 80023aa:	737b      	strb	r3, [r7, #13]
 80023ac:	2301      	movs	r3, #1
 80023ae:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80023b0:	bf00      	nop
 80023b2:	f7ff fde5 	bl	8001f80 <SPI_Timer_Status>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d007      	beq.n	80023cc <USER_SPI_initialize+0x158>
 80023bc:	7bbb      	ldrb	r3, [r7, #14]
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fee8 	bl	8002196 <send_cmd>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1f2      	bne.n	80023b2 <USER_SPI_initialize+0x13e>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80023cc:	f7ff fdd8 	bl	8001f80 <SPI_Timer_Status>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d007      	beq.n	80023e6 <USER_SPI_initialize+0x172>
 80023d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023da:	2010      	movs	r0, #16
 80023dc:	f7ff fedb 	bl	8002196 <send_cmd>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <USER_SPI_initialize+0x176>
				ty = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 80023ea:	4a11      	ldr	r2, [pc, #68]	; (8002430 <USER_SPI_initialize+0x1bc>)
 80023ec:	7b7b      	ldrb	r3, [r7, #13]
 80023ee:	7013      	strb	r3, [r2, #0]
	despiselect();
 80023f0:	f7ff fe4a 	bl	8002088 <despiselect>

	if (ty) {			/* OK */
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00c      	beq.n	8002414 <USER_SPI_initialize+0x1a0>
		FCLK_FAST();			/* Set fast clock */
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <USER_SPI_initialize+0x1b8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2210      	movs	r2, #16
 8002400:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8002402:	4b09      	ldr	r3, [pc, #36]	; (8002428 <USER_SPI_initialize+0x1b4>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	b2da      	uxtb	r2, r3
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <USER_SPI_initialize+0x1b4>)
 8002410:	701a      	strb	r2, [r3, #0]
 8002412:	e002      	b.n	800241a <USER_SPI_initialize+0x1a6>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8002414:	4b04      	ldr	r3, [pc, #16]	; (8002428 <USER_SPI_initialize+0x1b4>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800241a:	4b03      	ldr	r3, [pc, #12]	; (8002428 <USER_SPI_initialize+0x1b4>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	b2db      	uxtb	r3, r3
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	bd90      	pop	{r4, r7, pc}
 8002428:	20000004 	.word	0x20000004
 800242c:	200003ec 	.word	0x200003ec
 8002430:	20000049 	.word	0x20000049

08002434 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <USER_SPI_status+0x14>
 8002444:	2301      	movs	r3, #1
 8002446:	e002      	b.n	800244e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002448:	4b04      	ldr	r3, [pc, #16]	; (800245c <USER_SPI_status+0x28>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b2db      	uxtb	r3, r3
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000004 	.word	0x20000004

08002460 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d102      	bne.n	800247c <USER_SPI_read+0x1c>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <USER_SPI_read+0x20>
 800247c:	2304      	movs	r3, #4
 800247e:	e04d      	b.n	800251c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002480:	4b28      	ldr	r3, [pc, #160]	; (8002524 <USER_SPI_read+0xc4>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	b2db      	uxtb	r3, r3
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <USER_SPI_read+0x32>
 800248e:	2303      	movs	r3, #3
 8002490:	e044      	b.n	800251c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8002492:	4b25      	ldr	r3, [pc, #148]	; (8002528 <USER_SPI_read+0xc8>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d102      	bne.n	80024a4 <USER_SPI_read+0x44>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	025b      	lsls	r3, r3, #9
 80024a2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d111      	bne.n	80024ce <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	2011      	movs	r0, #17
 80024ae:	f7ff fe72 	bl	8002196 <send_cmd>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d129      	bne.n	800250c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80024b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024bc:	68b8      	ldr	r0, [r7, #8]
 80024be:	f7ff fe0f 	bl	80020e0 <rcvr_datablock>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d021      	beq.n	800250c <USER_SPI_read+0xac>
			count = 0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	e01e      	b.n	800250c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	2012      	movs	r0, #18
 80024d2:	f7ff fe60 	bl	8002196 <send_cmd>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d117      	bne.n	800250c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80024dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024e0:	68b8      	ldr	r0, [r7, #8]
 80024e2:	f7ff fdfd 	bl	80020e0 <rcvr_datablock>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00a      	beq.n	8002502 <USER_SPI_read+0xa2>
				buff += 512;
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80024f2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	3b01      	subs	r3, #1
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1ed      	bne.n	80024dc <USER_SPI_read+0x7c>
 8002500:	e000      	b.n	8002504 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8002502:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8002504:	2100      	movs	r1, #0
 8002506:	200c      	movs	r0, #12
 8002508:	f7ff fe45 	bl	8002196 <send_cmd>
		}
	}
	despiselect();
 800250c:	f7ff fdbc 	bl	8002088 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	bf14      	ite	ne
 8002516:	2301      	movne	r3, #1
 8002518:	2300      	moveq	r3, #0
 800251a:	b2db      	uxtb	r3, r3
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000004 	.word	0x20000004
 8002528:	20000049 	.word	0x20000049

0800252c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	60b9      	str	r1, [r7, #8]
 8002534:	607a      	str	r2, [r7, #4]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4603      	mov	r3, r0
 800253a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d102      	bne.n	8002548 <USER_SPI_write+0x1c>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <USER_SPI_write+0x20>
 8002548:	2304      	movs	r3, #4
 800254a:	e063      	b.n	8002614 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800254c:	4b33      	ldr	r3, [pc, #204]	; (800261c <USER_SPI_write+0xf0>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <USER_SPI_write+0x32>
 800255a:	2303      	movs	r3, #3
 800255c:	e05a      	b.n	8002614 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800255e:	4b2f      	ldr	r3, [pc, #188]	; (800261c <USER_SPI_write+0xf0>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <USER_SPI_write+0x44>
 800256c:	2302      	movs	r3, #2
 800256e:	e051      	b.n	8002614 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002570:	4b2b      	ldr	r3, [pc, #172]	; (8002620 <USER_SPI_write+0xf4>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <USER_SPI_write+0x56>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	025b      	lsls	r3, r3, #9
 8002580:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d110      	bne.n	80025aa <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	2018      	movs	r0, #24
 800258c:	f7ff fe03 	bl	8002196 <send_cmd>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d136      	bne.n	8002604 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8002596:	21fe      	movs	r1, #254	; 0xfe
 8002598:	68b8      	ldr	r0, [r7, #8]
 800259a:	f7ff fdca 	bl	8002132 <xmit_datablock>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d02f      	beq.n	8002604 <USER_SPI_write+0xd8>
			count = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	e02c      	b.n	8002604 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80025aa:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <USER_SPI_write+0xf4>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	f003 0306 	and.w	r3, r3, #6
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <USER_SPI_write+0x92>
 80025b6:	6839      	ldr	r1, [r7, #0]
 80025b8:	2097      	movs	r0, #151	; 0x97
 80025ba:	f7ff fdec 	bl	8002196 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	2019      	movs	r0, #25
 80025c2:	f7ff fde8 	bl	8002196 <send_cmd>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d11b      	bne.n	8002604 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80025cc:	21fc      	movs	r1, #252	; 0xfc
 80025ce:	68b8      	ldr	r0, [r7, #8]
 80025d0:	f7ff fdaf 	bl	8002132 <xmit_datablock>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00a      	beq.n	80025f0 <USER_SPI_write+0xc4>
				buff += 512;
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80025e0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	603b      	str	r3, [r7, #0]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ee      	bne.n	80025cc <USER_SPI_write+0xa0>
 80025ee:	e000      	b.n	80025f2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80025f0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80025f2:	21fd      	movs	r1, #253	; 0xfd
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7ff fd9c 	bl	8002132 <xmit_datablock>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <USER_SPI_write+0xd8>
 8002600:	2301      	movs	r3, #1
 8002602:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8002604:	f7ff fd40 	bl	8002088 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	bf14      	ite	ne
 800260e:	2301      	movne	r3, #1
 8002610:	2300      	moveq	r3, #0
 8002612:	b2db      	uxtb	r3, r3
}
 8002614:	4618      	mov	r0, r3
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000004 	.word	0x20000004
 8002620:	20000049 	.word	0x20000049

08002624 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	; 0x30
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	603a      	str	r2, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
 8002630:	460b      	mov	r3, r1
 8002632:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8002634:	79fb      	ldrb	r3, [r7, #7]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <USER_SPI_ioctl+0x1a>
 800263a:	2304      	movs	r3, #4
 800263c:	e15a      	b.n	80028f4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800263e:	4baf      	ldr	r3, [pc, #700]	; (80028fc <USER_SPI_ioctl+0x2d8>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <USER_SPI_ioctl+0x2c>
 800264c:	2303      	movs	r3, #3
 800264e:	e151      	b.n	80028f4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8002656:	79bb      	ldrb	r3, [r7, #6]
 8002658:	2b04      	cmp	r3, #4
 800265a:	f200 8136 	bhi.w	80028ca <USER_SPI_ioctl+0x2a6>
 800265e:	a201      	add	r2, pc, #4	; (adr r2, 8002664 <USER_SPI_ioctl+0x40>)
 8002660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002664:	08002679 	.word	0x08002679
 8002668:	0800268d 	.word	0x0800268d
 800266c:	080028cb 	.word	0x080028cb
 8002670:	08002739 	.word	0x08002739
 8002674:	0800282f 	.word	0x0800282f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002678:	f7ff fd16 	bl	80020a8 <spiselect>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8127 	beq.w	80028d2 <USER_SPI_ioctl+0x2ae>
 8002684:	2300      	movs	r3, #0
 8002686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800268a:	e122      	b.n	80028d2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800268c:	2100      	movs	r1, #0
 800268e:	2009      	movs	r0, #9
 8002690:	f7ff fd81 	bl	8002196 <send_cmd>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	f040 811d 	bne.w	80028d6 <USER_SPI_ioctl+0x2b2>
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	2110      	movs	r1, #16
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fd1c 	bl	80020e0 <rcvr_datablock>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8113 	beq.w	80028d6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80026b0:	7b3b      	ldrb	r3, [r7, #12]
 80026b2:	099b      	lsrs	r3, r3, #6
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d111      	bne.n	80026de <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80026ba:	7d7b      	ldrb	r3, [r7, #21]
 80026bc:	461a      	mov	r2, r3
 80026be:	7d3b      	ldrb	r3, [r7, #20]
 80026c0:	021b      	lsls	r3, r3, #8
 80026c2:	4413      	add	r3, r2
 80026c4:	461a      	mov	r2, r3
 80026c6:	7cfb      	ldrb	r3, [r7, #19]
 80026c8:	041b      	lsls	r3, r3, #16
 80026ca:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80026ce:	4413      	add	r3, r2
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	029a      	lsls	r2, r3, #10
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	e028      	b.n	8002730 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80026de:	7c7b      	ldrb	r3, [r7, #17]
 80026e0:	f003 030f 	and.w	r3, r3, #15
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	7dbb      	ldrb	r3, [r7, #22]
 80026e8:	09db      	lsrs	r3, r3, #7
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	4413      	add	r3, r2
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	7d7b      	ldrb	r3, [r7, #21]
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	f003 0306 	and.w	r3, r3, #6
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	3302      	adds	r3, #2
 8002702:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8002706:	7d3b      	ldrb	r3, [r7, #20]
 8002708:	099b      	lsrs	r3, r3, #6
 800270a:	b2db      	uxtb	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	7cfb      	ldrb	r3, [r7, #19]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	441a      	add	r2, r3
 8002714:	7cbb      	ldrb	r3, [r7, #18]
 8002716:	029b      	lsls	r3, r3, #10
 8002718:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800271c:	4413      	add	r3, r2
 800271e:	3301      	adds	r3, #1
 8002720:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8002722:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002726:	3b09      	subs	r3, #9
 8002728:	69fa      	ldr	r2, [r7, #28]
 800272a:	409a      	lsls	r2, r3
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8002736:	e0ce      	b.n	80028d6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8002738:	4b71      	ldr	r3, [pc, #452]	; (8002900 <USER_SPI_ioctl+0x2dc>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	d031      	beq.n	80027a8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8002744:	2100      	movs	r1, #0
 8002746:	208d      	movs	r0, #141	; 0x8d
 8002748:	f7ff fd25 	bl	8002196 <send_cmd>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	f040 80c3 	bne.w	80028da <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8002754:	20ff      	movs	r0, #255	; 0xff
 8002756:	f7ff fc29 	bl	8001fac <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800275a:	f107 030c 	add.w	r3, r7, #12
 800275e:	2110      	movs	r1, #16
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fcbd 	bl	80020e0 <rcvr_datablock>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80b6 	beq.w	80028da <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800276e:	2330      	movs	r3, #48	; 0x30
 8002770:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002774:	e007      	b.n	8002786 <USER_SPI_ioctl+0x162>
 8002776:	20ff      	movs	r0, #255	; 0xff
 8002778:	f7ff fc18 	bl	8001fac <xchg_spi>
 800277c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002780:	3b01      	subs	r3, #1
 8002782:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002786:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f3      	bne.n	8002776 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800278e:	7dbb      	ldrb	r3, [r7, #22]
 8002790:	091b      	lsrs	r3, r3, #4
 8002792:	b2db      	uxtb	r3, r3
 8002794:	461a      	mov	r2, r3
 8002796:	2310      	movs	r3, #16
 8002798:	fa03 f202 	lsl.w	r2, r3, r2
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80027a0:	2300      	movs	r3, #0
 80027a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80027a6:	e098      	b.n	80028da <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80027a8:	2100      	movs	r1, #0
 80027aa:	2009      	movs	r0, #9
 80027ac:	f7ff fcf3 	bl	8002196 <send_cmd>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f040 8091 	bne.w	80028da <USER_SPI_ioctl+0x2b6>
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	2110      	movs	r1, #16
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fc8e 	bl	80020e0 <rcvr_datablock>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f000 8087 	beq.w	80028da <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80027cc:	4b4c      	ldr	r3, [pc, #304]	; (8002900 <USER_SPI_ioctl+0x2dc>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80027d8:	7dbb      	ldrb	r3, [r7, #22]
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80027e0:	7dfa      	ldrb	r2, [r7, #23]
 80027e2:	09d2      	lsrs	r2, r2, #7
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	4413      	add	r3, r2
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	7e7b      	ldrb	r3, [r7, #25]
 80027ec:	099b      	lsrs	r3, r3, #6
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	3b01      	subs	r3, #1
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	e013      	b.n	8002826 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80027fe:	7dbb      	ldrb	r3, [r7, #22]
 8002800:	109b      	asrs	r3, r3, #2
 8002802:	b29b      	uxth	r3, r3
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	3301      	adds	r3, #1
 800280a:	7dfa      	ldrb	r2, [r7, #23]
 800280c:	00d2      	lsls	r2, r2, #3
 800280e:	f002 0218 	and.w	r2, r2, #24
 8002812:	7df9      	ldrb	r1, [r7, #23]
 8002814:	0949      	lsrs	r1, r1, #5
 8002816:	b2c9      	uxtb	r1, r1
 8002818:	440a      	add	r2, r1
 800281a:	3201      	adds	r2, #1
 800281c:	fb02 f303 	mul.w	r3, r2, r3
 8002820:	461a      	mov	r2, r3
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800282c:	e055      	b.n	80028da <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800282e:	4b34      	ldr	r3, [pc, #208]	; (8002900 <USER_SPI_ioctl+0x2dc>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	f003 0306 	and.w	r3, r3, #6
 8002836:	2b00      	cmp	r3, #0
 8002838:	d051      	beq.n	80028de <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800283a:	f107 020c 	add.w	r2, r7, #12
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	210b      	movs	r1, #11
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff feee 	bl	8002624 <USER_SPI_ioctl>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d149      	bne.n	80028e2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800284e:	7b3b      	ldrb	r3, [r7, #12]
 8002850:	099b      	lsrs	r3, r3, #6
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d104      	bne.n	8002862 <USER_SPI_ioctl+0x23e>
 8002858:	7dbb      	ldrb	r3, [r7, #22]
 800285a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285e:	2b00      	cmp	r3, #0
 8002860:	d041      	beq.n	80028e6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	623b      	str	r3, [r7, #32]
 8002866:	6a3b      	ldr	r3, [r7, #32]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28
 800286c:	6a3b      	ldr	r3, [r7, #32]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8002872:	4b23      	ldr	r3, [pc, #140]	; (8002900 <USER_SPI_ioctl+0x2dc>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d105      	bne.n	800288a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800287e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002880:	025b      	lsls	r3, r3, #9
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
 8002884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002886:	025b      	lsls	r3, r3, #9
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800288a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800288c:	2020      	movs	r0, #32
 800288e:	f7ff fc82 	bl	8002196 <send_cmd>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d128      	bne.n	80028ea <USER_SPI_ioctl+0x2c6>
 8002898:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800289a:	2021      	movs	r0, #33	; 0x21
 800289c:	f7ff fc7b 	bl	8002196 <send_cmd>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d121      	bne.n	80028ea <USER_SPI_ioctl+0x2c6>
 80028a6:	2100      	movs	r1, #0
 80028a8:	2026      	movs	r0, #38	; 0x26
 80028aa:	f7ff fc74 	bl	8002196 <send_cmd>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d11a      	bne.n	80028ea <USER_SPI_ioctl+0x2c6>
 80028b4:	f247 5030 	movw	r0, #30000	; 0x7530
 80028b8:	f7ff fbc3 	bl	8002042 <wait_ready>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d013      	beq.n	80028ea <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80028c2:	2300      	movs	r3, #0
 80028c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80028c8:	e00f      	b.n	80028ea <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80028ca:	2304      	movs	r3, #4
 80028cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80028d0:	e00c      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		break;
 80028d2:	bf00      	nop
 80028d4:	e00a      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		break;
 80028d6:	bf00      	nop
 80028d8:	e008      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		break;
 80028da:	bf00      	nop
 80028dc:	e006      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80028de:	bf00      	nop
 80028e0:	e004      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80028e2:	bf00      	nop
 80028e4:	e002      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80028e6:	bf00      	nop
 80028e8:	e000      	b.n	80028ec <USER_SPI_ioctl+0x2c8>
		break;
 80028ea:	bf00      	nop
	}

	despiselect();
 80028ec:	f7ff fbcc 	bl	8002088 <despiselect>

	return res;
 80028f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3730      	adds	r7, #48	; 0x30
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20000004 	.word	0x20000004
 8002900:	20000049 	.word	0x20000049

08002904 <Reset_Handler>:
 8002904:	f8df d034 	ldr.w	sp, [pc, #52]	; 800293c <LoopFillZerobss+0x14>
 8002908:	2100      	movs	r1, #0
 800290a:	e003      	b.n	8002914 <LoopCopyDataInit>

0800290c <CopyDataInit>:
 800290c:	4b0c      	ldr	r3, [pc, #48]	; (8002940 <LoopFillZerobss+0x18>)
 800290e:	585b      	ldr	r3, [r3, r1]
 8002910:	5043      	str	r3, [r0, r1]
 8002912:	3104      	adds	r1, #4

08002914 <LoopCopyDataInit>:
 8002914:	480b      	ldr	r0, [pc, #44]	; (8002944 <LoopFillZerobss+0x1c>)
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <LoopFillZerobss+0x20>)
 8002918:	1842      	adds	r2, r0, r1
 800291a:	429a      	cmp	r2, r3
 800291c:	d3f6      	bcc.n	800290c <CopyDataInit>
 800291e:	4a0b      	ldr	r2, [pc, #44]	; (800294c <LoopFillZerobss+0x24>)
 8002920:	e002      	b.n	8002928 <LoopFillZerobss>

08002922 <FillZerobss>:
 8002922:	2300      	movs	r3, #0
 8002924:	f842 3b04 	str.w	r3, [r2], #4

08002928 <LoopFillZerobss>:
 8002928:	4b09      	ldr	r3, [pc, #36]	; (8002950 <LoopFillZerobss+0x28>)
 800292a:	429a      	cmp	r2, r3
 800292c:	d3f9      	bcc.n	8002922 <FillZerobss>
 800292e:	f7ff fafd 	bl	8001f2c <SystemInit>
 8002932:	f006 f801 	bl	8008938 <__libc_init_array>
 8002936:	f7fe f929 	bl	8000b8c <main>
 800293a:	4770      	bx	lr
 800293c:	20020000 	.word	0x20020000
 8002940:	08008cd0 	.word	0x08008cd0
 8002944:	20000000 	.word	0x20000000
 8002948:	20000024 	.word	0x20000024
 800294c:	20000024 	.word	0x20000024
 8002950:	20000da8 	.word	0x20000da8

08002954 <ADC_IRQHandler>:
 8002954:	e7fe      	b.n	8002954 <ADC_IRQHandler>
	...

08002958 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800295c:	4b0e      	ldr	r3, [pc, #56]	; (8002998 <HAL_Init+0x40>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a0d      	ldr	r2, [pc, #52]	; (8002998 <HAL_Init+0x40>)
 8002962:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002966:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002968:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <HAL_Init+0x40>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <HAL_Init+0x40>)
 800296e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002972:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <HAL_Init+0x40>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a07      	ldr	r2, [pc, #28]	; (8002998 <HAL_Init+0x40>)
 800297a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800297e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002980:	2003      	movs	r0, #3
 8002982:	f000 f94d 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002986:	2000      	movs	r0, #0
 8002988:	f000 f808 	bl	800299c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800298c:	f7fe fea8 	bl	80016e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40023c00 	.word	0x40023c00

0800299c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a4:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <HAL_InitTick+0x54>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <HAL_InitTick+0x58>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	4619      	mov	r1, r3
 80029ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f965 	bl	8002c8a <HAL_SYSTICK_Config>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e00e      	b.n	80029e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b0f      	cmp	r3, #15
 80029ce:	d80a      	bhi.n	80029e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029d0:	2200      	movs	r2, #0
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029d8:	f000 f92d 	bl	8002c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029dc:	4a06      	ldr	r2, [pc, #24]	; (80029f8 <HAL_InitTick+0x5c>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e000      	b.n	80029e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	20000000 	.word	0x20000000
 80029f4:	2000000c 	.word	0x2000000c
 80029f8:	20000008 	.word	0x20000008

080029fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a00:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <HAL_IncTick+0x20>)
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	461a      	mov	r2, r3
 8002a06:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_IncTick+0x24>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	4a04      	ldr	r2, [pc, #16]	; (8002a20 <HAL_IncTick+0x24>)
 8002a0e:	6013      	str	r3, [r2, #0]
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	2000000c 	.word	0x2000000c
 8002a20:	2000093c 	.word	0x2000093c

08002a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return uwTick;
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <HAL_GetTick+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	2000093c 	.word	0x2000093c

08002a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a44:	f7ff ffee 	bl	8002a24 <HAL_GetTick>
 8002a48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a54:	d005      	beq.n	8002a62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a56:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <HAL_Delay+0x40>)
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4413      	add	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a62:	bf00      	nop
 8002a64:	f7ff ffde 	bl	8002a24 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d8f7      	bhi.n	8002a64 <HAL_Delay+0x28>
  {
  }
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	2000000c 	.word	0x2000000c

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	; (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	; (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	; (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	; (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	; (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	; 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
         );
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	; 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bec:	d301      	bcc.n	8002bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <SysTick_Config+0x40>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c00:	f7ff ff8e 	bl	8002b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <SysTick_Config+0x40>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0a:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <SysTick_Config+0x40>)
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	e000e010 	.word	0xe000e010

08002c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ff29 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c48:	f7ff ff3e 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	68b9      	ldr	r1, [r7, #8]
 8002c52:	6978      	ldr	r0, [r7, #20]
 8002c54:	f7ff ff8e 	bl	8002b74 <NVIC_EncodePriority>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff5d 	bl	8002b20 <__NVIC_SetPriority>
}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff ff31 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ffa2 	bl	8002bdc <SysTick_Config>
 8002c98:	4603      	mov	r3, r0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cb0:	f7ff feb8 	bl	8002a24 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e099      	b.n	8002df4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0201 	bic.w	r2, r2, #1
 8002cde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ce0:	e00f      	b.n	8002d02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ce2:	f7ff fe9f 	bl	8002a24 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b05      	cmp	r3, #5
 8002cee:	d908      	bls.n	8002d02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e078      	b.n	8002df4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1e8      	bne.n	8002ce2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <HAL_DMA_Init+0x158>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d107      	bne.n	8002d6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	4313      	orrs	r3, r2
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f023 0307 	bic.w	r3, r3, #7
 8002d82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d117      	bne.n	8002dc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00e      	beq.n	8002dc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 fb0d 	bl	80033c8 <DMA_CheckFifoParam>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2240      	movs	r2, #64	; 0x40
 8002db8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e016      	b.n	8002df4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 fac4 	bl	800335c <DMA_CalcBaseAndBitshift>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ddc:	223f      	movs	r2, #63	; 0x3f
 8002dde:	409a      	lsls	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	f010803f 	.word	0xf010803f

08002e00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d101      	bne.n	8002e26 <HAL_DMA_Start_IT+0x26>
 8002e22:	2302      	movs	r3, #2
 8002e24:	e040      	b.n	8002ea8 <HAL_DMA_Start_IT+0xa8>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d12f      	bne.n	8002e9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 fa56 	bl	8003300 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e58:	223f      	movs	r2, #63	; 0x3f
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0216 	orr.w	r2, r2, #22
 8002e6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0208 	orr.w	r2, r2, #8
 8002e86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e005      	b.n	8002ea6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ebc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ebe:	f7ff fdb1 	bl	8002a24 <HAL_GetTick>
 8002ec2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d008      	beq.n	8002ee2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2280      	movs	r2, #128	; 0x80
 8002ed4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e052      	b.n	8002f88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0216 	bic.w	r2, r2, #22
 8002ef0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	695a      	ldr	r2, [r3, #20]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d103      	bne.n	8002f12 <HAL_DMA_Abort+0x62>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d007      	beq.n	8002f22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0208 	bic.w	r2, r2, #8
 8002f20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0201 	bic.w	r2, r2, #1
 8002f30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f32:	e013      	b.n	8002f5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f34:	f7ff fd76 	bl	8002a24 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b05      	cmp	r3, #5
 8002f40:	d90c      	bls.n	8002f5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2220      	movs	r2, #32
 8002f46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2203      	movs	r2, #3
 8002f54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e015      	b.n	8002f88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1e4      	bne.n	8002f34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6e:	223f      	movs	r2, #63	; 0x3f
 8002f70:	409a      	lsls	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d004      	beq.n	8002fae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2280      	movs	r2, #128	; 0x80
 8002fa8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e00c      	b.n	8002fc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2205      	movs	r2, #5
 8002fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0201 	bic.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fe0:	4b92      	ldr	r3, [pc, #584]	; (800322c <HAL_DMA_IRQHandler+0x258>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a92      	ldr	r2, [pc, #584]	; (8003230 <HAL_DMA_IRQHandler+0x25c>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	0a9b      	lsrs	r3, r3, #10
 8002fec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffe:	2208      	movs	r2, #8
 8003000:	409a      	lsls	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4013      	ands	r3, r2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d01a      	beq.n	8003040 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0304 	and.w	r3, r3, #4
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0204 	bic.w	r2, r2, #4
 8003026:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302c:	2208      	movs	r2, #8
 800302e:	409a      	lsls	r2, r3
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003038:	f043 0201 	orr.w	r2, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003044:	2201      	movs	r2, #1
 8003046:	409a      	lsls	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d012      	beq.n	8003076 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00b      	beq.n	8003076 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003062:	2201      	movs	r2, #1
 8003064:	409a      	lsls	r2, r3
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800306e:	f043 0202 	orr.w	r2, r3, #2
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307a:	2204      	movs	r2, #4
 800307c:	409a      	lsls	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4013      	ands	r3, r2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00b      	beq.n	80030ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003098:	2204      	movs	r2, #4
 800309a:	409a      	lsls	r2, r3
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	f043 0204 	orr.w	r2, r3, #4
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b0:	2210      	movs	r2, #16
 80030b2:	409a      	lsls	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d043      	beq.n	8003144 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d03c      	beq.n	8003144 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ce:	2210      	movs	r2, #16
 80030d0:	409a      	lsls	r2, r3
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d018      	beq.n	8003116 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d108      	bne.n	8003104 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d024      	beq.n	8003144 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
 8003102:	e01f      	b.n	8003144 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	4798      	blx	r3
 8003114:	e016      	b.n	8003144 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003120:	2b00      	cmp	r3, #0
 8003122:	d107      	bne.n	8003134 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0208 	bic.w	r2, r2, #8
 8003132:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	2220      	movs	r2, #32
 800314a:	409a      	lsls	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4013      	ands	r3, r2
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 808e 	beq.w	8003272 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0310 	and.w	r3, r3, #16
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 8086 	beq.w	8003272 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	2220      	movs	r2, #32
 800316c:	409a      	lsls	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b05      	cmp	r3, #5
 800317c:	d136      	bne.n	80031ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0216 	bic.w	r2, r2, #22
 800318c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695a      	ldr	r2, [r3, #20]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800319c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d103      	bne.n	80031ae <HAL_DMA_IRQHandler+0x1da>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0208 	bic.w	r2, r2, #8
 80031bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c2:	223f      	movs	r2, #63	; 0x3f
 80031c4:	409a      	lsls	r2, r3
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d07d      	beq.n	80032de <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	4798      	blx	r3
        }
        return;
 80031ea:	e078      	b.n	80032de <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d01c      	beq.n	8003234 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d108      	bne.n	800321a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320c:	2b00      	cmp	r3, #0
 800320e:	d030      	beq.n	8003272 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
 8003218:	e02b      	b.n	8003272 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321e:	2b00      	cmp	r3, #0
 8003220:	d027      	beq.n	8003272 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
 800322a:	e022      	b.n	8003272 <HAL_DMA_IRQHandler+0x29e>
 800322c:	20000000 	.word	0x20000000
 8003230:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10f      	bne.n	8003262 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0210 	bic.w	r2, r2, #16
 8003250:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003276:	2b00      	cmp	r3, #0
 8003278:	d032      	beq.n	80032e0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d022      	beq.n	80032cc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2205      	movs	r2, #5
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	3301      	adds	r3, #1
 80032a2:	60bb      	str	r3, [r7, #8]
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d307      	bcc.n	80032ba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1f2      	bne.n	800329e <HAL_DMA_IRQHandler+0x2ca>
 80032b8:	e000      	b.n	80032bc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80032ba:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
 80032dc:	e000      	b.n	80032e0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80032de:	bf00      	nop
    }
  }
}
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop

080032e8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
 800330c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800331c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2b40      	cmp	r3, #64	; 0x40
 800332c:	d108      	bne.n	8003340 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800333e:	e007      	b.n	8003350 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	60da      	str	r2, [r3, #12]
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	3b10      	subs	r3, #16
 800336c:	4a14      	ldr	r2, [pc, #80]	; (80033c0 <DMA_CalcBaseAndBitshift+0x64>)
 800336e:	fba2 2303 	umull	r2, r3, r2, r3
 8003372:	091b      	lsrs	r3, r3, #4
 8003374:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003376:	4a13      	ldr	r2, [pc, #76]	; (80033c4 <DMA_CalcBaseAndBitshift+0x68>)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4413      	add	r3, r2
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b03      	cmp	r3, #3
 8003388:	d909      	bls.n	800339e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003392:	f023 0303 	bic.w	r3, r3, #3
 8003396:	1d1a      	adds	r2, r3, #4
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	659a      	str	r2, [r3, #88]	; 0x58
 800339c:	e007      	b.n	80033ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033a6:	f023 0303 	bic.w	r3, r3, #3
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	aaaaaaab 	.word	0xaaaaaaab
 80033c4:	08008c38 	.word	0x08008c38

080033c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033d0:	2300      	movs	r3, #0
 80033d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d11f      	bne.n	8003422 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	2b03      	cmp	r3, #3
 80033e6:	d855      	bhi.n	8003494 <DMA_CheckFifoParam+0xcc>
 80033e8:	a201      	add	r2, pc, #4	; (adr r2, 80033f0 <DMA_CheckFifoParam+0x28>)
 80033ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ee:	bf00      	nop
 80033f0:	08003401 	.word	0x08003401
 80033f4:	08003413 	.word	0x08003413
 80033f8:	08003401 	.word	0x08003401
 80033fc:	08003495 	.word	0x08003495
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d045      	beq.n	8003498 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003410:	e042      	b.n	8003498 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003416:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800341a:	d13f      	bne.n	800349c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003420:	e03c      	b.n	800349c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800342a:	d121      	bne.n	8003470 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b03      	cmp	r3, #3
 8003430:	d836      	bhi.n	80034a0 <DMA_CheckFifoParam+0xd8>
 8003432:	a201      	add	r2, pc, #4	; (adr r2, 8003438 <DMA_CheckFifoParam+0x70>)
 8003434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003438:	08003449 	.word	0x08003449
 800343c:	0800344f 	.word	0x0800344f
 8003440:	08003449 	.word	0x08003449
 8003444:	08003461 	.word	0x08003461
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
      break;
 800344c:	e02f      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003452:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d024      	beq.n	80034a4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800345e:	e021      	b.n	80034a4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003468:	d11e      	bne.n	80034a8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800346e:	e01b      	b.n	80034a8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b02      	cmp	r3, #2
 8003474:	d902      	bls.n	800347c <DMA_CheckFifoParam+0xb4>
 8003476:	2b03      	cmp	r3, #3
 8003478:	d003      	beq.n	8003482 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800347a:	e018      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      break;
 8003480:	e015      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003486:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00e      	beq.n	80034ac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	73fb      	strb	r3, [r7, #15]
      break;
 8003492:	e00b      	b.n	80034ac <DMA_CheckFifoParam+0xe4>
      break;
 8003494:	bf00      	nop
 8003496:	e00a      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;
 8003498:	bf00      	nop
 800349a:	e008      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;
 800349c:	bf00      	nop
 800349e:	e006      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;
 80034a0:	bf00      	nop
 80034a2:	e004      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;
 80034a4:	bf00      	nop
 80034a6:	e002      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;   
 80034a8:	bf00      	nop
 80034aa:	e000      	b.n	80034ae <DMA_CheckFifoParam+0xe6>
      break;
 80034ac:	bf00      	nop
    }
  } 
  
  return status; 
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	; 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
 80034d6:	e165      	b.n	80037a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034d8:	2201      	movs	r2, #1
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	4013      	ands	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	f040 8154 	bne.w	800379e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d00b      	beq.n	8003516 <HAL_GPIO_Init+0x5a>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d007      	beq.n	8003516 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800350a:	2b11      	cmp	r3, #17
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b12      	cmp	r3, #18
 8003514:	d130      	bne.n	8003578 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	2203      	movs	r2, #3
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68da      	ldr	r2, [r3, #12]
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4313      	orrs	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800354c:	2201      	movs	r2, #1
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	091b      	lsrs	r3, r3, #4
 8003562:	f003 0201 	and.w	r2, r3, #1
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	2203      	movs	r2, #3
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4313      	orrs	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d003      	beq.n	80035b8 <HAL_GPIO_Init+0xfc>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b12      	cmp	r3, #18
 80035b6:	d123      	bne.n	8003600 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	08da      	lsrs	r2, r3, #3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3208      	adds	r2, #8
 80035c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	220f      	movs	r2, #15
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	4013      	ands	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	08da      	lsrs	r2, r3, #3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3208      	adds	r2, #8
 80035fa:	69b9      	ldr	r1, [r7, #24]
 80035fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	2203      	movs	r2, #3
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	43db      	mvns	r3, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4013      	ands	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0203 	and.w	r2, r3, #3
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	4313      	orrs	r3, r2
 800362c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80ae 	beq.w	800379e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	4b5c      	ldr	r3, [pc, #368]	; (80037b8 <HAL_GPIO_Init+0x2fc>)
 8003648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364a:	4a5b      	ldr	r2, [pc, #364]	; (80037b8 <HAL_GPIO_Init+0x2fc>)
 800364c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003650:	6453      	str	r3, [r2, #68]	; 0x44
 8003652:	4b59      	ldr	r3, [pc, #356]	; (80037b8 <HAL_GPIO_Init+0x2fc>)
 8003654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003656:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800365e:	4a57      	ldr	r2, [pc, #348]	; (80037bc <HAL_GPIO_Init+0x300>)
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	089b      	lsrs	r3, r3, #2
 8003664:	3302      	adds	r3, #2
 8003666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800366a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	f003 0303 	and.w	r3, r3, #3
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	220f      	movs	r2, #15
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	43db      	mvns	r3, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4013      	ands	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a4e      	ldr	r2, [pc, #312]	; (80037c0 <HAL_GPIO_Init+0x304>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d025      	beq.n	80036d6 <HAL_GPIO_Init+0x21a>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a4d      	ldr	r2, [pc, #308]	; (80037c4 <HAL_GPIO_Init+0x308>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d01f      	beq.n	80036d2 <HAL_GPIO_Init+0x216>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a4c      	ldr	r2, [pc, #304]	; (80037c8 <HAL_GPIO_Init+0x30c>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d019      	beq.n	80036ce <HAL_GPIO_Init+0x212>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a4b      	ldr	r2, [pc, #300]	; (80037cc <HAL_GPIO_Init+0x310>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_GPIO_Init+0x20e>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4a      	ldr	r2, [pc, #296]	; (80037d0 <HAL_GPIO_Init+0x314>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d00d      	beq.n	80036c6 <HAL_GPIO_Init+0x20a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a49      	ldr	r2, [pc, #292]	; (80037d4 <HAL_GPIO_Init+0x318>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <HAL_GPIO_Init+0x206>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a48      	ldr	r2, [pc, #288]	; (80037d8 <HAL_GPIO_Init+0x31c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d101      	bne.n	80036be <HAL_GPIO_Init+0x202>
 80036ba:	2306      	movs	r3, #6
 80036bc:	e00c      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036be:	2307      	movs	r3, #7
 80036c0:	e00a      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036c2:	2305      	movs	r3, #5
 80036c4:	e008      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036c6:	2304      	movs	r3, #4
 80036c8:	e006      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036ca:	2303      	movs	r3, #3
 80036cc:	e004      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e002      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <HAL_GPIO_Init+0x21c>
 80036d6:	2300      	movs	r3, #0
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	f002 0203 	and.w	r2, r2, #3
 80036de:	0092      	lsls	r2, r2, #2
 80036e0:	4093      	lsls	r3, r2
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036e8:	4934      	ldr	r1, [pc, #208]	; (80037bc <HAL_GPIO_Init+0x300>)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	089b      	lsrs	r3, r3, #2
 80036ee:	3302      	adds	r3, #2
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036f6:	4b39      	ldr	r3, [pc, #228]	; (80037dc <HAL_GPIO_Init+0x320>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	43db      	mvns	r3, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4013      	ands	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	4313      	orrs	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800371a:	4a30      	ldr	r2, [pc, #192]	; (80037dc <HAL_GPIO_Init+0x320>)
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003720:	4b2e      	ldr	r3, [pc, #184]	; (80037dc <HAL_GPIO_Init+0x320>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	43db      	mvns	r3, r3
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4013      	ands	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4313      	orrs	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003744:	4a25      	ldr	r2, [pc, #148]	; (80037dc <HAL_GPIO_Init+0x320>)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800374a:	4b24      	ldr	r3, [pc, #144]	; (80037dc <HAL_GPIO_Init+0x320>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800376e:	4a1b      	ldr	r2, [pc, #108]	; (80037dc <HAL_GPIO_Init+0x320>)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003774:	4b19      	ldr	r3, [pc, #100]	; (80037dc <HAL_GPIO_Init+0x320>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003798:	4a10      	ldr	r2, [pc, #64]	; (80037dc <HAL_GPIO_Init+0x320>)
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3301      	adds	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	2b0f      	cmp	r3, #15
 80037a8:	f67f ae96 	bls.w	80034d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037ac:	bf00      	nop
 80037ae:	3724      	adds	r7, #36	; 0x24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40013800 	.word	0x40013800
 80037c0:	40020000 	.word	0x40020000
 80037c4:	40020400 	.word	0x40020400
 80037c8:	40020800 	.word	0x40020800
 80037cc:	40020c00 	.word	0x40020c00
 80037d0:	40021000 	.word	0x40021000
 80037d4:	40021400 	.word	0x40021400
 80037d8:	40021800 	.word	0x40021800
 80037dc:	40013c00 	.word	0x40013c00

080037e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691a      	ldr	r2, [r3, #16]
 80037f0:	887b      	ldrh	r3, [r7, #2]
 80037f2:	4013      	ands	r3, r2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037f8:	2301      	movs	r3, #1
 80037fa:	73fb      	strb	r3, [r7, #15]
 80037fc:	e001      	b.n	8003802 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003802:	7bfb      	ldrb	r3, [r7, #15]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	807b      	strh	r3, [r7, #2]
 800381c:	4613      	mov	r3, r2
 800381e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003820:	787b      	ldrb	r3, [r7, #1]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003826:	887a      	ldrh	r2, [r7, #2]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800382c:	e003      	b.n	8003836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800382e:	887b      	ldrh	r3, [r7, #2]
 8003830:	041a      	lsls	r2, r3, #16
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	619a      	str	r2, [r3, #24]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800384a:	2300      	movs	r3, #0
 800384c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	603b      	str	r3, [r7, #0]
 8003852:	4b20      	ldr	r3, [pc, #128]	; (80038d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800385c:	6413      	str	r3, [r2, #64]	; 0x40
 800385e:	4b1d      	ldr	r3, [pc, #116]	; (80038d4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003866:	603b      	str	r3, [r7, #0]
 8003868:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800386a:	4b1b      	ldr	r3, [pc, #108]	; (80038d8 <HAL_PWREx_EnableOverDrive+0x94>)
 800386c:	2201      	movs	r2, #1
 800386e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003870:	f7ff f8d8 	bl	8002a24 <HAL_GetTick>
 8003874:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003876:	e009      	b.n	800388c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003878:	f7ff f8d4 	bl	8002a24 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003886:	d901      	bls.n	800388c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e01f      	b.n	80038cc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800388c:	4b13      	ldr	r3, [pc, #76]	; (80038dc <HAL_PWREx_EnableOverDrive+0x98>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003898:	d1ee      	bne.n	8003878 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800389a:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800389c:	2201      	movs	r2, #1
 800389e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038a0:	f7ff f8c0 	bl	8002a24 <HAL_GetTick>
 80038a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038a6:	e009      	b.n	80038bc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038a8:	f7ff f8bc 	bl	8002a24 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038b6:	d901      	bls.n	80038bc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e007      	b.n	80038cc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038bc:	4b07      	ldr	r3, [pc, #28]	; (80038dc <HAL_PWREx_EnableOverDrive+0x98>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038c8:	d1ee      	bne.n	80038a8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40023800 	.word	0x40023800
 80038d8:	420e0040 	.word	0x420e0040
 80038dc:	40007000 	.word	0x40007000
 80038e0:	420e0044 	.word	0x420e0044

080038e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0cc      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038f8:	4b68      	ldr	r3, [pc, #416]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 030f 	and.w	r3, r3, #15
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d90c      	bls.n	8003920 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b65      	ldr	r3, [pc, #404]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800390e:	4b63      	ldr	r3, [pc, #396]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	429a      	cmp	r2, r3
 800391a:	d001      	beq.n	8003920 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e0b8      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d020      	beq.n	800396e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003938:	4b59      	ldr	r3, [pc, #356]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	4a58      	ldr	r2, [pc, #352]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800393e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003942:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d005      	beq.n	800395c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003950:	4b53      	ldr	r3, [pc, #332]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	4a52      	ldr	r2, [pc, #328]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003956:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800395a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800395c:	4b50      	ldr	r3, [pc, #320]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	494d      	ldr	r1, [pc, #308]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 800396a:	4313      	orrs	r3, r2
 800396c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d044      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d107      	bne.n	8003992 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003982:	4b47      	ldr	r3, [pc, #284]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d119      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e07f      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b02      	cmp	r3, #2
 8003998:	d003      	beq.n	80039a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800399e:	2b03      	cmp	r3, #3
 80039a0:	d107      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a2:	4b3f      	ldr	r3, [pc, #252]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e06f      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b2:	4b3b      	ldr	r3, [pc, #236]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e067      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039c2:	4b37      	ldr	r3, [pc, #220]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f023 0203 	bic.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	4934      	ldr	r1, [pc, #208]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d4:	f7ff f826 	bl	8002a24 <HAL_GetTick>
 80039d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	e00a      	b.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039dc:	f7ff f822 	bl	8002a24 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e04f      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f2:	4b2b      	ldr	r3, [pc, #172]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 020c 	and.w	r2, r3, #12
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d1eb      	bne.n	80039dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a04:	4b25      	ldr	r3, [pc, #148]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d20c      	bcs.n	8003a2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b22      	ldr	r3, [pc, #136]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1a:	4b20      	ldr	r3, [pc, #128]	; (8003a9c <HAL_RCC_ClockConfig+0x1b8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d001      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e032      	b.n	8003a92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0304 	and.w	r3, r3, #4
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d008      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a38:	4b19      	ldr	r3, [pc, #100]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	4916      	ldr	r1, [pc, #88]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d009      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a56:	4b12      	ldr	r3, [pc, #72]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	490e      	ldr	r1, [pc, #56]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a6a:	f000 f855 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003a6e:	4601      	mov	r1, r0
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	091b      	lsrs	r3, r3, #4
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7c:	5cd3      	ldrb	r3, [r2, r3]
 8003a7e:	fa21 f303 	lsr.w	r3, r1, r3
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a86:	4b09      	ldr	r3, [pc, #36]	; (8003aac <HAL_RCC_ClockConfig+0x1c8>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe ff86 	bl	800299c <HAL_InitTick>

  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40023c00 	.word	0x40023c00
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	08008c20 	.word	0x08008c20
 8003aa8:	20000000 	.word	0x20000000
 8003aac:	20000008 	.word	0x20000008

08003ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000000 	.word	0x20000000

08003ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003acc:	f7ff fff0 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003ad0:	4601      	mov	r1, r0
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	0a9b      	lsrs	r3, r3, #10
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	4a03      	ldr	r2, [pc, #12]	; (8003aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
 8003ae0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	08008c30 	.word	0x08008c30

08003af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af4:	f7ff ffdc 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003af8:	4601      	mov	r1, r0
 8003afa:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	0b5b      	lsrs	r3, r3, #13
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	4a03      	ldr	r2, [pc, #12]	; (8003b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b06:	5cd3      	ldrb	r3, [r2, r3]
 8003b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40023800 	.word	0x40023800
 8003b14:	08008c30 	.word	0x08008c30

08003b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b32:	4bc6      	ldr	r3, [pc, #792]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 030c 	and.w	r3, r3, #12
 8003b3a:	2b0c      	cmp	r3, #12
 8003b3c:	f200 817e 	bhi.w	8003e3c <HAL_RCC_GetSysClockFreq+0x324>
 8003b40:	a201      	add	r2, pc, #4	; (adr r2, 8003b48 <HAL_RCC_GetSysClockFreq+0x30>)
 8003b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b46:	bf00      	nop
 8003b48:	08003b7d 	.word	0x08003b7d
 8003b4c:	08003e3d 	.word	0x08003e3d
 8003b50:	08003e3d 	.word	0x08003e3d
 8003b54:	08003e3d 	.word	0x08003e3d
 8003b58:	08003b83 	.word	0x08003b83
 8003b5c:	08003e3d 	.word	0x08003e3d
 8003b60:	08003e3d 	.word	0x08003e3d
 8003b64:	08003e3d 	.word	0x08003e3d
 8003b68:	08003b89 	.word	0x08003b89
 8003b6c:	08003e3d 	.word	0x08003e3d
 8003b70:	08003e3d 	.word	0x08003e3d
 8003b74:	08003e3d 	.word	0x08003e3d
 8003b78:	08003ce5 	.word	0x08003ce5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b7c:	4bb4      	ldr	r3, [pc, #720]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x338>)
 8003b7e:	613b      	str	r3, [r7, #16]
       break;
 8003b80:	e15f      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b82:	4bb4      	ldr	r3, [pc, #720]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x33c>)
 8003b84:	613b      	str	r3, [r7, #16]
      break;
 8003b86:	e15c      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b88:	4bb0      	ldr	r3, [pc, #704]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b90:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b92:	4bae      	ldr	r3, [pc, #696]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d04a      	beq.n	8003c34 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b9e:	4bab      	ldr	r3, [pc, #684]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	099b      	lsrs	r3, r3, #6
 8003ba4:	f04f 0400 	mov.w	r4, #0
 8003ba8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	ea03 0501 	and.w	r5, r3, r1
 8003bb4:	ea04 0602 	and.w	r6, r4, r2
 8003bb8:	4629      	mov	r1, r5
 8003bba:	4632      	mov	r2, r6
 8003bbc:	f04f 0300 	mov.w	r3, #0
 8003bc0:	f04f 0400 	mov.w	r4, #0
 8003bc4:	0154      	lsls	r4, r2, #5
 8003bc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003bca:	014b      	lsls	r3, r1, #5
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4622      	mov	r2, r4
 8003bd0:	1b49      	subs	r1, r1, r5
 8003bd2:	eb62 0206 	sbc.w	r2, r2, r6
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	f04f 0400 	mov.w	r4, #0
 8003bde:	0194      	lsls	r4, r2, #6
 8003be0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003be4:	018b      	lsls	r3, r1, #6
 8003be6:	1a5b      	subs	r3, r3, r1
 8003be8:	eb64 0402 	sbc.w	r4, r4, r2
 8003bec:	f04f 0100 	mov.w	r1, #0
 8003bf0:	f04f 0200 	mov.w	r2, #0
 8003bf4:	00e2      	lsls	r2, r4, #3
 8003bf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003bfa:	00d9      	lsls	r1, r3, #3
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4614      	mov	r4, r2
 8003c00:	195b      	adds	r3, r3, r5
 8003c02:	eb44 0406 	adc.w	r4, r4, r6
 8003c06:	f04f 0100 	mov.w	r1, #0
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	0262      	lsls	r2, r4, #9
 8003c10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003c14:	0259      	lsls	r1, r3, #9
 8003c16:	460b      	mov	r3, r1
 8003c18:	4614      	mov	r4, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f04f 0400 	mov.w	r4, #0
 8003c24:	461a      	mov	r2, r3
 8003c26:	4623      	mov	r3, r4
 8003c28:	f7fc faec 	bl	8000204 <__aeabi_uldivmod>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	460c      	mov	r4, r1
 8003c30:	617b      	str	r3, [r7, #20]
 8003c32:	e049      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c34:	4b85      	ldr	r3, [pc, #532]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	f04f 0400 	mov.w	r4, #0
 8003c3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	ea03 0501 	and.w	r5, r3, r1
 8003c4a:	ea04 0602 	and.w	r6, r4, r2
 8003c4e:	4629      	mov	r1, r5
 8003c50:	4632      	mov	r2, r6
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	f04f 0400 	mov.w	r4, #0
 8003c5a:	0154      	lsls	r4, r2, #5
 8003c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c60:	014b      	lsls	r3, r1, #5
 8003c62:	4619      	mov	r1, r3
 8003c64:	4622      	mov	r2, r4
 8003c66:	1b49      	subs	r1, r1, r5
 8003c68:	eb62 0206 	sbc.w	r2, r2, r6
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	f04f 0400 	mov.w	r4, #0
 8003c74:	0194      	lsls	r4, r2, #6
 8003c76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c7a:	018b      	lsls	r3, r1, #6
 8003c7c:	1a5b      	subs	r3, r3, r1
 8003c7e:	eb64 0402 	sbc.w	r4, r4, r2
 8003c82:	f04f 0100 	mov.w	r1, #0
 8003c86:	f04f 0200 	mov.w	r2, #0
 8003c8a:	00e2      	lsls	r2, r4, #3
 8003c8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c90:	00d9      	lsls	r1, r3, #3
 8003c92:	460b      	mov	r3, r1
 8003c94:	4614      	mov	r4, r2
 8003c96:	195b      	adds	r3, r3, r5
 8003c98:	eb44 0406 	adc.w	r4, r4, r6
 8003c9c:	f04f 0100 	mov.w	r1, #0
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	02a2      	lsls	r2, r4, #10
 8003ca6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003caa:	0299      	lsls	r1, r3, #10
 8003cac:	460b      	mov	r3, r1
 8003cae:	4614      	mov	r4, r2
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	4621      	mov	r1, r4
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f04f 0400 	mov.w	r4, #0
 8003cba:	461a      	mov	r2, r3
 8003cbc:	4623      	mov	r3, r4
 8003cbe:	f7fc faa1 	bl	8000204 <__aeabi_uldivmod>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	460c      	mov	r4, r1
 8003cc6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cc8:	4b60      	ldr	r3, [pc, #384]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	613b      	str	r3, [r7, #16]
      break;
 8003ce2:	e0ae      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ce4:	4b59      	ldr	r3, [pc, #356]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cee:	4b57      	ldr	r3, [pc, #348]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d04a      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cfa:	4b54      	ldr	r3, [pc, #336]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	099b      	lsrs	r3, r3, #6
 8003d00:	f04f 0400 	mov.w	r4, #0
 8003d04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	ea03 0501 	and.w	r5, r3, r1
 8003d10:	ea04 0602 	and.w	r6, r4, r2
 8003d14:	4629      	mov	r1, r5
 8003d16:	4632      	mov	r2, r6
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	f04f 0400 	mov.w	r4, #0
 8003d20:	0154      	lsls	r4, r2, #5
 8003d22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d26:	014b      	lsls	r3, r1, #5
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4622      	mov	r2, r4
 8003d2c:	1b49      	subs	r1, r1, r5
 8003d2e:	eb62 0206 	sbc.w	r2, r2, r6
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	f04f 0400 	mov.w	r4, #0
 8003d3a:	0194      	lsls	r4, r2, #6
 8003d3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d40:	018b      	lsls	r3, r1, #6
 8003d42:	1a5b      	subs	r3, r3, r1
 8003d44:	eb64 0402 	sbc.w	r4, r4, r2
 8003d48:	f04f 0100 	mov.w	r1, #0
 8003d4c:	f04f 0200 	mov.w	r2, #0
 8003d50:	00e2      	lsls	r2, r4, #3
 8003d52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d56:	00d9      	lsls	r1, r3, #3
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4614      	mov	r4, r2
 8003d5c:	195b      	adds	r3, r3, r5
 8003d5e:	eb44 0406 	adc.w	r4, r4, r6
 8003d62:	f04f 0100 	mov.w	r1, #0
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	0262      	lsls	r2, r4, #9
 8003d6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003d70:	0259      	lsls	r1, r3, #9
 8003d72:	460b      	mov	r3, r1
 8003d74:	4614      	mov	r4, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	4621      	mov	r1, r4
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f04f 0400 	mov.w	r4, #0
 8003d80:	461a      	mov	r2, r3
 8003d82:	4623      	mov	r3, r4
 8003d84:	f7fc fa3e 	bl	8000204 <__aeabi_uldivmod>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	460c      	mov	r4, r1
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	e049      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d90:	4b2e      	ldr	r3, [pc, #184]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	099b      	lsrs	r3, r3, #6
 8003d96:	f04f 0400 	mov.w	r4, #0
 8003d9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	ea03 0501 	and.w	r5, r3, r1
 8003da6:	ea04 0602 	and.w	r6, r4, r2
 8003daa:	4629      	mov	r1, r5
 8003dac:	4632      	mov	r2, r6
 8003dae:	f04f 0300 	mov.w	r3, #0
 8003db2:	f04f 0400 	mov.w	r4, #0
 8003db6:	0154      	lsls	r4, r2, #5
 8003db8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003dbc:	014b      	lsls	r3, r1, #5
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4622      	mov	r2, r4
 8003dc2:	1b49      	subs	r1, r1, r5
 8003dc4:	eb62 0206 	sbc.w	r2, r2, r6
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	f04f 0400 	mov.w	r4, #0
 8003dd0:	0194      	lsls	r4, r2, #6
 8003dd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003dd6:	018b      	lsls	r3, r1, #6
 8003dd8:	1a5b      	subs	r3, r3, r1
 8003dda:	eb64 0402 	sbc.w	r4, r4, r2
 8003dde:	f04f 0100 	mov.w	r1, #0
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	00e2      	lsls	r2, r4, #3
 8003de8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003dec:	00d9      	lsls	r1, r3, #3
 8003dee:	460b      	mov	r3, r1
 8003df0:	4614      	mov	r4, r2
 8003df2:	195b      	adds	r3, r3, r5
 8003df4:	eb44 0406 	adc.w	r4, r4, r6
 8003df8:	f04f 0100 	mov.w	r1, #0
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	02a2      	lsls	r2, r4, #10
 8003e02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003e06:	0299      	lsls	r1, r3, #10
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4614      	mov	r4, r2
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	4621      	mov	r1, r4
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f04f 0400 	mov.w	r4, #0
 8003e16:	461a      	mov	r2, r3
 8003e18:	4623      	mov	r3, r4
 8003e1a:	f7fc f9f3 	bl	8000204 <__aeabi_uldivmod>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e24:	4b09      	ldr	r3, [pc, #36]	; (8003e4c <HAL_RCC_GetSysClockFreq+0x334>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	0f1b      	lsrs	r3, r3, #28
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e38:	613b      	str	r3, [r7, #16]
      break;
 8003e3a:	e002      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e3c:	4b04      	ldr	r3, [pc, #16]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x338>)
 8003e3e:	613b      	str	r3, [r7, #16]
      break;
 8003e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e42:	693b      	ldr	r3, [r7, #16]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	371c      	adds	r7, #28
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	00f42400 	.word	0x00f42400
 8003e54:	007a1200 	.word	0x007a1200

08003e58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 8083 	beq.w	8003f78 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e72:	4b95      	ldr	r3, [pc, #596]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d019      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e7e:	4b92      	ldr	r3, [pc, #584]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d106      	bne.n	8003e98 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e8a:	4b8f      	ldr	r3, [pc, #572]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e96:	d00c      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e98:	4b8b      	ldr	r3, [pc, #556]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ea0:	2b0c      	cmp	r3, #12
 8003ea2:	d112      	bne.n	8003eca <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ea4:	4b88      	ldr	r3, [pc, #544]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb0:	d10b      	bne.n	8003eca <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb2:	4b85      	ldr	r3, [pc, #532]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d05b      	beq.n	8003f76 <HAL_RCC_OscConfig+0x11e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d157      	bne.n	8003f76 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e216      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ed2:	d106      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x8a>
 8003ed4:	4b7c      	ldr	r3, [pc, #496]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a7b      	ldr	r2, [pc, #492]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	e01d      	b.n	8003f1e <HAL_RCC_OscConfig+0xc6>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eea:	d10c      	bne.n	8003f06 <HAL_RCC_OscConfig+0xae>
 8003eec:	4b76      	ldr	r3, [pc, #472]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a75      	ldr	r2, [pc, #468]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003ef2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	4b73      	ldr	r3, [pc, #460]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a72      	ldr	r2, [pc, #456]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003efe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	e00b      	b.n	8003f1e <HAL_RCC_OscConfig+0xc6>
 8003f06:	4b70      	ldr	r3, [pc, #448]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a6f      	ldr	r2, [pc, #444]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	4b6d      	ldr	r3, [pc, #436]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a6c      	ldr	r2, [pc, #432]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f1c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d013      	beq.n	8003f4e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f26:	f7fe fd7d 	bl	8002a24 <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f2e:	f7fe fd79 	bl	8002a24 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b64      	cmp	r3, #100	; 0x64
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e1db      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f40:	4b61      	ldr	r3, [pc, #388]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0f0      	beq.n	8003f2e <HAL_RCC_OscConfig+0xd6>
 8003f4c:	e014      	b.n	8003f78 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4e:	f7fe fd69 	bl	8002a24 <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f54:	e008      	b.n	8003f68 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f56:	f7fe fd65 	bl	8002a24 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b64      	cmp	r3, #100	; 0x64
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e1c7      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f68:	4b57      	ldr	r3, [pc, #348]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1f0      	bne.n	8003f56 <HAL_RCC_OscConfig+0xfe>
 8003f74:	e000      	b.n	8003f78 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f76:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d06f      	beq.n	8004064 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003f84:	4b50      	ldr	r3, [pc, #320]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 030c 	and.w	r3, r3, #12
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d017      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f90:	4b4d      	ldr	r3, [pc, #308]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003f98:	2b08      	cmp	r3, #8
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f9c:	4b4a      	ldr	r3, [pc, #296]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00b      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fa8:	4b47      	ldr	r3, [pc, #284]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003fb0:	2b0c      	cmp	r3, #12
 8003fb2:	d11c      	bne.n	8003fee <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fb4:	4b44      	ldr	r3, [pc, #272]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d116      	bne.n	8003fee <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fc0:	4b41      	ldr	r3, [pc, #260]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x180>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d001      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e18f      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd8:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4938      	ldr	r1, [pc, #224]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fec:	e03a      	b.n	8004064 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d020      	beq.n	8004038 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ff6:	4b35      	ldr	r3, [pc, #212]	; (80040cc <HAL_RCC_OscConfig+0x274>)
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffc:	f7fe fd12 	bl	8002a24 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004004:	f7fe fd0e 	bl	8002a24 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e170      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004016:	4b2c      	ldr	r3, [pc, #176]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0f0      	beq.n	8004004 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004022:	4b29      	ldr	r3, [pc, #164]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	4925      	ldr	r1, [pc, #148]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 8004032:	4313      	orrs	r3, r2
 8004034:	600b      	str	r3, [r1, #0]
 8004036:	e015      	b.n	8004064 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004038:	4b24      	ldr	r3, [pc, #144]	; (80040cc <HAL_RCC_OscConfig+0x274>)
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f7fe fcf1 	bl	8002a24 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004046:	f7fe fced 	bl	8002a24 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e14f      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004058:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b00      	cmp	r3, #0
 800406e:	d037      	beq.n	80040e0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d016      	beq.n	80040a6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004078:	4b15      	ldr	r3, [pc, #84]	; (80040d0 <HAL_RCC_OscConfig+0x278>)
 800407a:	2201      	movs	r2, #1
 800407c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800407e:	f7fe fcd1 	bl	8002a24 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004084:	e008      	b.n	8004098 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004086:	f7fe fccd 	bl	8002a24 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e12f      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004098:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <HAL_RCC_OscConfig+0x270>)
 800409a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCC_OscConfig+0x22e>
 80040a4:	e01c      	b.n	80040e0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040a6:	4b0a      	ldr	r3, [pc, #40]	; (80040d0 <HAL_RCC_OscConfig+0x278>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fe fcba 	bl	8002a24 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040b2:	e00f      	b.n	80040d4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b4:	f7fe fcb6 	bl	8002a24 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d908      	bls.n	80040d4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e118      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
 80040c6:	bf00      	nop
 80040c8:	40023800 	.word	0x40023800
 80040cc:	42470000 	.word	0x42470000
 80040d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d4:	4b8a      	ldr	r3, [pc, #552]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80040d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e9      	bne.n	80040b4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 8097 	beq.w	800421c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ee:	2300      	movs	r3, #0
 80040f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040f2:	4b83      	ldr	r3, [pc, #524]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10f      	bne.n	800411e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	4b7f      	ldr	r3, [pc, #508]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	4a7e      	ldr	r2, [pc, #504]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800410c:	6413      	str	r3, [r2, #64]	; 0x40
 800410e:	4b7c      	ldr	r3, [pc, #496]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800411a:	2301      	movs	r3, #1
 800411c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411e:	4b79      	ldr	r3, [pc, #484]	; (8004304 <HAL_RCC_OscConfig+0x4ac>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004126:	2b00      	cmp	r3, #0
 8004128:	d118      	bne.n	800415c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800412a:	4b76      	ldr	r3, [pc, #472]	; (8004304 <HAL_RCC_OscConfig+0x4ac>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a75      	ldr	r2, [pc, #468]	; (8004304 <HAL_RCC_OscConfig+0x4ac>)
 8004130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004134:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004136:	f7fe fc75 	bl	8002a24 <HAL_GetTick>
 800413a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413c:	e008      	b.n	8004150 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800413e:	f7fe fc71 	bl	8002a24 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b02      	cmp	r3, #2
 800414a:	d901      	bls.n	8004150 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e0d3      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004150:	4b6c      	ldr	r3, [pc, #432]	; (8004304 <HAL_RCC_OscConfig+0x4ac>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0f0      	beq.n	800413e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d106      	bne.n	8004172 <HAL_RCC_OscConfig+0x31a>
 8004164:	4b66      	ldr	r3, [pc, #408]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004168:	4a65      	ldr	r2, [pc, #404]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6713      	str	r3, [r2, #112]	; 0x70
 8004170:	e01c      	b.n	80041ac <HAL_RCC_OscConfig+0x354>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b05      	cmp	r3, #5
 8004178:	d10c      	bne.n	8004194 <HAL_RCC_OscConfig+0x33c>
 800417a:	4b61      	ldr	r3, [pc, #388]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 800417c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800417e:	4a60      	ldr	r2, [pc, #384]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004180:	f043 0304 	orr.w	r3, r3, #4
 8004184:	6713      	str	r3, [r2, #112]	; 0x70
 8004186:	4b5e      	ldr	r3, [pc, #376]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418a:	4a5d      	ldr	r2, [pc, #372]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6713      	str	r3, [r2, #112]	; 0x70
 8004192:	e00b      	b.n	80041ac <HAL_RCC_OscConfig+0x354>
 8004194:	4b5a      	ldr	r3, [pc, #360]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004198:	4a59      	ldr	r2, [pc, #356]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 800419a:	f023 0301 	bic.w	r3, r3, #1
 800419e:	6713      	str	r3, [r2, #112]	; 0x70
 80041a0:	4b57      	ldr	r3, [pc, #348]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80041a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a4:	4a56      	ldr	r2, [pc, #344]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80041a6:	f023 0304 	bic.w	r3, r3, #4
 80041aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d015      	beq.n	80041e0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b4:	f7fe fc36 	bl	8002a24 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041bc:	f7fe fc32 	bl	8002a24 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e092      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d2:	4b4b      	ldr	r3, [pc, #300]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d0ee      	beq.n	80041bc <HAL_RCC_OscConfig+0x364>
 80041de:	e014      	b.n	800420a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e0:	f7fe fc20 	bl	8002a24 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041e6:	e00a      	b.n	80041fe <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e8:	f7fe fc1c 	bl	8002a24 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e07c      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041fe:	4b40      	ldr	r3, [pc, #256]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1ee      	bne.n	80041e8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800420a:	7dfb      	ldrb	r3, [r7, #23]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d105      	bne.n	800421c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004210:	4b3b      	ldr	r3, [pc, #236]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004214:	4a3a      	ldr	r2, [pc, #232]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800421a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d068      	beq.n	80042f6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004224:	4b36      	ldr	r3, [pc, #216]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 030c 	and.w	r3, r3, #12
 800422c:	2b08      	cmp	r3, #8
 800422e:	d060      	beq.n	80042f2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	2b02      	cmp	r3, #2
 8004236:	d145      	bne.n	80042c4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004238:	4b33      	ldr	r3, [pc, #204]	; (8004308 <HAL_RCC_OscConfig+0x4b0>)
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423e:	f7fe fbf1 	bl	8002a24 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004244:	e008      	b.n	8004258 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004246:	f7fe fbed 	bl	8002a24 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e04f      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004258:	4b29      	ldr	r3, [pc, #164]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1f0      	bne.n	8004246 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69da      	ldr	r2, [r3, #28]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	019b      	lsls	r3, r3, #6
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800427a:	085b      	lsrs	r3, r3, #1
 800427c:	3b01      	subs	r3, #1
 800427e:	041b      	lsls	r3, r3, #16
 8004280:	431a      	orrs	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004286:	061b      	lsls	r3, r3, #24
 8004288:	431a      	orrs	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428e:	071b      	lsls	r3, r3, #28
 8004290:	491b      	ldr	r1, [pc, #108]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 8004292:	4313      	orrs	r3, r2
 8004294:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004296:	4b1c      	ldr	r3, [pc, #112]	; (8004308 <HAL_RCC_OscConfig+0x4b0>)
 8004298:	2201      	movs	r2, #1
 800429a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800429c:	f7fe fbc2 	bl	8002a24 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a4:	f7fe fbbe 	bl	8002a24 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e020      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b6:	4b12      	ldr	r3, [pc, #72]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0f0      	beq.n	80042a4 <HAL_RCC_OscConfig+0x44c>
 80042c2:	e018      	b.n	80042f6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c4:	4b10      	ldr	r3, [pc, #64]	; (8004308 <HAL_RCC_OscConfig+0x4b0>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ca:	f7fe fbab 	bl	8002a24 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042d2:	f7fe fba7 	bl	8002a24 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e009      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e4:	4b06      	ldr	r3, [pc, #24]	; (8004300 <HAL_RCC_OscConfig+0x4a8>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1f0      	bne.n	80042d2 <HAL_RCC_OscConfig+0x47a>
 80042f0:	e001      	b.n	80042f6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40023800 	.word	0x40023800
 8004304:	40007000 	.word	0x40007000
 8004308:	42470060 	.word	0x42470060

0800430c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e056      	b.n	80043cc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d106      	bne.n	800433e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f7fd f9f9 	bl	8001730 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004354:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	431a      	orrs	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	431a      	orrs	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	ea42 0103 	orr.w	r1, r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	0c1b      	lsrs	r3, r3, #16
 800439c:	f003 0104 	and.w	r1, r3, #4
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	69da      	ldr	r2, [r3, #28]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d101      	bne.n	80043f6 <HAL_SPI_Transmit+0x22>
 80043f2:	2302      	movs	r3, #2
 80043f4:	e11e      	b.n	8004634 <HAL_SPI_Transmit+0x260>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043fe:	f7fe fb11 	bl	8002a24 <HAL_GetTick>
 8004402:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b01      	cmp	r3, #1
 8004412:	d002      	beq.n	800441a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004414:	2302      	movs	r3, #2
 8004416:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004418:	e103      	b.n	8004622 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <HAL_SPI_Transmit+0x52>
 8004420:	88fb      	ldrh	r3, [r7, #6]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d102      	bne.n	800442c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	77fb      	strb	r3, [r7, #31]
    goto error;
 800442a:	e0fa      	b.n	8004622 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2203      	movs	r2, #3
 8004430:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	88fa      	ldrh	r2, [r7, #6]
 8004444:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	88fa      	ldrh	r2, [r7, #6]
 800444a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004472:	d107      	bne.n	8004484 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004482:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448e:	2b40      	cmp	r3, #64	; 0x40
 8004490:	d007      	beq.n	80044a2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044aa:	d14b      	bne.n	8004544 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HAL_SPI_Transmit+0xe6>
 80044b4:	8afb      	ldrh	r3, [r7, #22]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d13e      	bne.n	8004538 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044be:	881a      	ldrh	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ca:	1c9a      	adds	r2, r3, #2
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044de:	e02b      	b.n	8004538 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d112      	bne.n	8004514 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	881a      	ldrh	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	1c9a      	adds	r2, r3, #2
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	86da      	strh	r2, [r3, #54]	; 0x36
 8004512:	e011      	b.n	8004538 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004514:	f7fe fa86 	bl	8002a24 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	429a      	cmp	r2, r3
 8004522:	d803      	bhi.n	800452c <HAL_SPI_Transmit+0x158>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800452a:	d102      	bne.n	8004532 <HAL_SPI_Transmit+0x15e>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d102      	bne.n	8004538 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004536:	e074      	b.n	8004622 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1ce      	bne.n	80044e0 <HAL_SPI_Transmit+0x10c>
 8004542:	e04c      	b.n	80045de <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_SPI_Transmit+0x17e>
 800454c:	8afb      	ldrh	r3, [r7, #22]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d140      	bne.n	80045d4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	7812      	ldrb	r2, [r2, #0]
 800455e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004578:	e02c      	b.n	80045d4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b02      	cmp	r3, #2
 8004586:	d113      	bne.n	80045b0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	330c      	adds	r3, #12
 8004592:	7812      	ldrb	r2, [r2, #0]
 8004594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	86da      	strh	r2, [r3, #54]	; 0x36
 80045ae:	e011      	b.n	80045d4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045b0:	f7fe fa38 	bl	8002a24 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d803      	bhi.n	80045c8 <HAL_SPI_Transmit+0x1f4>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c6:	d102      	bne.n	80045ce <HAL_SPI_Transmit+0x1fa>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d102      	bne.n	80045d4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045d2:	e026      	b.n	8004622 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1cd      	bne.n	800457a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	6839      	ldr	r1, [r7, #0]
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 fcc4 	bl	8004f70 <SPI_EndRxTxTransaction>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2220      	movs	r2, #32
 80045f2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10a      	bne.n	8004612 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045fc:	2300      	movs	r3, #0
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	613b      	str	r3, [r7, #16]
 8004610:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	77fb      	strb	r3, [r7, #31]
 800461e:	e000      	b.n	8004622 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004620:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2201      	movs	r2, #1
 8004626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004632:	7ffb      	ldrb	r3, [r7, #31]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3720      	adds	r7, #32
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af02      	add	r7, sp, #8
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	4613      	mov	r3, r2
 800464a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004658:	d112      	bne.n	8004680 <HAL_SPI_Receive+0x44>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10e      	bne.n	8004680 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2204      	movs	r2, #4
 8004666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800466a:	88fa      	ldrh	r2, [r7, #6]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	4613      	mov	r3, r2
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f8e9 	bl	800484e <HAL_SPI_TransmitReceive>
 800467c:	4603      	mov	r3, r0
 800467e:	e0e2      	b.n	8004846 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004686:	2b01      	cmp	r3, #1
 8004688:	d101      	bne.n	800468e <HAL_SPI_Receive+0x52>
 800468a:	2302      	movs	r3, #2
 800468c:	e0db      	b.n	8004846 <HAL_SPI_Receive+0x20a>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004696:	f7fe f9c5 	bl	8002a24 <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d002      	beq.n	80046ae <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80046a8:	2302      	movs	r3, #2
 80046aa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046ac:	e0c2      	b.n	8004834 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <HAL_SPI_Receive+0x7e>
 80046b4:	88fb      	ldrh	r3, [r7, #6]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046be:	e0b9      	b.n	8004834 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2204      	movs	r2, #4
 80046c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	88fa      	ldrh	r2, [r7, #6]
 80046d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004706:	d107      	bne.n	8004718 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004716:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004722:	2b40      	cmp	r3, #64	; 0x40
 8004724:	d007      	beq.n	8004736 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004734:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d162      	bne.n	8004804 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800473e:	e02e      	b.n	800479e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b01      	cmp	r3, #1
 800474c:	d115      	bne.n	800477a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f103 020c 	add.w	r2, r3, #12
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475a:	7812      	ldrb	r2, [r2, #0]
 800475c:	b2d2      	uxtb	r2, r2
 800475e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	1c5a      	adds	r2, r3, #1
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004778:	e011      	b.n	800479e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800477a:	f7fe f953 	bl	8002a24 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	429a      	cmp	r2, r3
 8004788:	d803      	bhi.n	8004792 <HAL_SPI_Receive+0x156>
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004790:	d102      	bne.n	8004798 <HAL_SPI_Receive+0x15c>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d102      	bne.n	800479e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800479c:	e04a      	b.n	8004834 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1cb      	bne.n	8004740 <HAL_SPI_Receive+0x104>
 80047a8:	e031      	b.n	800480e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d113      	bne.n	80047e0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c2:	b292      	uxth	r2, r2
 80047c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ca:	1c9a      	adds	r2, r3, #2
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047de:	e011      	b.n	8004804 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047e0:	f7fe f920 	bl	8002a24 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d803      	bhi.n	80047f8 <HAL_SPI_Receive+0x1bc>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047f6:	d102      	bne.n	80047fe <HAL_SPI_Receive+0x1c2>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d102      	bne.n	8004804 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004802:	e017      	b.n	8004834 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1cd      	bne.n	80047aa <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	6839      	ldr	r1, [r7, #0]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 fb46 	bl	8004ea4 <SPI_EndRxTransaction>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	75fb      	strb	r3, [r7, #23]
 8004830:	e000      	b.n	8004834 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004832:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004844:	7dfb      	ldrb	r3, [r7, #23]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b08c      	sub	sp, #48	; 0x30
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800485c:	2301      	movs	r3, #1
 800485e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004860:	2300      	movs	r3, #0
 8004862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <HAL_SPI_TransmitReceive+0x26>
 8004870:	2302      	movs	r3, #2
 8004872:	e18a      	b.n	8004b8a <HAL_SPI_TransmitReceive+0x33c>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800487c:	f7fe f8d2 	bl	8002a24 <HAL_GetTick>
 8004880:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004888:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004892:	887b      	ldrh	r3, [r7, #2]
 8004894:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004896:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800489a:	2b01      	cmp	r3, #1
 800489c:	d00f      	beq.n	80048be <HAL_SPI_TransmitReceive+0x70>
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048a4:	d107      	bne.n	80048b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d103      	bne.n	80048b6 <HAL_SPI_TransmitReceive+0x68>
 80048ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d003      	beq.n	80048be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80048b6:	2302      	movs	r3, #2
 80048b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048bc:	e15b      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d005      	beq.n	80048d0 <HAL_SPI_TransmitReceive+0x82>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_SPI_TransmitReceive+0x82>
 80048ca:	887b      	ldrh	r3, [r7, #2]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d103      	bne.n	80048d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048d6:	e14e      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d003      	beq.n	80048ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2205      	movs	r2, #5
 80048e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	887a      	ldrh	r2, [r7, #2]
 80048fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	887a      	ldrh	r2, [r7, #2]
 8004902:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	887a      	ldrh	r2, [r7, #2]
 800490e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	887a      	ldrh	r2, [r7, #2]
 8004914:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800492c:	2b40      	cmp	r3, #64	; 0x40
 800492e:	d007      	beq.n	8004940 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800493e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004948:	d178      	bne.n	8004a3c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <HAL_SPI_TransmitReceive+0x10a>
 8004952:	8b7b      	ldrh	r3, [r7, #26]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d166      	bne.n	8004a26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495c:	881a      	ldrh	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004968:	1c9a      	adds	r2, r3, #2
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004972:	b29b      	uxth	r3, r3
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800497c:	e053      	b.n	8004a26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b02      	cmp	r3, #2
 800498a:	d11b      	bne.n	80049c4 <HAL_SPI_TransmitReceive+0x176>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004990:	b29b      	uxth	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d016      	beq.n	80049c4 <HAL_SPI_TransmitReceive+0x176>
 8004996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004998:	2b01      	cmp	r3, #1
 800499a:	d113      	bne.n	80049c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a0:	881a      	ldrh	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ac:	1c9a      	adds	r2, r3, #2
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d119      	bne.n	8004a06 <HAL_SPI_TransmitReceive+0x1b8>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d014      	beq.n	8004a06 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68da      	ldr	r2, [r3, #12]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e6:	b292      	uxth	r2, r2
 80049e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ee:	1c9a      	adds	r2, r3, #2
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a02:	2301      	movs	r3, #1
 8004a04:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a06:	f7fe f80d 	bl	8002a24 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d807      	bhi.n	8004a26 <HAL_SPI_TransmitReceive+0x1d8>
 8004a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a1c:	d003      	beq.n	8004a26 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a24:	e0a7      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1a6      	bne.n	800497e <HAL_SPI_TransmitReceive+0x130>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1a1      	bne.n	800497e <HAL_SPI_TransmitReceive+0x130>
 8004a3a:	e07c      	b.n	8004b36 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <HAL_SPI_TransmitReceive+0x1fc>
 8004a44:	8b7b      	ldrh	r3, [r7, #26]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d16b      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	330c      	adds	r3, #12
 8004a54:	7812      	ldrb	r2, [r2, #0]
 8004a56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a70:	e057      	b.n	8004b22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d11c      	bne.n	8004aba <HAL_SPI_TransmitReceive+0x26c>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d017      	beq.n	8004aba <HAL_SPI_TransmitReceive+0x26c>
 8004a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d114      	bne.n	8004aba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	7812      	ldrb	r2, [r2, #0]
 8004a9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d119      	bne.n	8004afc <HAL_SPI_TransmitReceive+0x2ae>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d014      	beq.n	8004afc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68da      	ldr	r2, [r3, #12]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004af8:	2301      	movs	r3, #1
 8004afa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004afc:	f7fd ff92 	bl	8002a24 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d803      	bhi.n	8004b14 <HAL_SPI_TransmitReceive+0x2c6>
 8004b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b12:	d102      	bne.n	8004b1a <HAL_SPI_TransmitReceive+0x2cc>
 8004b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d103      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b20:	e029      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1a2      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x224>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d19d      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fa18 	bl	8004f70 <SPI_EndRxTxTransaction>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d006      	beq.n	8004b54 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b52:	e010      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10b      	bne.n	8004b74 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	e000      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3730      	adds	r7, #48	; 0x30
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
	...

08004b94 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b088      	sub	sp, #32
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	099b      	lsrs	r3, r3, #6
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10f      	bne.n	8004bd8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	099b      	lsrs	r3, r3, #6
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d004      	beq.n	8004bd8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	4798      	blx	r3
    return;
 8004bd6:	e0d8      	b.n	8004d8a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	085b      	lsrs	r3, r3, #1
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <HAL_SPI_IRQHandler+0x66>
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	09db      	lsrs	r3, r3, #7
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d004      	beq.n	8004bfa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	4798      	blx	r3
    return;
 8004bf8:	e0c7      	b.n	8004d8a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	095b      	lsrs	r3, r3, #5
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10c      	bne.n	8004c20 <HAL_SPI_IRQHandler+0x8c>
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	099b      	lsrs	r3, r3, #6
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d106      	bne.n	8004c20 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	0a1b      	lsrs	r3, r3, #8
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 80b5 	beq.w	8004d8a <HAL_SPI_IRQHandler+0x1f6>
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80ae 	beq.w	8004d8a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	099b      	lsrs	r3, r3, #6
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d023      	beq.n	8004c82 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b03      	cmp	r3, #3
 8004c44:	d011      	beq.n	8004c6a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c4a:	f043 0204 	orr.w	r2, r3, #4
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c52:	2300      	movs	r3, #0
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	617b      	str	r3, [r7, #20]
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	e00b      	b.n	8004c82 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	693b      	ldr	r3, [r7, #16]
        return;
 8004c80:	e083      	b.n	8004d8a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	095b      	lsrs	r3, r3, #5
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d014      	beq.n	8004cb8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c92:	f043 0201 	orr.w	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60fb      	str	r3, [r7, #12]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	60fb      	str	r3, [r7, #12]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	0a1b      	lsrs	r3, r3, #8
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00c      	beq.n	8004cde <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc8:	f043 0208 	orr.w	r2, r3, #8
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60bb      	str	r3, [r7, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	60bb      	str	r3, [r7, #8]
 8004cdc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d050      	beq.n	8004d88 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	685a      	ldr	r2, [r3, #4]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004cf4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d104      	bne.n	8004d12 <HAL_SPI_IRQHandler+0x17e>
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d034      	beq.n	8004d7c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0203 	bic.w	r2, r2, #3
 8004d20:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d011      	beq.n	8004d4e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d2e:	4a18      	ldr	r2, [pc, #96]	; (8004d90 <HAL_SPI_IRQHandler+0x1fc>)
 8004d30:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fe f92a 	bl	8002f90 <HAL_DMA_Abort_IT>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d005      	beq.n	8004d4e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d016      	beq.n	8004d84 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d5a:	4a0d      	ldr	r2, [pc, #52]	; (8004d90 <HAL_SPI_IRQHandler+0x1fc>)
 8004d5c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fe f914 	bl	8002f90 <HAL_DMA_Abort_IT>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004d7a:	e003      	b.n	8004d84 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f809 	bl	8004d94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004d82:	e000      	b.n	8004d86 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004d84:	bf00      	nop
    return;
 8004d86:	bf00      	nop
 8004d88:	bf00      	nop
  }
}
 8004d8a:	3720      	adds	r7, #32
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	08004da9 	.word	0x08004da9

08004d94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f7ff ffe6 	bl	8004d94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004dc8:	bf00      	nop
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	603b      	str	r3, [r7, #0]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004de0:	e04c      	b.n	8004e7c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004de8:	d048      	beq.n	8004e7c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004dea:	f7fd fe1b 	bl	8002a24 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d902      	bls.n	8004e00 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d13d      	bne.n	8004e7c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685a      	ldr	r2, [r3, #4]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e18:	d111      	bne.n	8004e3e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e22:	d004      	beq.n	8004e2e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e2c:	d107      	bne.n	8004e3e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e46:	d10f      	bne.n	8004e68 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e00f      	b.n	8004e9c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689a      	ldr	r2, [r3, #8]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	4013      	ands	r3, r2
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	bf0c      	ite	eq
 8004e8c:	2301      	moveq	r3, #1
 8004e8e:	2300      	movne	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d1a3      	bne.n	8004de2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eb8:	d111      	bne.n	8004ede <SPI_EndRxTransaction+0x3a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ec2:	d004      	beq.n	8004ece <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ecc:	d107      	bne.n	8004ede <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004edc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee6:	d12a      	bne.n	8004f3e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef0:	d012      	beq.n	8004f18 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2180      	movs	r1, #128	; 0x80
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff ff67 	bl	8004dd0 <SPI_WaitFlagStateUntilTimeout>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d02d      	beq.n	8004f64 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e026      	b.n	8004f66 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2101      	movs	r1, #1
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f7ff ff54 	bl	8004dd0 <SPI_WaitFlagStateUntilTimeout>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d01a      	beq.n	8004f64 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f32:	f043 0220 	orr.w	r2, r3, #32
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e013      	b.n	8004f66 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	2200      	movs	r2, #0
 8004f46:	2101      	movs	r1, #1
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f7ff ff41 	bl	8004dd0 <SPI_WaitFlagStateUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d007      	beq.n	8004f64 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f58:	f043 0220 	orr.w	r2, r3, #32
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e000      	b.n	8004f66 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
	...

08004f70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b088      	sub	sp, #32
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f7c:	4b1b      	ldr	r3, [pc, #108]	; (8004fec <SPI_EndRxTxTransaction+0x7c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1b      	ldr	r2, [pc, #108]	; (8004ff0 <SPI_EndRxTxTransaction+0x80>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	0d5b      	lsrs	r3, r3, #21
 8004f88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f8c:	fb02 f303 	mul.w	r3, r2, r3
 8004f90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f9a:	d112      	bne.n	8004fc2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	9300      	str	r3, [sp, #0]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	2180      	movs	r1, #128	; 0x80
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f7ff ff12 	bl	8004dd0 <SPI_WaitFlagStateUntilTimeout>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d016      	beq.n	8004fe0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb6:	f043 0220 	orr.w	r2, r3, #32
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e00f      	b.n	8004fe2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fd8:	2b80      	cmp	r3, #128	; 0x80
 8004fda:	d0f2      	beq.n	8004fc2 <SPI_EndRxTxTransaction+0x52>
 8004fdc:	e000      	b.n	8004fe0 <SPI_EndRxTxTransaction+0x70>
        break;
 8004fde:	bf00      	nop
  }

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3718      	adds	r7, #24
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20000000 	.word	0x20000000
 8004ff0:	165e9f81 	.word	0x165e9f81

08004ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e01d      	b.n	8005042 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d106      	bne.n	8005020 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7fc fc40 	bl	80018a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3304      	adds	r3, #4
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f000 f988 	bl	8005348 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800504a:	b480      	push	{r7}
 800504c:	b085      	sub	sp, #20
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0201 	orr.w	r2, r2, #1
 8005060:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b06      	cmp	r3, #6
 8005072:	d007      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3714      	adds	r7, #20
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f022 0201 	bic.w	r2, r2, #1
 80050a8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6a1a      	ldr	r2, [r3, #32]
 80050b0:	f241 1311 	movw	r3, #4369	; 0x1111
 80050b4:	4013      	ands	r3, r2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10f      	bne.n	80050da <HAL_TIM_Base_Stop_IT+0x48>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	6a1a      	ldr	r2, [r3, #32]
 80050c0:	f240 4344 	movw	r3, #1092	; 0x444
 80050c4:	4013      	ands	r3, r2
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d107      	bne.n	80050da <HAL_TIM_Base_Stop_IT+0x48>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0201 	bic.w	r2, r2, #1
 80050d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d122      	bne.n	8005144 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b02      	cmp	r3, #2
 800510a:	d11b      	bne.n	8005144 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f06f 0202 	mvn.w	r2, #2
 8005114:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f8ee 	bl	800530c <HAL_TIM_IC_CaptureCallback>
 8005130:	e005      	b.n	800513e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f8e0 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 f8f1 	bl	8005320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0304 	and.w	r3, r3, #4
 800514e:	2b04      	cmp	r3, #4
 8005150:	d122      	bne.n	8005198 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b04      	cmp	r3, #4
 800515e:	d11b      	bne.n	8005198 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0204 	mvn.w	r2, #4
 8005168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f8c4 	bl	800530c <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f8b6 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f8c7 	bl	8005320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0308 	and.w	r3, r3, #8
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d122      	bne.n	80051ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0308 	and.w	r3, r3, #8
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d11b      	bne.n	80051ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0208 	mvn.w	r2, #8
 80051bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2204      	movs	r2, #4
 80051c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f89a 	bl	800530c <HAL_TIM_IC_CaptureCallback>
 80051d8:	e005      	b.n	80051e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f88c 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 f89d 	bl	8005320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	f003 0310 	and.w	r3, r3, #16
 80051f6:	2b10      	cmp	r3, #16
 80051f8:	d122      	bne.n	8005240 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f003 0310 	and.w	r3, r3, #16
 8005204:	2b10      	cmp	r3, #16
 8005206:	d11b      	bne.n	8005240 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f06f 0210 	mvn.w	r2, #16
 8005210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2208      	movs	r2, #8
 8005216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f870 	bl	800530c <HAL_TIM_IC_CaptureCallback>
 800522c:	e005      	b.n	800523a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f862 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f873 	bl	8005320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b01      	cmp	r3, #1
 800524c:	d10e      	bne.n	800526c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	2b01      	cmp	r3, #1
 800525a:	d107      	bne.n	800526c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f06f 0201 	mvn.w	r2, #1
 8005264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fc f93c 	bl	80014e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005276:	2b80      	cmp	r3, #128	; 0x80
 8005278:	d10e      	bne.n	8005298 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005284:	2b80      	cmp	r3, #128	; 0x80
 8005286:	d107      	bne.n	8005298 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f97e 	bl	8005594 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a2:	2b40      	cmp	r3, #64	; 0x40
 80052a4:	d10e      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b0:	2b40      	cmp	r3, #64	; 0x40
 80052b2:	d107      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f838 	bl	8005334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b20      	cmp	r3, #32
 80052d0:	d10e      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0320 	and.w	r3, r3, #32
 80052dc:	2b20      	cmp	r3, #32
 80052de:	d107      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0220 	mvn.w	r2, #32
 80052e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f948 	bl	8005580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052f0:	bf00      	nop
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a40      	ldr	r2, [pc, #256]	; (800545c <TIM_Base_SetConfig+0x114>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d013      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005366:	d00f      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a3d      	ldr	r2, [pc, #244]	; (8005460 <TIM_Base_SetConfig+0x118>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00b      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a3c      	ldr	r2, [pc, #240]	; (8005464 <TIM_Base_SetConfig+0x11c>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d007      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a3b      	ldr	r2, [pc, #236]	; (8005468 <TIM_Base_SetConfig+0x120>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d003      	beq.n	8005388 <TIM_Base_SetConfig+0x40>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a3a      	ldr	r2, [pc, #232]	; (800546c <TIM_Base_SetConfig+0x124>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d108      	bne.n	800539a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	4313      	orrs	r3, r2
 8005398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a2f      	ldr	r2, [pc, #188]	; (800545c <TIM_Base_SetConfig+0x114>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d02b      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a8:	d027      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a2c      	ldr	r2, [pc, #176]	; (8005460 <TIM_Base_SetConfig+0x118>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d023      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a2b      	ldr	r2, [pc, #172]	; (8005464 <TIM_Base_SetConfig+0x11c>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d01f      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a2a      	ldr	r2, [pc, #168]	; (8005468 <TIM_Base_SetConfig+0x120>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d01b      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a29      	ldr	r2, [pc, #164]	; (800546c <TIM_Base_SetConfig+0x124>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d017      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a28      	ldr	r2, [pc, #160]	; (8005470 <TIM_Base_SetConfig+0x128>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a27      	ldr	r2, [pc, #156]	; (8005474 <TIM_Base_SetConfig+0x12c>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00f      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a26      	ldr	r2, [pc, #152]	; (8005478 <TIM_Base_SetConfig+0x130>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00b      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a25      	ldr	r2, [pc, #148]	; (800547c <TIM_Base_SetConfig+0x134>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d007      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a24      	ldr	r2, [pc, #144]	; (8005480 <TIM_Base_SetConfig+0x138>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d003      	beq.n	80053fa <TIM_Base_SetConfig+0xb2>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a23      	ldr	r2, [pc, #140]	; (8005484 <TIM_Base_SetConfig+0x13c>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d108      	bne.n	800540c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a0a      	ldr	r2, [pc, #40]	; (800545c <TIM_Base_SetConfig+0x114>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d003      	beq.n	8005440 <TIM_Base_SetConfig+0xf8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a0c      	ldr	r2, [pc, #48]	; (800546c <TIM_Base_SetConfig+0x124>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d103      	bne.n	8005448 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	615a      	str	r2, [r3, #20]
}
 800544e:	bf00      	nop
 8005450:	3714      	adds	r7, #20
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	40010000 	.word	0x40010000
 8005460:	40000400 	.word	0x40000400
 8005464:	40000800 	.word	0x40000800
 8005468:	40000c00 	.word	0x40000c00
 800546c:	40010400 	.word	0x40010400
 8005470:	40014000 	.word	0x40014000
 8005474:	40014400 	.word	0x40014400
 8005478:	40014800 	.word	0x40014800
 800547c:	40001800 	.word	0x40001800
 8005480:	40001c00 	.word	0x40001c00
 8005484:	40002000 	.word	0x40002000

08005488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d101      	bne.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800549c:	2302      	movs	r3, #2
 800549e:	e05a      	b.n	8005556 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a21      	ldr	r2, [pc, #132]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d022      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ec:	d01d      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1d      	ldr	r2, [pc, #116]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d018      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a1b      	ldr	r2, [pc, #108]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d013      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00e      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a18      	ldr	r2, [pc, #96]	; (8005574 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d009      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a17      	ldr	r2, [pc, #92]	; (8005578 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d004      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a15      	ldr	r2, [pc, #84]	; (800557c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d10c      	bne.n	8005544 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005530:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	4313      	orrs	r3, r2
 800553a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40010000 	.word	0x40010000
 8005568:	40000400 	.word	0x40000400
 800556c:	40000800 	.word	0x40000800
 8005570:	40000c00 	.word	0x40000c00
 8005574:	40010400 	.word	0x40010400
 8005578:	40014000 	.word	0x40014000
 800557c:	40001800 	.word	0x40001800

08005580 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e03f      	b.n	800563a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fc f9ca 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2224      	movs	r2, #36	; 0x24
 80055d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fc03 	bl	8005df8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005600:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695a      	ldr	r2, [r3, #20]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005610:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005620:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	4613      	mov	r3, r2
 8005650:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b20      	cmp	r3, #32
 800565c:	d166      	bne.n	800572c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d002      	beq.n	800566a <HAL_UART_Receive_DMA+0x26>
 8005664:	88fb      	ldrh	r3, [r7, #6]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e05f      	b.n	800572e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005674:	2b01      	cmp	r3, #1
 8005676:	d101      	bne.n	800567c <HAL_UART_Receive_DMA+0x38>
 8005678:	2302      	movs	r3, #2
 800567a:	e058      	b.n	800572e <HAL_UART_Receive_DMA+0xea>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	88fa      	ldrh	r2, [r7, #6]
 800568e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2222      	movs	r2, #34	; 0x22
 800569a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056a2:	4a25      	ldr	r2, [pc, #148]	; (8005738 <HAL_UART_Receive_DMA+0xf4>)
 80056a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056aa:	4a24      	ldr	r2, [pc, #144]	; (800573c <HAL_UART_Receive_DMA+0xf8>)
 80056ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b2:	4a23      	ldr	r2, [pc, #140]	; (8005740 <HAL_UART_Receive_DMA+0xfc>)
 80056b4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ba:	2200      	movs	r2, #0
 80056bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80056be:	f107 0308 	add.w	r3, r7, #8
 80056c2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3304      	adds	r3, #4
 80056ce:	4619      	mov	r1, r3
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	f7fd fb93 	bl	8002e00 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80056da:	2300      	movs	r3, #0
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	613b      	str	r3, [r7, #16]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005706:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695a      	ldr	r2, [r3, #20]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	695a      	ldr	r2, [r3, #20]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005726:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	e000      	b.n	800572e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800572c:	2302      	movs	r3, #2
  }
}
 800572e:	4618      	mov	r0, r3
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	08005a71 	.word	0x08005a71
 800573c:	08005ad9 	.word	0x08005ad9
 8005740:	08005af5 	.word	0x08005af5

08005744 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800575a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695a      	ldr	r2, [r3, #20]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0201 	bic.w	r2, r2, #1
 800576a:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005776:	2b80      	cmp	r3, #128	; 0x80
 8005778:	d124      	bne.n	80057c4 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695a      	ldr	r2, [r3, #20]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005788:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800578e:	2b00      	cmp	r3, #0
 8005790:	d018      	beq.n	80057c4 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005796:	2200      	movs	r2, #0
 8005798:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fd fb86 	bl	8002eb0 <HAL_DMA_Abort>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00c      	beq.n	80057c4 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fd fd9a 	bl	80032e8 <HAL_DMA_GetError>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b20      	cmp	r3, #32
 80057b8:	d104      	bne.n	80057c4 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2210      	movs	r2, #16
 80057be:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e03d      	b.n	8005840 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ce:	2b40      	cmp	r3, #64	; 0x40
 80057d0:	d124      	bne.n	800581c <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	695a      	ldr	r2, [r3, #20]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d018      	beq.n	800581c <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ee:	2200      	movs	r2, #0
 80057f0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fd fb5a 	bl	8002eb0 <HAL_DMA_Abort>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00c      	beq.n	800581c <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005806:	4618      	mov	r0, r3
 8005808:	f7fd fd6e 	bl	80032e8 <HAL_DMA_GetError>
 800580c:	4603      	mov	r3, r0
 800580e:	2b20      	cmp	r3, #32
 8005810:	d104      	bne.n	800581c <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2210      	movs	r2, #16
 8005816:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e011      	b.n	8005840 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2220      	movs	r2, #32
 800583a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005868:	2300      	movs	r3, #0
 800586a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10d      	bne.n	800589a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	f003 0320 	and.w	r3, r3, #32
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <HAL_UART_IRQHandler+0x52>
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f003 0320 	and.w	r3, r3, #32
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fa2e 	bl	8005cf4 <UART_Receive_IT>
      return;
 8005898:	e0d1      	b.n	8005a3e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80b0 	beq.w	8005a02 <HAL_UART_IRQHandler+0x1ba>
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d105      	bne.n	80058b8 <HAL_UART_IRQHandler+0x70>
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 80a5 	beq.w	8005a02 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <HAL_UART_IRQHandler+0x90>
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d005      	beq.n	80058d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058d0:	f043 0201 	orr.w	r2, r3, #1
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <HAL_UART_IRQHandler+0xb0>
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058f0:	f043 0202 	orr.w	r2, r3, #2
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <HAL_UART_IRQHandler+0xd0>
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005910:	f043 0204 	orr.w	r2, r3, #4
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	f003 0308 	and.w	r3, r3, #8
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00f      	beq.n	8005942 <HAL_UART_IRQHandler+0xfa>
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d104      	bne.n	8005936 <HAL_UART_IRQHandler+0xee>
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d005      	beq.n	8005942 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800593a:	f043 0208 	orr.w	r2, r3, #8
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d078      	beq.n	8005a3c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d007      	beq.n	8005964 <HAL_UART_IRQHandler+0x11c>
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d002      	beq.n	8005964 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f9c8 	bl	8005cf4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596e:	2b40      	cmp	r3, #64	; 0x40
 8005970:	bf0c      	ite	eq
 8005972:	2301      	moveq	r3, #1
 8005974:	2300      	movne	r3, #0
 8005976:	b2db      	uxtb	r3, r3
 8005978:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d102      	bne.n	800598c <HAL_UART_IRQHandler+0x144>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d031      	beq.n	80059f0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f911 	bl	8005bb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800599c:	2b40      	cmp	r3, #64	; 0x40
 800599e:	d123      	bne.n	80059e8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	695a      	ldr	r2, [r3, #20]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059ae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d013      	beq.n	80059e0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059bc:	4a21      	ldr	r2, [pc, #132]	; (8005a44 <HAL_UART_IRQHandler+0x1fc>)
 80059be:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fd fae3 	bl	8002f90 <HAL_DMA_Abort_IT>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d016      	beq.n	80059fe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80059da:	4610      	mov	r0, r2
 80059dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059de:	e00e      	b.n	80059fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f83b 	bl	8005a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e6:	e00a      	b.n	80059fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f837 	bl	8005a5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059ee:	e006      	b.n	80059fe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f833 	bl	8005a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80059fc:	e01e      	b.n	8005a3c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059fe:	bf00      	nop
    return;
 8005a00:	e01c      	b.n	8005a3c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <HAL_UART_IRQHandler+0x1d6>
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f8fe 	bl	8005c18 <UART_Transmit_IT>
    return;
 8005a1c:	e00f      	b.n	8005a3e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00a      	beq.n	8005a3e <HAL_UART_IRQHandler+0x1f6>
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d005      	beq.n	8005a3e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f946 	bl	8005cc4 <UART_EndTransmit_IT>
    return;
 8005a38:	bf00      	nop
 8005a3a:	e000      	b.n	8005a3e <HAL_UART_IRQHandler+0x1f6>
    return;
 8005a3c:	bf00      	nop
  }
}
 8005a3e:	3720      	adds	r7, #32
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	08005bf1 	.word	0x08005bf1

08005a48 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a64:	bf00      	nop
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d11e      	bne.n	8005aca <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68da      	ldr	r2, [r3, #12]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005aa0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	695a      	ldr	r2, [r3, #20]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0201 	bic.w	r2, r2, #1
 8005ab0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695a      	ldr	r2, [r3, #20]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f7fb fcba 	bl	8001444 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ad0:	bf00      	nop
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f7ff ffae 	bl	8005a48 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aec:	bf00      	nop
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b04:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	695b      	ldr	r3, [r3, #20]
 8005b0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b10:	2b80      	cmp	r3, #128	; 0x80
 8005b12:	bf0c      	ite	eq
 8005b14:	2301      	moveq	r3, #1
 8005b16:	2300      	movne	r3, #0
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b21      	cmp	r3, #33	; 0x21
 8005b26:	d108      	bne.n	8005b3a <UART_DMAError+0x46>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	2200      	movs	r2, #0
 8005b32:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005b34:	68b8      	ldr	r0, [r7, #8]
 8005b36:	f000 f827 	bl	8005b88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b44:	2b40      	cmp	r3, #64	; 0x40
 8005b46:	bf0c      	ite	eq
 8005b48:	2301      	moveq	r3, #1
 8005b4a:	2300      	movne	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b22      	cmp	r3, #34	; 0x22
 8005b5a:	d108      	bne.n	8005b6e <UART_DMAError+0x7a>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d005      	beq.n	8005b6e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005b68:	68b8      	ldr	r0, [r7, #8]
 8005b6a:	f000 f823 	bl	8005bb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b72:	f043 0210 	orr.w	r2, r3, #16
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b7a:	68b8      	ldr	r0, [r7, #8]
 8005b7c:	f7ff ff6e 	bl	8005a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b80:	bf00      	nop
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68da      	ldr	r2, [r3, #12]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005b9e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68da      	ldr	r2, [r3, #12]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695a      	ldr	r2, [r3, #20]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0201 	bic.w	r2, r2, #1
 8005bda:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f7ff ff26 	bl	8005a5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c10:	bf00      	nop
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b21      	cmp	r3, #33	; 0x21
 8005c2a:	d144      	bne.n	8005cb6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c34:	d11a      	bne.n	8005c6c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	881b      	ldrh	r3, [r3, #0]
 8005c40:	461a      	mov	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c4a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d105      	bne.n	8005c60 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	1c9a      	adds	r2, r3, #2
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	621a      	str	r2, [r3, #32]
 8005c5e:	e00e      	b.n	8005c7e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	621a      	str	r2, [r3, #32]
 8005c6a:	e008      	b.n	8005c7e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	1c59      	adds	r1, r3, #1
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6211      	str	r1, [r2, #32]
 8005c76:	781a      	ldrb	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10f      	bne.n	8005cb2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ca0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68da      	ldr	r2, [r3, #12]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cb0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	e000      	b.n	8005cb8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005cb6:	2302      	movs	r3, #2
  }
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cda:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f7fb fbf3 	bl	80014d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b22      	cmp	r3, #34	; 0x22
 8005d06:	d171      	bne.n	8005dec <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d10:	d123      	bne.n	8005d5a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d16:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10e      	bne.n	8005d3e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d36:	1c9a      	adds	r2, r3, #2
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	629a      	str	r2, [r3, #40]	; 0x28
 8005d3c:	e029      	b.n	8005d92 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	629a      	str	r2, [r3, #40]	; 0x28
 8005d58:	e01b      	b.n	8005d92 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d10a      	bne.n	8005d78 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6858      	ldr	r0, [r3, #4]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6c:	1c59      	adds	r1, r3, #1
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6291      	str	r1, [r2, #40]	; 0x28
 8005d72:	b2c2      	uxtb	r2, r0
 8005d74:	701a      	strb	r2, [r3, #0]
 8005d76:	e00c      	b.n	8005d92 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d84:	1c58      	adds	r0, r3, #1
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	6288      	str	r0, [r1, #40]	; 0x28
 8005d8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	4619      	mov	r1, r3
 8005da0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d120      	bne.n	8005de8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 0220 	bic.w	r2, r2, #32
 8005db4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68da      	ldr	r2, [r3, #12]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	695a      	ldr	r2, [r3, #20]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0201 	bic.w	r2, r2, #1
 8005dd4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7fb fb30 	bl	8001444 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005de4:	2300      	movs	r3, #0
 8005de6:	e002      	b.n	8005dee <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	e000      	b.n	8005dee <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005dec:	2302      	movs	r3, #2
  }
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
	...

08005df8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	b085      	sub	sp, #20
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005e3a:	f023 030c 	bic.w	r3, r3, #12
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6812      	ldr	r2, [r2, #0]
 8005e42:	68f9      	ldr	r1, [r7, #12]
 8005e44:	430b      	orrs	r3, r1
 8005e46:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699a      	ldr	r2, [r3, #24]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e66:	f040 818b 	bne.w	8006180 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4ac1      	ldr	r2, [pc, #772]	; (8006174 <UART_SetConfig+0x37c>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d005      	beq.n	8005e80 <UART_SetConfig+0x88>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4abf      	ldr	r2, [pc, #764]	; (8006178 <UART_SetConfig+0x380>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	f040 80bd 	bne.w	8005ffa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e80:	f7fd fe36 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 8005e84:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	461d      	mov	r5, r3
 8005e8a:	f04f 0600 	mov.w	r6, #0
 8005e8e:	46a8      	mov	r8, r5
 8005e90:	46b1      	mov	r9, r6
 8005e92:	eb18 0308 	adds.w	r3, r8, r8
 8005e96:	eb49 0409 	adc.w	r4, r9, r9
 8005e9a:	4698      	mov	r8, r3
 8005e9c:	46a1      	mov	r9, r4
 8005e9e:	eb18 0805 	adds.w	r8, r8, r5
 8005ea2:	eb49 0906 	adc.w	r9, r9, r6
 8005ea6:	f04f 0100 	mov.w	r1, #0
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005eb2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005eb6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005eba:	4688      	mov	r8, r1
 8005ebc:	4691      	mov	r9, r2
 8005ebe:	eb18 0005 	adds.w	r0, r8, r5
 8005ec2:	eb49 0106 	adc.w	r1, r9, r6
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	461d      	mov	r5, r3
 8005ecc:	f04f 0600 	mov.w	r6, #0
 8005ed0:	196b      	adds	r3, r5, r5
 8005ed2:	eb46 0406 	adc.w	r4, r6, r6
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	4623      	mov	r3, r4
 8005eda:	f7fa f993 	bl	8000204 <__aeabi_uldivmod>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	460c      	mov	r4, r1
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	4ba5      	ldr	r3, [pc, #660]	; (800617c <UART_SetConfig+0x384>)
 8005ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	461d      	mov	r5, r3
 8005ef4:	f04f 0600 	mov.w	r6, #0
 8005ef8:	46a9      	mov	r9, r5
 8005efa:	46b2      	mov	sl, r6
 8005efc:	eb19 0309 	adds.w	r3, r9, r9
 8005f00:	eb4a 040a 	adc.w	r4, sl, sl
 8005f04:	4699      	mov	r9, r3
 8005f06:	46a2      	mov	sl, r4
 8005f08:	eb19 0905 	adds.w	r9, r9, r5
 8005f0c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f10:	f04f 0100 	mov.w	r1, #0
 8005f14:	f04f 0200 	mov.w	r2, #0
 8005f18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f1c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f20:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f24:	4689      	mov	r9, r1
 8005f26:	4692      	mov	sl, r2
 8005f28:	eb19 0005 	adds.w	r0, r9, r5
 8005f2c:	eb4a 0106 	adc.w	r1, sl, r6
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	461d      	mov	r5, r3
 8005f36:	f04f 0600 	mov.w	r6, #0
 8005f3a:	196b      	adds	r3, r5, r5
 8005f3c:	eb46 0406 	adc.w	r4, r6, r6
 8005f40:	461a      	mov	r2, r3
 8005f42:	4623      	mov	r3, r4
 8005f44:	f7fa f95e 	bl	8000204 <__aeabi_uldivmod>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	4b8b      	ldr	r3, [pc, #556]	; (800617c <UART_SetConfig+0x384>)
 8005f50:	fba3 1302 	umull	r1, r3, r3, r2
 8005f54:	095b      	lsrs	r3, r3, #5
 8005f56:	2164      	movs	r1, #100	; 0x64
 8005f58:	fb01 f303 	mul.w	r3, r1, r3
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	3332      	adds	r3, #50	; 0x32
 8005f62:	4a86      	ldr	r2, [pc, #536]	; (800617c <UART_SetConfig+0x384>)
 8005f64:	fba2 2303 	umull	r2, r3, r2, r3
 8005f68:	095b      	lsrs	r3, r3, #5
 8005f6a:	005b      	lsls	r3, r3, #1
 8005f6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f70:	4498      	add	r8, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	461d      	mov	r5, r3
 8005f76:	f04f 0600 	mov.w	r6, #0
 8005f7a:	46a9      	mov	r9, r5
 8005f7c:	46b2      	mov	sl, r6
 8005f7e:	eb19 0309 	adds.w	r3, r9, r9
 8005f82:	eb4a 040a 	adc.w	r4, sl, sl
 8005f86:	4699      	mov	r9, r3
 8005f88:	46a2      	mov	sl, r4
 8005f8a:	eb19 0905 	adds.w	r9, r9, r5
 8005f8e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f92:	f04f 0100 	mov.w	r1, #0
 8005f96:	f04f 0200 	mov.w	r2, #0
 8005f9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f9e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005fa2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fa6:	4689      	mov	r9, r1
 8005fa8:	4692      	mov	sl, r2
 8005faa:	eb19 0005 	adds.w	r0, r9, r5
 8005fae:	eb4a 0106 	adc.w	r1, sl, r6
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	461d      	mov	r5, r3
 8005fb8:	f04f 0600 	mov.w	r6, #0
 8005fbc:	196b      	adds	r3, r5, r5
 8005fbe:	eb46 0406 	adc.w	r4, r6, r6
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	4623      	mov	r3, r4
 8005fc6:	f7fa f91d 	bl	8000204 <__aeabi_uldivmod>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	460c      	mov	r4, r1
 8005fce:	461a      	mov	r2, r3
 8005fd0:	4b6a      	ldr	r3, [pc, #424]	; (800617c <UART_SetConfig+0x384>)
 8005fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd6:	095b      	lsrs	r3, r3, #5
 8005fd8:	2164      	movs	r1, #100	; 0x64
 8005fda:	fb01 f303 	mul.w	r3, r1, r3
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	3332      	adds	r3, #50	; 0x32
 8005fe4:	4a65      	ldr	r2, [pc, #404]	; (800617c <UART_SetConfig+0x384>)
 8005fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fea:	095b      	lsrs	r3, r3, #5
 8005fec:	f003 0207 	and.w	r2, r3, #7
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4442      	add	r2, r8
 8005ff6:	609a      	str	r2, [r3, #8]
 8005ff8:	e26f      	b.n	80064da <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ffa:	f7fd fd65 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 8005ffe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	461d      	mov	r5, r3
 8006004:	f04f 0600 	mov.w	r6, #0
 8006008:	46a8      	mov	r8, r5
 800600a:	46b1      	mov	r9, r6
 800600c:	eb18 0308 	adds.w	r3, r8, r8
 8006010:	eb49 0409 	adc.w	r4, r9, r9
 8006014:	4698      	mov	r8, r3
 8006016:	46a1      	mov	r9, r4
 8006018:	eb18 0805 	adds.w	r8, r8, r5
 800601c:	eb49 0906 	adc.w	r9, r9, r6
 8006020:	f04f 0100 	mov.w	r1, #0
 8006024:	f04f 0200 	mov.w	r2, #0
 8006028:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800602c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006030:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006034:	4688      	mov	r8, r1
 8006036:	4691      	mov	r9, r2
 8006038:	eb18 0005 	adds.w	r0, r8, r5
 800603c:	eb49 0106 	adc.w	r1, r9, r6
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	461d      	mov	r5, r3
 8006046:	f04f 0600 	mov.w	r6, #0
 800604a:	196b      	adds	r3, r5, r5
 800604c:	eb46 0406 	adc.w	r4, r6, r6
 8006050:	461a      	mov	r2, r3
 8006052:	4623      	mov	r3, r4
 8006054:	f7fa f8d6 	bl	8000204 <__aeabi_uldivmod>
 8006058:	4603      	mov	r3, r0
 800605a:	460c      	mov	r4, r1
 800605c:	461a      	mov	r2, r3
 800605e:	4b47      	ldr	r3, [pc, #284]	; (800617c <UART_SetConfig+0x384>)
 8006060:	fba3 2302 	umull	r2, r3, r3, r2
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	461d      	mov	r5, r3
 800606e:	f04f 0600 	mov.w	r6, #0
 8006072:	46a9      	mov	r9, r5
 8006074:	46b2      	mov	sl, r6
 8006076:	eb19 0309 	adds.w	r3, r9, r9
 800607a:	eb4a 040a 	adc.w	r4, sl, sl
 800607e:	4699      	mov	r9, r3
 8006080:	46a2      	mov	sl, r4
 8006082:	eb19 0905 	adds.w	r9, r9, r5
 8006086:	eb4a 0a06 	adc.w	sl, sl, r6
 800608a:	f04f 0100 	mov.w	r1, #0
 800608e:	f04f 0200 	mov.w	r2, #0
 8006092:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006096:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800609a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800609e:	4689      	mov	r9, r1
 80060a0:	4692      	mov	sl, r2
 80060a2:	eb19 0005 	adds.w	r0, r9, r5
 80060a6:	eb4a 0106 	adc.w	r1, sl, r6
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	461d      	mov	r5, r3
 80060b0:	f04f 0600 	mov.w	r6, #0
 80060b4:	196b      	adds	r3, r5, r5
 80060b6:	eb46 0406 	adc.w	r4, r6, r6
 80060ba:	461a      	mov	r2, r3
 80060bc:	4623      	mov	r3, r4
 80060be:	f7fa f8a1 	bl	8000204 <__aeabi_uldivmod>
 80060c2:	4603      	mov	r3, r0
 80060c4:	460c      	mov	r4, r1
 80060c6:	461a      	mov	r2, r3
 80060c8:	4b2c      	ldr	r3, [pc, #176]	; (800617c <UART_SetConfig+0x384>)
 80060ca:	fba3 1302 	umull	r1, r3, r3, r2
 80060ce:	095b      	lsrs	r3, r3, #5
 80060d0:	2164      	movs	r1, #100	; 0x64
 80060d2:	fb01 f303 	mul.w	r3, r1, r3
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	00db      	lsls	r3, r3, #3
 80060da:	3332      	adds	r3, #50	; 0x32
 80060dc:	4a27      	ldr	r2, [pc, #156]	; (800617c <UART_SetConfig+0x384>)
 80060de:	fba2 2303 	umull	r2, r3, r2, r3
 80060e2:	095b      	lsrs	r3, r3, #5
 80060e4:	005b      	lsls	r3, r3, #1
 80060e6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060ea:	4498      	add	r8, r3
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	461d      	mov	r5, r3
 80060f0:	f04f 0600 	mov.w	r6, #0
 80060f4:	46a9      	mov	r9, r5
 80060f6:	46b2      	mov	sl, r6
 80060f8:	eb19 0309 	adds.w	r3, r9, r9
 80060fc:	eb4a 040a 	adc.w	r4, sl, sl
 8006100:	4699      	mov	r9, r3
 8006102:	46a2      	mov	sl, r4
 8006104:	eb19 0905 	adds.w	r9, r9, r5
 8006108:	eb4a 0a06 	adc.w	sl, sl, r6
 800610c:	f04f 0100 	mov.w	r1, #0
 8006110:	f04f 0200 	mov.w	r2, #0
 8006114:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006118:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800611c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006120:	4689      	mov	r9, r1
 8006122:	4692      	mov	sl, r2
 8006124:	eb19 0005 	adds.w	r0, r9, r5
 8006128:	eb4a 0106 	adc.w	r1, sl, r6
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	461d      	mov	r5, r3
 8006132:	f04f 0600 	mov.w	r6, #0
 8006136:	196b      	adds	r3, r5, r5
 8006138:	eb46 0406 	adc.w	r4, r6, r6
 800613c:	461a      	mov	r2, r3
 800613e:	4623      	mov	r3, r4
 8006140:	f7fa f860 	bl	8000204 <__aeabi_uldivmod>
 8006144:	4603      	mov	r3, r0
 8006146:	460c      	mov	r4, r1
 8006148:	461a      	mov	r2, r3
 800614a:	4b0c      	ldr	r3, [pc, #48]	; (800617c <UART_SetConfig+0x384>)
 800614c:	fba3 1302 	umull	r1, r3, r3, r2
 8006150:	095b      	lsrs	r3, r3, #5
 8006152:	2164      	movs	r1, #100	; 0x64
 8006154:	fb01 f303 	mul.w	r3, r1, r3
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	3332      	adds	r3, #50	; 0x32
 800615e:	4a07      	ldr	r2, [pc, #28]	; (800617c <UART_SetConfig+0x384>)
 8006160:	fba2 2303 	umull	r2, r3, r2, r3
 8006164:	095b      	lsrs	r3, r3, #5
 8006166:	f003 0207 	and.w	r2, r3, #7
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4442      	add	r2, r8
 8006170:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006172:	e1b2      	b.n	80064da <UART_SetConfig+0x6e2>
 8006174:	40011000 	.word	0x40011000
 8006178:	40011400 	.word	0x40011400
 800617c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4ad7      	ldr	r2, [pc, #860]	; (80064e4 <UART_SetConfig+0x6ec>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d005      	beq.n	8006196 <UART_SetConfig+0x39e>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4ad6      	ldr	r2, [pc, #856]	; (80064e8 <UART_SetConfig+0x6f0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	f040 80d1 	bne.w	8006338 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006196:	f7fd fcab 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 800619a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	469a      	mov	sl, r3
 80061a0:	f04f 0b00 	mov.w	fp, #0
 80061a4:	46d0      	mov	r8, sl
 80061a6:	46d9      	mov	r9, fp
 80061a8:	eb18 0308 	adds.w	r3, r8, r8
 80061ac:	eb49 0409 	adc.w	r4, r9, r9
 80061b0:	4698      	mov	r8, r3
 80061b2:	46a1      	mov	r9, r4
 80061b4:	eb18 080a 	adds.w	r8, r8, sl
 80061b8:	eb49 090b 	adc.w	r9, r9, fp
 80061bc:	f04f 0100 	mov.w	r1, #0
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80061c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80061cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80061d0:	4688      	mov	r8, r1
 80061d2:	4691      	mov	r9, r2
 80061d4:	eb1a 0508 	adds.w	r5, sl, r8
 80061d8:	eb4b 0609 	adc.w	r6, fp, r9
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	4619      	mov	r1, r3
 80061e2:	f04f 0200 	mov.w	r2, #0
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	f04f 0400 	mov.w	r4, #0
 80061ee:	0094      	lsls	r4, r2, #2
 80061f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80061f4:	008b      	lsls	r3, r1, #2
 80061f6:	461a      	mov	r2, r3
 80061f8:	4623      	mov	r3, r4
 80061fa:	4628      	mov	r0, r5
 80061fc:	4631      	mov	r1, r6
 80061fe:	f7fa f801 	bl	8000204 <__aeabi_uldivmod>
 8006202:	4603      	mov	r3, r0
 8006204:	460c      	mov	r4, r1
 8006206:	461a      	mov	r2, r3
 8006208:	4bb8      	ldr	r3, [pc, #736]	; (80064ec <UART_SetConfig+0x6f4>)
 800620a:	fba3 2302 	umull	r2, r3, r3, r2
 800620e:	095b      	lsrs	r3, r3, #5
 8006210:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	469b      	mov	fp, r3
 8006218:	f04f 0c00 	mov.w	ip, #0
 800621c:	46d9      	mov	r9, fp
 800621e:	46e2      	mov	sl, ip
 8006220:	eb19 0309 	adds.w	r3, r9, r9
 8006224:	eb4a 040a 	adc.w	r4, sl, sl
 8006228:	4699      	mov	r9, r3
 800622a:	46a2      	mov	sl, r4
 800622c:	eb19 090b 	adds.w	r9, r9, fp
 8006230:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006234:	f04f 0100 	mov.w	r1, #0
 8006238:	f04f 0200 	mov.w	r2, #0
 800623c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006240:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006244:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006248:	4689      	mov	r9, r1
 800624a:	4692      	mov	sl, r2
 800624c:	eb1b 0509 	adds.w	r5, fp, r9
 8006250:	eb4c 060a 	adc.w	r6, ip, sl
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	4619      	mov	r1, r3
 800625a:	f04f 0200 	mov.w	r2, #0
 800625e:	f04f 0300 	mov.w	r3, #0
 8006262:	f04f 0400 	mov.w	r4, #0
 8006266:	0094      	lsls	r4, r2, #2
 8006268:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800626c:	008b      	lsls	r3, r1, #2
 800626e:	461a      	mov	r2, r3
 8006270:	4623      	mov	r3, r4
 8006272:	4628      	mov	r0, r5
 8006274:	4631      	mov	r1, r6
 8006276:	f7f9 ffc5 	bl	8000204 <__aeabi_uldivmod>
 800627a:	4603      	mov	r3, r0
 800627c:	460c      	mov	r4, r1
 800627e:	461a      	mov	r2, r3
 8006280:	4b9a      	ldr	r3, [pc, #616]	; (80064ec <UART_SetConfig+0x6f4>)
 8006282:	fba3 1302 	umull	r1, r3, r3, r2
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	2164      	movs	r1, #100	; 0x64
 800628a:	fb01 f303 	mul.w	r3, r1, r3
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	011b      	lsls	r3, r3, #4
 8006292:	3332      	adds	r3, #50	; 0x32
 8006294:	4a95      	ldr	r2, [pc, #596]	; (80064ec <UART_SetConfig+0x6f4>)
 8006296:	fba2 2303 	umull	r2, r3, r2, r3
 800629a:	095b      	lsrs	r3, r3, #5
 800629c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062a0:	4498      	add	r8, r3
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	469b      	mov	fp, r3
 80062a6:	f04f 0c00 	mov.w	ip, #0
 80062aa:	46d9      	mov	r9, fp
 80062ac:	46e2      	mov	sl, ip
 80062ae:	eb19 0309 	adds.w	r3, r9, r9
 80062b2:	eb4a 040a 	adc.w	r4, sl, sl
 80062b6:	4699      	mov	r9, r3
 80062b8:	46a2      	mov	sl, r4
 80062ba:	eb19 090b 	adds.w	r9, r9, fp
 80062be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80062c2:	f04f 0100 	mov.w	r1, #0
 80062c6:	f04f 0200 	mov.w	r2, #0
 80062ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062d6:	4689      	mov	r9, r1
 80062d8:	4692      	mov	sl, r2
 80062da:	eb1b 0509 	adds.w	r5, fp, r9
 80062de:	eb4c 060a 	adc.w	r6, ip, sl
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	4619      	mov	r1, r3
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	f04f 0400 	mov.w	r4, #0
 80062f4:	0094      	lsls	r4, r2, #2
 80062f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062fa:	008b      	lsls	r3, r1, #2
 80062fc:	461a      	mov	r2, r3
 80062fe:	4623      	mov	r3, r4
 8006300:	4628      	mov	r0, r5
 8006302:	4631      	mov	r1, r6
 8006304:	f7f9 ff7e 	bl	8000204 <__aeabi_uldivmod>
 8006308:	4603      	mov	r3, r0
 800630a:	460c      	mov	r4, r1
 800630c:	461a      	mov	r2, r3
 800630e:	4b77      	ldr	r3, [pc, #476]	; (80064ec <UART_SetConfig+0x6f4>)
 8006310:	fba3 1302 	umull	r1, r3, r3, r2
 8006314:	095b      	lsrs	r3, r3, #5
 8006316:	2164      	movs	r1, #100	; 0x64
 8006318:	fb01 f303 	mul.w	r3, r1, r3
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	3332      	adds	r3, #50	; 0x32
 8006322:	4a72      	ldr	r2, [pc, #456]	; (80064ec <UART_SetConfig+0x6f4>)
 8006324:	fba2 2303 	umull	r2, r3, r2, r3
 8006328:	095b      	lsrs	r3, r3, #5
 800632a:	f003 020f 	and.w	r2, r3, #15
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4442      	add	r2, r8
 8006334:	609a      	str	r2, [r3, #8]
 8006336:	e0d0      	b.n	80064da <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006338:	f7fd fbc6 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 800633c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	469a      	mov	sl, r3
 8006342:	f04f 0b00 	mov.w	fp, #0
 8006346:	46d0      	mov	r8, sl
 8006348:	46d9      	mov	r9, fp
 800634a:	eb18 0308 	adds.w	r3, r8, r8
 800634e:	eb49 0409 	adc.w	r4, r9, r9
 8006352:	4698      	mov	r8, r3
 8006354:	46a1      	mov	r9, r4
 8006356:	eb18 080a 	adds.w	r8, r8, sl
 800635a:	eb49 090b 	adc.w	r9, r9, fp
 800635e:	f04f 0100 	mov.w	r1, #0
 8006362:	f04f 0200 	mov.w	r2, #0
 8006366:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800636a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800636e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006372:	4688      	mov	r8, r1
 8006374:	4691      	mov	r9, r2
 8006376:	eb1a 0508 	adds.w	r5, sl, r8
 800637a:	eb4b 0609 	adc.w	r6, fp, r9
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	4619      	mov	r1, r3
 8006384:	f04f 0200 	mov.w	r2, #0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	f04f 0400 	mov.w	r4, #0
 8006390:	0094      	lsls	r4, r2, #2
 8006392:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006396:	008b      	lsls	r3, r1, #2
 8006398:	461a      	mov	r2, r3
 800639a:	4623      	mov	r3, r4
 800639c:	4628      	mov	r0, r5
 800639e:	4631      	mov	r1, r6
 80063a0:	f7f9 ff30 	bl	8000204 <__aeabi_uldivmod>
 80063a4:	4603      	mov	r3, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	461a      	mov	r2, r3
 80063aa:	4b50      	ldr	r3, [pc, #320]	; (80064ec <UART_SetConfig+0x6f4>)
 80063ac:	fba3 2302 	umull	r2, r3, r3, r2
 80063b0:	095b      	lsrs	r3, r3, #5
 80063b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	469b      	mov	fp, r3
 80063ba:	f04f 0c00 	mov.w	ip, #0
 80063be:	46d9      	mov	r9, fp
 80063c0:	46e2      	mov	sl, ip
 80063c2:	eb19 0309 	adds.w	r3, r9, r9
 80063c6:	eb4a 040a 	adc.w	r4, sl, sl
 80063ca:	4699      	mov	r9, r3
 80063cc:	46a2      	mov	sl, r4
 80063ce:	eb19 090b 	adds.w	r9, r9, fp
 80063d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80063d6:	f04f 0100 	mov.w	r1, #0
 80063da:	f04f 0200 	mov.w	r2, #0
 80063de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063ea:	4689      	mov	r9, r1
 80063ec:	4692      	mov	sl, r2
 80063ee:	eb1b 0509 	adds.w	r5, fp, r9
 80063f2:	eb4c 060a 	adc.w	r6, ip, sl
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	4619      	mov	r1, r3
 80063fc:	f04f 0200 	mov.w	r2, #0
 8006400:	f04f 0300 	mov.w	r3, #0
 8006404:	f04f 0400 	mov.w	r4, #0
 8006408:	0094      	lsls	r4, r2, #2
 800640a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800640e:	008b      	lsls	r3, r1, #2
 8006410:	461a      	mov	r2, r3
 8006412:	4623      	mov	r3, r4
 8006414:	4628      	mov	r0, r5
 8006416:	4631      	mov	r1, r6
 8006418:	f7f9 fef4 	bl	8000204 <__aeabi_uldivmod>
 800641c:	4603      	mov	r3, r0
 800641e:	460c      	mov	r4, r1
 8006420:	461a      	mov	r2, r3
 8006422:	4b32      	ldr	r3, [pc, #200]	; (80064ec <UART_SetConfig+0x6f4>)
 8006424:	fba3 1302 	umull	r1, r3, r3, r2
 8006428:	095b      	lsrs	r3, r3, #5
 800642a:	2164      	movs	r1, #100	; 0x64
 800642c:	fb01 f303 	mul.w	r3, r1, r3
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	3332      	adds	r3, #50	; 0x32
 8006436:	4a2d      	ldr	r2, [pc, #180]	; (80064ec <UART_SetConfig+0x6f4>)
 8006438:	fba2 2303 	umull	r2, r3, r2, r3
 800643c:	095b      	lsrs	r3, r3, #5
 800643e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006442:	4498      	add	r8, r3
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	469b      	mov	fp, r3
 8006448:	f04f 0c00 	mov.w	ip, #0
 800644c:	46d9      	mov	r9, fp
 800644e:	46e2      	mov	sl, ip
 8006450:	eb19 0309 	adds.w	r3, r9, r9
 8006454:	eb4a 040a 	adc.w	r4, sl, sl
 8006458:	4699      	mov	r9, r3
 800645a:	46a2      	mov	sl, r4
 800645c:	eb19 090b 	adds.w	r9, r9, fp
 8006460:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006464:	f04f 0100 	mov.w	r1, #0
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006470:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006474:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006478:	4689      	mov	r9, r1
 800647a:	4692      	mov	sl, r2
 800647c:	eb1b 0509 	adds.w	r5, fp, r9
 8006480:	eb4c 060a 	adc.w	r6, ip, sl
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	4619      	mov	r1, r3
 800648a:	f04f 0200 	mov.w	r2, #0
 800648e:	f04f 0300 	mov.w	r3, #0
 8006492:	f04f 0400 	mov.w	r4, #0
 8006496:	0094      	lsls	r4, r2, #2
 8006498:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800649c:	008b      	lsls	r3, r1, #2
 800649e:	461a      	mov	r2, r3
 80064a0:	4623      	mov	r3, r4
 80064a2:	4628      	mov	r0, r5
 80064a4:	4631      	mov	r1, r6
 80064a6:	f7f9 fead 	bl	8000204 <__aeabi_uldivmod>
 80064aa:	4603      	mov	r3, r0
 80064ac:	460c      	mov	r4, r1
 80064ae:	461a      	mov	r2, r3
 80064b0:	4b0e      	ldr	r3, [pc, #56]	; (80064ec <UART_SetConfig+0x6f4>)
 80064b2:	fba3 1302 	umull	r1, r3, r3, r2
 80064b6:	095b      	lsrs	r3, r3, #5
 80064b8:	2164      	movs	r1, #100	; 0x64
 80064ba:	fb01 f303 	mul.w	r3, r1, r3
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	011b      	lsls	r3, r3, #4
 80064c2:	3332      	adds	r3, #50	; 0x32
 80064c4:	4a09      	ldr	r2, [pc, #36]	; (80064ec <UART_SetConfig+0x6f4>)
 80064c6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ca:	095b      	lsrs	r3, r3, #5
 80064cc:	f003 020f 	and.w	r2, r3, #15
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4442      	add	r2, r8
 80064d6:	609a      	str	r2, [r3, #8]
}
 80064d8:	e7ff      	b.n	80064da <UART_SetConfig+0x6e2>
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e4:	40011000 	.word	0x40011000
 80064e8:	40011400 	.word	0x40011400
 80064ec:	51eb851f 	.word	0x51eb851f

080064f0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80064f4:	4904      	ldr	r1, [pc, #16]	; (8006508 <MX_FATFS_Init+0x18>)
 80064f6:	4805      	ldr	r0, [pc, #20]	; (800650c <MX_FATFS_Init+0x1c>)
 80064f8:	f002 fa0e 	bl	8008918 <FATFS_LinkDriver>
 80064fc:	4603      	mov	r3, r0
 80064fe:	461a      	mov	r2, r3
 8006500:	4b03      	ldr	r3, [pc, #12]	; (8006510 <MX_FATFS_Init+0x20>)
 8006502:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006504:	bf00      	nop
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20000940 	.word	0x20000940
 800650c:	20000010 	.word	0x20000010
 8006510:	20000944 	.word	0x20000944

08006514 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006514:	b480      	push	{r7}
 8006516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006518:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800651a:	4618      	mov	r0, r3
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	4603      	mov	r3, r0
 800652c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800652e:	79fb      	ldrb	r3, [r7, #7]
 8006530:	4618      	mov	r0, r3
 8006532:	f7fb fe9f 	bl	8002274 <USER_SPI_initialize>
 8006536:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006538:	4618      	mov	r0, r3
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	4603      	mov	r3, r0
 8006548:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	4618      	mov	r0, r3
 800654e:	f7fb ff71 	bl	8002434 <USER_SPI_status>
 8006552:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006554:	4618      	mov	r0, r3
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	607a      	str	r2, [r7, #4]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	4603      	mov	r3, r0
 800656a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800656c:	7bf8      	ldrb	r0, [r7, #15]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	f7fb ff74 	bl	8002460 <USER_SPI_read>
 8006578:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8006582:	b580      	push	{r7, lr}
 8006584:	b084      	sub	sp, #16
 8006586:	af00      	add	r7, sp, #0
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
 800658c:	603b      	str	r3, [r7, #0]
 800658e:	4603      	mov	r3, r0
 8006590:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */


    return USER_SPI_write(pdrv, buff, sector, count);
 8006592:	7bf8      	ldrb	r0, [r7, #15]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	68b9      	ldr	r1, [r7, #8]
 800659a:	f7fb ffc7 	bl	800252c <USER_SPI_write>
 800659e:	4603      	mov	r3, r0

  /* USER CODE END WRITE */
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	4603      	mov	r3, r0
 80065b0:	603a      	str	r2, [r7, #0]
 80065b2:	71fb      	strb	r3, [r7, #7]
 80065b4:	460b      	mov	r3, r1
 80065b6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 80065b8:	79b9      	ldrb	r1, [r7, #6]
 80065ba:	79fb      	ldrb	r3, [r7, #7]
 80065bc:	683a      	ldr	r2, [r7, #0]
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fc f830 	bl	8002624 <USER_SPI_ioctl>
 80065c4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	4603      	mov	r3, r0
 80065d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80065da:	79fb      	ldrb	r3, [r7, #7]
 80065dc:	4a08      	ldr	r2, [pc, #32]	; (8006600 <disk_status+0x30>)
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	79fa      	ldrb	r2, [r7, #7]
 80065e8:	4905      	ldr	r1, [pc, #20]	; (8006600 <disk_status+0x30>)
 80065ea:	440a      	add	r2, r1
 80065ec:	7a12      	ldrb	r2, [r2, #8]
 80065ee:	4610      	mov	r0, r2
 80065f0:	4798      	blx	r3
 80065f2:	4603      	mov	r3, r0
 80065f4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80065f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	20000074 	.word	0x20000074

08006604 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	4603      	mov	r3, r0
 800660c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800660e:	2300      	movs	r3, #0
 8006610:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006612:	79fb      	ldrb	r3, [r7, #7]
 8006614:	4a0d      	ldr	r2, [pc, #52]	; (800664c <disk_initialize+0x48>)
 8006616:	5cd3      	ldrb	r3, [r2, r3]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d111      	bne.n	8006640 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800661c:	79fb      	ldrb	r3, [r7, #7]
 800661e:	4a0b      	ldr	r2, [pc, #44]	; (800664c <disk_initialize+0x48>)
 8006620:	2101      	movs	r1, #1
 8006622:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006624:	79fb      	ldrb	r3, [r7, #7]
 8006626:	4a09      	ldr	r2, [pc, #36]	; (800664c <disk_initialize+0x48>)
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4413      	add	r3, r2
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	79fa      	ldrb	r2, [r7, #7]
 8006632:	4906      	ldr	r1, [pc, #24]	; (800664c <disk_initialize+0x48>)
 8006634:	440a      	add	r2, r1
 8006636:	7a12      	ldrb	r2, [r2, #8]
 8006638:	4610      	mov	r0, r2
 800663a:	4798      	blx	r3
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006640:	7bfb      	ldrb	r3, [r7, #15]
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	20000074 	.word	0x20000074

08006650 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006650:	b590      	push	{r4, r7, lr}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
 800665a:	603b      	str	r3, [r7, #0]
 800665c:	4603      	mov	r3, r0
 800665e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006660:	7bfb      	ldrb	r3, [r7, #15]
 8006662:	4a0a      	ldr	r2, [pc, #40]	; (800668c <disk_read+0x3c>)
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	689c      	ldr	r4, [r3, #8]
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	4a07      	ldr	r2, [pc, #28]	; (800668c <disk_read+0x3c>)
 8006670:	4413      	add	r3, r2
 8006672:	7a18      	ldrb	r0, [r3, #8]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	68b9      	ldr	r1, [r7, #8]
 800667a:	47a0      	blx	r4
 800667c:	4603      	mov	r3, r0
 800667e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006680:	7dfb      	ldrb	r3, [r7, #23]
}
 8006682:	4618      	mov	r0, r3
 8006684:	371c      	adds	r7, #28
 8006686:	46bd      	mov	sp, r7
 8006688:	bd90      	pop	{r4, r7, pc}
 800668a:	bf00      	nop
 800668c:	20000074 	.word	0x20000074

08006690 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006690:	b590      	push	{r4, r7, lr}
 8006692:	b087      	sub	sp, #28
 8006694:	af00      	add	r7, sp, #0
 8006696:	60b9      	str	r1, [r7, #8]
 8006698:	607a      	str	r2, [r7, #4]
 800669a:	603b      	str	r3, [r7, #0]
 800669c:	4603      	mov	r3, r0
 800669e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	4a0a      	ldr	r2, [pc, #40]	; (80066cc <disk_write+0x3c>)
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	68dc      	ldr	r4, [r3, #12]
 80066ac:	7bfb      	ldrb	r3, [r7, #15]
 80066ae:	4a07      	ldr	r2, [pc, #28]	; (80066cc <disk_write+0x3c>)
 80066b0:	4413      	add	r3, r2
 80066b2:	7a18      	ldrb	r0, [r3, #8]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	68b9      	ldr	r1, [r7, #8]
 80066ba:	47a0      	blx	r4
 80066bc:	4603      	mov	r3, r0
 80066be:	75fb      	strb	r3, [r7, #23]
  return res;
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	371c      	adds	r7, #28
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd90      	pop	{r4, r7, pc}
 80066ca:	bf00      	nop
 80066cc:	20000074 	.word	0x20000074

080066d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	4603      	mov	r3, r0
 80066d8:	603a      	str	r2, [r7, #0]
 80066da:	71fb      	strb	r3, [r7, #7]
 80066dc:	460b      	mov	r3, r1
 80066de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80066e0:	79fb      	ldrb	r3, [r7, #7]
 80066e2:	4a09      	ldr	r2, [pc, #36]	; (8006708 <disk_ioctl+0x38>)
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	4413      	add	r3, r2
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	79fa      	ldrb	r2, [r7, #7]
 80066ee:	4906      	ldr	r1, [pc, #24]	; (8006708 <disk_ioctl+0x38>)
 80066f0:	440a      	add	r2, r1
 80066f2:	7a10      	ldrb	r0, [r2, #8]
 80066f4:	79b9      	ldrb	r1, [r7, #6]
 80066f6:	683a      	ldr	r2, [r7, #0]
 80066f8:	4798      	blx	r3
 80066fa:	4603      	mov	r3, r0
 80066fc:	73fb      	strb	r3, [r7, #15]
  return res;
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	20000074 	.word	0x20000074

0800670c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	3301      	adds	r3, #1
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800671c:	89fb      	ldrh	r3, [r7, #14]
 800671e:	021b      	lsls	r3, r3, #8
 8006720:	b21a      	sxth	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	b21b      	sxth	r3, r3
 8006728:	4313      	orrs	r3, r2
 800672a:	b21b      	sxth	r3, r3
 800672c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800672e:	89fb      	ldrh	r3, [r7, #14]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3714      	adds	r7, #20
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3303      	adds	r3, #3
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	021b      	lsls	r3, r3, #8
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	3202      	adds	r2, #2
 8006754:	7812      	ldrb	r2, [r2, #0]
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	021b      	lsls	r3, r3, #8
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	3201      	adds	r2, #1
 8006762:	7812      	ldrb	r2, [r2, #0]
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	021b      	lsls	r3, r3, #8
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	7812      	ldrb	r2, [r2, #0]
 8006770:	4313      	orrs	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]
	return rv;
 8006774:	68fb      	ldr	r3, [r7, #12]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr

08006782 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
 800678a:	460b      	mov	r3, r1
 800678c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	607a      	str	r2, [r7, #4]
 8006794:	887a      	ldrh	r2, [r7, #2]
 8006796:	b2d2      	uxtb	r2, r2
 8006798:	701a      	strb	r2, [r3, #0]
 800679a:	887b      	ldrh	r3, [r7, #2]
 800679c:	0a1b      	lsrs	r3, r3, #8
 800679e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	1c5a      	adds	r2, r3, #1
 80067a4:	607a      	str	r2, [r7, #4]
 80067a6:	887a      	ldrh	r2, [r7, #2]
 80067a8:	b2d2      	uxtb	r2, r2
 80067aa:	701a      	strb	r2, [r3, #0]
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	607a      	str	r2, [r7, #4]
 80067c8:	683a      	ldr	r2, [r7, #0]
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	701a      	strb	r2, [r3, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	0a1b      	lsrs	r3, r3, #8
 80067d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	607a      	str	r2, [r7, #4]
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	b2d2      	uxtb	r2, r2
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	0a1b      	lsrs	r3, r3, #8
 80067e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	1c5a      	adds	r2, r3, #1
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	0a1b      	lsrs	r3, r3, #8
 80067f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	607a      	str	r2, [r7, #4]
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	701a      	strb	r2, [r3, #0]
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00d      	beq.n	8006846 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	1c53      	adds	r3, r2, #1
 800682e:	613b      	str	r3, [r7, #16]
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	1c59      	adds	r1, r3, #1
 8006834:	6179      	str	r1, [r7, #20]
 8006836:	7812      	ldrb	r2, [r2, #0]
 8006838:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	3b01      	subs	r3, #1
 800683e:	607b      	str	r3, [r7, #4]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1f1      	bne.n	800682a <mem_cpy+0x1a>
	}
}
 8006846:	bf00      	nop
 8006848:	371c      	adds	r7, #28
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr

08006852 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006852:	b480      	push	{r7}
 8006854:	b087      	sub	sp, #28
 8006856:	af00      	add	r7, sp, #0
 8006858:	60f8      	str	r0, [r7, #12]
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	1c5a      	adds	r2, r3, #1
 8006866:	617a      	str	r2, [r7, #20]
 8006868:	68ba      	ldr	r2, [r7, #8]
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3b01      	subs	r3, #1
 8006872:	607b      	str	r3, [r7, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1f3      	bne.n	8006862 <mem_set+0x10>
}
 800687a:	bf00      	nop
 800687c:	371c      	adds	r7, #28
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006886:	b480      	push	{r7}
 8006888:	b089      	sub	sp, #36	; 0x24
 800688a:	af00      	add	r7, sp, #0
 800688c:	60f8      	str	r0, [r7, #12]
 800688e:	60b9      	str	r1, [r7, #8]
 8006890:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	61fb      	str	r3, [r7, #28]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800689a:	2300      	movs	r3, #0
 800689c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	61fa      	str	r2, [r7, #28]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	4619      	mov	r1, r3
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	61ba      	str	r2, [r7, #24]
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	1acb      	subs	r3, r1, r3
 80068b2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	607b      	str	r3, [r7, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <mem_cmp+0x40>
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d0eb      	beq.n	800689e <mem_cmp+0x18>

	return r;
 80068c6:	697b      	ldr	r3, [r7, #20]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3724      	adds	r7, #36	; 0x24
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80068de:	e002      	b.n	80068e6 <chk_chr+0x12>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3301      	adds	r3, #1
 80068e4:	607b      	str	r3, [r7, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d005      	beq.n	80068fa <chk_chr+0x26>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	461a      	mov	r2, r3
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d1f2      	bne.n	80068e0 <chk_chr+0xc>
	return *str;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	781b      	ldrb	r3, [r3, #0]
}
 80068fe:	4618      	mov	r0, r3
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr
	...

0800690c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006916:	2300      	movs	r3, #0
 8006918:	60bb      	str	r3, [r7, #8]
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	e029      	b.n	8006974 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006920:	4a27      	ldr	r2, [pc, #156]	; (80069c0 <chk_lock+0xb4>)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	011b      	lsls	r3, r3, #4
 8006926:	4413      	add	r3, r2
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d01d      	beq.n	800696a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800692e:	4a24      	ldr	r2, [pc, #144]	; (80069c0 <chk_lock+0xb4>)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	4413      	add	r3, r2
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	429a      	cmp	r2, r3
 800693e:	d116      	bne.n	800696e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006940:	4a1f      	ldr	r2, [pc, #124]	; (80069c0 <chk_lock+0xb4>)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	011b      	lsls	r3, r3, #4
 8006946:	4413      	add	r3, r2
 8006948:	3304      	adds	r3, #4
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006950:	429a      	cmp	r2, r3
 8006952:	d10c      	bne.n	800696e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006954:	4a1a      	ldr	r2, [pc, #104]	; (80069c0 <chk_lock+0xb4>)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	4413      	add	r3, r2
 800695c:	3308      	adds	r3, #8
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006964:	429a      	cmp	r2, r3
 8006966:	d102      	bne.n	800696e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006968:	e007      	b.n	800697a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800696a:	2301      	movs	r3, #1
 800696c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3301      	adds	r3, #1
 8006972:	60fb      	str	r3, [r7, #12]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d9d2      	bls.n	8006920 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2b02      	cmp	r3, #2
 800697e:	d109      	bne.n	8006994 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d102      	bne.n	800698c <chk_lock+0x80>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b02      	cmp	r3, #2
 800698a:	d101      	bne.n	8006990 <chk_lock+0x84>
 800698c:	2300      	movs	r3, #0
 800698e:	e010      	b.n	80069b2 <chk_lock+0xa6>
 8006990:	2312      	movs	r3, #18
 8006992:	e00e      	b.n	80069b2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d108      	bne.n	80069ac <chk_lock+0xa0>
 800699a:	4a09      	ldr	r2, [pc, #36]	; (80069c0 <chk_lock+0xb4>)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	011b      	lsls	r3, r3, #4
 80069a0:	4413      	add	r3, r2
 80069a2:	330c      	adds	r3, #12
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069aa:	d101      	bne.n	80069b0 <chk_lock+0xa4>
 80069ac:	2310      	movs	r3, #16
 80069ae:	e000      	b.n	80069b2 <chk_lock+0xa6>
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	20000054 	.word	0x20000054

080069c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80069ca:	2300      	movs	r3, #0
 80069cc:	607b      	str	r3, [r7, #4]
 80069ce:	e002      	b.n	80069d6 <enq_lock+0x12>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3301      	adds	r3, #1
 80069d4:	607b      	str	r3, [r7, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d806      	bhi.n	80069ea <enq_lock+0x26>
 80069dc:	4a09      	ldr	r2, [pc, #36]	; (8006a04 <enq_lock+0x40>)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	011b      	lsls	r3, r3, #4
 80069e2:	4413      	add	r3, r2
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1f2      	bne.n	80069d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	bf14      	ite	ne
 80069f0:	2301      	movne	r3, #1
 80069f2:	2300      	moveq	r3, #0
 80069f4:	b2db      	uxtb	r3, r3
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	20000054 	.word	0x20000054

08006a08 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	e01f      	b.n	8006a58 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006a18:	4a41      	ldr	r2, [pc, #260]	; (8006b20 <inc_lock+0x118>)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	011b      	lsls	r3, r3, #4
 8006a1e:	4413      	add	r3, r2
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d113      	bne.n	8006a52 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006a2a:	4a3d      	ldr	r2, [pc, #244]	; (8006b20 <inc_lock+0x118>)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	011b      	lsls	r3, r3, #4
 8006a30:	4413      	add	r3, r2
 8006a32:	3304      	adds	r3, #4
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d109      	bne.n	8006a52 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006a3e:	4a38      	ldr	r2, [pc, #224]	; (8006b20 <inc_lock+0x118>)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	011b      	lsls	r3, r3, #4
 8006a44:	4413      	add	r3, r2
 8006a46:	3308      	adds	r3, #8
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d006      	beq.n	8006a60 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	3301      	adds	r3, #1
 8006a56:	60fb      	str	r3, [r7, #12]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d9dc      	bls.n	8006a18 <inc_lock+0x10>
 8006a5e:	e000      	b.n	8006a62 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006a60:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d132      	bne.n	8006ace <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	60fb      	str	r3, [r7, #12]
 8006a6c:	e002      	b.n	8006a74 <inc_lock+0x6c>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	3301      	adds	r3, #1
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d806      	bhi.n	8006a88 <inc_lock+0x80>
 8006a7a:	4a29      	ldr	r2, [pc, #164]	; (8006b20 <inc_lock+0x118>)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	4413      	add	r3, r2
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1f2      	bne.n	8006a6e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d101      	bne.n	8006a92 <inc_lock+0x8a>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e040      	b.n	8006b14 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	4922      	ldr	r1, [pc, #136]	; (8006b20 <inc_lock+0x118>)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	440b      	add	r3, r1
 8006a9e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	689a      	ldr	r2, [r3, #8]
 8006aa4:	491e      	ldr	r1, [pc, #120]	; (8006b20 <inc_lock+0x118>)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	011b      	lsls	r3, r3, #4
 8006aaa:	440b      	add	r3, r1
 8006aac:	3304      	adds	r3, #4
 8006aae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	695a      	ldr	r2, [r3, #20]
 8006ab4:	491a      	ldr	r1, [pc, #104]	; (8006b20 <inc_lock+0x118>)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	011b      	lsls	r3, r3, #4
 8006aba:	440b      	add	r3, r1
 8006abc:	3308      	adds	r3, #8
 8006abe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006ac0:	4a17      	ldr	r2, [pc, #92]	; (8006b20 <inc_lock+0x118>)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	011b      	lsls	r3, r3, #4
 8006ac6:	4413      	add	r3, r2
 8006ac8:	330c      	adds	r3, #12
 8006aca:	2200      	movs	r2, #0
 8006acc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d009      	beq.n	8006ae8 <inc_lock+0xe0>
 8006ad4:	4a12      	ldr	r2, [pc, #72]	; (8006b20 <inc_lock+0x118>)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	011b      	lsls	r3, r3, #4
 8006ada:	4413      	add	r3, r2
 8006adc:	330c      	adds	r3, #12
 8006ade:	881b      	ldrh	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d001      	beq.n	8006ae8 <inc_lock+0xe0>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	e015      	b.n	8006b14 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d108      	bne.n	8006b00 <inc_lock+0xf8>
 8006aee:	4a0c      	ldr	r2, [pc, #48]	; (8006b20 <inc_lock+0x118>)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	011b      	lsls	r3, r3, #4
 8006af4:	4413      	add	r3, r2
 8006af6:	330c      	adds	r3, #12
 8006af8:	881b      	ldrh	r3, [r3, #0]
 8006afa:	3301      	adds	r3, #1
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	e001      	b.n	8006b04 <inc_lock+0xfc>
 8006b00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006b04:	4906      	ldr	r1, [pc, #24]	; (8006b20 <inc_lock+0x118>)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	011b      	lsls	r3, r3, #4
 8006b0a:	440b      	add	r3, r1
 8006b0c:	330c      	adds	r3, #12
 8006b0e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	3301      	adds	r3, #1
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3714      	adds	r7, #20
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr
 8006b20:	20000054 	.word	0x20000054

08006b24 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	607b      	str	r3, [r7, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d825      	bhi.n	8006b84 <dec_lock+0x60>
		n = Files[i].ctr;
 8006b38:	4a17      	ldr	r2, [pc, #92]	; (8006b98 <dec_lock+0x74>)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	011b      	lsls	r3, r3, #4
 8006b3e:	4413      	add	r3, r2
 8006b40:	330c      	adds	r3, #12
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006b46:	89fb      	ldrh	r3, [r7, #14]
 8006b48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b4c:	d101      	bne.n	8006b52 <dec_lock+0x2e>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006b52:	89fb      	ldrh	r3, [r7, #14]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <dec_lock+0x3a>
 8006b58:	89fb      	ldrh	r3, [r7, #14]
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006b5e:	4a0e      	ldr	r2, [pc, #56]	; (8006b98 <dec_lock+0x74>)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	4413      	add	r3, r2
 8006b66:	330c      	adds	r3, #12
 8006b68:	89fa      	ldrh	r2, [r7, #14]
 8006b6a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006b6c:	89fb      	ldrh	r3, [r7, #14]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d105      	bne.n	8006b7e <dec_lock+0x5a>
 8006b72:	4a09      	ldr	r2, [pc, #36]	; (8006b98 <dec_lock+0x74>)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	4413      	add	r3, r2
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	737b      	strb	r3, [r7, #13]
 8006b82:	e001      	b.n	8006b88 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006b84:	2302      	movs	r3, #2
 8006b86:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006b88:	7b7b      	ldrb	r3, [r7, #13]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3714      	adds	r7, #20
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	20000054 	.word	0x20000054

08006b9c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	e010      	b.n	8006bcc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006baa:	4a0d      	ldr	r2, [pc, #52]	; (8006be0 <clear_lock+0x44>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	4413      	add	r3, r2
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d105      	bne.n	8006bc6 <clear_lock+0x2a>
 8006bba:	4a09      	ldr	r2, [pc, #36]	; (8006be0 <clear_lock+0x44>)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	011b      	lsls	r3, r3, #4
 8006bc0:	4413      	add	r3, r2
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d9eb      	bls.n	8006baa <clear_lock+0xe>
	}
}
 8006bd2:	bf00      	nop
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	20000054 	.word	0x20000054

08006be4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	78db      	ldrb	r3, [r3, #3]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d034      	beq.n	8006c62 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bfc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	7858      	ldrb	r0, [r3, #1]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006c08:	2301      	movs	r3, #1
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	f7ff fd40 	bl	8006690 <disk_write>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <sync_window+0x38>
			res = FR_DISK_ERR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	73fb      	strb	r3, [r7, #15]
 8006c1a:	e022      	b.n	8006c62 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	1ad2      	subs	r2, r2, r3
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d217      	bcs.n	8006c62 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	789b      	ldrb	r3, [r3, #2]
 8006c36:	613b      	str	r3, [r7, #16]
 8006c38:	e010      	b.n	8006c5c <sync_window+0x78>
					wsect += fs->fsize;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	4413      	add	r3, r2
 8006c42:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	7858      	ldrb	r0, [r3, #1]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006c4e:	2301      	movs	r3, #1
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	f7ff fd1d 	bl	8006690 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	613b      	str	r3, [r7, #16]
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d8eb      	bhi.n	8006c3a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3718      	adds	r7, #24
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006c76:	2300      	movs	r3, #0
 8006c78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d01b      	beq.n	8006cbc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f7ff ffad 	bl	8006be4 <sync_window>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d113      	bne.n	8006cbc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	7858      	ldrb	r0, [r3, #1]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	f7ff fcd5 	bl	8006650 <disk_read>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d004      	beq.n	8006cb6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006cac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
	...

08006cc8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f7ff ff87 	bl	8006be4 <sync_window>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006cda:	7bfb      	ldrb	r3, [r7, #15]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d158      	bne.n	8006d92 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	2b03      	cmp	r3, #3
 8006ce6:	d148      	bne.n	8006d7a <sync_fs+0xb2>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	791b      	ldrb	r3, [r3, #4]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d144      	bne.n	8006d7a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	3330      	adds	r3, #48	; 0x30
 8006cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7ff fda9 	bl	8006852 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3330      	adds	r3, #48	; 0x30
 8006d04:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006d08:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7ff fd38 	bl	8006782 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	3330      	adds	r3, #48	; 0x30
 8006d16:	4921      	ldr	r1, [pc, #132]	; (8006d9c <sync_fs+0xd4>)
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7ff fd4d 	bl	80067b8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	3330      	adds	r3, #48	; 0x30
 8006d22:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006d26:	491e      	ldr	r1, [pc, #120]	; (8006da0 <sync_fs+0xd8>)
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7ff fd45 	bl	80067b8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	3330      	adds	r3, #48	; 0x30
 8006d32:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	4610      	mov	r0, r2
 8006d3e:	f7ff fd3b 	bl	80067b8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	3330      	adds	r3, #48	; 0x30
 8006d46:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	4619      	mov	r1, r3
 8006d50:	4610      	mov	r0, r2
 8006d52:	f7ff fd31 	bl	80067b8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	7858      	ldrb	r0, [r3, #1]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d6e:	2301      	movs	r3, #1
 8006d70:	f7ff fc8e 	bl	8006690 <disk_write>
			fs->fsi_flag = 0;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	785b      	ldrb	r3, [r3, #1]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	2100      	movs	r1, #0
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff fca4 	bl	80066d0 <disk_ioctl>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <sync_fs+0xca>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	41615252 	.word	0x41615252
 8006da0:	61417272 	.word	0x61417272

08006da4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	3b02      	subs	r3, #2
 8006db2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	3b02      	subs	r3, #2
 8006dba:	683a      	ldr	r2, [r7, #0]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d301      	bcc.n	8006dc4 <clust2sect+0x20>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	e008      	b.n	8006dd6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	895b      	ldrh	r3, [r3, #10]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	fb03 f202 	mul.w	r2, r3, r2
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd4:	4413      	add	r3, r2
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b086      	sub	sp, #24
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d904      	bls.n	8006e02 <get_fat+0x20>
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d302      	bcc.n	8006e08 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006e02:	2301      	movs	r3, #1
 8006e04:	617b      	str	r3, [r7, #20]
 8006e06:	e08c      	b.n	8006f22 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006e08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d045      	beq.n	8006ea2 <get_fat+0xc0>
 8006e16:	2b03      	cmp	r3, #3
 8006e18:	d05d      	beq.n	8006ed6 <get_fat+0xf4>
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d177      	bne.n	8006f0e <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	60fb      	str	r3, [r7, #12]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	085b      	lsrs	r3, r3, #1
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	4413      	add	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	6a1a      	ldr	r2, [r3, #32]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	0a5b      	lsrs	r3, r3, #9
 8006e34:	4413      	add	r3, r2
 8006e36:	4619      	mov	r1, r3
 8006e38:	6938      	ldr	r0, [r7, #16]
 8006e3a:	f7ff ff17 	bl	8006c6c <move_window>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d167      	bne.n	8006f14 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	1c5a      	adds	r2, r3, #1
 8006e48:	60fa      	str	r2, [r7, #12]
 8006e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	4413      	add	r3, r2
 8006e52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e56:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	6a1a      	ldr	r2, [r3, #32]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	0a5b      	lsrs	r3, r3, #9
 8006e60:	4413      	add	r3, r2
 8006e62:	4619      	mov	r1, r3
 8006e64:	6938      	ldr	r0, [r7, #16]
 8006e66:	f7ff ff01 	bl	8006c6c <move_window>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d153      	bne.n	8006f18 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	4413      	add	r3, r2
 8006e7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e7e:	021b      	lsls	r3, r3, #8
 8006e80:	461a      	mov	r2, r3
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d002      	beq.n	8006e98 <get_fat+0xb6>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	091b      	lsrs	r3, r3, #4
 8006e96:	e002      	b.n	8006e9e <get_fat+0xbc>
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e9e:	617b      	str	r3, [r7, #20]
			break;
 8006ea0:	e03f      	b.n	8006f22 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	6a1a      	ldr	r2, [r3, #32]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	0a1b      	lsrs	r3, r3, #8
 8006eaa:	4413      	add	r3, r2
 8006eac:	4619      	mov	r1, r3
 8006eae:	6938      	ldr	r0, [r7, #16]
 8006eb0:	f7ff fedc 	bl	8006c6c <move_window>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d130      	bne.n	8006f1c <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	005b      	lsls	r3, r3, #1
 8006ec4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006ec8:	4413      	add	r3, r2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7ff fc1e 	bl	800670c <ld_word>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	617b      	str	r3, [r7, #20]
			break;
 8006ed4:	e025      	b.n	8006f22 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	6a1a      	ldr	r2, [r3, #32]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	09db      	lsrs	r3, r3, #7
 8006ede:	4413      	add	r3, r2
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	6938      	ldr	r0, [r7, #16]
 8006ee4:	f7ff fec2 	bl	8006c6c <move_window>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d118      	bne.n	8006f20 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006efc:	4413      	add	r3, r2
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7ff fc1c 	bl	800673c <ld_dword>
 8006f04:	4603      	mov	r3, r0
 8006f06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f0a:	617b      	str	r3, [r7, #20]
			break;
 8006f0c:	e009      	b.n	8006f22 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006f0e:	2301      	movs	r3, #1
 8006f10:	617b      	str	r3, [r7, #20]
 8006f12:	e006      	b.n	8006f22 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f14:	bf00      	nop
 8006f16:	e004      	b.n	8006f22 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f18:	bf00      	nop
 8006f1a:	e002      	b.n	8006f22 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f1c:	bf00      	nop
 8006f1e:	e000      	b.n	8006f22 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f20:	bf00      	nop
		}
	}

	return val;
 8006f22:	697b      	ldr	r3, [r7, #20]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006f2c:	b590      	push	{r4, r7, lr}
 8006f2e:	b089      	sub	sp, #36	; 0x24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006f38:	2302      	movs	r3, #2
 8006f3a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	f240 80d6 	bls.w	80070f0 <put_fat+0x1c4>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	f080 80d0 	bcs.w	80070f0 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d073      	beq.n	8007040 <put_fat+0x114>
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	f000 8091 	beq.w	8007080 <put_fat+0x154>
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	f040 80c6 	bne.w	80070f0 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	61bb      	str	r3, [r7, #24]
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	085b      	lsrs	r3, r3, #1
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	4413      	add	r3, r2
 8006f70:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6a1a      	ldr	r2, [r3, #32]
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	0a5b      	lsrs	r3, r3, #9
 8006f7a:	4413      	add	r3, r2
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	68f8      	ldr	r0, [r7, #12]
 8006f80:	f7ff fe74 	bl	8006c6c <move_window>
 8006f84:	4603      	mov	r3, r0
 8006f86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006f88:	7ffb      	ldrb	r3, [r7, #31]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f040 80a9 	bne.w	80070e2 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	1c59      	adds	r1, r3, #1
 8006f9a:	61b9      	str	r1, [r7, #24]
 8006f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fa0:	4413      	add	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	f003 0301 	and.w	r3, r3, #1
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00d      	beq.n	8006fca <put_fat+0x9e>
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	b25b      	sxtb	r3, r3
 8006fb4:	f003 030f 	and.w	r3, r3, #15
 8006fb8:	b25a      	sxtb	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	011b      	lsls	r3, r3, #4
 8006fc0:	b25b      	sxtb	r3, r3
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	b25b      	sxtb	r3, r3
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	e001      	b.n	8006fce <put_fat+0xa2>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6a1a      	ldr	r2, [r3, #32]
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	0a5b      	lsrs	r3, r3, #9
 8006fe0:	4413      	add	r3, r2
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f7ff fe41 	bl	8006c6c <move_window>
 8006fea:	4603      	mov	r3, r0
 8006fec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006fee:	7ffb      	ldrb	r3, [r7, #31]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d178      	bne.n	80070e6 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007000:	4413      	add	r3, r2
 8007002:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	2b00      	cmp	r3, #0
 800700c:	d003      	beq.n	8007016 <put_fat+0xea>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	091b      	lsrs	r3, r3, #4
 8007012:	b2db      	uxtb	r3, r3
 8007014:	e00e      	b.n	8007034 <put_fat+0x108>
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b25b      	sxtb	r3, r3
 800701c:	f023 030f 	bic.w	r3, r3, #15
 8007020:	b25a      	sxtb	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	0a1b      	lsrs	r3, r3, #8
 8007026:	b25b      	sxtb	r3, r3
 8007028:	f003 030f 	and.w	r3, r3, #15
 800702c:	b25b      	sxtb	r3, r3
 800702e:	4313      	orrs	r3, r2
 8007030:	b25b      	sxtb	r3, r3
 8007032:	b2db      	uxtb	r3, r3
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2201      	movs	r2, #1
 800703c:	70da      	strb	r2, [r3, #3]
			break;
 800703e:	e057      	b.n	80070f0 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6a1a      	ldr	r2, [r3, #32]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	0a1b      	lsrs	r3, r3, #8
 8007048:	4413      	add	r3, r2
 800704a:	4619      	mov	r1, r3
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f7ff fe0d 	bl	8006c6c <move_window>
 8007052:	4603      	mov	r3, r0
 8007054:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007056:	7ffb      	ldrb	r3, [r7, #31]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d146      	bne.n	80070ea <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800706a:	4413      	add	r3, r2
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	b292      	uxth	r2, r2
 8007070:	4611      	mov	r1, r2
 8007072:	4618      	mov	r0, r3
 8007074:	f7ff fb85 	bl	8006782 <st_word>
			fs->wflag = 1;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2201      	movs	r2, #1
 800707c:	70da      	strb	r2, [r3, #3]
			break;
 800707e:	e037      	b.n	80070f0 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a1a      	ldr	r2, [r3, #32]
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	09db      	lsrs	r3, r3, #7
 8007088:	4413      	add	r3, r2
 800708a:	4619      	mov	r1, r3
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f7ff fded 	bl	8006c6c <move_window>
 8007092:	4603      	mov	r3, r0
 8007094:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007096:	7ffb      	ldrb	r3, [r7, #31]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d128      	bne.n	80070ee <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80070b0:	4413      	add	r3, r2
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff fb42 	bl	800673c <ld_dword>
 80070b8:	4603      	mov	r3, r0
 80070ba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80070be:	4323      	orrs	r3, r4
 80070c0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80070d0:	4413      	add	r3, r2
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7ff fb6f 	bl	80067b8 <st_dword>
			fs->wflag = 1;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2201      	movs	r2, #1
 80070de:	70da      	strb	r2, [r3, #3]
			break;
 80070e0:	e006      	b.n	80070f0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80070e2:	bf00      	nop
 80070e4:	e004      	b.n	80070f0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80070e6:	bf00      	nop
 80070e8:	e002      	b.n	80070f0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80070ea:	bf00      	nop
 80070ec:	e000      	b.n	80070f0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80070ee:	bf00      	nop
		}
	}
	return res;
 80070f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3724      	adds	r7, #36	; 0x24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd90      	pop	{r4, r7, pc}

080070fa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b088      	sub	sp, #32
 80070fe:	af00      	add	r7, sp, #0
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007106:	2300      	movs	r3, #0
 8007108:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d904      	bls.n	8007120 <remove_chain+0x26>
 8007116:	69bb      	ldr	r3, [r7, #24]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	429a      	cmp	r2, r3
 800711e:	d301      	bcc.n	8007124 <remove_chain+0x2a>
 8007120:	2302      	movs	r3, #2
 8007122:	e04b      	b.n	80071bc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00c      	beq.n	8007144 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800712a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800712e:	6879      	ldr	r1, [r7, #4]
 8007130:	69b8      	ldr	r0, [r7, #24]
 8007132:	f7ff fefb 	bl	8006f2c <put_fat>
 8007136:	4603      	mov	r3, r0
 8007138:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800713a:	7ffb      	ldrb	r3, [r7, #31]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <remove_chain+0x4a>
 8007140:	7ffb      	ldrb	r3, [r7, #31]
 8007142:	e03b      	b.n	80071bc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007144:	68b9      	ldr	r1, [r7, #8]
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f7ff fe4b 	bl	8006de2 <get_fat>
 800714c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d031      	beq.n	80071b8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d101      	bne.n	800715e <remove_chain+0x64>
 800715a:	2302      	movs	r3, #2
 800715c:	e02e      	b.n	80071bc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007164:	d101      	bne.n	800716a <remove_chain+0x70>
 8007166:	2301      	movs	r3, #1
 8007168:	e028      	b.n	80071bc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800716a:	2200      	movs	r2, #0
 800716c:	68b9      	ldr	r1, [r7, #8]
 800716e:	69b8      	ldr	r0, [r7, #24]
 8007170:	f7ff fedc 	bl	8006f2c <put_fat>
 8007174:	4603      	mov	r3, r0
 8007176:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007178:	7ffb      	ldrb	r3, [r7, #31]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <remove_chain+0x88>
 800717e:	7ffb      	ldrb	r3, [r7, #31]
 8007180:	e01c      	b.n	80071bc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	691a      	ldr	r2, [r3, #16]
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	3b02      	subs	r3, #2
 800718c:	429a      	cmp	r2, r3
 800718e:	d20b      	bcs.n	80071a8 <remove_chain+0xae>
			fs->free_clst++;
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	1c5a      	adds	r2, r3, #1
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	791b      	ldrb	r3, [r3, #4]
 800719e:	f043 0301 	orr.w	r3, r3, #1
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	695b      	ldr	r3, [r3, #20]
 80071b0:	68ba      	ldr	r2, [r7, #8]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d3c6      	bcc.n	8007144 <remove_chain+0x4a>
 80071b6:	e000      	b.n	80071ba <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80071b8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3720      	adds	r7, #32
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b088      	sub	sp, #32
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10d      	bne.n	80071f6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d004      	beq.n	80071f0 <create_chain+0x2c>
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	695b      	ldr	r3, [r3, #20]
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d31b      	bcc.n	8007228 <create_chain+0x64>
 80071f0:	2301      	movs	r3, #1
 80071f2:	61bb      	str	r3, [r7, #24]
 80071f4:	e018      	b.n	8007228 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80071f6:	6839      	ldr	r1, [r7, #0]
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f7ff fdf2 	bl	8006de2 <get_fat>
 80071fe:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d801      	bhi.n	800720a <create_chain+0x46>
 8007206:	2301      	movs	r3, #1
 8007208:	e070      	b.n	80072ec <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007210:	d101      	bne.n	8007216 <create_chain+0x52>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	e06a      	b.n	80072ec <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	695b      	ldr	r3, [r3, #20]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	429a      	cmp	r2, r3
 800721e:	d201      	bcs.n	8007224 <create_chain+0x60>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	e063      	b.n	80072ec <create_chain+0x128>
		scl = clst;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	3301      	adds	r3, #1
 8007230:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	695b      	ldr	r3, [r3, #20]
 8007236:	69fa      	ldr	r2, [r7, #28]
 8007238:	429a      	cmp	r2, r3
 800723a:	d307      	bcc.n	800724c <create_chain+0x88>
				ncl = 2;
 800723c:	2302      	movs	r3, #2
 800723e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007240:	69fa      	ldr	r2, [r7, #28]
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	429a      	cmp	r2, r3
 8007246:	d901      	bls.n	800724c <create_chain+0x88>
 8007248:	2300      	movs	r3, #0
 800724a:	e04f      	b.n	80072ec <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800724c:	69f9      	ldr	r1, [r7, #28]
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7ff fdc7 	bl	8006de2 <get_fat>
 8007254:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00e      	beq.n	800727a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d003      	beq.n	800726a <create_chain+0xa6>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007268:	d101      	bne.n	800726e <create_chain+0xaa>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	e03e      	b.n	80072ec <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800726e:	69fa      	ldr	r2, [r7, #28]
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	429a      	cmp	r2, r3
 8007274:	d1da      	bne.n	800722c <create_chain+0x68>
 8007276:	2300      	movs	r3, #0
 8007278:	e038      	b.n	80072ec <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800727a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800727c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007280:	69f9      	ldr	r1, [r7, #28]
 8007282:	6938      	ldr	r0, [r7, #16]
 8007284:	f7ff fe52 	bl	8006f2c <put_fat>
 8007288:	4603      	mov	r3, r0
 800728a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800728c:	7dfb      	ldrb	r3, [r7, #23]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d109      	bne.n	80072a6 <create_chain+0xe2>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d006      	beq.n	80072a6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	6839      	ldr	r1, [r7, #0]
 800729c:	6938      	ldr	r0, [r7, #16]
 800729e:	f7ff fe45 	bl	8006f2c <put_fat>
 80072a2:	4603      	mov	r3, r0
 80072a4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80072a6:	7dfb      	ldrb	r3, [r7, #23]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d116      	bne.n	80072da <create_chain+0x116>
		fs->last_clst = ncl;
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	691a      	ldr	r2, [r3, #16]
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	3b02      	subs	r3, #2
 80072bc:	429a      	cmp	r2, r3
 80072be:	d804      	bhi.n	80072ca <create_chain+0x106>
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	691b      	ldr	r3, [r3, #16]
 80072c4:	1e5a      	subs	r2, r3, #1
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	791b      	ldrb	r3, [r3, #4]
 80072ce:	f043 0301 	orr.w	r3, r3, #1
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	711a      	strb	r2, [r3, #4]
 80072d8:	e007      	b.n	80072ea <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80072da:	7dfb      	ldrb	r3, [r7, #23]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d102      	bne.n	80072e6 <create_chain+0x122>
 80072e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80072e4:	e000      	b.n	80072e8 <create_chain+0x124>
 80072e6:	2301      	movs	r3, #1
 80072e8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80072ea:	69fb      	ldr	r3, [r7, #28]
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3720      	adds	r7, #32
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007308:	3304      	adds	r3, #4
 800730a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	0a5b      	lsrs	r3, r3, #9
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	8952      	ldrh	r2, [r2, #10]
 8007314:	fbb3 f3f2 	udiv	r3, r3, r2
 8007318:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	1d1a      	adds	r2, r3, #4
 800731e:	613a      	str	r2, [r7, #16]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <clmt_clust+0x3a>
 800732a:	2300      	movs	r3, #0
 800732c:	e010      	b.n	8007350 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	429a      	cmp	r2, r3
 8007334:	d307      	bcc.n	8007346 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007336:	697a      	ldr	r2, [r7, #20]
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	1ad3      	subs	r3, r2, r3
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	3304      	adds	r3, #4
 8007342:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007344:	e7e9      	b.n	800731a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007346:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	4413      	add	r3, r2
}
 8007350:	4618      	mov	r0, r3
 8007352:	371c      	adds	r7, #28
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007372:	d204      	bcs.n	800737e <dir_sdi+0x22>
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	f003 031f 	and.w	r3, r3, #31
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <dir_sdi+0x26>
		return FR_INT_ERR;
 800737e:	2302      	movs	r3, #2
 8007380:	e063      	b.n	800744a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	683a      	ldr	r2, [r7, #0]
 8007386:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d106      	bne.n	80073a2 <dir_sdi+0x46>
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b02      	cmp	r3, #2
 800739a:	d902      	bls.n	80073a2 <dir_sdi+0x46>
		clst = fs->dirbase;
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10c      	bne.n	80073c2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	095b      	lsrs	r3, r3, #5
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	8912      	ldrh	r2, [r2, #8]
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d301      	bcc.n	80073b8 <dir_sdi+0x5c>
 80073b4:	2302      	movs	r3, #2
 80073b6:	e048      	b.n	800744a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	61da      	str	r2, [r3, #28]
 80073c0:	e029      	b.n	8007416 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	895b      	ldrh	r3, [r3, #10]
 80073c6:	025b      	lsls	r3, r3, #9
 80073c8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80073ca:	e019      	b.n	8007400 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6979      	ldr	r1, [r7, #20]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff fd06 	bl	8006de2 <get_fat>
 80073d6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073de:	d101      	bne.n	80073e4 <dir_sdi+0x88>
 80073e0:	2301      	movs	r3, #1
 80073e2:	e032      	b.n	800744a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d904      	bls.n	80073f4 <dir_sdi+0x98>
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	697a      	ldr	r2, [r7, #20]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d301      	bcc.n	80073f8 <dir_sdi+0x9c>
 80073f4:	2302      	movs	r3, #2
 80073f6:	e028      	b.n	800744a <dir_sdi+0xee>
			ofs -= csz;
 80073f8:	683a      	ldr	r2, [r7, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	429a      	cmp	r2, r3
 8007406:	d2e1      	bcs.n	80073cc <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007408:	6979      	ldr	r1, [r7, #20]
 800740a:	6938      	ldr	r0, [r7, #16]
 800740c:	f7ff fcca 	bl	8006da4 <clust2sect>
 8007410:	4602      	mov	r2, r0
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	69db      	ldr	r3, [r3, #28]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d101      	bne.n	8007428 <dir_sdi+0xcc>
 8007424:	2302      	movs	r3, #2
 8007426:	e010      	b.n	800744a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	69da      	ldr	r2, [r3, #28]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	0a5b      	lsrs	r3, r3, #9
 8007430:	441a      	add	r2, r3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007442:	441a      	add	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b086      	sub	sp, #24
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	695b      	ldr	r3, [r3, #20]
 8007466:	3320      	adds	r3, #32
 8007468:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	69db      	ldr	r3, [r3, #28]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d003      	beq.n	800747a <dir_next+0x28>
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007478:	d301      	bcc.n	800747e <dir_next+0x2c>
 800747a:	2304      	movs	r3, #4
 800747c:	e0aa      	b.n	80075d4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007484:	2b00      	cmp	r3, #0
 8007486:	f040 8098 	bne.w	80075ba <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	095b      	lsrs	r3, r3, #5
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	8912      	ldrh	r2, [r2, #8]
 80074a4:	4293      	cmp	r3, r2
 80074a6:	f0c0 8088 	bcc.w	80075ba <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	61da      	str	r2, [r3, #28]
 80074b0:	2304      	movs	r3, #4
 80074b2:	e08f      	b.n	80075d4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	0a5b      	lsrs	r3, r3, #9
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	8952      	ldrh	r2, [r2, #10]
 80074bc:	3a01      	subs	r2, #1
 80074be:	4013      	ands	r3, r2
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d17a      	bne.n	80075ba <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	4619      	mov	r1, r3
 80074cc:	4610      	mov	r0, r2
 80074ce:	f7ff fc88 	bl	8006de2 <get_fat>
 80074d2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d801      	bhi.n	80074de <dir_next+0x8c>
 80074da:	2302      	movs	r3, #2
 80074dc:	e07a      	b.n	80075d4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074e4:	d101      	bne.n	80074ea <dir_next+0x98>
 80074e6:	2301      	movs	r3, #1
 80074e8:	e074      	b.n	80075d4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	695b      	ldr	r3, [r3, #20]
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d358      	bcc.n	80075a6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d104      	bne.n	8007504 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	61da      	str	r2, [r3, #28]
 8007500:	2304      	movs	r3, #4
 8007502:	e067      	b.n	80075d4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	4619      	mov	r1, r3
 800750c:	4610      	mov	r0, r2
 800750e:	f7ff fe59 	bl	80071c4 <create_chain>
 8007512:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <dir_next+0xcc>
 800751a:	2307      	movs	r3, #7
 800751c:	e05a      	b.n	80075d4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d101      	bne.n	8007528 <dir_next+0xd6>
 8007524:	2302      	movs	r3, #2
 8007526:	e055      	b.n	80075d4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800752e:	d101      	bne.n	8007534 <dir_next+0xe2>
 8007530:	2301      	movs	r3, #1
 8007532:	e04f      	b.n	80075d4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f7ff fb55 	bl	8006be4 <sync_window>
 800753a:	4603      	mov	r3, r0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d001      	beq.n	8007544 <dir_next+0xf2>
 8007540:	2301      	movs	r3, #1
 8007542:	e047      	b.n	80075d4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	3330      	adds	r3, #48	; 0x30
 8007548:	f44f 7200 	mov.w	r2, #512	; 0x200
 800754c:	2100      	movs	r1, #0
 800754e:	4618      	mov	r0, r3
 8007550:	f7ff f97f 	bl	8006852 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007554:	2300      	movs	r3, #0
 8007556:	613b      	str	r3, [r7, #16]
 8007558:	6979      	ldr	r1, [r7, #20]
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f7ff fc22 	bl	8006da4 <clust2sect>
 8007560:	4602      	mov	r2, r0
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	62da      	str	r2, [r3, #44]	; 0x2c
 8007566:	e012      	b.n	800758e <dir_next+0x13c>
						fs->wflag = 1;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2201      	movs	r2, #1
 800756c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f7ff fb38 	bl	8006be4 <sync_window>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <dir_next+0x12c>
 800757a:	2301      	movs	r3, #1
 800757c:	e02a      	b.n	80075d4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	3301      	adds	r3, #1
 8007582:	613b      	str	r3, [r7, #16]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	62da      	str	r2, [r3, #44]	; 0x2c
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	895b      	ldrh	r3, [r3, #10]
 8007592:	461a      	mov	r2, r3
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	4293      	cmp	r3, r2
 8007598:	d3e6      	bcc.n	8007568 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad2      	subs	r2, r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80075ac:	6979      	ldr	r1, [r7, #20]
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f7ff fbf8 	bl	8006da4 <clust2sect>
 80075b4:	4602      	mov	r2, r0
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075cc:	441a      	add	r2, r3
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3718      	adds	r7, #24
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b086      	sub	sp, #24
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80075ec:	2100      	movs	r1, #0
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7ff feb4 	bl	800735c <dir_sdi>
 80075f4:	4603      	mov	r3, r0
 80075f6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80075f8:	7dfb      	ldrb	r3, [r7, #23]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d12b      	bne.n	8007656 <dir_alloc+0x7a>
		n = 0;
 80075fe:	2300      	movs	r3, #0
 8007600:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	69db      	ldr	r3, [r3, #28]
 8007606:	4619      	mov	r1, r3
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f7ff fb2f 	bl	8006c6c <move_window>
 800760e:	4603      	mov	r3, r0
 8007610:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007612:	7dfb      	ldrb	r3, [r7, #23]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d11d      	bne.n	8007654 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a1b      	ldr	r3, [r3, #32]
 800761c:	781b      	ldrb	r3, [r3, #0]
 800761e:	2be5      	cmp	r3, #229	; 0xe5
 8007620:	d004      	beq.n	800762c <dir_alloc+0x50>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d107      	bne.n	800763c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	3301      	adds	r3, #1
 8007630:	613b      	str	r3, [r7, #16]
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	429a      	cmp	r2, r3
 8007638:	d102      	bne.n	8007640 <dir_alloc+0x64>
 800763a:	e00c      	b.n	8007656 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800763c:	2300      	movs	r3, #0
 800763e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007640:	2101      	movs	r1, #1
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7ff ff05 	bl	8007452 <dir_next>
 8007648:	4603      	mov	r3, r0
 800764a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800764c:	7dfb      	ldrb	r3, [r7, #23]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d0d7      	beq.n	8007602 <dir_alloc+0x26>
 8007652:	e000      	b.n	8007656 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007654:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007656:	7dfb      	ldrb	r3, [r7, #23]
 8007658:	2b04      	cmp	r3, #4
 800765a:	d101      	bne.n	8007660 <dir_alloc+0x84>
 800765c:	2307      	movs	r3, #7
 800765e:	75fb      	strb	r3, [r7, #23]
	return res;
 8007660:	7dfb      	ldrb	r3, [r7, #23]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	331a      	adds	r3, #26
 8007678:	4618      	mov	r0, r3
 800767a:	f7ff f847 	bl	800670c <ld_word>
 800767e:	4603      	mov	r3, r0
 8007680:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d109      	bne.n	800769e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	3314      	adds	r3, #20
 800768e:	4618      	mov	r0, r3
 8007690:	f7ff f83c 	bl	800670c <ld_word>
 8007694:	4603      	mov	r3, r0
 8007696:	041b      	lsls	r3, r3, #16
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	4313      	orrs	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800769e:	68fb      	ldr	r3, [r7, #12]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	331a      	adds	r3, #26
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	b292      	uxth	r2, r2
 80076bc:	4611      	mov	r1, r2
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff f85f 	bl	8006782 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	2b03      	cmp	r3, #3
 80076ca:	d109      	bne.n	80076e0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f103 0214 	add.w	r2, r3, #20
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	0c1b      	lsrs	r3, r3, #16
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	4619      	mov	r1, r3
 80076da:	4610      	mov	r0, r2
 80076dc:	f7ff f851 	bl	8006782 <st_word>
	}
}
 80076e0:	bf00      	nop
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80076f6:	2100      	movs	r1, #0
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7ff fe2f 	bl	800735c <dir_sdi>
 80076fe:	4603      	mov	r3, r0
 8007700:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007702:	7dfb      	ldrb	r3, [r7, #23]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <dir_find+0x24>
 8007708:	7dfb      	ldrb	r3, [r7, #23]
 800770a:	e03e      	b.n	800778a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	69db      	ldr	r3, [r3, #28]
 8007710:	4619      	mov	r1, r3
 8007712:	6938      	ldr	r0, [r7, #16]
 8007714:	f7ff faaa 	bl	8006c6c <move_window>
 8007718:	4603      	mov	r3, r0
 800771a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800771c:	7dfb      	ldrb	r3, [r7, #23]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d12f      	bne.n	8007782 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800772a:	7bfb      	ldrb	r3, [r7, #15]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d102      	bne.n	8007736 <dir_find+0x4e>
 8007730:	2304      	movs	r3, #4
 8007732:	75fb      	strb	r3, [r7, #23]
 8007734:	e028      	b.n	8007788 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a1b      	ldr	r3, [r3, #32]
 800773a:	330b      	adds	r3, #11
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007742:	b2da      	uxtb	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a1b      	ldr	r3, [r3, #32]
 800774c:	330b      	adds	r3, #11
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	f003 0308 	and.w	r3, r3, #8
 8007754:	2b00      	cmp	r3, #0
 8007756:	d10a      	bne.n	800776e <dir_find+0x86>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a18      	ldr	r0, [r3, #32]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3324      	adds	r3, #36	; 0x24
 8007760:	220b      	movs	r2, #11
 8007762:	4619      	mov	r1, r3
 8007764:	f7ff f88f 	bl	8006886 <mem_cmp>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00b      	beq.n	8007786 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800776e:	2100      	movs	r1, #0
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f7ff fe6e 	bl	8007452 <dir_next>
 8007776:	4603      	mov	r3, r0
 8007778:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800777a:	7dfb      	ldrb	r3, [r7, #23]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d0c5      	beq.n	800770c <dir_find+0x24>
 8007780:	e002      	b.n	8007788 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007782:	bf00      	nop
 8007784:	e000      	b.n	8007788 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007786:	bf00      	nop

	return res;
 8007788:	7dfb      	ldrb	r3, [r7, #23]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b084      	sub	sp, #16
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80077a0:	2101      	movs	r1, #1
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f7ff ff1a 	bl	80075dc <dir_alloc>
 80077a8:	4603      	mov	r3, r0
 80077aa:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80077ac:	7bfb      	ldrb	r3, [r7, #15]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d11c      	bne.n	80077ec <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	4619      	mov	r1, r3
 80077b8:	68b8      	ldr	r0, [r7, #8]
 80077ba:	f7ff fa57 	bl	8006c6c <move_window>
 80077be:	4603      	mov	r3, r0
 80077c0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80077c2:	7bfb      	ldrb	r3, [r7, #15]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d111      	bne.n	80077ec <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	2220      	movs	r2, #32
 80077ce:	2100      	movs	r1, #0
 80077d0:	4618      	mov	r0, r3
 80077d2:	f7ff f83e 	bl	8006852 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a18      	ldr	r0, [r3, #32]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	3324      	adds	r3, #36	; 0x24
 80077de:	220b      	movs	r2, #11
 80077e0:	4619      	mov	r1, r3
 80077e2:	f7ff f815 	bl	8006810 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	2201      	movs	r2, #1
 80077ea:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80077ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
	...

080077f8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b088      	sub	sp, #32
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	60fb      	str	r3, [r7, #12]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	3324      	adds	r3, #36	; 0x24
 800780c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800780e:	220b      	movs	r2, #11
 8007810:	2120      	movs	r1, #32
 8007812:	68b8      	ldr	r0, [r7, #8]
 8007814:	f7ff f81d 	bl	8006852 <mem_set>
	si = i = 0; ni = 8;
 8007818:	2300      	movs	r3, #0
 800781a:	613b      	str	r3, [r7, #16]
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	617b      	str	r3, [r7, #20]
 8007820:	2308      	movs	r3, #8
 8007822:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	1c5a      	adds	r2, r3, #1
 8007828:	617a      	str	r2, [r7, #20]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	4413      	add	r3, r2
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007832:	7ffb      	ldrb	r3, [r7, #31]
 8007834:	2b20      	cmp	r3, #32
 8007836:	d94e      	bls.n	80078d6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007838:	7ffb      	ldrb	r3, [r7, #31]
 800783a:	2b2f      	cmp	r3, #47	; 0x2f
 800783c:	d006      	beq.n	800784c <create_name+0x54>
 800783e:	7ffb      	ldrb	r3, [r7, #31]
 8007840:	2b5c      	cmp	r3, #92	; 0x5c
 8007842:	d110      	bne.n	8007866 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007844:	e002      	b.n	800784c <create_name+0x54>
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	3301      	adds	r3, #1
 800784a:	617b      	str	r3, [r7, #20]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	4413      	add	r3, r2
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	2b2f      	cmp	r3, #47	; 0x2f
 8007856:	d0f6      	beq.n	8007846 <create_name+0x4e>
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	4413      	add	r3, r2
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	2b5c      	cmp	r3, #92	; 0x5c
 8007862:	d0f0      	beq.n	8007846 <create_name+0x4e>
			break;
 8007864:	e038      	b.n	80078d8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007866:	7ffb      	ldrb	r3, [r7, #31]
 8007868:	2b2e      	cmp	r3, #46	; 0x2e
 800786a:	d003      	beq.n	8007874 <create_name+0x7c>
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	429a      	cmp	r2, r3
 8007872:	d30c      	bcc.n	800788e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	2b0b      	cmp	r3, #11
 8007878:	d002      	beq.n	8007880 <create_name+0x88>
 800787a:	7ffb      	ldrb	r3, [r7, #31]
 800787c:	2b2e      	cmp	r3, #46	; 0x2e
 800787e:	d001      	beq.n	8007884 <create_name+0x8c>
 8007880:	2306      	movs	r3, #6
 8007882:	e044      	b.n	800790e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007884:	2308      	movs	r3, #8
 8007886:	613b      	str	r3, [r7, #16]
 8007888:	230b      	movs	r3, #11
 800788a:	61bb      	str	r3, [r7, #24]
			continue;
 800788c:	e022      	b.n	80078d4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800788e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007892:	2b00      	cmp	r3, #0
 8007894:	da04      	bge.n	80078a0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007896:	7ffb      	ldrb	r3, [r7, #31]
 8007898:	3b80      	subs	r3, #128	; 0x80
 800789a:	4a1f      	ldr	r2, [pc, #124]	; (8007918 <create_name+0x120>)
 800789c:	5cd3      	ldrb	r3, [r2, r3]
 800789e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80078a0:	7ffb      	ldrb	r3, [r7, #31]
 80078a2:	4619      	mov	r1, r3
 80078a4:	481d      	ldr	r0, [pc, #116]	; (800791c <create_name+0x124>)
 80078a6:	f7ff f815 	bl	80068d4 <chk_chr>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <create_name+0xbc>
 80078b0:	2306      	movs	r3, #6
 80078b2:	e02c      	b.n	800790e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80078b4:	7ffb      	ldrb	r3, [r7, #31]
 80078b6:	2b60      	cmp	r3, #96	; 0x60
 80078b8:	d905      	bls.n	80078c6 <create_name+0xce>
 80078ba:	7ffb      	ldrb	r3, [r7, #31]
 80078bc:	2b7a      	cmp	r3, #122	; 0x7a
 80078be:	d802      	bhi.n	80078c6 <create_name+0xce>
 80078c0:	7ffb      	ldrb	r3, [r7, #31]
 80078c2:	3b20      	subs	r3, #32
 80078c4:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	613a      	str	r2, [r7, #16]
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	4413      	add	r3, r2
 80078d0:	7ffa      	ldrb	r2, [r7, #31]
 80078d2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80078d4:	e7a6      	b.n	8007824 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80078d6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	441a      	add	r2, r3
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d101      	bne.n	80078ec <create_name+0xf4>
 80078e8:	2306      	movs	r3, #6
 80078ea:	e010      	b.n	800790e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	2be5      	cmp	r3, #229	; 0xe5
 80078f2:	d102      	bne.n	80078fa <create_name+0x102>
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2205      	movs	r2, #5
 80078f8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80078fa:	7ffb      	ldrb	r3, [r7, #31]
 80078fc:	2b20      	cmp	r3, #32
 80078fe:	d801      	bhi.n	8007904 <create_name+0x10c>
 8007900:	2204      	movs	r2, #4
 8007902:	e000      	b.n	8007906 <create_name+0x10e>
 8007904:	2200      	movs	r2, #0
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	330b      	adds	r3, #11
 800790a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800790c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800790e:	4618      	mov	r0, r3
 8007910:	3720      	adds	r7, #32
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	08008c40 	.word	0x08008c40
 800791c:	080089c4 	.word	0x080089c4

08007920 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007934:	e002      	b.n	800793c <follow_path+0x1c>
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	3301      	adds	r3, #1
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	2b2f      	cmp	r3, #47	; 0x2f
 8007942:	d0f8      	beq.n	8007936 <follow_path+0x16>
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	2b5c      	cmp	r3, #92	; 0x5c
 800794a:	d0f4      	beq.n	8007936 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	2200      	movs	r2, #0
 8007950:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	2b1f      	cmp	r3, #31
 8007958:	d80a      	bhi.n	8007970 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2280      	movs	r2, #128	; 0x80
 800795e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007962:	2100      	movs	r1, #0
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff fcf9 	bl	800735c <dir_sdi>
 800796a:	4603      	mov	r3, r0
 800796c:	75fb      	strb	r3, [r7, #23]
 800796e:	e043      	b.n	80079f8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007970:	463b      	mov	r3, r7
 8007972:	4619      	mov	r1, r3
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f7ff ff3f 	bl	80077f8 <create_name>
 800797a:	4603      	mov	r3, r0
 800797c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800797e:	7dfb      	ldrb	r3, [r7, #23]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d134      	bne.n	80079ee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7ff feaf 	bl	80076e8 <dir_find>
 800798a:	4603      	mov	r3, r0
 800798c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007994:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007996:	7dfb      	ldrb	r3, [r7, #23]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800799c:	7dfb      	ldrb	r3, [r7, #23]
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d127      	bne.n	80079f2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80079a2:	7afb      	ldrb	r3, [r7, #11]
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d122      	bne.n	80079f2 <follow_path+0xd2>
 80079ac:	2305      	movs	r3, #5
 80079ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80079b0:	e01f      	b.n	80079f2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80079b2:	7afb      	ldrb	r3, [r7, #11]
 80079b4:	f003 0304 	and.w	r3, r3, #4
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d11c      	bne.n	80079f6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	799b      	ldrb	r3, [r3, #6]
 80079c0:	f003 0310 	and.w	r3, r3, #16
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d102      	bne.n	80079ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 80079c8:	2305      	movs	r3, #5
 80079ca:	75fb      	strb	r3, [r7, #23]
 80079cc:	e014      	b.n	80079f8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	695b      	ldr	r3, [r3, #20]
 80079d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079dc:	4413      	add	r3, r2
 80079de:	4619      	mov	r1, r3
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f7ff fe42 	bl	800766a <ld_clust>
 80079e6:	4602      	mov	r2, r0
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80079ec:	e7c0      	b.n	8007970 <follow_path+0x50>
			if (res != FR_OK) break;
 80079ee:	bf00      	nop
 80079f0:	e002      	b.n	80079f8 <follow_path+0xd8>
				break;
 80079f2:	bf00      	nop
 80079f4:	e000      	b.n	80079f8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80079f6:	bf00      	nop
			}
		}
	}

	return res;
 80079f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3718      	adds	r7, #24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b087      	sub	sp, #28
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007a0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a0e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d031      	beq.n	8007a7c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	617b      	str	r3, [r7, #20]
 8007a1e:	e002      	b.n	8007a26 <get_ldnumber+0x24>
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	3301      	adds	r3, #1
 8007a24:	617b      	str	r3, [r7, #20]
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	2b20      	cmp	r3, #32
 8007a2c:	d903      	bls.n	8007a36 <get_ldnumber+0x34>
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	2b3a      	cmp	r3, #58	; 0x3a
 8007a34:	d1f4      	bne.n	8007a20 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	2b3a      	cmp	r3, #58	; 0x3a
 8007a3c:	d11c      	bne.n	8007a78 <get_ldnumber+0x76>
			tp = *path;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	60fa      	str	r2, [r7, #12]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	3b30      	subs	r3, #48	; 0x30
 8007a4e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	2b09      	cmp	r3, #9
 8007a54:	d80e      	bhi.n	8007a74 <get_ldnumber+0x72>
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d10a      	bne.n	8007a74 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d107      	bne.n	8007a74 <get_ldnumber+0x72>
					vol = (int)i;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	617b      	str	r3, [r7, #20]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	697a      	ldr	r2, [r7, #20]
 8007a72:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	e002      	b.n	8007a7e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007a78:	2300      	movs	r3, #0
 8007a7a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007a7c:	693b      	ldr	r3, [r7, #16]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	371c      	adds	r7, #28
 8007a82:	46bd      	mov	sp, r7
 8007a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a88:	4770      	bx	lr
	...

08007a8c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	70da      	strb	r2, [r3, #3]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007aa2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007aa4:	6839      	ldr	r1, [r7, #0]
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7ff f8e0 	bl	8006c6c <move_window>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d001      	beq.n	8007ab6 <check_fs+0x2a>
 8007ab2:	2304      	movs	r3, #4
 8007ab4:	e038      	b.n	8007b28 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	3330      	adds	r3, #48	; 0x30
 8007aba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fe fe24 	bl	800670c <ld_word>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d001      	beq.n	8007ad4 <check_fs+0x48>
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e029      	b.n	8007b28 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ada:	2be9      	cmp	r3, #233	; 0xe9
 8007adc:	d009      	beq.n	8007af2 <check_fs+0x66>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007ae4:	2beb      	cmp	r3, #235	; 0xeb
 8007ae6:	d11e      	bne.n	8007b26 <check_fs+0x9a>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007aee:	2b90      	cmp	r3, #144	; 0x90
 8007af0:	d119      	bne.n	8007b26 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	3330      	adds	r3, #48	; 0x30
 8007af6:	3336      	adds	r3, #54	; 0x36
 8007af8:	4618      	mov	r0, r3
 8007afa:	f7fe fe1f 	bl	800673c <ld_dword>
 8007afe:	4603      	mov	r3, r0
 8007b00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007b04:	4a0a      	ldr	r2, [pc, #40]	; (8007b30 <check_fs+0xa4>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d101      	bne.n	8007b0e <check_fs+0x82>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e00c      	b.n	8007b28 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	3330      	adds	r3, #48	; 0x30
 8007b12:	3352      	adds	r3, #82	; 0x52
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe fe11 	bl	800673c <ld_dword>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <check_fs+0xa8>)
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d101      	bne.n	8007b26 <check_fs+0x9a>
 8007b22:	2300      	movs	r3, #0
 8007b24:	e000      	b.n	8007b28 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007b26:	2302      	movs	r3, #2
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	00544146 	.word	0x00544146
 8007b34:	33544146 	.word	0x33544146

08007b38 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b096      	sub	sp, #88	; 0x58
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	4613      	mov	r3, r2
 8007b44:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f7ff ff58 	bl	8007a02 <get_ldnumber>
 8007b52:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	da01      	bge.n	8007b5e <find_volume+0x26>
 8007b5a:	230b      	movs	r3, #11
 8007b5c:	e22e      	b.n	8007fbc <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007b5e:	4aa8      	ldr	r2, [pc, #672]	; (8007e00 <find_volume+0x2c8>)
 8007b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b66:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d101      	bne.n	8007b72 <find_volume+0x3a>
 8007b6e:	230c      	movs	r3, #12
 8007b70:	e224      	b.n	8007fbc <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b76:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007b78:	79fb      	ldrb	r3, [r7, #7]
 8007b7a:	f023 0301 	bic.w	r3, r3, #1
 8007b7e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01a      	beq.n	8007bbe <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8a:	785b      	ldrb	r3, [r3, #1]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fe fd1f 	bl	80065d0 <disk_status>
 8007b92:	4603      	mov	r3, r0
 8007b94:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007b98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10c      	bne.n	8007bbe <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007ba4:	79fb      	ldrb	r3, [r7, #7]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d007      	beq.n	8007bba <find_volume+0x82>
 8007baa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bae:	f003 0304 	and.w	r3, r3, #4
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007bb6:	230a      	movs	r3, #10
 8007bb8:	e200      	b.n	8007fbc <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8007bba:	2300      	movs	r3, #0
 8007bbc:	e1fe      	b.n	8007fbc <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bce:	785b      	ldrb	r3, [r3, #1]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fe fd17 	bl	8006604 <disk_initialize>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007bdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d001      	beq.n	8007bec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007be8:	2303      	movs	r3, #3
 8007bea:	e1e7      	b.n	8007fbc <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007bec:	79fb      	ldrb	r3, [r7, #7]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d007      	beq.n	8007c02 <find_volume+0xca>
 8007bf2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bf6:	f003 0304 	and.w	r3, r3, #4
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007bfe:	230a      	movs	r3, #10
 8007c00:	e1dc      	b.n	8007fbc <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007c02:	2300      	movs	r3, #0
 8007c04:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007c06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007c08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007c0a:	f7ff ff3f 	bl	8007a8c <check_fs>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007c14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d14b      	bne.n	8007cb4 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	643b      	str	r3, [r7, #64]	; 0x40
 8007c20:	e01f      	b.n	8007c62 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c24:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007c28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c2a:	011b      	lsls	r3, r3, #4
 8007c2c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007c30:	4413      	add	r3, r2
 8007c32:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c36:	3304      	adds	r3, #4
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d006      	beq.n	8007c4c <find_volume+0x114>
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c40:	3308      	adds	r3, #8
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7fe fd7a 	bl	800673c <ld_dword>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	e000      	b.n	8007c4e <find_volume+0x116>
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007c56:	440b      	add	r3, r1
 8007c58:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c5e:	3301      	adds	r3, #1
 8007c60:	643b      	str	r3, [r7, #64]	; 0x40
 8007c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c64:	2b03      	cmp	r3, #3
 8007c66:	d9dc      	bls.n	8007c22 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007c68:	2300      	movs	r3, #0
 8007c6a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d002      	beq.n	8007c78 <find_volume+0x140>
 8007c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c74:	3b01      	subs	r3, #1
 8007c76:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007c80:	4413      	add	r3, r2
 8007c82:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007c86:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d005      	beq.n	8007c9a <find_volume+0x162>
 8007c8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007c90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007c92:	f7ff fefb 	bl	8007a8c <check_fs>
 8007c96:	4603      	mov	r3, r0
 8007c98:	e000      	b.n	8007c9c <find_volume+0x164>
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007ca0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d905      	bls.n	8007cb4 <find_volume+0x17c>
 8007ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007caa:	3301      	adds	r3, #1
 8007cac:	643b      	str	r3, [r7, #64]	; 0x40
 8007cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	d9e1      	bls.n	8007c78 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007cb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cb8:	2b04      	cmp	r3, #4
 8007cba:	d101      	bne.n	8007cc0 <find_volume+0x188>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	e17d      	b.n	8007fbc <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007cc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d901      	bls.n	8007ccc <find_volume+0x194>
 8007cc8:	230d      	movs	r3, #13
 8007cca:	e177      	b.n	8007fbc <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cce:	3330      	adds	r3, #48	; 0x30
 8007cd0:	330b      	adds	r3, #11
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7fe fd1a 	bl	800670c <ld_word>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cde:	d001      	beq.n	8007ce4 <find_volume+0x1ac>
 8007ce0:	230d      	movs	r3, #13
 8007ce2:	e16b      	b.n	8007fbc <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ce6:	3330      	adds	r3, #48	; 0x30
 8007ce8:	3316      	adds	r3, #22
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe fd0e 	bl	800670c <ld_word>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007cf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d106      	bne.n	8007d08 <find_volume+0x1d0>
 8007cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfc:	3330      	adds	r3, #48	; 0x30
 8007cfe:	3324      	adds	r3, #36	; 0x24
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7fe fd1b 	bl	800673c <ld_dword>
 8007d06:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d0c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d10:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d16:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1a:	789b      	ldrb	r3, [r3, #2]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d005      	beq.n	8007d2c <find_volume+0x1f4>
 8007d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d22:	789b      	ldrb	r3, [r3, #2]
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d001      	beq.n	8007d2c <find_volume+0x1f4>
 8007d28:	230d      	movs	r3, #13
 8007d2a:	e147      	b.n	8007fbc <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2e:	789b      	ldrb	r3, [r3, #2]
 8007d30:	461a      	mov	r2, r3
 8007d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d34:	fb02 f303 	mul.w	r3, r2, r3
 8007d38:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d44:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d48:	895b      	ldrh	r3, [r3, #10]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d008      	beq.n	8007d60 <find_volume+0x228>
 8007d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d50:	895b      	ldrh	r3, [r3, #10]
 8007d52:	461a      	mov	r2, r3
 8007d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d56:	895b      	ldrh	r3, [r3, #10]
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d001      	beq.n	8007d64 <find_volume+0x22c>
 8007d60:	230d      	movs	r3, #13
 8007d62:	e12b      	b.n	8007fbc <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d66:	3330      	adds	r3, #48	; 0x30
 8007d68:	3311      	adds	r3, #17
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fe fcce 	bl	800670c <ld_word>
 8007d70:	4603      	mov	r3, r0
 8007d72:	461a      	mov	r2, r3
 8007d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d76:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7a:	891b      	ldrh	r3, [r3, #8]
 8007d7c:	f003 030f 	and.w	r3, r3, #15
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <find_volume+0x252>
 8007d86:	230d      	movs	r3, #13
 8007d88:	e118      	b.n	8007fbc <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d8c:	3330      	adds	r3, #48	; 0x30
 8007d8e:	3313      	adds	r3, #19
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fe fcbb 	bl	800670c <ld_word>
 8007d96:	4603      	mov	r3, r0
 8007d98:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007d9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d106      	bne.n	8007dae <find_volume+0x276>
 8007da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da2:	3330      	adds	r3, #48	; 0x30
 8007da4:	3320      	adds	r3, #32
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fe fcc8 	bl	800673c <ld_dword>
 8007dac:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db0:	3330      	adds	r3, #48	; 0x30
 8007db2:	330e      	adds	r3, #14
 8007db4:	4618      	mov	r0, r3
 8007db6:	f7fe fca9 	bl	800670c <ld_word>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007dbe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <find_volume+0x290>
 8007dc4:	230d      	movs	r3, #13
 8007dc6:	e0f9      	b.n	8007fbc <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007dc8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dcc:	4413      	add	r3, r2
 8007dce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dd0:	8912      	ldrh	r2, [r2, #8]
 8007dd2:	0912      	lsrs	r2, r2, #4
 8007dd4:	b292      	uxth	r2, r2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007dda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d201      	bcs.n	8007de6 <find_volume+0x2ae>
 8007de2:	230d      	movs	r3, #13
 8007de4:	e0ea      	b.n	8007fbc <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007de6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dee:	8952      	ldrh	r2, [r2, #10]
 8007df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007df4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d103      	bne.n	8007e04 <find_volume+0x2cc>
 8007dfc:	230d      	movs	r3, #13
 8007dfe:	e0dd      	b.n	8007fbc <find_volume+0x484>
 8007e00:	2000004c 	.word	0x2000004c
		fmt = FS_FAT32;
 8007e04:	2303      	movs	r3, #3
 8007e06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d802      	bhi.n	8007e1a <find_volume+0x2e2>
 8007e14:	2302      	movs	r3, #2
 8007e16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d802      	bhi.n	8007e2a <find_volume+0x2f2>
 8007e24:	2301      	movs	r3, #1
 8007e26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2c:	1c9a      	adds	r2, r3, #2
 8007e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e30:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e36:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007e38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007e3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e3c:	441a      	add	r2, r3
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e40:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8007e42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e46:	441a      	add	r2, r3
 8007e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4a:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007e4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e50:	2b03      	cmp	r3, #3
 8007e52:	d11e      	bne.n	8007e92 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e56:	3330      	adds	r3, #48	; 0x30
 8007e58:	332a      	adds	r3, #42	; 0x2a
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f7fe fc56 	bl	800670c <ld_word>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d001      	beq.n	8007e6a <find_volume+0x332>
 8007e66:	230d      	movs	r3, #13
 8007e68:	e0a8      	b.n	8007fbc <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6c:	891b      	ldrh	r3, [r3, #8]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d001      	beq.n	8007e76 <find_volume+0x33e>
 8007e72:	230d      	movs	r3, #13
 8007e74:	e0a2      	b.n	8007fbc <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e78:	3330      	adds	r3, #48	; 0x30
 8007e7a:	332c      	adds	r3, #44	; 0x2c
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f7fe fc5d 	bl	800673c <ld_dword>
 8007e82:	4602      	mov	r2, r0
 8007e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e86:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8a:	695b      	ldr	r3, [r3, #20]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	647b      	str	r3, [r7, #68]	; 0x44
 8007e90:	e01f      	b.n	8007ed2 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e94:	891b      	ldrh	r3, [r3, #8]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <find_volume+0x366>
 8007e9a:	230d      	movs	r3, #13
 8007e9c:	e08e      	b.n	8007fbc <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea0:	6a1a      	ldr	r2, [r3, #32]
 8007ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ea4:	441a      	add	r2, r3
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007eaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d103      	bne.n	8007eba <find_volume+0x382>
 8007eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	005b      	lsls	r3, r3, #1
 8007eb8:	e00a      	b.n	8007ed0 <find_volume+0x398>
 8007eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ebc:	695a      	ldr	r2, [r3, #20]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	005b      	lsls	r3, r3, #1
 8007ec2:	4413      	add	r3, r2
 8007ec4:	085a      	lsrs	r2, r3, #1
 8007ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	f003 0301 	and.w	r3, r3, #1
 8007ece:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007ed0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ed8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007edc:	0a5b      	lsrs	r3, r3, #9
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d201      	bcs.n	8007ee6 <find_volume+0x3ae>
 8007ee2:	230d      	movs	r3, #13
 8007ee4:	e06a      	b.n	8007fbc <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007eec:	611a      	str	r2, [r3, #16]
 8007eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef0:	691a      	ldr	r2, [r3, #16]
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef4:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef8:	2280      	movs	r2, #128	; 0x80
 8007efa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007efc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f00:	2b03      	cmp	r3, #3
 8007f02:	d149      	bne.n	8007f98 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f06:	3330      	adds	r3, #48	; 0x30
 8007f08:	3330      	adds	r3, #48	; 0x30
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fe fbfe 	bl	800670c <ld_word>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d140      	bne.n	8007f98 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f18:	3301      	adds	r3, #1
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f1e:	f7fe fea5 	bl	8006c6c <move_window>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d137      	bne.n	8007f98 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8007f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f30:	3330      	adds	r3, #48	; 0x30
 8007f32:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7fe fbe8 	bl	800670c <ld_word>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	461a      	mov	r2, r3
 8007f40:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d127      	bne.n	8007f98 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4a:	3330      	adds	r3, #48	; 0x30
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7fe fbf5 	bl	800673c <ld_dword>
 8007f52:	4602      	mov	r2, r0
 8007f54:	4b1b      	ldr	r3, [pc, #108]	; (8007fc4 <find_volume+0x48c>)
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d11e      	bne.n	8007f98 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5c:	3330      	adds	r3, #48	; 0x30
 8007f5e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe fbea 	bl	800673c <ld_dword>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	4b17      	ldr	r3, [pc, #92]	; (8007fc8 <find_volume+0x490>)
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d113      	bne.n	8007f98 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f72:	3330      	adds	r3, #48	; 0x30
 8007f74:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7fe fbdf 	bl	800673c <ld_dword>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f82:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f86:	3330      	adds	r3, #48	; 0x30
 8007f88:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7fe fbd5 	bl	800673c <ld_dword>
 8007f92:	4602      	mov	r2, r0
 8007f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f96:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007f9e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007fa0:	4b0a      	ldr	r3, [pc, #40]	; (8007fcc <find_volume+0x494>)
 8007fa2:	881b      	ldrh	r3, [r3, #0]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	b29a      	uxth	r2, r3
 8007fa8:	4b08      	ldr	r3, [pc, #32]	; (8007fcc <find_volume+0x494>)
 8007faa:	801a      	strh	r2, [r3, #0]
 8007fac:	4b07      	ldr	r3, [pc, #28]	; (8007fcc <find_volume+0x494>)
 8007fae:	881a      	ldrh	r2, [r3, #0]
 8007fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007fb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007fb6:	f7fe fdf1 	bl	8006b9c <clear_lock>
#endif
	return FR_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3758      	adds	r7, #88	; 0x58
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	41615252 	.word	0x41615252
 8007fc8:	61417272 	.word	0x61417272
 8007fcc:	20000050 	.word	0x20000050

08007fd0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007fda:	2309      	movs	r3, #9
 8007fdc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d01c      	beq.n	800801e <validate+0x4e>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d018      	beq.n	800801e <validate+0x4e>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d013      	beq.n	800801e <validate+0x4e>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	889a      	ldrh	r2, [r3, #4]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	88db      	ldrh	r3, [r3, #6]
 8008000:	429a      	cmp	r2, r3
 8008002:	d10c      	bne.n	800801e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	785b      	ldrb	r3, [r3, #1]
 800800a:	4618      	mov	r0, r3
 800800c:	f7fe fae0 	bl	80065d0 <disk_status>
 8008010:	4603      	mov	r3, r0
 8008012:	f003 0301 	and.w	r3, r3, #1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <validate+0x4e>
			res = FR_OK;
 800801a:	2300      	movs	r3, #0
 800801c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800801e:	7bfb      	ldrb	r3, [r7, #15]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d102      	bne.n	800802a <validate+0x5a>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	e000      	b.n	800802c <validate+0x5c>
 800802a:	2300      	movs	r3, #0
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	6013      	str	r3, [r2, #0]
	return res;
 8008030:	7bfb      	ldrb	r3, [r7, #15]
}
 8008032:	4618      	mov	r0, r3
 8008034:	3710      	adds	r7, #16
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
	...

0800803c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	4613      	mov	r3, r2
 8008048:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800804e:	f107 0310 	add.w	r3, r7, #16
 8008052:	4618      	mov	r0, r3
 8008054:	f7ff fcd5 	bl	8007a02 <get_ldnumber>
 8008058:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	2b00      	cmp	r3, #0
 800805e:	da01      	bge.n	8008064 <f_mount+0x28>
 8008060:	230b      	movs	r3, #11
 8008062:	e02b      	b.n	80080bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008064:	4a17      	ldr	r2, [pc, #92]	; (80080c4 <f_mount+0x88>)
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800806c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800806e:	69bb      	ldr	r3, [r7, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d005      	beq.n	8008080 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008074:	69b8      	ldr	r0, [r7, #24]
 8008076:	f7fe fd91 	bl	8006b9c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	2200      	movs	r2, #0
 800807e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d002      	beq.n	800808c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	490d      	ldr	r1, [pc, #52]	; (80080c4 <f_mount+0x88>)
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d002      	beq.n	80080a2 <f_mount+0x66>
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d001      	beq.n	80080a6 <f_mount+0x6a>
 80080a2:	2300      	movs	r3, #0
 80080a4:	e00a      	b.n	80080bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80080a6:	f107 010c 	add.w	r1, r7, #12
 80080aa:	f107 0308 	add.w	r3, r7, #8
 80080ae:	2200      	movs	r2, #0
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7ff fd41 	bl	8007b38 <find_volume>
 80080b6:	4603      	mov	r3, r0
 80080b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80080ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3720      	adds	r7, #32
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	2000004c 	.word	0x2000004c

080080c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b098      	sub	sp, #96	; 0x60
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	4613      	mov	r3, r2
 80080d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <f_open+0x18>
 80080dc:	2309      	movs	r3, #9
 80080de:	e1ad      	b.n	800843c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80080e0:	79fb      	ldrb	r3, [r7, #7]
 80080e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80080e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80080e8:	79fa      	ldrb	r2, [r7, #7]
 80080ea:	f107 0110 	add.w	r1, r7, #16
 80080ee:	f107 0308 	add.w	r3, r7, #8
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7ff fd20 	bl	8007b38 <find_volume>
 80080f8:	4603      	mov	r3, r0
 80080fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80080fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008102:	2b00      	cmp	r3, #0
 8008104:	f040 8191 	bne.w	800842a <f_open+0x362>
		dj.obj.fs = fs;
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	f107 0314 	add.w	r3, r7, #20
 8008112:	4611      	mov	r1, r2
 8008114:	4618      	mov	r0, r3
 8008116:	f7ff fc03 	bl	8007920 <follow_path>
 800811a:	4603      	mov	r3, r0
 800811c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008120:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008124:	2b00      	cmp	r3, #0
 8008126:	d11a      	bne.n	800815e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008128:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800812c:	b25b      	sxtb	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	da03      	bge.n	800813a <f_open+0x72>
				res = FR_INVALID_NAME;
 8008132:	2306      	movs	r3, #6
 8008134:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008138:	e011      	b.n	800815e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800813a:	79fb      	ldrb	r3, [r7, #7]
 800813c:	f023 0301 	bic.w	r3, r3, #1
 8008140:	2b00      	cmp	r3, #0
 8008142:	bf14      	ite	ne
 8008144:	2301      	movne	r3, #1
 8008146:	2300      	moveq	r3, #0
 8008148:	b2db      	uxtb	r3, r3
 800814a:	461a      	mov	r2, r3
 800814c:	f107 0314 	add.w	r3, r7, #20
 8008150:	4611      	mov	r1, r2
 8008152:	4618      	mov	r0, r3
 8008154:	f7fe fbda 	bl	800690c <chk_lock>
 8008158:	4603      	mov	r3, r0
 800815a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800815e:	79fb      	ldrb	r3, [r7, #7]
 8008160:	f003 031c 	and.w	r3, r3, #28
 8008164:	2b00      	cmp	r3, #0
 8008166:	d07f      	beq.n	8008268 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008168:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800816c:	2b00      	cmp	r3, #0
 800816e:	d017      	beq.n	80081a0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008170:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008174:	2b04      	cmp	r3, #4
 8008176:	d10e      	bne.n	8008196 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008178:	f7fe fc24 	bl	80069c4 <enq_lock>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d006      	beq.n	8008190 <f_open+0xc8>
 8008182:	f107 0314 	add.w	r3, r7, #20
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff fb03 	bl	8007792 <dir_register>
 800818c:	4603      	mov	r3, r0
 800818e:	e000      	b.n	8008192 <f_open+0xca>
 8008190:	2312      	movs	r3, #18
 8008192:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008196:	79fb      	ldrb	r3, [r7, #7]
 8008198:	f043 0308 	orr.w	r3, r3, #8
 800819c:	71fb      	strb	r3, [r7, #7]
 800819e:	e010      	b.n	80081c2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80081a0:	7ebb      	ldrb	r3, [r7, #26]
 80081a2:	f003 0311 	and.w	r3, r3, #17
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <f_open+0xea>
					res = FR_DENIED;
 80081aa:	2307      	movs	r3, #7
 80081ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80081b0:	e007      	b.n	80081c2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80081b2:	79fb      	ldrb	r3, [r7, #7]
 80081b4:	f003 0304 	and.w	r3, r3, #4
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d002      	beq.n	80081c2 <f_open+0xfa>
 80081bc:	2308      	movs	r3, #8
 80081be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80081c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d168      	bne.n	800829c <f_open+0x1d4>
 80081ca:	79fb      	ldrb	r3, [r7, #7]
 80081cc:	f003 0308 	and.w	r3, r3, #8
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d063      	beq.n	800829c <f_open+0x1d4>
				dw = GET_FATTIME();
 80081d4:	f7fe f99e 	bl	8006514 <get_fattime>
 80081d8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80081da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081dc:	330e      	adds	r3, #14
 80081de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7fe fae9 	bl	80067b8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80081e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081e8:	3316      	adds	r3, #22
 80081ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80081ec:	4618      	mov	r0, r3
 80081ee:	f7fe fae3 	bl	80067b8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80081f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081f4:	330b      	adds	r3, #11
 80081f6:	2220      	movs	r2, #32
 80081f8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80081fe:	4611      	mov	r1, r2
 8008200:	4618      	mov	r0, r3
 8008202:	f7ff fa32 	bl	800766a <ld_clust>
 8008206:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800820c:	2200      	movs	r2, #0
 800820e:	4618      	mov	r0, r3
 8008210:	f7ff fa4a 	bl	80076a8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008216:	331c      	adds	r3, #28
 8008218:	2100      	movs	r1, #0
 800821a:	4618      	mov	r0, r3
 800821c:	f7fe facc 	bl	80067b8 <st_dword>
					fs->wflag = 1;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	2201      	movs	r2, #1
 8008224:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008228:	2b00      	cmp	r3, #0
 800822a:	d037      	beq.n	800829c <f_open+0x1d4>
						dw = fs->winsect;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008230:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008232:	f107 0314 	add.w	r3, r7, #20
 8008236:	2200      	movs	r2, #0
 8008238:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800823a:	4618      	mov	r0, r3
 800823c:	f7fe ff5d 	bl	80070fa <remove_chain>
 8008240:	4603      	mov	r3, r0
 8008242:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008246:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800824a:	2b00      	cmp	r3, #0
 800824c:	d126      	bne.n	800829c <f_open+0x1d4>
							res = move_window(fs, dw);
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe fd0a 	bl	8006c6c <move_window>
 8008258:	4603      	mov	r3, r0
 800825a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008262:	3a01      	subs	r2, #1
 8008264:	60da      	str	r2, [r3, #12]
 8008266:	e019      	b.n	800829c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008268:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800826c:	2b00      	cmp	r3, #0
 800826e:	d115      	bne.n	800829c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008270:	7ebb      	ldrb	r3, [r7, #26]
 8008272:	f003 0310 	and.w	r3, r3, #16
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <f_open+0x1ba>
					res = FR_NO_FILE;
 800827a:	2304      	movs	r3, #4
 800827c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008280:	e00c      	b.n	800829c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008282:	79fb      	ldrb	r3, [r7, #7]
 8008284:	f003 0302 	and.w	r3, r3, #2
 8008288:	2b00      	cmp	r3, #0
 800828a:	d007      	beq.n	800829c <f_open+0x1d4>
 800828c:	7ebb      	ldrb	r3, [r7, #26]
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	2b00      	cmp	r3, #0
 8008294:	d002      	beq.n	800829c <f_open+0x1d4>
						res = FR_DENIED;
 8008296:	2307      	movs	r3, #7
 8008298:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800829c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d128      	bne.n	80082f6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80082a4:	79fb      	ldrb	r3, [r7, #7]
 80082a6:	f003 0308 	and.w	r3, r3, #8
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d003      	beq.n	80082b6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80082ae:	79fb      	ldrb	r3, [r7, #7]
 80082b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082b4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80082be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80082c4:	79fb      	ldrb	r3, [r7, #7]
 80082c6:	f023 0301 	bic.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	bf14      	ite	ne
 80082ce:	2301      	movne	r3, #1
 80082d0:	2300      	moveq	r3, #0
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	461a      	mov	r2, r3
 80082d6:	f107 0314 	add.w	r3, r7, #20
 80082da:	4611      	mov	r1, r2
 80082dc:	4618      	mov	r0, r3
 80082de:	f7fe fb93 	bl	8006a08 <inc_lock>
 80082e2:	4602      	mov	r2, r0
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d102      	bne.n	80082f6 <f_open+0x22e>
 80082f0:	2302      	movs	r3, #2
 80082f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80082f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f040 8095 	bne.w	800842a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008304:	4611      	mov	r1, r2
 8008306:	4618      	mov	r0, r3
 8008308:	f7ff f9af 	bl	800766a <ld_clust>
 800830c:	4602      	mov	r2, r0
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008314:	331c      	adds	r3, #28
 8008316:	4618      	mov	r0, r3
 8008318:	f7fe fa10 	bl	800673c <ld_dword>
 800831c:	4602      	mov	r2, r0
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	88da      	ldrh	r2, [r3, #6]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	79fa      	ldrb	r2, [r7, #7]
 800833a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	3330      	adds	r3, #48	; 0x30
 8008352:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008356:	2100      	movs	r1, #0
 8008358:	4618      	mov	r0, r3
 800835a:	f7fe fa7a 	bl	8006852 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800835e:	79fb      	ldrb	r3, [r7, #7]
 8008360:	f003 0320 	and.w	r3, r3, #32
 8008364:	2b00      	cmp	r3, #0
 8008366:	d060      	beq.n	800842a <f_open+0x362>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d05c      	beq.n	800842a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	68da      	ldr	r2, [r3, #12]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	895b      	ldrh	r3, [r3, #10]
 800837c:	025b      	lsls	r3, r3, #9
 800837e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	657b      	str	r3, [r7, #84]	; 0x54
 800838c:	e016      	b.n	80083bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008392:	4618      	mov	r0, r3
 8008394:	f7fe fd25 	bl	8006de2 <get_fat>
 8008398:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800839a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800839c:	2b01      	cmp	r3, #1
 800839e:	d802      	bhi.n	80083a6 <f_open+0x2de>
 80083a0:	2302      	movs	r3, #2
 80083a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80083a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083ac:	d102      	bne.n	80083b4 <f_open+0x2ec>
 80083ae:	2301      	movs	r3, #1
 80083b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80083b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	657b      	str	r3, [r7, #84]	; 0x54
 80083bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d103      	bne.n	80083cc <f_open+0x304>
 80083c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d8e0      	bhi.n	800838e <f_open+0x2c6>
				}
				fp->clust = clst;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80083d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d127      	bne.n	800842a <f_open+0x362>
 80083da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80083dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d022      	beq.n	800842a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7fe fcdb 	bl	8006da4 <clust2sect>
 80083ee:	6478      	str	r0, [r7, #68]	; 0x44
 80083f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d103      	bne.n	80083fe <f_open+0x336>
						res = FR_INT_ERR;
 80083f6:	2302      	movs	r3, #2
 80083f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80083fc:	e015      	b.n	800842a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80083fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008400:	0a5a      	lsrs	r2, r3, #9
 8008402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008404:	441a      	add	r2, r3
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	7858      	ldrb	r0, [r3, #1]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6a1a      	ldr	r2, [r3, #32]
 8008418:	2301      	movs	r3, #1
 800841a:	f7fe f919 	bl	8006650 <disk_read>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <f_open+0x362>
 8008424:	2301      	movs	r3, #1
 8008426:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800842a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800842e:	2b00      	cmp	r3, #0
 8008430:	d002      	beq.n	8008438 <f_open+0x370>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008438:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800843c:	4618      	mov	r0, r3
 800843e:	3760      	adds	r7, #96	; 0x60
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b08c      	sub	sp, #48	; 0x30
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
 8008450:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	2200      	movs	r2, #0
 800845a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f107 0210 	add.w	r2, r7, #16
 8008462:	4611      	mov	r1, r2
 8008464:	4618      	mov	r0, r3
 8008466:	f7ff fdb3 	bl	8007fd0 <validate>
 800846a:	4603      	mov	r3, r0
 800846c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008470:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008474:	2b00      	cmp	r3, #0
 8008476:	d107      	bne.n	8008488 <f_write+0x44>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	7d5b      	ldrb	r3, [r3, #21]
 800847c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008480:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008484:	2b00      	cmp	r3, #0
 8008486:	d002      	beq.n	800848e <f_write+0x4a>
 8008488:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800848c:	e14b      	b.n	8008726 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	7d1b      	ldrb	r3, [r3, #20]
 8008492:	f003 0302 	and.w	r3, r3, #2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d101      	bne.n	800849e <f_write+0x5a>
 800849a:	2307      	movs	r3, #7
 800849c:	e143      	b.n	8008726 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	699a      	ldr	r2, [r3, #24]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	441a      	add	r2, r3
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	f080 812d 	bcs.w	800870a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	43db      	mvns	r3, r3
 80084b6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80084b8:	e127      	b.n	800870a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	699b      	ldr	r3, [r3, #24]
 80084be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	f040 80e3 	bne.w	800868e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	0a5b      	lsrs	r3, r3, #9
 80084ce:	693a      	ldr	r2, [r7, #16]
 80084d0:	8952      	ldrh	r2, [r2, #10]
 80084d2:	3a01      	subs	r2, #1
 80084d4:	4013      	ands	r3, r2
 80084d6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d143      	bne.n	8008566 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	699b      	ldr	r3, [r3, #24]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10c      	bne.n	8008500 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80084ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d11a      	bne.n	8008528 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2100      	movs	r1, #0
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fe fe64 	bl	80071c4 <create_chain>
 80084fc:	62b8      	str	r0, [r7, #40]	; 0x28
 80084fe:	e013      	b.n	8008528 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008504:	2b00      	cmp	r3, #0
 8008506:	d007      	beq.n	8008518 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	4619      	mov	r1, r3
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7fe fef0 	bl	80072f4 <clmt_clust>
 8008514:	62b8      	str	r0, [r7, #40]	; 0x28
 8008516:	e007      	b.n	8008528 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	69db      	ldr	r3, [r3, #28]
 800851e:	4619      	mov	r1, r3
 8008520:	4610      	mov	r0, r2
 8008522:	f7fe fe4f 	bl	80071c4 <create_chain>
 8008526:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852a:	2b00      	cmp	r3, #0
 800852c:	f000 80f2 	beq.w	8008714 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008532:	2b01      	cmp	r3, #1
 8008534:	d104      	bne.n	8008540 <f_write+0xfc>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2202      	movs	r2, #2
 800853a:	755a      	strb	r2, [r3, #21]
 800853c:	2302      	movs	r3, #2
 800853e:	e0f2      	b.n	8008726 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008542:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008546:	d104      	bne.n	8008552 <f_write+0x10e>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2201      	movs	r2, #1
 800854c:	755a      	strb	r2, [r3, #21]
 800854e:	2301      	movs	r3, #1
 8008550:	e0e9      	b.n	8008726 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008556:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d102      	bne.n	8008566 <f_write+0x122>
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008564:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	7d1b      	ldrb	r3, [r3, #20]
 800856a:	b25b      	sxtb	r3, r3
 800856c:	2b00      	cmp	r3, #0
 800856e:	da18      	bge.n	80085a2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	7858      	ldrb	r0, [r3, #1]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6a1a      	ldr	r2, [r3, #32]
 800857e:	2301      	movs	r3, #1
 8008580:	f7fe f886 	bl	8006690 <disk_write>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d004      	beq.n	8008594 <f_write+0x150>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2201      	movs	r2, #1
 800858e:	755a      	strb	r2, [r3, #21]
 8008590:	2301      	movs	r3, #1
 8008592:	e0c8      	b.n	8008726 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	7d1b      	ldrb	r3, [r3, #20]
 8008598:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800859c:	b2da      	uxtb	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	69db      	ldr	r3, [r3, #28]
 80085a8:	4619      	mov	r1, r3
 80085aa:	4610      	mov	r0, r2
 80085ac:	f7fe fbfa 	bl	8006da4 <clust2sect>
 80085b0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d104      	bne.n	80085c2 <f_write+0x17e>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2202      	movs	r2, #2
 80085bc:	755a      	strb	r2, [r3, #21]
 80085be:	2302      	movs	r3, #2
 80085c0:	e0b1      	b.n	8008726 <f_write+0x2e2>
			sect += csect;
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	4413      	add	r3, r2
 80085c8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	0a5b      	lsrs	r3, r3, #9
 80085ce:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80085d0:	6a3b      	ldr	r3, [r7, #32]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d03c      	beq.n	8008650 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80085d6:	69ba      	ldr	r2, [r7, #24]
 80085d8:	6a3b      	ldr	r3, [r7, #32]
 80085da:	4413      	add	r3, r2
 80085dc:	693a      	ldr	r2, [r7, #16]
 80085de:	8952      	ldrh	r2, [r2, #10]
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d905      	bls.n	80085f0 <f_write+0x1ac>
					cc = fs->csize - csect;
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	895b      	ldrh	r3, [r3, #10]
 80085e8:	461a      	mov	r2, r3
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	7858      	ldrb	r0, [r3, #1]
 80085f4:	6a3b      	ldr	r3, [r7, #32]
 80085f6:	697a      	ldr	r2, [r7, #20]
 80085f8:	69f9      	ldr	r1, [r7, #28]
 80085fa:	f7fe f849 	bl	8006690 <disk_write>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d004      	beq.n	800860e <f_write+0x1ca>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2201      	movs	r2, #1
 8008608:	755a      	strb	r2, [r3, #21]
 800860a:	2301      	movs	r3, #1
 800860c:	e08b      	b.n	8008726 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6a1a      	ldr	r2, [r3, #32]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	6a3a      	ldr	r2, [r7, #32]
 8008618:	429a      	cmp	r2, r3
 800861a:	d915      	bls.n	8008648 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6a1a      	ldr	r2, [r3, #32]
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	1ad3      	subs	r3, r2, r3
 800862a:	025b      	lsls	r3, r3, #9
 800862c:	69fa      	ldr	r2, [r7, #28]
 800862e:	4413      	add	r3, r2
 8008630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008634:	4619      	mov	r1, r3
 8008636:	f7fe f8eb 	bl	8006810 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	7d1b      	ldrb	r3, [r3, #20]
 800863e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008642:	b2da      	uxtb	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008648:	6a3b      	ldr	r3, [r7, #32]
 800864a:	025b      	lsls	r3, r3, #9
 800864c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800864e:	e03f      	b.n	80086d0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	429a      	cmp	r2, r3
 8008658:	d016      	beq.n	8008688 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	699a      	ldr	r2, [r3, #24]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008662:	429a      	cmp	r2, r3
 8008664:	d210      	bcs.n	8008688 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	7858      	ldrb	r0, [r3, #1]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008670:	2301      	movs	r3, #1
 8008672:	697a      	ldr	r2, [r7, #20]
 8008674:	f7fd ffec 	bl	8006650 <disk_read>
 8008678:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800867a:	2b00      	cmp	r3, #0
 800867c:	d004      	beq.n	8008688 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2201      	movs	r2, #1
 8008682:	755a      	strb	r2, [r3, #21]
 8008684:	2301      	movs	r3, #1
 8008686:	e04e      	b.n	8008726 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008696:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800869a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800869c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d901      	bls.n	80086a8 <f_write+0x264>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086b6:	4413      	add	r3, r2
 80086b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086ba:	69f9      	ldr	r1, [r7, #28]
 80086bc:	4618      	mov	r0, r3
 80086be:	f7fe f8a7 	bl	8006810 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	7d1b      	ldrb	r3, [r3, #20]
 80086c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80086ca:	b2da      	uxtb	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80086d0:	69fa      	ldr	r2, [r7, #28]
 80086d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d4:	4413      	add	r3, r2
 80086d6:	61fb      	str	r3, [r7, #28]
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	699a      	ldr	r2, [r3, #24]
 80086dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086de:	441a      	add	r2, r3
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	619a      	str	r2, [r3, #24]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	68da      	ldr	r2, [r3, #12]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	699b      	ldr	r3, [r3, #24]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	bf38      	it	cc
 80086f0:	461a      	movcc	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	60da      	str	r2, [r3, #12]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086fc:	441a      	add	r2, r3
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	601a      	str	r2, [r3, #0]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008706:	1ad3      	subs	r3, r2, r3
 8008708:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f47f aed4 	bne.w	80084ba <f_write+0x76>
 8008712:	e000      	b.n	8008716 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008714:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	7d1b      	ldrb	r3, [r3, #20]
 800871a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800871e:	b2da      	uxtb	r2, r3
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	3730      	adds	r7, #48	; 0x30
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b086      	sub	sp, #24
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f107 0208 	add.w	r2, r7, #8
 800873c:	4611      	mov	r1, r2
 800873e:	4618      	mov	r0, r3
 8008740:	f7ff fc46 	bl	8007fd0 <validate>
 8008744:	4603      	mov	r3, r0
 8008746:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008748:	7dfb      	ldrb	r3, [r7, #23]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d168      	bne.n	8008820 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	7d1b      	ldrb	r3, [r3, #20]
 8008752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008756:	2b00      	cmp	r3, #0
 8008758:	d062      	beq.n	8008820 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	7d1b      	ldrb	r3, [r3, #20]
 800875e:	b25b      	sxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	da15      	bge.n	8008790 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	7858      	ldrb	r0, [r3, #1]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a1a      	ldr	r2, [r3, #32]
 8008772:	2301      	movs	r3, #1
 8008774:	f7fd ff8c 	bl	8006690 <disk_write>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <f_sync+0x54>
 800877e:	2301      	movs	r3, #1
 8008780:	e04f      	b.n	8008822 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	7d1b      	ldrb	r3, [r3, #20]
 8008786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800878a:	b2da      	uxtb	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008790:	f7fd fec0 	bl	8006514 <get_fattime>
 8008794:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879c:	4619      	mov	r1, r3
 800879e:	4610      	mov	r0, r2
 80087a0:	f7fe fa64 	bl	8006c6c <move_window>
 80087a4:	4603      	mov	r3, r0
 80087a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d138      	bne.n	8008820 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	330b      	adds	r3, #11
 80087b8:	781a      	ldrb	r2, [r3, #0]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	330b      	adds	r3, #11
 80087be:	f042 0220 	orr.w	r2, r2, #32
 80087c2:	b2d2      	uxtb	r2, r2
 80087c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6818      	ldr	r0, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	461a      	mov	r2, r3
 80087d0:	68f9      	ldr	r1, [r7, #12]
 80087d2:	f7fe ff69 	bl	80076a8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f103 021c 	add.w	r2, r3, #28
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	4619      	mov	r1, r3
 80087e2:	4610      	mov	r0, r2
 80087e4:	f7fd ffe8 	bl	80067b8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	3316      	adds	r3, #22
 80087ec:	6939      	ldr	r1, [r7, #16]
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7fd ffe2 	bl	80067b8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	3312      	adds	r3, #18
 80087f8:	2100      	movs	r1, #0
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7fd ffc1 	bl	8006782 <st_word>
					fs->wflag = 1;
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	2201      	movs	r2, #1
 8008804:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	4618      	mov	r0, r3
 800880a:	f7fe fa5d 	bl	8006cc8 <sync_fs>
 800880e:	4603      	mov	r3, r0
 8008810:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	7d1b      	ldrb	r3, [r3, #20]
 8008816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800881a:	b2da      	uxtb	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008820:	7dfb      	ldrb	r3, [r7, #23]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff ff7b 	bl	800872e <f_sync>
 8008838:	4603      	mov	r3, r0
 800883a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800883c:	7bfb      	ldrb	r3, [r7, #15]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d118      	bne.n	8008874 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f107 0208 	add.w	r2, r7, #8
 8008848:	4611      	mov	r1, r2
 800884a:	4618      	mov	r0, r3
 800884c:	f7ff fbc0 	bl	8007fd0 <validate>
 8008850:	4603      	mov	r3, r0
 8008852:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008854:	7bfb      	ldrb	r3, [r7, #15]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d10c      	bne.n	8008874 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	691b      	ldr	r3, [r3, #16]
 800885e:	4618      	mov	r0, r3
 8008860:	f7fe f960 	bl	8006b24 <dec_lock>
 8008864:	4603      	mov	r3, r0
 8008866:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d102      	bne.n	8008874 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008874:	7bfb      	ldrb	r3, [r7, #15]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
	...

08008880 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008880:	b480      	push	{r7}
 8008882:	b087      	sub	sp, #28
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	4613      	mov	r3, r2
 800888c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800888e:	2301      	movs	r3, #1
 8008890:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008896:	4b1f      	ldr	r3, [pc, #124]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 8008898:	7a5b      	ldrb	r3, [r3, #9]
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b00      	cmp	r3, #0
 800889e:	d131      	bne.n	8008904 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80088a0:	4b1c      	ldr	r3, [pc, #112]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088a2:	7a5b      	ldrb	r3, [r3, #9]
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	461a      	mov	r2, r3
 80088a8:	4b1a      	ldr	r3, [pc, #104]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088aa:	2100      	movs	r1, #0
 80088ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80088ae:	4b19      	ldr	r3, [pc, #100]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088b0:	7a5b      	ldrb	r3, [r3, #9]
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	4a17      	ldr	r2, [pc, #92]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80088be:	4b15      	ldr	r3, [pc, #84]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088c0:	7a5b      	ldrb	r3, [r3, #9]
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	461a      	mov	r2, r3
 80088c6:	4b13      	ldr	r3, [pc, #76]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088c8:	4413      	add	r3, r2
 80088ca:	79fa      	ldrb	r2, [r7, #7]
 80088cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80088ce:	4b11      	ldr	r3, [pc, #68]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088d0:	7a5b      	ldrb	r3, [r3, #9]
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	1c5a      	adds	r2, r3, #1
 80088d6:	b2d1      	uxtb	r1, r2
 80088d8:	4a0e      	ldr	r2, [pc, #56]	; (8008914 <FATFS_LinkDriverEx+0x94>)
 80088da:	7251      	strb	r1, [r2, #9]
 80088dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80088de:	7dbb      	ldrb	r3, [r7, #22]
 80088e0:	3330      	adds	r3, #48	; 0x30
 80088e2:	b2da      	uxtb	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	3301      	adds	r3, #1
 80088ec:	223a      	movs	r2, #58	; 0x3a
 80088ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	3302      	adds	r3, #2
 80088f4:	222f      	movs	r2, #47	; 0x2f
 80088f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	3303      	adds	r3, #3
 80088fc:	2200      	movs	r2, #0
 80088fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008904:	7dfb      	ldrb	r3, [r7, #23]
}
 8008906:	4618      	mov	r0, r3
 8008908:	371c      	adds	r7, #28
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	20000074 	.word	0x20000074

08008918 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b082      	sub	sp, #8
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008922:	2200      	movs	r2, #0
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7ff ffaa 	bl	8008880 <FATFS_LinkDriverEx>
 800892c:	4603      	mov	r3, r0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <__libc_init_array>:
 8008938:	b570      	push	{r4, r5, r6, lr}
 800893a:	4e0d      	ldr	r6, [pc, #52]	; (8008970 <__libc_init_array+0x38>)
 800893c:	4c0d      	ldr	r4, [pc, #52]	; (8008974 <__libc_init_array+0x3c>)
 800893e:	1ba4      	subs	r4, r4, r6
 8008940:	10a4      	asrs	r4, r4, #2
 8008942:	2500      	movs	r5, #0
 8008944:	42a5      	cmp	r5, r4
 8008946:	d109      	bne.n	800895c <__libc_init_array+0x24>
 8008948:	4e0b      	ldr	r6, [pc, #44]	; (8008978 <__libc_init_array+0x40>)
 800894a:	4c0c      	ldr	r4, [pc, #48]	; (800897c <__libc_init_array+0x44>)
 800894c:	f000 f820 	bl	8008990 <_init>
 8008950:	1ba4      	subs	r4, r4, r6
 8008952:	10a4      	asrs	r4, r4, #2
 8008954:	2500      	movs	r5, #0
 8008956:	42a5      	cmp	r5, r4
 8008958:	d105      	bne.n	8008966 <__libc_init_array+0x2e>
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008960:	4798      	blx	r3
 8008962:	3501      	adds	r5, #1
 8008964:	e7ee      	b.n	8008944 <__libc_init_array+0xc>
 8008966:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800896a:	4798      	blx	r3
 800896c:	3501      	adds	r5, #1
 800896e:	e7f2      	b.n	8008956 <__libc_init_array+0x1e>
 8008970:	08008cc8 	.word	0x08008cc8
 8008974:	08008cc8 	.word	0x08008cc8
 8008978:	08008cc8 	.word	0x08008cc8
 800897c:	08008ccc 	.word	0x08008ccc

08008980 <memset>:
 8008980:	4402      	add	r2, r0
 8008982:	4603      	mov	r3, r0
 8008984:	4293      	cmp	r3, r2
 8008986:	d100      	bne.n	800898a <memset+0xa>
 8008988:	4770      	bx	lr
 800898a:	f803 1b01 	strb.w	r1, [r3], #1
 800898e:	e7f9      	b.n	8008984 <memset+0x4>

08008990 <_init>:
 8008990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008992:	bf00      	nop
 8008994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008996:	bc08      	pop	{r3}
 8008998:	469e      	mov	lr, r3
 800899a:	4770      	bx	lr

0800899c <_fini>:
 800899c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899e:	bf00      	nop
 80089a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089a2:	bc08      	pop	{r3}
 80089a4:	469e      	mov	lr, r3
 80089a6:	4770      	bx	lr
