vendor_name = ModelSim
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/xor32.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/signal_ext12_32.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/risc_v32i.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/PC.vhd
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/or32.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/Mux.vhd
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/memoria_instrucao.vhd
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/full_adder32.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/full_adder.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/banco_registradores.vhd
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/and32.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/add_sub.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/mux21_1b.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/mux21_32b.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/fontes/mux81_32b.bdf
source_file = 1, D:/Workspace/FPGA/RISC_V_quartus13_1/db/risc_v32i.cbx.xml
source_file = 1, d:/intelfpga_lite/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = mux21_1b
instance = comp, \o_S~output\, o_S~output, mux21_1b, 1
instance = comp, \i_SEL~input\, i_SEL~input, mux21_1b, 1
instance = comp, \i_B~input\, i_B~input, mux21_1b, 1
instance = comp, \i_A~input\, i_A~input, mux21_1b, 1
instance = comp, \inst2~0\, inst2~0, mux21_1b, 1
