/******************************************************************
* Description
*		This is an AND gate:
* Version:
*	1.0
* Author:
*	MSc. Jos√© Luis Pizano Escalante
* Date:
*	01/03/2014
******************************************************************/
module ANDGate
(
	input A,
	input B,
	output reg C
);

always@(*)
	C = A & B;

endmodule