<div class="pdf-content"><!--page-1--><div id="page-1" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-1-paragraph-1" class="pdf-paragraph page-1">Interrupts and events<span class="pdf-span" style="margin-left: 423px;">RM0008</span>10.1.2<span class="pdf-span" style="margin-left: 57px;">Interrupt and exception vectors</span></p><p id="page-1-paragraph-2" class="pdf-paragraph page-1" align="right" style="margin-left: 57px;">Table61 and Table63 are the vector tables for connectivity line and other STM32F10xxx</p><p id="page-1-paragraph-3" class="pdf-paragraph page-1" align="right" style="margin-left: 57px;">devices, respectively.</p><p id="page-1-paragraph-4" class="pdf-paragraph page-1" align="center">Table 61. Vector table for connectivity line devices</p><table id="page-1-table-1" class="pdf-table page-1"><tr><td>n<br>o<br>siti<br>o<br>P</td><td>y<br>rit<br>o<br>ri<br>P</td><td>Type of <br>priority</td><td>Acronym</td><td>Description</td><td>Address</td></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Reserved</td><td>0x0000_0000</td></tr><tr><td>-</td><td>-3</td><td>fixed</td><td>Reset</td><td>Reset</td><td>0x0000_0004</td></tr><tr><td>-</td><td>-2</td><td>fixed</td><td>NMI</td><td>Non maskable interupt. The RCC <br>Clock Security System (CSS) is <br>linked to the NMI vector.</td><td>0x0000_0008</td></tr><tr><td>-</td><td>-1</td><td>fixed</td><td>HardFault</td><td>Al class of fault</td><td>0x0000_000C</td></tr><tr><td>-</td><td>0</td><td>setable</td><td>MemManage</td><td>Memory management</td><td>0x0000_0010</td></tr><tr><td>-</td><td>1</td><td>setable</td><td>BusFault</td><td>Pre-fetch fault, memory access fault</td><td>0x0000_0014</td></tr><tr><td>-</td><td>2</td><td>setable</td><td>UsageFault</td><td>Undefined instruction or ilegal state</td><td>0x0000_0018</td></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Reserved</td><td>0x0000_001C - <br>0x0000_002B</td></tr><tr><td>-</td><td>3</td><td>setable</td><td>SVCal</td><td>System service cal via SWI <br>instruction</td><td>0x0000_002C</td></tr><tr><td>-</td><td>4</td><td>setable</td><td>Debug Monitor</td><td>Debug Monitor</td><td>0x0000_0030</td></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Reserved</td><td>0x0000_0034</td></tr><tr><td>-</td><td>5</td><td>setable</td><td>PendSV</td><td>Pendable request for system service</td><td>0x0000_0038</td></tr><tr><td>-</td><td>6</td><td>setable</td><td>SysTick</td><td>System tick timer</td><td>0x0000_003C</td></tr><tr><td>0</td><td>7</td><td>setable</td><td>WWDG</td><td>Window Watchdog interupt</td><td>0x0000_0040</td></tr><tr><td>1</td><td>8</td><td>setable</td><td>PVD</td><td>PVD through EXTI Line detection <br>interupt</td><td>0x0000_0044</td></tr><tr><td>2</td><td>9</td><td>setable</td><td>TAMPER</td><td>Tamper interupt</td><td>0x0000_0048</td></tr><tr><td>3</td><td>10</td><td>setable</td><td>RTC</td><td>RTC global interupt</td><td>0x0000_004C</td></tr><tr><td>4</td><td>11</td><td>setable</td><td>FLASH</td><td>Flash global interupt</td><td>0x0000_0050</td></tr><tr><td>5</td><td>12</td><td>setable</td><td>RCC</td><td>RCC global interupt</td><td>0x0000_0054</td></tr><tr><td>6</td><td>13</td><td>setable</td><td>EXTI0</td><td>EXTI Line0 interupt</td><td>0x0000_0058</td></tr><tr><td>7</td><td>14</td><td>setable</td><td>EXTI1</td><td>EXTI Line1 interupt</td><td>0x0000_005C</td></tr><tr><td>8</td><td>15</td><td>setable</td><td>EXTI2</td><td>EXTI Line2 interupt</td><td>0x0000_0060</td></tr><tr><td>9</td><td>16</td><td>setable</td><td>EXTI3</td><td>EXTI Line3 interupt</td><td>0x0000_0064</td></tr><tr><td>10</td><td>17</td><td>setable</td><td>EXTI4</td><td>EXTI Line4interupt</td><td>0x0000_0068</td></tr></table><p id="page-1-paragraph-5" class="pdf-paragraph page-1">198/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-2--><div id="page-2" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-2-paragraph-1" class="pdf-paragraph page-2">RM0008<span class="pdf-span" style="margin-left: 359px;">Interrupts and events</span></p><p id="page-2-paragraph-2" class="pdf-paragraph page-2" align="center">Table 61. Vector table for connectivity line devices (continued)</p><table id="page-2-table-1" class="pdf-table page-2"><tr><td>n<br>o<br>siti<br>o<br>P</td><td>y<br>rit<br>o<br>ri<br>P</td><td>Type of <br>priority</td><td>Acronym</td><td>Description</td><td>Address</td></tr><tr><td>11</td><td>18</td><td>setable</td><td>DMA1_Channel1</td><td>DMA1 Channel1 global interupt</td><td>0x0000_006C</td></tr><tr><td>12</td><td>19</td><td>setable</td><td>DMA1_Channel2</td><td>DMA1 Channel2 global interupt</td><td>0x0000_0070</td></tr><tr><td>13</td><td>20</td><td>setable</td><td>DMA1_Channel3</td><td>DMA1 Channel3 global interupt</td><td>0x0000_0074</td></tr><tr><td>14</td><td>21</td><td>setable</td><td>DMA1_Channel4</td><td>DMA1 Channel4 global interupt</td><td>0x0000_0078</td></tr><tr><td>15</td><td>22</td><td>setable</td><td>DMA1_Channel5</td><td>DMA1 Channel5 global interupt</td><td>0x0000_007C</td></tr><tr><td>16</td><td>23</td><td>setable</td><td>DMA1_Channel6</td><td>DMA1 Channel6 global interupt</td><td>0x0000_0080</td></tr><tr><td>17</td><td>24</td><td>setable</td><td>DMA1_Channel7</td><td>DMA1 Channel7 global interupt</td><td>0x0000_0084</td></tr><tr><td>18</td><td>25</td><td>setable</td><td>ADC1_2</td><td>ADC1 and ADC2 global interupt</td><td>0x0000_0088</td></tr><tr><td>19</td><td>26</td><td>setable</td><td>CAN1_TX</td><td>CAN1 TX interupts</td><td>0x0000_008C</td></tr><tr><td>20</td><td>27</td><td>setable</td><td>CAN1_RX0</td><td>CAN1 RX0 interupts</td><td>0x0000_0090</td></tr><tr><td>21</td><td>28</td><td>setable</td><td>CAN1_RX1</td><td>CAN1 RX1 interupt</td><td>0x0000_0094</td></tr><tr><td>22</td><td>29</td><td>setable</td><td>CAN1_SCE</td><td>CAN1 SCE interupt</td><td>0x0000_0098</td></tr><tr><td>23</td><td>30</td><td>setable</td><td>EXTI9_5</td><td>EXTI Line[9:5] interupts</td><td>0x0000_009C</td></tr><tr><td>24</td><td>31</td><td>setable</td><td>TIM1_BRK</td><td>TIM1 Break interupt</td><td>0x0000_00A0</td></tr><tr><td>25</td><td>32</td><td>setable</td><td>TIM1_UP</td><td>TIM1 Update interupt</td><td>0x0000_00A4</td></tr><tr><td>26</td><td>33</td><td>setable</td><td>TIM1_TRG_COM</td><td>TIM1 Trigger and Commutation <br>interupts</td><td>0x0000_00A8</td></tr><tr><td>27</td><td>34</td><td>setable</td><td>TIM1_CC</td><td>TIM1 Capture Compare interupt</td><td>0x0000_00AC</td></tr><tr><td>28</td><td>35</td><td>setable</td><td>TIM2</td><td>TIM2 global interupt</td><td>0x0000_00B0</td></tr><tr><td>29</td><td>36</td><td>setable</td><td>TIM3</td><td>TIM3 global interupt</td><td>0x0000_00B4</td></tr><tr><td>30</td><td>37</td><td>setable</td><td>TIM4</td><td>TIM4 global interupt</td><td>0x0000_00B8</td></tr><tr><td>31</td><td>38</td><td>setable</td><td>I2C1_EV</td><td>I2C1 event interupt</td><td>0x0000_00BC</td></tr><tr><td>32</td><td>39</td><td>setable</td><td>I2C1_ER</td><td>I2C1 eror interupt</td><td>0x0000_00C0</td></tr><tr><td>33</td><td>40</td><td>setable</td><td>I2C2_EV</td><td>I2C2 event interupt</td><td>0x0000_00C4</td></tr><tr><td>34</td><td>41</td><td>setable</td><td>I2C2_ER</td><td>I2C2 eror interupt</td><td>0x0000_00C8</td></tr><tr><td>35</td><td>42</td><td>setable</td><td>SPI1</td><td>SPI1 global interupt</td><td>0x0000_00CC</td></tr><tr><td>36</td><td>43</td><td>setable</td><td>SPI2</td><td>SPI2 global interupt</td><td>0x0000_00D0</td></tr><tr><td>37</td><td>44</td><td>setable</td><td>USART1</td><td>USART1 global interupt</td><td>0x0000_00D4</td></tr><tr><td>38</td><td>45</td><td>setable</td><td>USART2</td><td>USART2 global interupt</td><td>0x0000_00D8</td></tr><tr><td>39</td><td>46</td><td>setable</td><td>USART3</td><td>USART3 global interupt</td><td>0x0000_00DC</td></tr></table><p id="page-2-paragraph-3" class="pdf-paragraph page-2" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">199/1136</span></p><p id="page-2-paragraph-4" class="pdf-paragraph page-2" style="align: left; margin-left: 483px;">214</p></div><!--page-3--><div id="page-3" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-3-paragraph-1" class="pdf-paragraph page-3">Interrupts and events<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-3-paragraph-2" class="pdf-paragraph page-3" style="margin-left: 83px;">Table 61. Vector table for connectivity line devices (continued)</p><table id="page-3-table-1" class="pdf-table page-3"><tr><td>n<br>o<br>siti<br>o<br>P</td><td>y<br>rit<br>o<br>ri<br>P</td><td>Type of <br>priority</td><td>Acronym</td><td>Description</td><td>Address</td></tr><tr><td>40</td><td>47</td><td>setable</td><td>EXTI15_10</td><td>EXTI Line[15:10] interupts</td><td>0x0000_00E0</td></tr><tr><td>41</td><td>48</td><td>setable</td><td>RTCAlarm</td><td>RTC alarm through EXTI line <br>interupt</td><td>0x0000_00E4</td></tr><tr><td>42</td><td>49</td><td>setable</td><td>OTG_FS_WKUP</td><td>USB On-The-Go FS Wakeup <br>through EXTI line interupt</td><td>0x0000_00E8</td></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>Reserved</td><td>0x0000_00EC - <br>0x0000_0104</td></tr><tr><td>50</td><td>57</td><td>setable</td><td>TIM5</td><td>TIM5 global interupt</td><td>0x0000_0108</td></tr><tr><td>51</td><td>58</td><td>setable</td><td>SPI3</td><td>SPI3 global interupt</td><td>0x0000_010C</td></tr><tr><td>52</td><td>59</td><td>setable</td><td>UART4</td><td>UART4 global interupt</td><td>0x0000_0110</td></tr><tr><td>53</td><td>60</td><td>setable</td><td>UART5</td><td>UART5 global interupt</td><td>0x0000_0114</td></tr><tr><td>54</td><td>61</td><td>setable</td><td>TIM6</td><td>TIM6 global interupt</td><td>0x0000_0118</td></tr><tr><td>55</td><td>62</td><td>setable</td><td>TIM7</td><td>TIM7 global interupt</td><td>0x0000_011C</td></tr><tr><td>56</td><td>63</td><td>setable</td><td>DMA2_Channel1</td><td>DMA2 Channel1 global interupt</td><td>0x0000_0120</td></tr><tr><td>57</td><td>64</td><td>setable</td><td>DMA2_Channel2</td><td>DMA2 Channel2 global interupt</td><td>0x0000_0124</td></tr><tr><td>58</td><td>65</td><td>setable</td><td>DMA2_Channel3</td><td>DMA2 Channel3 global interupt</td><td>0x0000_0128</td></tr><tr><td>59</td><td>66</td><td>setable</td><td>DMA2_Channel4</td><td>DMA2 Channel4 global interupt</td><td>0x0000_012C</td></tr><tr><td>60</td><td>67</td><td>setable</td><td>DMA2_Channel5</td><td>DMA2 Channel5 global interupt</td><td>0x0000_0130</td></tr><tr><td>61</td><td>68</td><td>setable</td><td>ETH</td><td>Ethernet global interupt</td><td>0x0000_0134</td></tr><tr><td>62</td><td>69</td><td>setable</td><td>ETH_WKUP</td><td>Ethernet Wakeup through EXTI line <br>interupt</td><td>0x0000_0138</td></tr><tr><td>63</td><td>70</td><td>setable</td><td>CAN2_TX</td><td>CAN2 TX interupts</td><td>0x0000_013C</td></tr><tr><td>64</td><td>71</td><td>setable</td><td>CAN2_RX0</td><td>CAN2 RX0 interupts</td><td>0x0000_0140</td></tr><tr><td>65</td><td>72</td><td>setable</td><td>CAN2_RX1</td><td>CAN2 RX1 interupt</td><td>0x0000_0144</td></tr><tr><td>66</td><td>73</td><td>setable</td><td>CAN2_SCE</td><td>CAN2 SCE interupt</td><td>0x0000_0148</td></tr><tr><td>67</td><td>74</td><td>setable</td><td>OTG_FS</td><td>USB On The Go FS global interupt</td><td>0x0000_014C</td></tr></table><p id="page-3-paragraph-3" class="pdf-paragraph page-3">200/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div></div>