{
  "memspec": {
    "memarchitecturespec": {
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 1,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1
    },
    "memoryId": "lpddr4",
    "memoryType": "LPDDR4",
    "mempowerspec": {
      "idd01": 56.25,
      "idd02": 56.25,
      "idd2n1": 33.75,
      "idd2n2": 33.75,
      "idd3n1": 35,
      "idd3n2": 35,
      "idd4r1": 157.5,
      "idd4r2": 157.5,
      "idd4w1": 135.0,
      "idd4w2": 135.0,
      "idd51": 118.0,
      "idd52": 118.0,
      "idd5pb1": 74.0,
      "idd5pb2": 74.0,
      "idd61": 20.25,
      "idd62": 20.25,
      "idd2p1": 17.0,
      "idd2p2": 17.0,
      "idd3p1": 22.5,
      "idd3p2": 22.5,
      "vdd1": 1.2,
      "vdd2": 1.2
    },
    "memtimingspec": {
      "RAS": 10,
      "RP": 10,
      "RCD": 13,
      "RFCab": 25,
      "RFCpb": 20,
      "RTP": 2,
      "WL": 5,
      "WR": 5,
      "REFI": 20,
      "RL": 0,
      "clkMhz": 1300
    },
    "bankwisespec":{
      "factRho":0.5
    }
  }
}


