# TX / RX


set_property PACKAGE_PIN V2 [get_ports {rxp[0]}]
set_property PACKAGE_PIN V1 [get_ports {rxn[0]}]
set_property PACKAGE_PIN W4 [get_ports {txp[0]}]
set_property PACKAGE_PIN W3 [get_ports {txn[0]}]
set_property PACKAGE_PIN T2 [get_ports {rxp[1]}]
set_property PACKAGE_PIN T1 [get_ports {rxn[1]}]
set_property PACKAGE_PIN U4 [get_ports {txp[1]}]
set_property PACKAGE_PIN U3 [get_ports {txn[1]}]
set_property PACKAGE_PIN P2 [get_ports {rxp[2]}]
set_property PACKAGE_PIN P1 [get_ports {rxn[2]}]
set_property PACKAGE_PIN R4 [get_ports {txp[2]}]
set_property PACKAGE_PIN R3 [get_ports {txn[2]}]

set_property PACKAGE_PIN M2 [get_ports {rxp[3]}]
set_property PACKAGE_PIN M1 [get_ports {rxn[3]}]
set_property PACKAGE_PIN N4 [get_ports {txp[3]}]
set_property PACKAGE_PIN N3 [get_ports {txn[3]}]
set_property PACKAGE_PIN K2 [get_ports {rxp[4]}]
set_property PACKAGE_PIN K1 [get_ports {rxn[4]}]
set_property PACKAGE_PIN L4 [get_ports {txp[4]}]
set_property PACKAGE_PIN L3 [get_ports {txn[4]}]
set_property PACKAGE_PIN H2 [get_ports {rxp[5]}]
set_property PACKAGE_PIN H1 [get_ports {rxn[5]}]
set_property PACKAGE_PIN J4 [get_ports {txp[5]}]
set_property PACKAGE_PIN J3 [get_ports {txn[5]}]
set_property PACKAGE_PIN F2 [get_ports {rxp[6]}]
set_property PACKAGE_PIN F1 [get_ports {rxn[6]}]
set_property PACKAGE_PIN G4 [get_ports {txp[6]}]
set_property PACKAGE_PIN G3 [get_ports {txn[6]}]

set_property PACKAGE_PIN E4 [get_ports {rxp[7]}]
set_property PACKAGE_PIN E3 [get_ports {rxn[7]}]
set_property PACKAGE_PIN F6 [get_ports {txp[7]}]
set_property PACKAGE_PIN F5 [get_ports {txn[7]}]
set_property PACKAGE_PIN D2 [get_ports {rxp[8]}]
set_property PACKAGE_PIN D1 [get_ports {rxn[8]}]
set_property PACKAGE_PIN D6 [get_ports {txp[8]}]
set_property PACKAGE_PIN D5 [get_ports {txn[8]}]
set_property PACKAGE_PIN B2 [get_ports {rxp[9]}]
set_property PACKAGE_PIN B1 [get_ports {rxn[9]}]
set_property PACKAGE_PIN C4 [get_ports {txp[9]}]
set_property PACKAGE_PIN C3 [get_ports {txn[9]}]
set_property PACKAGE_PIN A4 [get_ports {rxp[10]}]
set_property PACKAGE_PIN A3 [get_ports {rxn[10]}]
set_property PACKAGE_PIN B6 [get_ports {txp[10]}]
set_property PACKAGE_PIN B5 [get_ports {txn[10]}]



# SW12
set_property PACKAGE_PIN AN16 [get_ports prbs_ena]
set_property PACKAGE_PIN AN19 [get_ports dc_ena]
set_property PACKAGE_PIN AP18 [get_ports {d_ctrl[0]}]
set_property PACKAGE_PIN AN14 [get_ports {d_ctrl[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports prbs_ena]
set_property IOSTANDARD LVCMOS12 [get_ports dc_ena]
set_property IOSTANDARD LVCMOS12 [get_ports {d_ctrl[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {d_ctrl[1]}]




# Push buttons
set_property PACKAGE_PIN AE10 [get_ports rst_esi]
set_property PACKAGE_PIN AF9 [get_ports rst_sys]
set_property PACKAGE_PIN AE8 [get_ports sync]
set_property IOSTANDARD LVCMOS18 [get_ports rst_esi]
set_property IOSTANDARD LVCMOS18 [get_ports rst_sys]
set_property IOSTANDARD LVCMOS18 [get_ports sync]

# LEDs
set_property PACKAGE_PIN N22 [get_ports be_status]
set_property PACKAGE_PIN P21 [get_ports cb_status]
set_property PACKAGE_PIN H23 [get_ports ip_ready]
set_property PACKAGE_PIN P20 [get_ports lanes_ready]
set_property PACKAGE_PIN M22 [get_ports valid_status]
set_property IOSTANDARD LVCMOS18 [get_ports be_status]
set_property IOSTANDARD LVCMOS18 [get_ports cb_status]
set_property IOSTANDARD LVCMOS18 [get_ports ip_ready]
set_property IOSTANDARD LVCMOS18 [get_ports lanes_ready]
set_property IOSTANDARD LVCMOS18 [get_ports valid_status]





# 187.5 MHz
create_clock -period 5.333 -name clk_mgtref -waveform {0.000 2.667} [get_ports refclk_p]
set_property PACKAGE_PIN P5 [get_ports refclk_n]
set_property PACKAGE_PIN P6 [get_ports refclk_p]

# PL system clock:
set_property IOSTANDARD LVDS [get_ports CLK_125MHZ_P]
set_property PACKAGE_PIN G10 [get_ports CLK_125MHZ_P]
set_property PACKAGE_PIN F10 [get_ports CLK_125MHZ_N]

create_clock -period 8.000 -name CLK_125MHZ_P [get_ports CLK_125MHZ_P]
#
set_false_path -from [get_clocks rx_usrclk] -to [get_clocks clk_out1_clk_wiz_0]
set_false_path -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks rx_usrclk]
#
set_false_path -from [get_clocks tx_frame_clk] -to [get_clocks clk_out1_clk_wiz_0]
set_false_path -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks tx_frame_clk]
#
#set_false_path -from [get_clocks clk_mgtref] -to [get_clocks clk_out1_clk_wiz_0]
#set_false_path -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_mgtref]
#
#set_false_path -from [get_clocks tx_frame_clk] -to [get_clocks clk_mgtref]
#set_false_path -from [get_clocks clk_mgtref] -to [get_clocks tx_frame_clk]
#
#set_false_path -from [get_clocks rx_usrclk] -to [get_clocks clk_mgtref]
#set_false_path -from [get_clocks clk_mgtref] -to [get_clocks rx_usrclk]
#

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list esistream_tx_rx_1/xcvr_wrapper_1/clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 62 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[8][0]} {txrx_frame_checking_1/data_out_62b_d[8][1]} {txrx_frame_checking_1/data_out_62b_d[8][2]} {txrx_frame_checking_1/data_out_62b_d[8][3]} {txrx_frame_checking_1/data_out_62b_d[8][4]} {txrx_frame_checking_1/data_out_62b_d[8][5]} {txrx_frame_checking_1/data_out_62b_d[8][6]} {txrx_frame_checking_1/data_out_62b_d[8][7]} {txrx_frame_checking_1/data_out_62b_d[8][8]} {txrx_frame_checking_1/data_out_62b_d[8][9]} {txrx_frame_checking_1/data_out_62b_d[8][10]} {txrx_frame_checking_1/data_out_62b_d[8][11]} {txrx_frame_checking_1/data_out_62b_d[8][12]} {txrx_frame_checking_1/data_out_62b_d[8][13]} {txrx_frame_checking_1/data_out_62b_d[8][14]} {txrx_frame_checking_1/data_out_62b_d[8][15]} {txrx_frame_checking_1/data_out_62b_d[8][16]} {txrx_frame_checking_1/data_out_62b_d[8][17]} {txrx_frame_checking_1/data_out_62b_d[8][18]} {txrx_frame_checking_1/data_out_62b_d[8][19]} {txrx_frame_checking_1/data_out_62b_d[8][20]} {txrx_frame_checking_1/data_out_62b_d[8][21]} {txrx_frame_checking_1/data_out_62b_d[8][22]} {txrx_frame_checking_1/data_out_62b_d[8][23]} {txrx_frame_checking_1/data_out_62b_d[8][24]} {txrx_frame_checking_1/data_out_62b_d[8][25]} {txrx_frame_checking_1/data_out_62b_d[8][26]} {txrx_frame_checking_1/data_out_62b_d[8][27]} {txrx_frame_checking_1/data_out_62b_d[8][28]} {txrx_frame_checking_1/data_out_62b_d[8][29]} {txrx_frame_checking_1/data_out_62b_d[8][30]} {txrx_frame_checking_1/data_out_62b_d[8][31]} {txrx_frame_checking_1/data_out_62b_d[8][32]} {txrx_frame_checking_1/data_out_62b_d[8][33]} {txrx_frame_checking_1/data_out_62b_d[8][34]} {txrx_frame_checking_1/data_out_62b_d[8][35]} {txrx_frame_checking_1/data_out_62b_d[8][36]} {txrx_frame_checking_1/data_out_62b_d[8][37]} {txrx_frame_checking_1/data_out_62b_d[8][38]} {txrx_frame_checking_1/data_out_62b_d[8][39]} {txrx_frame_checking_1/data_out_62b_d[8][40]} {txrx_frame_checking_1/data_out_62b_d[8][41]} {txrx_frame_checking_1/data_out_62b_d[8][42]} {txrx_frame_checking_1/data_out_62b_d[8][43]} {txrx_frame_checking_1/data_out_62b_d[8][44]} {txrx_frame_checking_1/data_out_62b_d[8][45]} {txrx_frame_checking_1/data_out_62b_d[8][46]} {txrx_frame_checking_1/data_out_62b_d[8][47]} {txrx_frame_checking_1/data_out_62b_d[8][48]} {txrx_frame_checking_1/data_out_62b_d[8][49]} {txrx_frame_checking_1/data_out_62b_d[8][50]} {txrx_frame_checking_1/data_out_62b_d[8][51]} {txrx_frame_checking_1/data_out_62b_d[8][52]} {txrx_frame_checking_1/data_out_62b_d[8][53]} {txrx_frame_checking_1/data_out_62b_d[8][54]} {txrx_frame_checking_1/data_out_62b_d[8][55]} {txrx_frame_checking_1/data_out_62b_d[8][56]} {txrx_frame_checking_1/data_out_62b_d[8][57]} {txrx_frame_checking_1/data_out_62b_d[8][58]} {txrx_frame_checking_1/data_out_62b_d[8][59]} {txrx_frame_checking_1/data_out_62b_d[8][60]} {txrx_frame_checking_1/data_out_62b_d[8][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 62 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[5][0]} {txrx_frame_checking_1/data_out_62b_d[5][1]} {txrx_frame_checking_1/data_out_62b_d[5][2]} {txrx_frame_checking_1/data_out_62b_d[5][3]} {txrx_frame_checking_1/data_out_62b_d[5][4]} {txrx_frame_checking_1/data_out_62b_d[5][5]} {txrx_frame_checking_1/data_out_62b_d[5][6]} {txrx_frame_checking_1/data_out_62b_d[5][7]} {txrx_frame_checking_1/data_out_62b_d[5][8]} {txrx_frame_checking_1/data_out_62b_d[5][9]} {txrx_frame_checking_1/data_out_62b_d[5][10]} {txrx_frame_checking_1/data_out_62b_d[5][11]} {txrx_frame_checking_1/data_out_62b_d[5][12]} {txrx_frame_checking_1/data_out_62b_d[5][13]} {txrx_frame_checking_1/data_out_62b_d[5][14]} {txrx_frame_checking_1/data_out_62b_d[5][15]} {txrx_frame_checking_1/data_out_62b_d[5][16]} {txrx_frame_checking_1/data_out_62b_d[5][17]} {txrx_frame_checking_1/data_out_62b_d[5][18]} {txrx_frame_checking_1/data_out_62b_d[5][19]} {txrx_frame_checking_1/data_out_62b_d[5][20]} {txrx_frame_checking_1/data_out_62b_d[5][21]} {txrx_frame_checking_1/data_out_62b_d[5][22]} {txrx_frame_checking_1/data_out_62b_d[5][23]} {txrx_frame_checking_1/data_out_62b_d[5][24]} {txrx_frame_checking_1/data_out_62b_d[5][25]} {txrx_frame_checking_1/data_out_62b_d[5][26]} {txrx_frame_checking_1/data_out_62b_d[5][27]} {txrx_frame_checking_1/data_out_62b_d[5][28]} {txrx_frame_checking_1/data_out_62b_d[5][29]} {txrx_frame_checking_1/data_out_62b_d[5][30]} {txrx_frame_checking_1/data_out_62b_d[5][31]} {txrx_frame_checking_1/data_out_62b_d[5][32]} {txrx_frame_checking_1/data_out_62b_d[5][33]} {txrx_frame_checking_1/data_out_62b_d[5][34]} {txrx_frame_checking_1/data_out_62b_d[5][35]} {txrx_frame_checking_1/data_out_62b_d[5][36]} {txrx_frame_checking_1/data_out_62b_d[5][37]} {txrx_frame_checking_1/data_out_62b_d[5][38]} {txrx_frame_checking_1/data_out_62b_d[5][39]} {txrx_frame_checking_1/data_out_62b_d[5][40]} {txrx_frame_checking_1/data_out_62b_d[5][41]} {txrx_frame_checking_1/data_out_62b_d[5][42]} {txrx_frame_checking_1/data_out_62b_d[5][43]} {txrx_frame_checking_1/data_out_62b_d[5][44]} {txrx_frame_checking_1/data_out_62b_d[5][45]} {txrx_frame_checking_1/data_out_62b_d[5][46]} {txrx_frame_checking_1/data_out_62b_d[5][47]} {txrx_frame_checking_1/data_out_62b_d[5][48]} {txrx_frame_checking_1/data_out_62b_d[5][49]} {txrx_frame_checking_1/data_out_62b_d[5][50]} {txrx_frame_checking_1/data_out_62b_d[5][51]} {txrx_frame_checking_1/data_out_62b_d[5][52]} {txrx_frame_checking_1/data_out_62b_d[5][53]} {txrx_frame_checking_1/data_out_62b_d[5][54]} {txrx_frame_checking_1/data_out_62b_d[5][55]} {txrx_frame_checking_1/data_out_62b_d[5][56]} {txrx_frame_checking_1/data_out_62b_d[5][57]} {txrx_frame_checking_1/data_out_62b_d[5][58]} {txrx_frame_checking_1/data_out_62b_d[5][59]} {txrx_frame_checking_1/data_out_62b_d[5][60]} {txrx_frame_checking_1/data_out_62b_d[5][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 62 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[1][0]} {txrx_frame_checking_1/data_out_62b_d[1][1]} {txrx_frame_checking_1/data_out_62b_d[1][2]} {txrx_frame_checking_1/data_out_62b_d[1][3]} {txrx_frame_checking_1/data_out_62b_d[1][4]} {txrx_frame_checking_1/data_out_62b_d[1][5]} {txrx_frame_checking_1/data_out_62b_d[1][6]} {txrx_frame_checking_1/data_out_62b_d[1][7]} {txrx_frame_checking_1/data_out_62b_d[1][8]} {txrx_frame_checking_1/data_out_62b_d[1][9]} {txrx_frame_checking_1/data_out_62b_d[1][10]} {txrx_frame_checking_1/data_out_62b_d[1][11]} {txrx_frame_checking_1/data_out_62b_d[1][12]} {txrx_frame_checking_1/data_out_62b_d[1][13]} {txrx_frame_checking_1/data_out_62b_d[1][14]} {txrx_frame_checking_1/data_out_62b_d[1][15]} {txrx_frame_checking_1/data_out_62b_d[1][16]} {txrx_frame_checking_1/data_out_62b_d[1][17]} {txrx_frame_checking_1/data_out_62b_d[1][18]} {txrx_frame_checking_1/data_out_62b_d[1][19]} {txrx_frame_checking_1/data_out_62b_d[1][20]} {txrx_frame_checking_1/data_out_62b_d[1][21]} {txrx_frame_checking_1/data_out_62b_d[1][22]} {txrx_frame_checking_1/data_out_62b_d[1][23]} {txrx_frame_checking_1/data_out_62b_d[1][24]} {txrx_frame_checking_1/data_out_62b_d[1][25]} {txrx_frame_checking_1/data_out_62b_d[1][26]} {txrx_frame_checking_1/data_out_62b_d[1][27]} {txrx_frame_checking_1/data_out_62b_d[1][28]} {txrx_frame_checking_1/data_out_62b_d[1][29]} {txrx_frame_checking_1/data_out_62b_d[1][30]} {txrx_frame_checking_1/data_out_62b_d[1][31]} {txrx_frame_checking_1/data_out_62b_d[1][32]} {txrx_frame_checking_1/data_out_62b_d[1][33]} {txrx_frame_checking_1/data_out_62b_d[1][34]} {txrx_frame_checking_1/data_out_62b_d[1][35]} {txrx_frame_checking_1/data_out_62b_d[1][36]} {txrx_frame_checking_1/data_out_62b_d[1][37]} {txrx_frame_checking_1/data_out_62b_d[1][38]} {txrx_frame_checking_1/data_out_62b_d[1][39]} {txrx_frame_checking_1/data_out_62b_d[1][40]} {txrx_frame_checking_1/data_out_62b_d[1][41]} {txrx_frame_checking_1/data_out_62b_d[1][42]} {txrx_frame_checking_1/data_out_62b_d[1][43]} {txrx_frame_checking_1/data_out_62b_d[1][44]} {txrx_frame_checking_1/data_out_62b_d[1][45]} {txrx_frame_checking_1/data_out_62b_d[1][46]} {txrx_frame_checking_1/data_out_62b_d[1][47]} {txrx_frame_checking_1/data_out_62b_d[1][48]} {txrx_frame_checking_1/data_out_62b_d[1][49]} {txrx_frame_checking_1/data_out_62b_d[1][50]} {txrx_frame_checking_1/data_out_62b_d[1][51]} {txrx_frame_checking_1/data_out_62b_d[1][52]} {txrx_frame_checking_1/data_out_62b_d[1][53]} {txrx_frame_checking_1/data_out_62b_d[1][54]} {txrx_frame_checking_1/data_out_62b_d[1][55]} {txrx_frame_checking_1/data_out_62b_d[1][56]} {txrx_frame_checking_1/data_out_62b_d[1][57]} {txrx_frame_checking_1/data_out_62b_d[1][58]} {txrx_frame_checking_1/data_out_62b_d[1][59]} {txrx_frame_checking_1/data_out_62b_d[1][60]} {txrx_frame_checking_1/data_out_62b_d[1][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 62 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[9][0]} {txrx_frame_checking_1/data_out_62b_d[9][1]} {txrx_frame_checking_1/data_out_62b_d[9][2]} {txrx_frame_checking_1/data_out_62b_d[9][3]} {txrx_frame_checking_1/data_out_62b_d[9][4]} {txrx_frame_checking_1/data_out_62b_d[9][5]} {txrx_frame_checking_1/data_out_62b_d[9][6]} {txrx_frame_checking_1/data_out_62b_d[9][7]} {txrx_frame_checking_1/data_out_62b_d[9][8]} {txrx_frame_checking_1/data_out_62b_d[9][9]} {txrx_frame_checking_1/data_out_62b_d[9][10]} {txrx_frame_checking_1/data_out_62b_d[9][11]} {txrx_frame_checking_1/data_out_62b_d[9][12]} {txrx_frame_checking_1/data_out_62b_d[9][13]} {txrx_frame_checking_1/data_out_62b_d[9][14]} {txrx_frame_checking_1/data_out_62b_d[9][15]} {txrx_frame_checking_1/data_out_62b_d[9][16]} {txrx_frame_checking_1/data_out_62b_d[9][17]} {txrx_frame_checking_1/data_out_62b_d[9][18]} {txrx_frame_checking_1/data_out_62b_d[9][19]} {txrx_frame_checking_1/data_out_62b_d[9][20]} {txrx_frame_checking_1/data_out_62b_d[9][21]} {txrx_frame_checking_1/data_out_62b_d[9][22]} {txrx_frame_checking_1/data_out_62b_d[9][23]} {txrx_frame_checking_1/data_out_62b_d[9][24]} {txrx_frame_checking_1/data_out_62b_d[9][25]} {txrx_frame_checking_1/data_out_62b_d[9][26]} {txrx_frame_checking_1/data_out_62b_d[9][27]} {txrx_frame_checking_1/data_out_62b_d[9][28]} {txrx_frame_checking_1/data_out_62b_d[9][29]} {txrx_frame_checking_1/data_out_62b_d[9][30]} {txrx_frame_checking_1/data_out_62b_d[9][31]} {txrx_frame_checking_1/data_out_62b_d[9][32]} {txrx_frame_checking_1/data_out_62b_d[9][33]} {txrx_frame_checking_1/data_out_62b_d[9][34]} {txrx_frame_checking_1/data_out_62b_d[9][35]} {txrx_frame_checking_1/data_out_62b_d[9][36]} {txrx_frame_checking_1/data_out_62b_d[9][37]} {txrx_frame_checking_1/data_out_62b_d[9][38]} {txrx_frame_checking_1/data_out_62b_d[9][39]} {txrx_frame_checking_1/data_out_62b_d[9][40]} {txrx_frame_checking_1/data_out_62b_d[9][41]} {txrx_frame_checking_1/data_out_62b_d[9][42]} {txrx_frame_checking_1/data_out_62b_d[9][43]} {txrx_frame_checking_1/data_out_62b_d[9][44]} {txrx_frame_checking_1/data_out_62b_d[9][45]} {txrx_frame_checking_1/data_out_62b_d[9][46]} {txrx_frame_checking_1/data_out_62b_d[9][47]} {txrx_frame_checking_1/data_out_62b_d[9][48]} {txrx_frame_checking_1/data_out_62b_d[9][49]} {txrx_frame_checking_1/data_out_62b_d[9][50]} {txrx_frame_checking_1/data_out_62b_d[9][51]} {txrx_frame_checking_1/data_out_62b_d[9][52]} {txrx_frame_checking_1/data_out_62b_d[9][53]} {txrx_frame_checking_1/data_out_62b_d[9][54]} {txrx_frame_checking_1/data_out_62b_d[9][55]} {txrx_frame_checking_1/data_out_62b_d[9][56]} {txrx_frame_checking_1/data_out_62b_d[9][57]} {txrx_frame_checking_1/data_out_62b_d[9][58]} {txrx_frame_checking_1/data_out_62b_d[9][59]} {txrx_frame_checking_1/data_out_62b_d[9][60]} {txrx_frame_checking_1/data_out_62b_d[9][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 62 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[0][0]} {txrx_frame_checking_1/data_out_62b_d[0][1]} {txrx_frame_checking_1/data_out_62b_d[0][2]} {txrx_frame_checking_1/data_out_62b_d[0][3]} {txrx_frame_checking_1/data_out_62b_d[0][4]} {txrx_frame_checking_1/data_out_62b_d[0][5]} {txrx_frame_checking_1/data_out_62b_d[0][6]} {txrx_frame_checking_1/data_out_62b_d[0][7]} {txrx_frame_checking_1/data_out_62b_d[0][8]} {txrx_frame_checking_1/data_out_62b_d[0][9]} {txrx_frame_checking_1/data_out_62b_d[0][10]} {txrx_frame_checking_1/data_out_62b_d[0][11]} {txrx_frame_checking_1/data_out_62b_d[0][12]} {txrx_frame_checking_1/data_out_62b_d[0][13]} {txrx_frame_checking_1/data_out_62b_d[0][14]} {txrx_frame_checking_1/data_out_62b_d[0][15]} {txrx_frame_checking_1/data_out_62b_d[0][16]} {txrx_frame_checking_1/data_out_62b_d[0][17]} {txrx_frame_checking_1/data_out_62b_d[0][18]} {txrx_frame_checking_1/data_out_62b_d[0][19]} {txrx_frame_checking_1/data_out_62b_d[0][20]} {txrx_frame_checking_1/data_out_62b_d[0][21]} {txrx_frame_checking_1/data_out_62b_d[0][22]} {txrx_frame_checking_1/data_out_62b_d[0][23]} {txrx_frame_checking_1/data_out_62b_d[0][24]} {txrx_frame_checking_1/data_out_62b_d[0][25]} {txrx_frame_checking_1/data_out_62b_d[0][26]} {txrx_frame_checking_1/data_out_62b_d[0][27]} {txrx_frame_checking_1/data_out_62b_d[0][28]} {txrx_frame_checking_1/data_out_62b_d[0][29]} {txrx_frame_checking_1/data_out_62b_d[0][30]} {txrx_frame_checking_1/data_out_62b_d[0][31]} {txrx_frame_checking_1/data_out_62b_d[0][32]} {txrx_frame_checking_1/data_out_62b_d[0][33]} {txrx_frame_checking_1/data_out_62b_d[0][34]} {txrx_frame_checking_1/data_out_62b_d[0][35]} {txrx_frame_checking_1/data_out_62b_d[0][36]} {txrx_frame_checking_1/data_out_62b_d[0][37]} {txrx_frame_checking_1/data_out_62b_d[0][38]} {txrx_frame_checking_1/data_out_62b_d[0][39]} {txrx_frame_checking_1/data_out_62b_d[0][40]} {txrx_frame_checking_1/data_out_62b_d[0][41]} {txrx_frame_checking_1/data_out_62b_d[0][42]} {txrx_frame_checking_1/data_out_62b_d[0][43]} {txrx_frame_checking_1/data_out_62b_d[0][44]} {txrx_frame_checking_1/data_out_62b_d[0][45]} {txrx_frame_checking_1/data_out_62b_d[0][46]} {txrx_frame_checking_1/data_out_62b_d[0][47]} {txrx_frame_checking_1/data_out_62b_d[0][48]} {txrx_frame_checking_1/data_out_62b_d[0][49]} {txrx_frame_checking_1/data_out_62b_d[0][50]} {txrx_frame_checking_1/data_out_62b_d[0][51]} {txrx_frame_checking_1/data_out_62b_d[0][52]} {txrx_frame_checking_1/data_out_62b_d[0][53]} {txrx_frame_checking_1/data_out_62b_d[0][54]} {txrx_frame_checking_1/data_out_62b_d[0][55]} {txrx_frame_checking_1/data_out_62b_d[0][56]} {txrx_frame_checking_1/data_out_62b_d[0][57]} {txrx_frame_checking_1/data_out_62b_d[0][58]} {txrx_frame_checking_1/data_out_62b_d[0][59]} {txrx_frame_checking_1/data_out_62b_d[0][60]} {txrx_frame_checking_1/data_out_62b_d[0][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 62 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[10][0]} {txrx_frame_checking_1/data_out_62b_d[10][1]} {txrx_frame_checking_1/data_out_62b_d[10][2]} {txrx_frame_checking_1/data_out_62b_d[10][3]} {txrx_frame_checking_1/data_out_62b_d[10][4]} {txrx_frame_checking_1/data_out_62b_d[10][5]} {txrx_frame_checking_1/data_out_62b_d[10][6]} {txrx_frame_checking_1/data_out_62b_d[10][7]} {txrx_frame_checking_1/data_out_62b_d[10][8]} {txrx_frame_checking_1/data_out_62b_d[10][9]} {txrx_frame_checking_1/data_out_62b_d[10][10]} {txrx_frame_checking_1/data_out_62b_d[10][11]} {txrx_frame_checking_1/data_out_62b_d[10][12]} {txrx_frame_checking_1/data_out_62b_d[10][13]} {txrx_frame_checking_1/data_out_62b_d[10][14]} {txrx_frame_checking_1/data_out_62b_d[10][15]} {txrx_frame_checking_1/data_out_62b_d[10][16]} {txrx_frame_checking_1/data_out_62b_d[10][17]} {txrx_frame_checking_1/data_out_62b_d[10][18]} {txrx_frame_checking_1/data_out_62b_d[10][19]} {txrx_frame_checking_1/data_out_62b_d[10][20]} {txrx_frame_checking_1/data_out_62b_d[10][21]} {txrx_frame_checking_1/data_out_62b_d[10][22]} {txrx_frame_checking_1/data_out_62b_d[10][23]} {txrx_frame_checking_1/data_out_62b_d[10][24]} {txrx_frame_checking_1/data_out_62b_d[10][25]} {txrx_frame_checking_1/data_out_62b_d[10][26]} {txrx_frame_checking_1/data_out_62b_d[10][27]} {txrx_frame_checking_1/data_out_62b_d[10][28]} {txrx_frame_checking_1/data_out_62b_d[10][29]} {txrx_frame_checking_1/data_out_62b_d[10][30]} {txrx_frame_checking_1/data_out_62b_d[10][31]} {txrx_frame_checking_1/data_out_62b_d[10][32]} {txrx_frame_checking_1/data_out_62b_d[10][33]} {txrx_frame_checking_1/data_out_62b_d[10][34]} {txrx_frame_checking_1/data_out_62b_d[10][35]} {txrx_frame_checking_1/data_out_62b_d[10][36]} {txrx_frame_checking_1/data_out_62b_d[10][37]} {txrx_frame_checking_1/data_out_62b_d[10][38]} {txrx_frame_checking_1/data_out_62b_d[10][39]} {txrx_frame_checking_1/data_out_62b_d[10][40]} {txrx_frame_checking_1/data_out_62b_d[10][41]} {txrx_frame_checking_1/data_out_62b_d[10][42]} {txrx_frame_checking_1/data_out_62b_d[10][43]} {txrx_frame_checking_1/data_out_62b_d[10][44]} {txrx_frame_checking_1/data_out_62b_d[10][45]} {txrx_frame_checking_1/data_out_62b_d[10][46]} {txrx_frame_checking_1/data_out_62b_d[10][47]} {txrx_frame_checking_1/data_out_62b_d[10][48]} {txrx_frame_checking_1/data_out_62b_d[10][49]} {txrx_frame_checking_1/data_out_62b_d[10][50]} {txrx_frame_checking_1/data_out_62b_d[10][51]} {txrx_frame_checking_1/data_out_62b_d[10][52]} {txrx_frame_checking_1/data_out_62b_d[10][53]} {txrx_frame_checking_1/data_out_62b_d[10][54]} {txrx_frame_checking_1/data_out_62b_d[10][55]} {txrx_frame_checking_1/data_out_62b_d[10][56]} {txrx_frame_checking_1/data_out_62b_d[10][57]} {txrx_frame_checking_1/data_out_62b_d[10][58]} {txrx_frame_checking_1/data_out_62b_d[10][59]} {txrx_frame_checking_1/data_out_62b_d[10][60]} {txrx_frame_checking_1/data_out_62b_d[10][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 62 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[4][0]} {txrx_frame_checking_1/data_out_62b_d[4][1]} {txrx_frame_checking_1/data_out_62b_d[4][2]} {txrx_frame_checking_1/data_out_62b_d[4][3]} {txrx_frame_checking_1/data_out_62b_d[4][4]} {txrx_frame_checking_1/data_out_62b_d[4][5]} {txrx_frame_checking_1/data_out_62b_d[4][6]} {txrx_frame_checking_1/data_out_62b_d[4][7]} {txrx_frame_checking_1/data_out_62b_d[4][8]} {txrx_frame_checking_1/data_out_62b_d[4][9]} {txrx_frame_checking_1/data_out_62b_d[4][10]} {txrx_frame_checking_1/data_out_62b_d[4][11]} {txrx_frame_checking_1/data_out_62b_d[4][12]} {txrx_frame_checking_1/data_out_62b_d[4][13]} {txrx_frame_checking_1/data_out_62b_d[4][14]} {txrx_frame_checking_1/data_out_62b_d[4][15]} {txrx_frame_checking_1/data_out_62b_d[4][16]} {txrx_frame_checking_1/data_out_62b_d[4][17]} {txrx_frame_checking_1/data_out_62b_d[4][18]} {txrx_frame_checking_1/data_out_62b_d[4][19]} {txrx_frame_checking_1/data_out_62b_d[4][20]} {txrx_frame_checking_1/data_out_62b_d[4][21]} {txrx_frame_checking_1/data_out_62b_d[4][22]} {txrx_frame_checking_1/data_out_62b_d[4][23]} {txrx_frame_checking_1/data_out_62b_d[4][24]} {txrx_frame_checking_1/data_out_62b_d[4][25]} {txrx_frame_checking_1/data_out_62b_d[4][26]} {txrx_frame_checking_1/data_out_62b_d[4][27]} {txrx_frame_checking_1/data_out_62b_d[4][28]} {txrx_frame_checking_1/data_out_62b_d[4][29]} {txrx_frame_checking_1/data_out_62b_d[4][30]} {txrx_frame_checking_1/data_out_62b_d[4][31]} {txrx_frame_checking_1/data_out_62b_d[4][32]} {txrx_frame_checking_1/data_out_62b_d[4][33]} {txrx_frame_checking_1/data_out_62b_d[4][34]} {txrx_frame_checking_1/data_out_62b_d[4][35]} {txrx_frame_checking_1/data_out_62b_d[4][36]} {txrx_frame_checking_1/data_out_62b_d[4][37]} {txrx_frame_checking_1/data_out_62b_d[4][38]} {txrx_frame_checking_1/data_out_62b_d[4][39]} {txrx_frame_checking_1/data_out_62b_d[4][40]} {txrx_frame_checking_1/data_out_62b_d[4][41]} {txrx_frame_checking_1/data_out_62b_d[4][42]} {txrx_frame_checking_1/data_out_62b_d[4][43]} {txrx_frame_checking_1/data_out_62b_d[4][44]} {txrx_frame_checking_1/data_out_62b_d[4][45]} {txrx_frame_checking_1/data_out_62b_d[4][46]} {txrx_frame_checking_1/data_out_62b_d[4][47]} {txrx_frame_checking_1/data_out_62b_d[4][48]} {txrx_frame_checking_1/data_out_62b_d[4][49]} {txrx_frame_checking_1/data_out_62b_d[4][50]} {txrx_frame_checking_1/data_out_62b_d[4][51]} {txrx_frame_checking_1/data_out_62b_d[4][52]} {txrx_frame_checking_1/data_out_62b_d[4][53]} {txrx_frame_checking_1/data_out_62b_d[4][54]} {txrx_frame_checking_1/data_out_62b_d[4][55]} {txrx_frame_checking_1/data_out_62b_d[4][56]} {txrx_frame_checking_1/data_out_62b_d[4][57]} {txrx_frame_checking_1/data_out_62b_d[4][58]} {txrx_frame_checking_1/data_out_62b_d[4][59]} {txrx_frame_checking_1/data_out_62b_d[4][60]} {txrx_frame_checking_1/data_out_62b_d[4][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 62 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[7][0]} {txrx_frame_checking_1/data_out_62b_d[7][1]} {txrx_frame_checking_1/data_out_62b_d[7][2]} {txrx_frame_checking_1/data_out_62b_d[7][3]} {txrx_frame_checking_1/data_out_62b_d[7][4]} {txrx_frame_checking_1/data_out_62b_d[7][5]} {txrx_frame_checking_1/data_out_62b_d[7][6]} {txrx_frame_checking_1/data_out_62b_d[7][7]} {txrx_frame_checking_1/data_out_62b_d[7][8]} {txrx_frame_checking_1/data_out_62b_d[7][9]} {txrx_frame_checking_1/data_out_62b_d[7][10]} {txrx_frame_checking_1/data_out_62b_d[7][11]} {txrx_frame_checking_1/data_out_62b_d[7][12]} {txrx_frame_checking_1/data_out_62b_d[7][13]} {txrx_frame_checking_1/data_out_62b_d[7][14]} {txrx_frame_checking_1/data_out_62b_d[7][15]} {txrx_frame_checking_1/data_out_62b_d[7][16]} {txrx_frame_checking_1/data_out_62b_d[7][17]} {txrx_frame_checking_1/data_out_62b_d[7][18]} {txrx_frame_checking_1/data_out_62b_d[7][19]} {txrx_frame_checking_1/data_out_62b_d[7][20]} {txrx_frame_checking_1/data_out_62b_d[7][21]} {txrx_frame_checking_1/data_out_62b_d[7][22]} {txrx_frame_checking_1/data_out_62b_d[7][23]} {txrx_frame_checking_1/data_out_62b_d[7][24]} {txrx_frame_checking_1/data_out_62b_d[7][25]} {txrx_frame_checking_1/data_out_62b_d[7][26]} {txrx_frame_checking_1/data_out_62b_d[7][27]} {txrx_frame_checking_1/data_out_62b_d[7][28]} {txrx_frame_checking_1/data_out_62b_d[7][29]} {txrx_frame_checking_1/data_out_62b_d[7][30]} {txrx_frame_checking_1/data_out_62b_d[7][31]} {txrx_frame_checking_1/data_out_62b_d[7][32]} {txrx_frame_checking_1/data_out_62b_d[7][33]} {txrx_frame_checking_1/data_out_62b_d[7][34]} {txrx_frame_checking_1/data_out_62b_d[7][35]} {txrx_frame_checking_1/data_out_62b_d[7][36]} {txrx_frame_checking_1/data_out_62b_d[7][37]} {txrx_frame_checking_1/data_out_62b_d[7][38]} {txrx_frame_checking_1/data_out_62b_d[7][39]} {txrx_frame_checking_1/data_out_62b_d[7][40]} {txrx_frame_checking_1/data_out_62b_d[7][41]} {txrx_frame_checking_1/data_out_62b_d[7][42]} {txrx_frame_checking_1/data_out_62b_d[7][43]} {txrx_frame_checking_1/data_out_62b_d[7][44]} {txrx_frame_checking_1/data_out_62b_d[7][45]} {txrx_frame_checking_1/data_out_62b_d[7][46]} {txrx_frame_checking_1/data_out_62b_d[7][47]} {txrx_frame_checking_1/data_out_62b_d[7][48]} {txrx_frame_checking_1/data_out_62b_d[7][49]} {txrx_frame_checking_1/data_out_62b_d[7][50]} {txrx_frame_checking_1/data_out_62b_d[7][51]} {txrx_frame_checking_1/data_out_62b_d[7][52]} {txrx_frame_checking_1/data_out_62b_d[7][53]} {txrx_frame_checking_1/data_out_62b_d[7][54]} {txrx_frame_checking_1/data_out_62b_d[7][55]} {txrx_frame_checking_1/data_out_62b_d[7][56]} {txrx_frame_checking_1/data_out_62b_d[7][57]} {txrx_frame_checking_1/data_out_62b_d[7][58]} {txrx_frame_checking_1/data_out_62b_d[7][59]} {txrx_frame_checking_1/data_out_62b_d[7][60]} {txrx_frame_checking_1/data_out_62b_d[7][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 62 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[2][0]} {txrx_frame_checking_1/data_out_62b_d[2][1]} {txrx_frame_checking_1/data_out_62b_d[2][2]} {txrx_frame_checking_1/data_out_62b_d[2][3]} {txrx_frame_checking_1/data_out_62b_d[2][4]} {txrx_frame_checking_1/data_out_62b_d[2][5]} {txrx_frame_checking_1/data_out_62b_d[2][6]} {txrx_frame_checking_1/data_out_62b_d[2][7]} {txrx_frame_checking_1/data_out_62b_d[2][8]} {txrx_frame_checking_1/data_out_62b_d[2][9]} {txrx_frame_checking_1/data_out_62b_d[2][10]} {txrx_frame_checking_1/data_out_62b_d[2][11]} {txrx_frame_checking_1/data_out_62b_d[2][12]} {txrx_frame_checking_1/data_out_62b_d[2][13]} {txrx_frame_checking_1/data_out_62b_d[2][14]} {txrx_frame_checking_1/data_out_62b_d[2][15]} {txrx_frame_checking_1/data_out_62b_d[2][16]} {txrx_frame_checking_1/data_out_62b_d[2][17]} {txrx_frame_checking_1/data_out_62b_d[2][18]} {txrx_frame_checking_1/data_out_62b_d[2][19]} {txrx_frame_checking_1/data_out_62b_d[2][20]} {txrx_frame_checking_1/data_out_62b_d[2][21]} {txrx_frame_checking_1/data_out_62b_d[2][22]} {txrx_frame_checking_1/data_out_62b_d[2][23]} {txrx_frame_checking_1/data_out_62b_d[2][24]} {txrx_frame_checking_1/data_out_62b_d[2][25]} {txrx_frame_checking_1/data_out_62b_d[2][26]} {txrx_frame_checking_1/data_out_62b_d[2][27]} {txrx_frame_checking_1/data_out_62b_d[2][28]} {txrx_frame_checking_1/data_out_62b_d[2][29]} {txrx_frame_checking_1/data_out_62b_d[2][30]} {txrx_frame_checking_1/data_out_62b_d[2][31]} {txrx_frame_checking_1/data_out_62b_d[2][32]} {txrx_frame_checking_1/data_out_62b_d[2][33]} {txrx_frame_checking_1/data_out_62b_d[2][34]} {txrx_frame_checking_1/data_out_62b_d[2][35]} {txrx_frame_checking_1/data_out_62b_d[2][36]} {txrx_frame_checking_1/data_out_62b_d[2][37]} {txrx_frame_checking_1/data_out_62b_d[2][38]} {txrx_frame_checking_1/data_out_62b_d[2][39]} {txrx_frame_checking_1/data_out_62b_d[2][40]} {txrx_frame_checking_1/data_out_62b_d[2][41]} {txrx_frame_checking_1/data_out_62b_d[2][42]} {txrx_frame_checking_1/data_out_62b_d[2][43]} {txrx_frame_checking_1/data_out_62b_d[2][44]} {txrx_frame_checking_1/data_out_62b_d[2][45]} {txrx_frame_checking_1/data_out_62b_d[2][46]} {txrx_frame_checking_1/data_out_62b_d[2][47]} {txrx_frame_checking_1/data_out_62b_d[2][48]} {txrx_frame_checking_1/data_out_62b_d[2][49]} {txrx_frame_checking_1/data_out_62b_d[2][50]} {txrx_frame_checking_1/data_out_62b_d[2][51]} {txrx_frame_checking_1/data_out_62b_d[2][52]} {txrx_frame_checking_1/data_out_62b_d[2][53]} {txrx_frame_checking_1/data_out_62b_d[2][54]} {txrx_frame_checking_1/data_out_62b_d[2][55]} {txrx_frame_checking_1/data_out_62b_d[2][56]} {txrx_frame_checking_1/data_out_62b_d[2][57]} {txrx_frame_checking_1/data_out_62b_d[2][58]} {txrx_frame_checking_1/data_out_62b_d[2][59]} {txrx_frame_checking_1/data_out_62b_d[2][60]} {txrx_frame_checking_1/data_out_62b_d[2][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 62 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[3][0]} {txrx_frame_checking_1/data_out_62b_d[3][1]} {txrx_frame_checking_1/data_out_62b_d[3][2]} {txrx_frame_checking_1/data_out_62b_d[3][3]} {txrx_frame_checking_1/data_out_62b_d[3][4]} {txrx_frame_checking_1/data_out_62b_d[3][5]} {txrx_frame_checking_1/data_out_62b_d[3][6]} {txrx_frame_checking_1/data_out_62b_d[3][7]} {txrx_frame_checking_1/data_out_62b_d[3][8]} {txrx_frame_checking_1/data_out_62b_d[3][9]} {txrx_frame_checking_1/data_out_62b_d[3][10]} {txrx_frame_checking_1/data_out_62b_d[3][11]} {txrx_frame_checking_1/data_out_62b_d[3][12]} {txrx_frame_checking_1/data_out_62b_d[3][13]} {txrx_frame_checking_1/data_out_62b_d[3][14]} {txrx_frame_checking_1/data_out_62b_d[3][15]} {txrx_frame_checking_1/data_out_62b_d[3][16]} {txrx_frame_checking_1/data_out_62b_d[3][17]} {txrx_frame_checking_1/data_out_62b_d[3][18]} {txrx_frame_checking_1/data_out_62b_d[3][19]} {txrx_frame_checking_1/data_out_62b_d[3][20]} {txrx_frame_checking_1/data_out_62b_d[3][21]} {txrx_frame_checking_1/data_out_62b_d[3][22]} {txrx_frame_checking_1/data_out_62b_d[3][23]} {txrx_frame_checking_1/data_out_62b_d[3][24]} {txrx_frame_checking_1/data_out_62b_d[3][25]} {txrx_frame_checking_1/data_out_62b_d[3][26]} {txrx_frame_checking_1/data_out_62b_d[3][27]} {txrx_frame_checking_1/data_out_62b_d[3][28]} {txrx_frame_checking_1/data_out_62b_d[3][29]} {txrx_frame_checking_1/data_out_62b_d[3][30]} {txrx_frame_checking_1/data_out_62b_d[3][31]} {txrx_frame_checking_1/data_out_62b_d[3][32]} {txrx_frame_checking_1/data_out_62b_d[3][33]} {txrx_frame_checking_1/data_out_62b_d[3][34]} {txrx_frame_checking_1/data_out_62b_d[3][35]} {txrx_frame_checking_1/data_out_62b_d[3][36]} {txrx_frame_checking_1/data_out_62b_d[3][37]} {txrx_frame_checking_1/data_out_62b_d[3][38]} {txrx_frame_checking_1/data_out_62b_d[3][39]} {txrx_frame_checking_1/data_out_62b_d[3][40]} {txrx_frame_checking_1/data_out_62b_d[3][41]} {txrx_frame_checking_1/data_out_62b_d[3][42]} {txrx_frame_checking_1/data_out_62b_d[3][43]} {txrx_frame_checking_1/data_out_62b_d[3][44]} {txrx_frame_checking_1/data_out_62b_d[3][45]} {txrx_frame_checking_1/data_out_62b_d[3][46]} {txrx_frame_checking_1/data_out_62b_d[3][47]} {txrx_frame_checking_1/data_out_62b_d[3][48]} {txrx_frame_checking_1/data_out_62b_d[3][49]} {txrx_frame_checking_1/data_out_62b_d[3][50]} {txrx_frame_checking_1/data_out_62b_d[3][51]} {txrx_frame_checking_1/data_out_62b_d[3][52]} {txrx_frame_checking_1/data_out_62b_d[3][53]} {txrx_frame_checking_1/data_out_62b_d[3][54]} {txrx_frame_checking_1/data_out_62b_d[3][55]} {txrx_frame_checking_1/data_out_62b_d[3][56]} {txrx_frame_checking_1/data_out_62b_d[3][57]} {txrx_frame_checking_1/data_out_62b_d[3][58]} {txrx_frame_checking_1/data_out_62b_d[3][59]} {txrx_frame_checking_1/data_out_62b_d[3][60]} {txrx_frame_checking_1/data_out_62b_d[3][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 62 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {txrx_frame_checking_1/data_out_62b_d[6][0]} {txrx_frame_checking_1/data_out_62b_d[6][1]} {txrx_frame_checking_1/data_out_62b_d[6][2]} {txrx_frame_checking_1/data_out_62b_d[6][3]} {txrx_frame_checking_1/data_out_62b_d[6][4]} {txrx_frame_checking_1/data_out_62b_d[6][5]} {txrx_frame_checking_1/data_out_62b_d[6][6]} {txrx_frame_checking_1/data_out_62b_d[6][7]} {txrx_frame_checking_1/data_out_62b_d[6][8]} {txrx_frame_checking_1/data_out_62b_d[6][9]} {txrx_frame_checking_1/data_out_62b_d[6][10]} {txrx_frame_checking_1/data_out_62b_d[6][11]} {txrx_frame_checking_1/data_out_62b_d[6][12]} {txrx_frame_checking_1/data_out_62b_d[6][13]} {txrx_frame_checking_1/data_out_62b_d[6][14]} {txrx_frame_checking_1/data_out_62b_d[6][15]} {txrx_frame_checking_1/data_out_62b_d[6][16]} {txrx_frame_checking_1/data_out_62b_d[6][17]} {txrx_frame_checking_1/data_out_62b_d[6][18]} {txrx_frame_checking_1/data_out_62b_d[6][19]} {txrx_frame_checking_1/data_out_62b_d[6][20]} {txrx_frame_checking_1/data_out_62b_d[6][21]} {txrx_frame_checking_1/data_out_62b_d[6][22]} {txrx_frame_checking_1/data_out_62b_d[6][23]} {txrx_frame_checking_1/data_out_62b_d[6][24]} {txrx_frame_checking_1/data_out_62b_d[6][25]} {txrx_frame_checking_1/data_out_62b_d[6][26]} {txrx_frame_checking_1/data_out_62b_d[6][27]} {txrx_frame_checking_1/data_out_62b_d[6][28]} {txrx_frame_checking_1/data_out_62b_d[6][29]} {txrx_frame_checking_1/data_out_62b_d[6][30]} {txrx_frame_checking_1/data_out_62b_d[6][31]} {txrx_frame_checking_1/data_out_62b_d[6][32]} {txrx_frame_checking_1/data_out_62b_d[6][33]} {txrx_frame_checking_1/data_out_62b_d[6][34]} {txrx_frame_checking_1/data_out_62b_d[6][35]} {txrx_frame_checking_1/data_out_62b_d[6][36]} {txrx_frame_checking_1/data_out_62b_d[6][37]} {txrx_frame_checking_1/data_out_62b_d[6][38]} {txrx_frame_checking_1/data_out_62b_d[6][39]} {txrx_frame_checking_1/data_out_62b_d[6][40]} {txrx_frame_checking_1/data_out_62b_d[6][41]} {txrx_frame_checking_1/data_out_62b_d[6][42]} {txrx_frame_checking_1/data_out_62b_d[6][43]} {txrx_frame_checking_1/data_out_62b_d[6][44]} {txrx_frame_checking_1/data_out_62b_d[6][45]} {txrx_frame_checking_1/data_out_62b_d[6][46]} {txrx_frame_checking_1/data_out_62b_d[6][47]} {txrx_frame_checking_1/data_out_62b_d[6][48]} {txrx_frame_checking_1/data_out_62b_d[6][49]} {txrx_frame_checking_1/data_out_62b_d[6][50]} {txrx_frame_checking_1/data_out_62b_d[6][51]} {txrx_frame_checking_1/data_out_62b_d[6][52]} {txrx_frame_checking_1/data_out_62b_d[6][53]} {txrx_frame_checking_1/data_out_62b_d[6][54]} {txrx_frame_checking_1/data_out_62b_d[6][55]} {txrx_frame_checking_1/data_out_62b_d[6][56]} {txrx_frame_checking_1/data_out_62b_d[6][57]} {txrx_frame_checking_1/data_out_62b_d[6][58]} {txrx_frame_checking_1/data_out_62b_d[6][59]} {txrx_frame_checking_1/data_out_62b_d[6][60]} {txrx_frame_checking_1/data_out_62b_d[6][61]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list txrx_frame_checking_1/be_status]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list txrx_frame_checking_1/cb_status]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets sysclk]
