v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
P 4 1 830 80 {}
N 130 -10 170 -10 {lab=upb}
N 30 -110 30 -70 {lab=vdd}
N 30 50 30 90 {lab=vss}
N -90 -10 -50 -10 {lab=up}
N 130 220 170 220 {lab=T4_B}
N 30 120 30 160 {lab=vdd}
N 30 280 30 320 {lab=vss}
N -90 220 -50 220 {lab=T4}
N 130 450 170 450 {lab=T2_B}
N 30 350 30 390 {lab=vdd}
N 30 510 30 550 {lab=vss}
N -90 450 -50 450 {lab=T2}
N 550 -160 1550 -160 {lab=vdd}
N 880 -160 880 -120 {lab=vdd}
N 940 -160 940 -90 {lab=vdd}
N 880 -60 880 70 {lab=b}
N 880 780 880 820 {lab=vss}
N 790 750 880 750 {lab=vss}
N 780 750 790 750 {lab=vss}
N 780 750 780 820 {lab=vss}
N 780 820 880 820 {lab=vss}
N 880 70 880 720 {lab=b}
N 880 820 1580 820 {lab=vss}
N 880 -90 940 -90 {lab=vdd}
N 1070 -160 1070 -120 {lab=vdd}
N 1130 -160 1130 -90 {lab=vdd}
N 1070 -90 1130 -90 {lab=vdd}
N 1070 -60 1070 20 {lab=#net1}
N 1030 -90 1030 -20 {lab=b}
N 1320 -160 1320 -120 {lab=vdd}
N 1380 -160 1380 -90 {lab=vdd}
N 1320 -90 1380 -90 {lab=vdd}
N 1320 -60 1320 20 {lab=#net2}
N 1280 -90 1280 -20 {lab=b}
N 1030 -20 1280 -20 {lab=b}
N 1070 780 1070 820 {lab=vss}
N 1070 750 1160 750 {lab=vss}
N 1160 750 1170 750 {lab=vss}
N 1170 750 1170 820 {lab=vss}
N 1070 640 1070 720 {lab=#net3}
N 1070 610 1170 610 {lab=vss}
N 1170 610 1170 750 {lab=vss}
N 980 50 1030 50 {lab=T4_B}
N 1230 50 1280 50 {lab=T2_B}
N 1320 780 1320 820 {lab=vss}
N 1320 750 1410 750 {lab=vss}
N 1410 750 1420 750 {lab=vss}
N 1420 750 1420 820 {lab=vss}
N 1240 750 1280 750 {lab=a}
N 1320 640 1320 720 {lab=#net4}
N 1320 610 1420 610 {lab=vss}
N 1420 610 1420 750 {lab=vss}
N 1010 690 1240 690 {lab=a}
N 1240 690 1240 750 {lab=a}
N 1240 610 1280 610 {lab=T2}
N 990 610 1030 610 {lab=T4}
N 1070 110 1320 110 {lab=up_p}
N 1320 110 1480 110 {lab=up_p}
N 1070 540 1320 540 {lab=down_p}
N 1320 540 1440 540 {lab=down_p}
N 1070 80 1070 110 {lab=up_p}
N 1320 80 1320 110 {lab=up_p}
N 1070 540 1070 580 {lab=down_p}
N 1320 540 1320 580 {lab=down_p}
N 1520 -160 1520 -120 {lab=vdd}
N 1580 -160 1580 -90 {lab=vdd}
N 1520 -90 1580 -90 {lab=vdd}
N 1550 -160 1580 -160 {lab=vdd}
N 1280 -20 1480 -20 {lab=b}
N 1480 -90 1480 -20 {lab=b}
N 1520 70 1520 110 {lab=up_p}
N 1480 110 1520 110 {lab=up_p}
N 1520 420 1520 460 {lab=out}
N 1520 270 1520 310 {lab=up_p}
N 1520 340 1580 340 {lab=vdd}
N 1520 110 1520 270 {lab=up_p}
N 1520 370 1520 420 {lab=out}
N 1520 520 1520 540 {lab=down_p}
N 1510 540 1520 540 {lab=down_p}
N 1440 540 1510 540 {lab=down_p}
N 1520 780 1520 820 {lab=vss}
N 1520 750 1610 750 {lab=vss}
N 1610 750 1620 750 {lab=vss}
N 1620 750 1620 820 {lab=vss}
N 1240 690 1470 690 {lab=a}
N 1470 690 1470 750 {lab=a}
N 1470 750 1480 750 {lab=a}
N 1580 820 1620 820 {lab=vss}
N 1520 490 1610 490 {lab=vss}
N 1620 490 1620 520 {lab=vss}
N 1610 490 1620 490 {lab=vss}
N 1620 520 1620 750 {lab=vss}
N 1520 420 1880 420 {lab=out}
N 1390 490 1480 490 {lab=down}
N 1380 340 1480 340 {lab=upb}
N 1520 540 1520 580 {lab=down_p}
N 1520 640 1520 720 {lab=down_p}
N 1520 -30 1520 10 {lab=up_p}
N 1580 -30 1580 40 {lab=vdd}
N 1520 -60 1520 -30 {lab=up_p}
<<<<<<< HEAD
N 130 690 170 690 {lab=T1_B}
N 30 590 30 630 {lab=vdd}
N 30 750 30 790 {lab=vss}
N -90 690 -50 690 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 1070 50 1130 50 {lab=vdd}
N 1130 30 1130 50 {lab=vdd}
N 1130 -90 1130 30 {lab=vdd}
N 1320 50 1380 50 {lab=vdd}
N 1380 -90 1380 50 {lab=vdd}
N -310 190 -310 220 {lab=GND}
N -310 80 -310 130 {lab=vss}
N -310 -40 -310 20 {lab=vdd}
<<<<<<< HEAD
N -570 620 -570 670 {lab=vss}
N -570 500 -570 560 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N -480 620 -480 670 {lab=vss}
N -480 500 -480 560 {lab=T2}
N -390 620 -390 670 {lab=vss}
N -390 500 -390 560 {lab=T4}
N 1520 530 1750 530 {lab=down_p}
N 1520 210 1810 210 {lab=up_p}
N 1580 -90 1580 -30 {lab=vdd}
N 1580 40 1580 340 {lab=vdd}
N 1520 10 1520 70 {lab=up_p}
N 1520 580 1520 640 {lab=down_p}
N 550 820 780 820 {lab=vss}
N 630 780 630 820 {lab=vss}
N 540 750 630 750 {lab=vss}
N 530 750 540 750 {lab=vss}
N 530 750 530 820 {lab=vss}
N 530 820 630 820 {lab=vss}
N 630 680 680 680 {lab=a}
N 680 680 680 750 {lab=a}
N 630 480 630 720 {lab=a}
N 670 750 680 750 {lab=a}
N 630 350 630 420 {lab=vdd}
N 1010 690 1010 750 {lab=a}
N 1010 750 1030 750 {lab=a}
N 680 690 1010 690 {lab=a}
N 940 690 940 750 {lab=a}
N 920 750 940 750 {lab=a}
N 790 -90 840 -90 {lab=b}
N 790 -90 790 -20 {lab=b}
N 790 -20 880 -20 {lab=b}
N 880 -20 1030 -20 {lab=b}
<<<<<<< HEAD
N 1000 340 1040 340 {lab=vref}
N 1000 380 1040 380 {lab=vdiv}
N 1160 340 1200 340 {lab=up}
N 1160 380 1200 380 {lab=down}
N 1100 400 1100 440 {lab=vss}
N 1200 340 1240 340 {lab=up}
N 1200 380 1240 380 {lab=down}
N -630 50 -630 100 {lab=vss}
N -630 -70 -630 -10 {lab=vref}
N -630 250 -630 300 {lab=vss}
N -630 130 -630 190 {lab=vdiv}
N 1100 280 1100 320 {lab=vdd}
=======
N -570 70 -570 120 {lab=vss}
N -570 -50 -570 10 {lab=up}
N -720 70 -720 120 {lab=vss}
N -720 -50 -720 10 {lab=down}
N 230 -780 230 -710 {lab=vdd}
N 230 -650 230 -590 {lab=#net3}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {libs/core_analog/inv1u05u/inv1u05u.sym} 30 -10 0 0 {name=x1}
C {devices/lab_wire.sym} 170 -10 0 0 {name=p17 sig_type=std_logic lab=upb}
C {devices/lab_wire.sym} 30 90 0 0 {name=p18 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 30 -90 0 0 {name=p19 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -70 -10 0 0 {name=p3 sig_type=std_logic lab=up}
C {libs/core_analog/inv1u05u/inv1u05u.sym} 30 220 0 0 {name=x6}
C {devices/lab_wire.sym} 170 220 0 0 {name=p4 sig_type=std_logic lab=T4_B
}
C {devices/lab_wire.sym} 30 320 0 0 {name=p5 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 30 140 0 0 {name=p6 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -70 220 0 0 {name=p9 sig_type=std_logic lab=T4}
C {libs/core_analog/inv1u05u/inv1u05u.sym} 30 450 0 0 {name=x7}
C {devices/lab_wire.sym} 170 450 0 0 {name=p13 sig_type=std_logic lab=T2_B
}
<<<<<<< HEAD
C {devices/lab_wire.sym} 30 550 0 0 {name=p15 sig_type=std_logic lab=vss}
=======
C {devices/lab_wire.sym} 30 540 0 0 {name=p15 sig_type=std_logic lab=vss}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {devices/lab_wire.sym} 30 370 0 0 {name=p16 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -70 450 0 0 {name=p20 sig_type=std_logic lab=T2}
C {symbols/pfet_03v3.sym} 860 -90 0 0 {name=M3
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 900 750 0 1 {name=M6
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1050 -90 0 0 {name=M1
L=0.28u
W=20u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1050 50 0 0 {name=M4
L=0.28u
W=20u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1300 -90 0 0 {name=M5
L=0.28u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1300 50 0 0 {name=M7
L=0.28u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1050 750 0 0 {name=M8
L=0.28u
W=8u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1050 610 0 0 {name=M9
L=0.28u
W=8u
nf=1
m=4
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1300 750 0 0 {name=M10
L=0.28u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1300 610 0 0 {name=M11
L=0.28u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1500 -90 0 0 {name=M12
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1500 490 0 0 {name=M13
L=0.28u
W=8u
<<<<<<< HEAD
nf=10
=======
nf=6
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 1500 340 0 0 {name=M14
L=0.28u
W=20u
<<<<<<< HEAD
nf=10
=======
nf=6
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 1500 750 0 0 {name=M15
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/inv1u05u/inv1u05u.sym} 30 690 0 0 {name=x2}
C {devices/lab_wire.sym} 170 690 0 0 {name=p1 sig_type=std_logic lab=T1_B
}
C {devices/lab_wire.sym} 30 790 0 0 {name=p2 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 30 610 0 0 {name=p7 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -70 690 0 0 {name=p8 sig_type=std_logic lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {devices/lab_wire.sym} 1430 340 0 0 {name=p10 sig_type=std_logic lab=upb}
C {devices/lab_wire.sym} 1430 490 0 0 {name=p11 sig_type=std_logic lab=down}
C {devices/lab_wire.sym} 970 820 0 0 {name=p12 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 1260 610 0 0 {name=p22 sig_type=std_logic lab=T2}
C {devices/lab_wire.sym} 1010 610 0 0 {name=p23 sig_type=std_logic lab=T4}
C {devices/lab_wire.sym} 1260 50 0 0 {name=p25 sig_type=std_logic lab=T2_B
}
C {devices/lab_wire.sym} 1000 50 0 0 {name=p26 sig_type=std_logic lab=T4_B
}
C {devices/code_shown.sym} 190 -330 0 0 {name=Models only_toplevel=false
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/code_shown.sym} 750 -400 0 0 {name=Simulation only_toplevel=false value="
.control
.save all
set filetype=raw
tran 0.1n 500n
<<<<<<< HEAD
write sim_output.raw
=======
write vary_CP.raw
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
.endc
"}
C {devices/vsource.sym} -310 160 0 0 {name=V1 value=0 savecurrent=false}
C {devices/gnd.sym} -310 220 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} -310 50 0 0 {name=V2 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -310 110 0 0 {name=p28 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -310 -10 0 0 {name=p30 sig_type=std_logic lab=vdd}
<<<<<<< HEAD
C {devices/vsource.sym} -570 590 0 0 {name=V6 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -570 650 0 0 {name=p41 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -570 530 0 0 {name=p42 sig_type=std_logic lab=T1}
C {devices/vsource.sym} -480 590 0 0 {name=V8 value=0 savecurrent=false}
C {devices/lab_wire.sym} -480 650 0 0 {name=p43 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -480 530 0 0 {name=p44 sig_type=std_logic lab=T2}
C {devices/vsource.sym} -390 590 0 0 {name=V10 value=0 savecurrent=false}
=======
C {devices/vsource.sym} -480 590 0 0 {name=V8 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -480 650 0 0 {name=p43 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -480 530 0 0 {name=p44 sig_type=std_logic lab=T2}
C {devices/vsource.sym} -390 590 0 0 {name=V10 value=3.3 savecurrent=false}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {devices/lab_wire.sym} -390 650 0 0 {name=p45 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -390 530 0 0 {name=p46 sig_type=std_logic lab=T4}
C {devices/lab_wire.sym} 1820 420 0 0 {name=p34 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 1720 530 0 0 {name=p48 sig_type=std_logic lab=down_p}
C {devices/lab_wire.sym} 1720 210 0 0 {name=p49 sig_type=std_logic lab=up_p}
C {symbols/nfet_03v3.sym} 650 750 0 1 {name=M16
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {isource.sym} 630 450 0 0 {name=I2 value=100u}
C {devices/lab_wire.sym} 630 360 2 0 {name=p32 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 630 530 2 0 {name=p33 sig_type=std_logic lab=a}
C {devices/lab_wire.sym} 1000 -160 0 0 {name=p21 sig_type=std_logic lab=vdd}
<<<<<<< HEAD
C {libs/core_analog/asc_PFD_DFF/asc_PFD_DFF.sym} 1100 360 0 0 {name=x3}
C {devices/lab_wire.sym} 1100 440 0 0 {name=p14 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 1100 300 0 0 {name=p24 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 1020 380 0 0 {name=p27 sig_type=std_logic lab=vdiv}
C {devices/lab_wire.sym} 1020 340 0 0 {name=p29 sig_type=std_logic lab=vref}
C {devices/lab_wire.sym} 1200 340 0 0 {name=p31 sig_type=std_logic lab=up}
C {devices/lab_wire.sym} 1220 380 0 0 {name=p39 sig_type=std_logic lab=down}
C {devices/vsource.sym} -630 20 0 0 {name=V3
value="PULSE(0 3.3 50n 1p 1p 50n 100n)"
savecurrent=false}
C {devices/lab_wire.sym} -630 80 0 0 {name=p40 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -630 -60 0 0 {name=p47 sig_type=std_logic lab=vref}
C {devices/vsource.sym} -630 220 0 0 {name=V4
value="PULSE(0 3.3 75n 1p 1p 50n 100n)"
savecurrent=false}
C {devices/lab_wire.sym} -630 280 0 0 {name=p50 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -630 140 0 0 {name=p51 sig_type=std_logic lab=vdiv}
C {devices/lab_wire.sym} 880 460 2 0 {name=p35 sig_type=std_logic lab=b}
=======
C {devices/lab_wire.sym} 880 460 2 0 {name=p35 sig_type=std_logic lab=b}
C {devices/vsource.sym} -570 40 0 0 {name=V4 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -570 100 0 0 {name=p14 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -570 -20 0 0 {name=p24 sig_type=std_logic lab=up}
C {devices/vsource.sym} -720 40 0 0 {name=V3 value=0 savecurrent=false}
C {devices/lab_wire.sym} -720 100 0 0 {name=p27 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -720 -20 0 0 {name=p29 sig_type=std_logic lab=down}
C {isource.sym} 230 -680 0 0 {name=I1 value=100u}
C {devices/lab_wire.sym} 230 -770 2 0 {name=p36 sig_type=std_logic lab=vdd}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
