irq_set_chip_and_handler	,	F_15
weint_data	,	V_105
irq_set_chained_handler	,	F_51
of_match_node	,	F_47
virq	,	V_52
shift	,	V_24
PINCFG_TYPE_FUNC	,	V_47
bank	,	V_4
dev	,	V_66
eint_fltcon1	,	V_121
irq_desc	,	V_88
eint_fltcon0	,	V_119
exynos_pinctrl_suspend	,	F_54
bank_type	,	V_21
banks	,	V_100
exynos_wkup_irq_map	,	F_44
"%s: save fltcon0 %#010x\n"	,	L_15
err_domains	,	V_76
IRQ_TYPE_LEVEL_LOW	,	V_38
geint_mask	,	V_10
"wake %s for irq %d\n"	,	L_5
domain	,	V_98
pr_err	,	F_11
of_node	,	V_73
GFP_KERNEL	,	V_79
exynos_gpio_irq_map	,	F_13
device	,	V_65
soc_priv	,	V_77
exynos_wkup_irq_mask	,	F_28
irq_mask	,	V_95
IRQ_NONE	,	V_64
eint_type	,	V_71
"%s:     con %#010x =&gt; %#010x\n"	,	L_17
ctrl	,	V_9
EINT_TYPE_GPIO	,	V_72
EXYNOS_EINT_LEVEL_LOW	,	V_39
handle_level_irq	,	V_43
device_node	,	V_102
"irq request failed\n"	,	L_3
"%s: save fltcon1 %#010x\n"	,	L_16
irq_hw_number_t	,	T_1
irq_data_get_irq_chip_data	,	F_2
virt_base	,	V_15
IRQF_VALID	,	V_57
pend	,	V_82
svc	,	V_60
b	,	V_54
exynos_wkup_irq_unmask	,	F_30
chip	,	V_93
d	,	V_6
pr_info	,	F_34
h	,	V_51
irq	,	V_41
i	,	V_68
"%s: fltcon1 %#010x =&gt; %#010x\n"	,	L_19
regs	,	V_116
fls	,	F_41
exynos_pinctrl_resume	,	F_56
drvdata	,	V_7
irq_domain_remove	,	F_27
EXYNOS_EINT_CON_MASK	,	V_44
exynos_irq_demux_eint	,	F_40
irq_linear_revmap	,	F_19
exynos_irq_demux_eint16_31	,	F_43
geint_con	,	V_29
__iomem	,	T_4
exynos_wkup_irq_ids	,	V_109
exynos_get_eint_wake_mask	,	F_32
slock	,	V_14
eint_irq	,	V_94
samsung_pin_bank_type	,	V_20
ret	,	V_67
irq_domain_add_linear	,	F_25
samsung_pinctrl_drv_data	,	V_5
exynos_gpio_irq_set_type	,	F_10
spin_unlock_irqrestore	,	F_6
EXYNOS_GPIO_ECON_OFFSET	,	V_118
name	,	V_114
pctl_offset	,	V_45
generic_handle_irq	,	F_20
idx	,	V_108
desc	,	V_89
irq_get_chip	,	F_37
chained_irq_exit	,	F_39
"irq number for eint-%s-%d not found\n"	,	L_11
weint_mask	,	V_81
irqd	,	V_2
dev_err	,	F_22
exynos_eint_wkup_init	,	F_45
host_data	,	V_55
exynos_eint_gpio_save	,	V_78
EINT_TYPE_WKUP	,	V_111
mask	,	V_12
handle_edge_irq	,	V_42
exynos_gpio_irqd_ops	,	V_75
irq_unmask	,	V_97
set_irq_flags	,	F_16
exynos_wkup_irqd_ops	,	V_112
exynos_gpio_irq_unmask	,	F_8
weint_con	,	V_84
pr_debug	,	F_53
exynos_gpio_irq_ack	,	F_7
ENOMEM	,	V_80
of_find_property	,	F_48
hwirq	,	V_16
bit	,	V_87
irq_set_chip_data	,	F_14
hw	,	V_53
exynos_eint_gpio_irq	,	F_17
exynos_muxed_weint_data	,	V_99
samsung_pin_ctrl	,	V_22
irq_domain	,	V_50
"unsupported external interrupt type\n"	,	L_1
EXYNOS_SVC_NUM_MASK	,	V_62
samsung_pin_bank	,	V_3
"disabled"	,	L_7
IRQ_HANDLED	,	V_63
EXYNOS_SVC_GROUP	,	F_18
IRQ_TYPE_LEVEL_HIGH	,	V_36
chained_irq_enter	,	F_38
irq_data	,	V_1
ENODEV	,	V_110
irqd_get_trigger_type	,	F_9
EXYNOS_EINT_LEVEL_HIGH	,	V_37
weint_pend	,	V_83
flags	,	V_13
save	,	V_115
"%s: fltcon0 %#010x =&gt; %#010x\n"	,	L_18
exynos_wkup_irq_set_type	,	F_31
irq_get_handler_data	,	F_36
"could not allocate memory for muxed_data\n"	,	L_13
EXYNOS_GPIO_EFLTCON_OFFSET	,	V_120
IRQ_TYPE_EDGE_BOTH	,	V_34
exynos_eint_gpio_init	,	F_21
"irq number not available\n"	,	L_2
exynos_weint_data	,	V_90
__irq_set_handler_locked	,	F_12
exynos_wkup_irq_ack	,	F_29
for_each_child_of_node	,	F_46
exynos_eint_wake_mask	,	V_85
pin_banks	,	V_59
"%s: save     con %#010x\n"	,	L_14
exynos_pinctrl_resume_bank	,	F_55
irq_ack	,	V_96
reg_offset	,	V_46
IRQ_TYPE_EDGE_RISING	,	V_30
EINVAL	,	V_40
eint_offset	,	V_11
reg_pend	,	V_17
exynos_gpio_irq_chip	,	V_56
con	,	V_26
data	,	V_58
muxed_data	,	V_106
exynos_irq_eint0_15	,	F_35
nr_banks	,	V_70
IRQ_TYPE_EDGE_FALLING	,	V_32
EXYNOS_EINT_EDGE_BOTH	,	V_35
pin	,	V_23
u32	,	T_3
trig_type	,	V_27
EXYNOS_EINT_FUNC	,	V_49
exynos_wkup_irq_chip	,	V_101
muxed_banks	,	V_107
group	,	V_61
exynos_gpio_irq_mask	,	F_1
eint_con	,	V_117
"irq number for muxed EINTs not found\n"	,	L_12
fld_width	,	V_48
geint_pend	,	V_18
EXYNOS_EINT_EDGE_FALLING	,	V_33
"gpio irq domain add failed\n"	,	L_4
EINT_TYPE_WKUP_MUX	,	V_113
spin_lock_irqsave	,	F_3
"could not allocate memory for weint_data\n"	,	L_10
irq_of_parse_and_map	,	F_49
devm_kzalloc	,	F_26
"wkup irq domain add failed\n"	,	L_8
np	,	V_104
ENXIO	,	V_69
"interrupts"	,	L_9
wkup_np	,	V_103
irq_find_mapping	,	F_42
"enabled"	,	L_6
irq_chip	,	V_92
EXYNOS_EINT_EDGE_RISING	,	V_31
on	,	V_86
reg_con	,	V_28
dev_name	,	F_24
EXYNOS_EINT_CON_LEN	,	V_25
readl	,	F_4
exynos_pinctrl_suspend_bank	,	F_52
writel	,	F_5
irqreturn_t	,	T_2
IRQ_TYPE_LEVEL_MASK	,	V_19
exynos_wkup_irq_set_wake	,	F_33
eintd	,	V_91
reg_mask	,	V_8
irq_set_handler_data	,	F_50
nr_pins	,	V_74
devm_request_irq	,	F_23
