Determining the location of the ModelSim executable...

Using: d:/intelfpga_lite/19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off PROYECTO -c PROYECTO --vector_source="C:/PROYECTO7/Waveform7.vwf" --testbench_file="C:/PROYECTO7/simulation/qsim/Waveform7.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Sep 04 04:18:55 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off PROYECTO -c PROYECTO --vector_source=C:/PROYECTO7/Waveform7.vwf --testbench_file=C:/PROYECTO7/simulation/qsim/Waveform7.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/PROYECTO7/simulation/qsim/" PROYECTO -c PROYECTO

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Sep 04 04:18:56 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/PROYECTO7/simulation/qsim/ PROYECTO -c PROYECTO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file PROYECTO.vho in folder "C:/PROYECTO7/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Mon Sep 04 04:18:57 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Usuario/Desktop/PROYECTO7/simulation/qsim/PROYECTO.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga_lite/19.1/modelsim_ase/win32aloem//vsim -c -do PROYECTO.do

Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do PROYECTO.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:58 on Sep 04,2023
# vcom -work work PROYECTO.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity PROYECTO
# -- Compiling architecture structure of PROYECTO
# End time: 04:18:58 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:18:58 on Sep 04,2023
# vcom -work work Waveform7.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PROYECTO_vhd_vec_tst
# -- Compiling architecture PROYECTO_arch of PROYECTO_vhd_vec_tst
# End time: 04:18:58 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.PROYECTO_vhd_vec_tst 
# Start time: 04:18:58 on Sep 04,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.proyecto_vhd_vec_tst(proyecto_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.proyecto(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading cyclonev.cyclonev_mac(behavior)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst24|Mult0~8\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst24|Mult0~8\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst25|Mult0~8\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst25|Mult0~8\/inst/ File: nofile
# ** Warning: Design size of 44697 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# End time: 04:18:58 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Usuario/Desktop/PROYECTO7/Waveform7.vwf...

Reading C:/Users/Usuario/Desktop/PROYECTO7/simulation/qsim/PROYECTO.msim.vcd...

Processing channel transitions... 

Warning: RESET - signal not found in VCD.

Warning: CH0[11] - signal not found in VCD.

Warning: CH0[10] - signal not found in VCD.

Warning: CH0[9] - signal not found in VCD.

Warning: CH0[8] - signal not found in VCD.

Warning: CH0[7] - signal not found in VCD.

Warning: CH0[6] - signal not found in VCD.

Warning: CH0[5] - signal not found in VCD.

Warning: CH0[4] - signal not found in VCD.

Warning: CH0[3] - signal not found in VCD.

Warning: CH0[2] - signal not found in VCD.

Warning: CH0[1] - signal not found in VCD.

Warning: CH0[0] - signal not found in VCD.

Warning: CH1[11] - signal not found in VCD.

Warning: CH1[10] - signal not found in VCD.

Warning: CH1[9] - signal not found in VCD.

Warning: CH1[8] - signal not found in VCD.

Warning: CH1[7] - signal not found in VCD.

Warning: CH1[6] - signal not found in VCD.

Warning: CH1[5] - signal not found in VCD.

Warning: CH1[4] - signal not found in VCD.

Warning: CH1[3] - signal not found in VCD.

Warning: CH1[2] - signal not found in VCD.

Warning: CH1[1] - signal not found in VCD.

Warning: CH1[0] - signal not found in VCD.

Warning: TiempoFull - signal not found in VCD.

Warning: Un[6] - signal not found in VCD.

Warning: Un[5] - signal not found in VCD.

Warning: Un[4] - signal not found in VCD.

Warning: Un[3] - signal not found in VCD.

Warning: Un[2] - signal not found in VCD.

Warning: Un[1] - signal not found in VCD.

Warning: Un[0] - signal not found in VCD.

Warning: Dec[6] - signal not found in VCD.

Warning: Dec[5] - signal not found in VCD.

Warning: Dec[4] - signal not found in VCD.

Warning: Dec[3] - signal not found in VCD.

Warning: Dec[2] - signal not found in VCD.

Warning: Dec[1] - signal not found in VCD.

Warning: Dec[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/Usuario/Desktop/PROYECTO7/simulation/qsim/PROYECTO_20230904041859.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.