/* Play PT3 chiptunes on the stm32l476 via the CS43L22 */

#include <stdint.h>
#include "stm32l476xx.h"
#include "string.h"
#include "stdlib.h"

#include "lcd.h"

#include "i2c.h"
#include "cs43l22.h"

#include "pt3_lib.h"
#include "ayemu.h"

//#define FREQ	48000
#define FREQ	44100
#define CHANS	2
#define BITS	16

/* global variables */
volatile uint32_t TimeDelay;
volatile uint32_t overflows=0;

static ayemu_ay_t ay,ay2;
static struct pt3_song_t pt3,pt3_2;

static ayemu_ay_reg_frame_t frame,frame2;

#define MAX_SONGS 4
#include "i2_pt3.h"
#include "ba_pt3.h"
#include "ea_pt3.h"
#include "vc_pt3.h"

static int which_song=0;
static int title_len;
static int scrolling=0,scrolldir=1;


void exit(int status) {
	LCD_Display_String("ERROR");
	while(1);
}

struct pt3_image_t pt3_image[MAX_SONGS] = {
	[0] = {	.data=__I2_PT3,	.length=__I2_PT3_len, },
	[3] = {	.data=__BA_PT3,	.length=__BA_PT3_len, },
	[1] = {	.data=__EA_PT3,	.length=__EA_PT3_len, },
	[2] = {	.data=__VC_PT3,	.length=__VC_PT3_len, },
};


static int line=0,subframe=0,current_pattern=0;

static void change_song(void) {

	scrolling=0;
	scrolldir=1;

	if (which_song>=MAX_SONGS) {
		which_song=0;
	}

	pt3_load_song(&pt3_image[which_song], &pt3, &pt3_2);
	title_len=32;
	while(pt3_image[which_song].data[0x1e + title_len]==' ') {
		title_len--;
		if (title_len==0) break;
	}
	if (title_len<6) title_len=6;

	current_pattern=0;
	line=0;
	subframe=0;
}


/* advance definitions */
void System_Clock_Init(void);
void NVIC_SetPriority(int irq, int priority);
void NVIC_EnableIRQ(int irq);

/* mono (1 channel), 16-bit (2 bytes), play at 50Hz */
#define AUDIO_BUFSIZ (FREQ*CHANS*(BITS/8) / 50)
#define NUM_SAMPLES (AUDIO_BUFSIZ/CHANS/(BITS/8))
#define COUNTDOWN_RESET (FREQ/50)

static unsigned char audio_buf[AUDIO_BUFSIZ*2];
static unsigned char temp_buf[AUDIO_BUFSIZ*2];

/* Interrupt Handlers */
static void NextBuffer(int which_half) {

	int line_decode_result=0,j;

	/* Decode next frame */
	if ((line==0) && (subframe==0)) {
		if (current_pattern==pt3.music_len) {
			which_song++;
			change_song();
			current_pattern=0;
		}
		pt3_set_pattern(current_pattern,&pt3);
		if (pt3_2.valid) pt3_set_pattern(current_pattern,&pt3_2);
	}

	if (subframe==0) {
		line_decode_result=pt3_decode_line(&pt3);
		if (pt3_2.valid) pt3_decode_line(&pt3_2);
	}

	if (line_decode_result==1) {
		/* line done early? */
		current_pattern++;
		line=0;
		subframe=0;
	}
	else {
		subframe++;
		if (subframe==pt3.speed) {
			subframe=0;
			line++;
			if (line==64) {
				current_pattern++;
				line=0;
			}
		}
	}


	pt3_make_frame(&pt3,frame);
	if (pt3_2.valid) {
		pt3_make_frame(&pt3_2,frame2);
	}

	/* Update AY buffer */
	ayemu_set_regs(&ay,frame);
	ayemu_set_regs(&ay2,frame2);

	/* Generate sound buffer */
	if (which_half==0) {
		ayemu_gen_sound (&ay, audio_buf, AUDIO_BUFSIZ);
		if (pt3_2.valid) {
			ayemu_gen_sound (&ay2, temp_buf, AUDIO_BUFSIZ);
			for(j=0;j<AUDIO_BUFSIZ;j+=4) {
				audio_buf[j+2]=temp_buf[j+2];
				audio_buf[j+3]=temp_buf[j+3];
			}
		}
	}
	else {
		ayemu_gen_sound (&ay, audio_buf+AUDIO_BUFSIZ, AUDIO_BUFSIZ);
		if (pt3_2.valid) {
			ayemu_gen_sound (&ay2, temp_buf+AUDIO_BUFSIZ, AUDIO_BUFSIZ);
			for(j=0;j<AUDIO_BUFSIZ;j+=4) {
				audio_buf[AUDIO_BUFSIZ+j+2]=temp_buf[AUDIO_BUFSIZ+j+2];
				audio_buf[AUDIO_BUFSIZ+j+3]=temp_buf[AUDIO_BUFSIZ+j+3];
			}
		}
	}
}




static void DMA_IRQHandler(void) {

	static int led_count=0,led_on=0;
	static int led_count2=0,led_on2=0;

	/* This is called at both half-full and full DMA */
	/* We double buffer */

	/* At half full, we should load next buffer at start */
	/* At full, we should load next buffer to end */

	if ((DMA2->ISR&DMA_ISR_TCIF6)==DMA_ISR_TCIF6) {
		NextBuffer(1);

		/* This should happen at roughly 50Hz */
		led_count++;

		if (led_count==50) {

			if (led_on) {
				led_on=0;
				GPIOB->ODR &= ~(1<<2);
			}
			else {
				led_on=1;
				GPIOB->ODR |= (1<<2);
			}
			led_count=0;
		}

	}

	if ((DMA2->ISR&DMA_ISR_HTIF6)==DMA_ISR_HTIF6) {
		NextBuffer(0);

		/* This should happen at roughly 50Hz */
		led_count2++;

		if (led_count2==50) {

			if (led_on2) {
				led_on2=0;
				GPIOE->ODR &= ~(1<<8);
			}
			else {
				led_on2=1;
				GPIOE->ODR |= (1<<8);
			}
			led_count2=0;
		}

	}

	/* ACK interrupt */
	/* Set to 1 to clear */
	DMA2->IFCR |= DMA_IFCR_CGIF6;

}

static void GPIOB_Clock_Enable(void) {
        RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
}

static void GPIOB_Pin_Output_Init(int pin) {

        /* Set mode of pin 2 as output */
        /* 00 = input
           01 = output
           10 = alternate
           11 = analog (default) */

        GPIOB->MODER &= ~(3UL<<(pin*2));
        GPIOB->MODER |= 1UL<<(pin*2);

        /* set output type of pin2 as push-pull */
        /* 0 = push-pull (default)
           1 = open-drain */
        GPIOB->OTYPER &= ~(1<<pin);
        /* Set output speed of pin2 as low */
        /* 00 = Low speed
           01 = Medium speed
           10 = Fast speed
           11 = High speed */
        GPIOB->OSPEEDR &= ~(3UL<<(pin*2));

        /* Set pin 2 as no pull-up, no pull-down */
        /* 00 = no pull-up, no pull-down
           01 = pull-up
           10 = pull-down
           11 = reserved */
        GPIOB->PUPDR &=~(3UL<<(pin*2));
}


static void GPIOE_Clock_Enable(void) {
        RCC->AHB2ENR |= RCC_AHB2ENR_GPIOEEN;
}

static void GPIOE_Pin_Output_Init(int pin) {

        /* Set mode of pin 2 as output */
        /* 00 = input
           01 = output
           10 = alternate
           11 = analog (default) */

        GPIOE->MODER &= ~(3UL<<(pin*2));
        GPIOE->MODER |= 1UL<<(pin*2);

        /* set output type of pin2 as push-pull */
        /* 0 = push-pull (default)
           1 = open-drain */
        GPIOE->OTYPER &= ~(1<<pin);
        /* Set output speed of pin2 as low */
        /* 00 = Low speed
           01 = Medium speed
           10 = Fast speed
           11 = High speed */
        GPIOE->OSPEEDR &= ~(3UL<<(pin*2));
       /* Set pin 2 as no pull-up, no pull-down */
        /* 00 = no pull-up, no pull-down
           01 = pull-up
           10 = pull-down
           11 = reserved */
        GPIOE->PUPDR &=~(3UL<<(pin*2));
}



static void GPIOA_Clock_Enable(void) {
        RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
}

static void GPIOA_Pin_Input_Init(int pin) {

        /* Set mode to input 00 */
        /* 00 = input
           01 = output
           10 = alternate
           11 = analog (default) */

        GPIOA->MODER &= ~(3UL<<(pin*2));

        /* Set output speed of pin2 as low */
        /* 00 = Low speed
           01 = Medium speed
           10 = Fast speed
           11 = High speed */
        //GPIOA->OSPEEDR &= ~(3UL<<(pin*2));

        /* Set pin 2 as pull-down */
	/* 00 = no pull-up, no pull-down
           01 = pull-up
           10 = pull-down
           11 = reserved */
        GPIOA->PUPDR &=~(3UL<<(pin*2));
        GPIOA->PUPDR |= (2UL<<(pin*2));
}

	/* Set up DMA for SAI1_A (Controller 2 Trigger 1 Channel 6) */
void DMA_Init(void) {

	/* Enable DMA2 clock */
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;

	/* Disable DMA2 Channel 6 */
	DMA2->CCR6 &=~DMA_CCR_EN;

	/* Peripheral data size = 32 bits */
	DMA2->CCR6 &=~DMA_CCR_PSIZE;
	DMA2->CCR6 |= DMA_CCR_PSIZE_16;

	/* Memory data size = 16 bits */
	DMA2->CCR6 &=~DMA_CCR_MSIZE;
	DMA2->CCR6 |= DMA_CCR_MSIZE_16;

	/* Disable peripheral increment mode */
	DMA2->CCR6 &=~DMA_CCR_PINC;

	/* Enable memory increment mode */
	DMA2->CCR6 |= DMA_CCR_MINC;

	/* Transfer Direction: to perihpheral */
	DMA2->CCR6 |= DMA_CCR_DIR;

	/* Circular Buffer */
	DMA2->CCR6 |= DMA_CCR_CIRC;

	/* Amount of data to transfer */
	DMA2->CNDTR6 = AUDIO_BUFSIZ;

	/* Peripheral Address */
	DMA2->CPAR6 = (uint32_t)&(SAI1->ADR);

	/* Memory Address */
	DMA2->CMAR6 = (uint32_t)&(audio_buf);

	/* Set up Channel Select */
	DMA2->CSELR &=~DMA_CSELR_C6S;
	/* SAI1_A */
	DMA2->CSELR |= 1<<20;

	/* Enable Half-done interrupt */
	DMA2->CCR6 |= DMA_CCR_HTIE;
	/* Enable Transfer complete interrupt */
	DMA2->CCR6 |= DMA_CCR_TCIE;

	/* Enable DMA2 Channel 6 */
	DMA2->CCR6 |= DMA_CCR_EN;

	/* Set highest priority interrupt */
	NVIC_SetPriority(DMA2_CH6_IRQn, 0);

	/* Enable Interrupt */
	NVIC_EnableIRQ(DMA2_CH6_IRQn);

	return;
}

	/* Set up SAI for 16-bit stereo i2s */
void SAI_Init(void) {

	/* Enable the clock for SAI1 */
	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;

	/* Enable i2s mode */

	/* GCR register */
		/* ASYNCHRONOUS */
		/* SYNCEXT_DISABLE */

	/* CR1 register */

		/* Disable SAI while configuring */
		SAI1->ACR1&=~SAI_CR1_SAIEN;

		/* Set "Free" Protocol */
		SAI1->ACR1&=~SAI_CR1_PRTCFG;

		/* Set Master Transmitter */
		SAI1->ACR1&=~SAI_CR1_MODE;

		/* Set first bit MSB */
		SAI1->ACR1&=~SAI_CR1_LSBFIRST;

		/* Transmit, so set clock strobing to falling edge */
		SAI1->ACR1|= SAI_CR1_CKSTR;

		/* Set datasize to 16 */
		SAI1->ACR1&=~SAI_CR1_DS;
		SAI1->ACR1|= 4<<5;

		/* Set MCKDIV */
		SAI1->ACR1&=~(SAI_CR1_MCKDIV);
		//SAI1->ACR1|= (1<<20);

	/* CR2 register */

		/* Disable compounding */
		/* Disable tristate */

		/* Set FIFO Threshold to 1/4 full */
		SAI1->ACR2&=~SAI_CR2_FTH;
		SAI1->ACR2|=1;


	/* FRCR register */

		/* Frame Length = 32, manual says subtract 1 */
		SAI1->AFRCR|= (32-1);  /* two 16-bit values */

		/* Frame offset before first bit */
		SAI1->AFRCR|= SAI_FRCR_FSOFF;

		/* SAI_FS_CHANNEL_IDENTIFICATION */
		SAI1->AFRCR|= SAI_FRCR_FSDEF;

		/* Frame Polarity active low*/
		SAI1->AFRCR&=~SAI_FRCR_FSPOL;

		/* ActiveFrameLength = 16, manual says subtract 1*/
		SAI1->AFRCR|=(16-1)<<8;

	/* SLOTR register */

		/* Slot first bit offset = 0 */
		SAI1->ASLOTR&=~SAI_SLOTR_FBOFF;

		/* Slot size = 16bits */
		SAI1->ASLOTR&=~SAI_SLOTR_SLOTSZ;
		SAI1->ASLOTR|= 1<<6;

		/* Slot active = 0x3 */
		/* we had? SAI_SLOTACTIVE_ALL */
		//SAI1->ASLOTR|= (0xffff<<16);
		SAI1->ASLOTR|= (0x3<<16);


		/* Slot number = 2 (stereo) */
		/* ??? manual says +1 ? */
		SAI1->ASLOTR&=~SAI_SLOTR_NBSLOT;
		SAI1->ASLOTR|= (2-1)<<8;

	/* DMA */
		SAI1->ACR1 |= SAI_CR1_DMAEN;

	/* Enable */
	SAI1->ACR1 |= SAI_CR1_SAIEN;
}
#if 0
/* Blocking transmit */
int i2s_transmit(uint8_t *datal, uint8_t *datar, uint16_t size) {

	uint32_t count=size;
	uint32_t temp;
	uint8_t *left_data=datal;
	uint8_t *right_data=datar;
	int left=1;

	if ((datar==NULL) || (datal==NULL) || (size==0)) return -1;

	/* If not enabled, fill FIFO and enable */
	if ((SAI1->ACR1 & SAI_CR1_SAIEN)==0) {
		while (((SAI1->ASR & SAI_SR_FLVL) != SAI_FIFOSTATUS_FULL)
			&& (count > 0U)) {

			if (left) {
				temp = (uint32_t)(*left_data);
				left_data++;
				temp |= ((uint32_t)(*left_data) << 8);
				left_data++;
				left=0;
			}
			else {
				temp = ((uint32_t)(*right_data));
				right_data++;
				temp |= ((uint32_t)(*right_data) << 8);
				right_data++;
				left=1;
			}
			SAI1->ADR = temp;

			count--;
		}
		SAI1->ACR1 |= SAI_CR1_SAIEN;
	}

	while (count > 0U) {
		/* Write data if the FIFO is not full */
		if ((SAI1->ASR & SAI_SR_FLVL) != SAI_FIFOSTATUS_FULL) {
			if (left) {
				temp = (uint32_t)(*left_data);
				left_data++;
				temp |= ((uint32_t)(*left_data) << 8);
				left_data++;
				left=0;
			}
			else {
				temp = (uint32_t)(*right_data);
				right_data++;
				temp |= ((uint32_t)(*right_data) << 8);
				right_data++;
				left=1;
			}
			SAI1->ADR = temp;
			count--;
			GPIOE->ODR &= ~(1<<8);
		}
		else {
			GPIOE->ODR |= (1<<8);
		}
	}

	/* Check for the Timeout */

	return 0;
}
#endif

int main(void) {


	char buffer[7];
	volatile int d;

	System_Clock_Init();

	/* Enable GPIO-PA3 -- up on joystick */
	GPIOA_Clock_Enable();
	GPIOA_Pin_Input_Init(3);

	/* RED LED is GPIO-PB2 */
        GPIOB_Clock_Enable();
        GPIOB_Pin_Output_Init(2);

        /* GREEN LED is GPIO-PE8 */
        GPIOE_Clock_Enable();
        GPIOE_Pin_Output_Init(8);

	/* Set up LCD */
	LCD_Clock_Init();
	LCD_Pin_Init();
	LCD_Configure();

	/* Set up i2c */

	uint8_t data_receive[6];
	uint8_t data_send[6];
	int slave_addr;

	data_receive[0]=0;

	i2c_init(I2C1);

	SAI_Init();

	/* Set up cs43l22 */
	cs43l22_init();

	slave_addr=0x94;
	data_send[0]=CS43L22_REG_ID;
	i2c_send_data(I2C1,slave_addr,data_send,1);
	i2c_receive_data(I2C1,slave_addr,data_receive,1);

	if ((data_receive[0]&0xf8)==0xe0) {
		memcpy(buffer,"CS43",4);
		buffer[4]=(data_receive[0]&0x7)+'0';
		buffer[5]=0;
	}
	else {
		memcpy(buffer,"BLAH",4);
		buffer[4]=0;
	}
	LCD_Display_String(buffer);

	/* Init first song */
	change_song();

	/* Init ay code */

	ayemu_init(&ay);
	ayemu_init(&ay2);
	// 44100, 1, 16 -- freq, channels, bits
	ayemu_set_sound_format(&ay, FREQ, CHANS, BITS);
	ayemu_set_sound_format(&ay2, FREQ, CHANS, BITS);

	ayemu_reset(&ay);
	ayemu_reset(&ay2);

	ayemu_set_chip_type(&ay, AYEMU_AY, NULL);
	ayemu_set_chip_type(&ay2, AYEMU_AY, NULL);
	/* Assume mockingboard/VMW-chiptune freq */
	/* pt3_lib assumes output is 1773400 of zx spectrum */
	ayemu_set_chip_freq(&ay, 1773400);
	ayemu_set_chip_freq(&ay2, 1773400);
//	ayemu_set_chip_freq(&ay, 1000000);
	ayemu_set_stereo(&ay, AYEMU_MONO, NULL);
	ayemu_set_stereo(&ay2, AYEMU_MONO, NULL);



	asm volatile ( "cpsie i" );

	NextBuffer(0);
	NextBuffer(1);

	cs43l22_play();

	DMA_Init();

	while(1) {

		/* output title */
		memcpy(buffer,&pt3_image[which_song].data[0x1e + scrolling],6);
		buffer[6]=0;
		LCD_Display_String(buffer);
		for(d=0;d<400000;d++);
		scrolling+=scrolldir;
		if ((scrolling>title_len-5) || (scrolling==-1)) {
			for(d=0;d<800000;d++);
			scrolldir=-scrolldir;
			scrolling+=scrolldir;
		}

		/* Change song based on joystick */
		if (GPIOA->IDR & (1<<3)) {
			/* disable interrupt to be safe */
			asm volatile ( "cpsid i" );
			which_song++;
			change_song();
			asm volatile ( "cpsie i" );
		}
#if 0
		/* Blink RED LED (GPIOB2) based on note A */
		if (pt3.a.new_note) {
			GPIOB->ODR |= (1<<2);
		}
		else {
			GPIOB->ODR &= ~(1<<2);
		}


		/* Blink GREEN LED (GPIOE8) based on note B */
		if (pt3.b.new_note) {
			GPIOE->ODR |= (1<<8);
		}
		else {
			GPIOE->ODR &= ~(1<<8);
		}
#endif
	}


}

/* Note: no need to touch the code beyond this point */

/* Set 80MHz PLL based on 16MHz HSI clock */
void System_Clock_Init(void) {

        /* Enable the HSI clock */
        RCC->CR |= RCC_CR_HSION;

	/* Wait until HSI is ready */
	while ( (RCC->CR & RCC_CR_HSIRDY) == 0 );

	/* Set the FLASH latency to 4 (BLARGH!) */
	/* Need to set *some* wait states if you are running >16MHz */
	/* See 3.3.3 (p100) in manual */
        FLASH->ACR|=FLASH_ACR_LATENCY_4;

	/* Configure PLL */
	RCC->CR &= ~RCC_CR_PLLON;
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;

/*
	The system Clock is configured as follows :
            System Clock source            = PLL (HSI)
            AHB Prescaler                  = 1
            APB1 Prescaler                 = 1
            APB2 Prescaler                 = 1
            Flash Latency(WS)              = 4
            PLL_M                          = 2
            PLL_N                          = 20
            PLL_R                          = 2
	( SYSCLK = PLLCLK = VCO=(16MHz)*N = 320 /M/R = 80 MHz )
            PLL_P                          = 7 
	( PLLSAI3CLK = VCO /M/P) = 320/7 = 22.857MHz )
            PLL_Q                          = 8
	( PLL48M1CLK = VCO /Q) = 40 MHz ?! )

*/

	// SYSCLK = (IN*N)/M

	/* PLL_N=20 --- VCO=IN*PLL_N */
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;		// set to HSI*20=320MHz
	RCC->PLLCFGR |= 20<<8;

	/* PLL_M=2 (00:M=1 01:M=2, 10:M=3, etc) */
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;		// 320MHz/2 = 160MHz
	RCC->PLLCFGR |= 1<<4;

	/* PLL_R =2 (00=2, 01=4 10=6 11=8) */
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;		// 160MHz/2 = 80MHz

	/* PLL_P=7 (register=0 means 7, 1=17) for SAI1/SAI2 clock */
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
//	RCC->PLLCFGR |= RCC_PLLCFGR_PLLP;

	/* PLL_Q=8 (11) sets 48MHz clock to 320/8=40? */
//	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
//	RCC->PLLCFGR |= 3<<21;

	RCC->CR |= RCC_CR_PLLON;
	while (!(RCC->CR & RCC_CR_PLLRDY)) ;

	/* Enable PLL clock output */
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN;

	/* Enable SAI3 clock output */
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN;

	/***************************************/
	/* Select PLL as system clock source  */
	/**************************************/
	RCC->CFGR &= ~RCC_CFGR_SW;
	RCC->CFGR |= RCC_CFGR_SW_PLL;  /* 11: PLL used as sys clock */
	while ((RCC->CFGR & RCC_CFGR_SWS) == 0 );


	/****************************************/
	/* SAI1CLK				*/
	/****************************************/
	/* VCO = 16MHz HSI/PLLM = 8MHz		*/
	/* PLL_N=24 --- 192MHz/7=11.29MHz	*/

	/* Configure PLL */
	RCC->CR &= ~RCC_CR_PLLSAI1ON;
	while((RCC->CR & RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY);

	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
	RCC->PLLSAI1CFGR |= 24<<8;

	/* (8*24)/17 = 11.29MHz */
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;

	/* Enable SAI clock output */
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;

	/* 00 -- PLLSAI1 P clock */
	/* 01 -- PLLSAI2 P clock */
	/* 02 -- PLLSAI3 P clock */
	/* 03 -- External clock */
	RCC->CCIPR&=~RCC_CCIPR_SAI1SEL;
//	RCC->CCIPR|= 2<<22;

	RCC->CR |= RCC_CR_PLLSAI1ON;
	while (!(RCC->CR & RCC_CR_PLLSAI1RDY)) ;
}

void NVIC_SetPriority(int irq, int priority) {

	if (irq<0) {
		// for -1, 0xff -> f -> -4 = b (11)
		SCB->SHP[(((uint8_t)irq)&0xf)-4]=(priority<<4)&0xff;
	}
	else {
		NVIC->IP[irq]=(priority<<4)&0xff;
	}

	return;
}

void NVIC_EnableIRQ(int irq) {

	NVIC->ISER[irq >> 5] = (1UL << (irq & 0x1F));

	return;
}



static void nmi_handler(void) {
	for(;;);
}

static void hardfault_handler(void) {
	for(;;);
}

extern unsigned long _etext,_data,_edata,_bss_start,_bss_end;

	/* Copy DATA and BSS segments into RAM */
void Reset_Handler(void)	{

	unsigned long *src, *dst;

	/* Copy data segment */
	/* Using linker symbols */
	src = &_etext;
	dst = &_data;
	while(dst < &_edata) *(dst++) = *(src++);

	/* Zero out the BSS */
	src = &_bss_start;
	while(src < &_bss_end) *(src++) = 0;

	/* Call main() */
	main();

}

#define STACK_LOCATION (0x20000000+(96*1024))

/* Vector Table */
uint32_t *myvectors[256]
__attribute__ ((section(".isr_vector"))) = {
	(uint32_t *) STACK_LOCATION,	/*   0:00  = stack pointer	*/
	(uint32_t *) Reset_Handler,	/* -15:04  = code entry point	*/
	(uint32_t *) nmi_handler,	/* -14:08  = NMI handler	*/
	(uint32_t *) hardfault_handler,	/* -13:0c = hard fault handler	*/
	(uint32_t *) nmi_handler,	/* -12:10 = MemManage		*/
	(uint32_t *) nmi_handler,	/* -11:14 = BusFault		*/
	(uint32_t *) nmi_handler,	/* -10:18 = UsageFault		*/
	(uint32_t *) nmi_handler,	/*  -9:1c = Reserved		*/
	(uint32_t *) nmi_handler,	/*  -8:20 = Reserved		*/
	(uint32_t *) nmi_handler,	/*  -7:24 = Reserved		*/
	(uint32_t *) nmi_handler,	/*  -6:28 = Reserved		*/
	(uint32_t *) nmi_handler,	/*  -5:2c = SVC Handler		*/
	(uint32_t *) nmi_handler,	/*  -4:30 = Debugmon		*/
	(uint32_t *) nmi_handler,	/*  -3:34 = Reserved		*/
	(uint32_t *) nmi_handler,	/*  -2:38 = PendSV		*/
	(uint32_t *) nmi_handler,	/*  -1:3c = SysTick		*/
	(uint32_t *) nmi_handler,	/*   0:40 = WWDG		*/
	(uint32_t *) nmi_handler,	/*   1:44 = PVD_PVM		*/
	(uint32_t *) nmi_handler,	/*   2:48 = RTC_TAMP_STAMP	*/
	(uint32_t *) nmi_handler,	/*   3:4C = RTC_WKUP		*/
	(uint32_t *) nmi_handler,	/*   4:50 = FLASH		*/
	(uint32_t *) nmi_handler,	/*   5:54 = RCC			*/
	(uint32_t *) nmi_handler,	/*   6:58 = EXTI0		*/
	(uint32_t *) nmi_handler,	/*   7:5c = EXTI1		*/
	(uint32_t *) nmi_handler,	/*   8:60 = EXTI2		*/
	(uint32_t *) nmi_handler,	/*   9:64 = EXTI3		*/
	(uint32_t *) nmi_handler,	/*  10:68 = EXTI4		*/
	(uint32_t *) nmi_handler,	/*  11:6C = DMA1_CH1		*/
	(uint32_t *) nmi_handler,	/*  12:70 = DMA1_CH2		*/
	(uint32_t *) nmi_handler,	/*  13:74 = DMA1_CH3		*/
	(uint32_t *) nmi_handler,	/*  14:78 = DMA1_CH4		*/
	(uint32_t *) nmi_handler,	/*  15:7c = DMA1_CH5		*/
	(uint32_t *) nmi_handler,	/*  16:80 = DMA1_CH6		*/
	(uint32_t *) nmi_handler,	/*  17:84 = DMA1_CH7		*/
	(uint32_t *) nmi_handler,	/*  18:84 = ADC1_2		*/
	(uint32_t *) nmi_handler,	/*  19:88 = CAN1_TX		*/
	(uint32_t *) nmi_handler,	/*  20:90 = CAN1_RX0		*/
	(uint32_t *) nmi_handler,	/*  21:94 = CAN1_RX1		*/
	(uint32_t *) nmi_handler,	/*  22:98 = CAN1_SCE		*/
	(uint32_t *) nmi_handler,	/*  23:9C = EXTI9_5		*/
	(uint32_t *) nmi_handler,	/*  24:A0 = TIM1_BRK/TIM15	*/
	(uint32_t *) nmi_handler,	/*  25:A4 = TIM1_UP/TIM16	*/
	(uint32_t *) nmi_handler,	/*  26:A8 = TIM1_TRG_COM/TIM17	*/
	(uint32_t *) nmi_handler,	/*  27:AC = TIM1_CC		*/
	(uint32_t *) nmi_handler,	/*  28:B0 = TIM2		*/
	(uint32_t *) nmi_handler,	/*  29:B4 = TIM3		*/
	(uint32_t *) nmi_handler,	/*  30:B8 = TIM4		*/
	(uint32_t *) nmi_handler,	/*  31:BC = I2C1_EV		*/
	(uint32_t *) nmi_handler,	/*  32:C0 = I2C1_ER		*/
	(uint32_t *) nmi_handler,	/*  33:C4 = I2C2_EV		*/
	(uint32_t *) nmi_handler,	/*  34:C8 = I2C2_ER		*/
	(uint32_t *) nmi_handler,	/*  35:CC = SPI1		*/
	(uint32_t *) nmi_handler,	/*  36:D0 = SPI2		*/
	(uint32_t *) nmi_handler,	/*  37:D4 = USART1		*/
	(uint32_t *) nmi_handler,	/*  38:D8 = USART2		*/
	(uint32_t *) nmi_handler,	/*  39:DC = USART3		*/
	(uint32_t *) nmi_handler,	/*  40:E0 = EXTI5_10		*/
	(uint32_t *) nmi_handler,	/*  41:E4 = RTC_ALART		*/
	(uint32_t *) nmi_handler,	/*  42:E8 = DFSDM1_FLT3		*/
	(uint32_t *) nmi_handler,	/*  43:EC = TIM8_BRK		*/
	(uint32_t *) nmi_handler,	/*  44:F0 = TIM8_UP		*/
	(uint32_t *) nmi_handler,	/*  45:F4 = TIM8_TRG_COM	*/
	(uint32_t *) nmi_handler,	/*  46:F8 = TIM8_CC		*/
	(uint32_t *) nmi_handler,	/*  47:FC = ADC3		*/
	(uint32_t *) nmi_handler,	/*  48:100 = FMC		*/
	(uint32_t *) nmi_handler,	/*  49:104 = SDMMC1		*/
	(uint32_t *) nmi_handler,	/*  50:108 = TIM5		*/
	(uint32_t *) nmi_handler,	/*  51:10C = SPI3		*/
	(uint32_t *) nmi_handler,	/*  52:110 = UART4		*/
	(uint32_t *) nmi_handler,	/*  53:114 = UART5		*/
	(uint32_t *) nmi_handler,	/*  54:118 = TIM6_DACUNDER	*/
	(uint32_t *) nmi_handler,	/*  55:11C = TIM7		*/
	(uint32_t *) nmi_handler,	/*  56:120 = DMA2_CH1		*/
	(uint32_t *) nmi_handler,	/*  57:124 = DMA2_CH2		*/
	(uint32_t *) nmi_handler,	/*  58:128 = DMA2_CH3		*/
	(uint32_t *) nmi_handler,	/*  59:12C = DMA2_CH4		*/
	(uint32_t *) nmi_handler,	/*  60:130 = DMA2_CH5		*/
	(uint32_t *) nmi_handler,	/*  61:134 = DFSDM1_FLT0	*/
	(uint32_t *) nmi_handler,	/*  62:138 = DFSDM1_FLT1	*/
	(uint32_t *) nmi_handler,	/*  63:13C = DFSDM1_FLT2	*/
	(uint32_t *) nmi_handler,	/*  64:140 = COMP		*/
	(uint32_t *) nmi_handler,	/*  65:144 = LPTIM1		*/
	(uint32_t *) nmi_handler,	/*  66:148 = LPTIM2		*/
	(uint32_t *) nmi_handler,	/*  67:14C = OTG_FS		*/
	(uint32_t *) DMA_IRQHandler,	/*  68:150 = DMA2_CH6		*/
	(uint32_t *) nmi_handler,	/*  69:154 = DMA2_CH7		*/
	(uint32_t *) nmi_handler,	/*  70:158 = LPUART1		*/
	(uint32_t *) nmi_handler,	/*  71:15C = QUADSPI		*/
	(uint32_t *) nmi_handler,	/*  72:160 = I2C3_EV		*/
	(uint32_t *) nmi_handler,	/*  73:164 = I2C3_ER		*/
	(uint32_t *) nmi_handler,	/*  74:168 = SAI1		*/
	(uint32_t *) nmi_handler,	/*  75:16C = SAI2		*/
	(uint32_t *) nmi_handler,	/*  76:170 = SWPMI1		*/
	(uint32_t *) nmi_handler,	/*  77:174 = TSC		*/
	(uint32_t *) nmi_handler,	/*  78:178 = LCD		*/
	(uint32_t *) nmi_handler,	/*  79:17C = AES		*/
	(uint32_t *) nmi_handler,	/*  80:180 = RNG		*/
	(uint32_t *) nmi_handler,	/*  81:184 = FPU		*/
};
