/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the ohp_96ch_core_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm55_60_19_96ch_top_map.xml
 *     block_uri "file:../docs/rda/pm55_60_19_96ch_core_map.xml"
 *     block_part_number "PM55_60_19_96CH_CORE"
 *     block_mnemonic "OHP_96CH_CORE"
 * 
 *****************************************************************************/
#ifndef _OHP_96CH_CORE_MTSB_MAP_H
#define _OHP_96CH_CORE_MTSB_MAP_H


/*
 * ==================================================================================
 *                     OHP_96CH_CORE_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define OHP_96CH_CORE_MTSB_MAP_FILE_NAME    "../src/ioxml/pm55_60_19_96ch_top_map.xml"
#define OHP_96CH_CORE_MTSB_MAP_FILE_VERSION "../src/ioxml/pm55_60_19_96ch_top_map.xml"
/*
 * ==================================================================================
 *                     OHP_96CH_CORE_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef OHP_96CH_CORE_MTSB_TSB_BASE_ADDR_DEFS_H
#define OHP_96CH_CORE_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_MTSB                       0x00000000
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_OHP96_CORE_OHP_CORE        0x00000000
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC_CFC_INDIRECT 0x0
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC_CFC_INDIRECT 0x0
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC_CFC_INDIRECT 0x0
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC_CFC_INDIRECT 0x0
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC              0x00001600
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC              0x00002000
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC              0x00003000
#define BASE_ADDR_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC              0x00004000

#endif /* OHP_96CH_CORE_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _OHP_96CH_CORE_MTSB_MAP_H */
