//==============================================================================
// Copyright (c) 2010-2022 Advanced Micro Devices, Inc. All rights reserved.
/// @author AMD Developer Tools Team
/// @file
/// @brief DX12 counter definitions for GFX9.
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project.

#ifndef GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_DX12_GFX9_H_
#define GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_DX12_GFX9_H_

// clang-format off

#include <windows.h>
#pragma warning (push)
#pragma warning (disable: 4201)
#include <AmdExtGpaInterface.h>
#pragma warning (pop)

#include <set>

struct GpaHardwareCounterDesc;
struct GpaCounterGroupDesc;
struct GpaSqCounterGroupDesc;

namespace counter_dx12_gfx9
{
    extern GpaHardwareCounterDesc*           kDx12CounterGroupArrayGfx9[]; ///< Array of hardware counter groups for Dx12 for Gfx9 family
    extern GpaHardwareCounterDesc*           kDx12ExposedCountersGroupArrayGfx9[]; ///< Array of hardware exposed counter groups for Dx12 for Gfx9 family
    extern GpaCounterGroupDesc               kHwDx12GroupsGfx9[]; ///< Array of counter groups for Dx12 for Gfx9 family
    extern GpaCounterGroupExposedCounterDesc kHwDx12ExposedCountersByGroupGfx9[]; ///< Array of exposed counter groups for Dx12 for Gfx9 family
    extern GpaPaddedCounterDesc              kDx12PaddedCounterByGroupGfx9[]; ///< Array of reserved counter for Dx12 for Gfx9 family
    extern GpaSqCounterGroupDesc             kHwDx12SqGroupsGfx9[]; ///< Array of SQ groups for Dx12 for Gfx9 family
    extern unsigned int                       kHwDx12SqIsolatedGroupsGfx9[]; ///< Array of counter groups isolated from SQ counter groups for Dx12 for Gfx9 family
    extern AmdExtGpuBlock                     kHwDx12DriverEnumGfx9[]; ///< Array of driver enum values per group for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeBottomToBottomDurationIndexGfx9; ///< Index of delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets. for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeBottomToBottomStartIndexGfx9; ///< Index of time of the previous command reaching bottom of pipe for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeBottomToBottomEndIndexGfx9; ///< Index of time of the current command reaching bottom of pipe for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeTopToBottomDurationIndexGfx9; ///< Index of execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeTopToBottomStartIndexGfx9; ///< Index of time that the current command reaches the top of pipe for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GpuTimeTopToBottomEndIndexGfx9; ///< Index of time that the current command reaches the bottom of pipe for Dx12 for Gfx9 family
    extern const std::set<unsigned int>       kHwDx12TimestampBlockIdsGfx9; ///< Timestamp block id's for Dx12 for Gfx9 family
    extern const std::set<unsigned int>       kHwDx12TimeCounterIndicesGfx9; ///< Timestamp counter indices for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12GroupCountGfx9; ///< Hardware Group Count for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12ExposedCountersGroupCountGfx9; ///< Whitelist hardware counter Group Count for Dx12 for Gfx9 family
    extern const unsigned int                 kDx12PaddedCounterGroupCountGfx9; ///< reserved counter group count for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12SqGroupCountGfx9; ///< Hardware SQ Group Count for Dx12 for Gfx9 family
    extern const unsigned int                 kHwDx12SqIsolatedGroupCountGfx9; ///< Hardware Isolated Group Count for Dx12 for Gfx9 family

/// @brief If the requested ASIC type is supported, then the global GPU generation block instance counters are updated.
///
/// @param [in] asic_type The ASIC type that is currently in use.
///
/// @return True if the ASIC is matched by this file and block instances are updated, otherwise false.
inline bool OverrideMaxBlockEvents(GDT_HW_ASIC_TYPE asic_type)
{
    UNREFERENCED_PARAMETER(asic_type);

    // dx12 specific max event overrides
    auto block_map = BuildBlockMap(kHwDx12GroupsGfx9, kHwDx12GroupCountGfx9);

    UpdateMaxSpmBlockEvents(block_map.get(), "CPF", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "IA", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "VGT", 5);
    UpdateMaxSpmBlockEvents(block_map.get(), "PA_SU", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "PA_SC", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "SPI", 16);
    UpdateMaxSpmBlockEvents(block_map.get(), "SQ", 16);
    UpdateMaxSpmBlockEvents(block_map.get(), "SX", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "TA", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "TD", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCP", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCC", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCA", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "DB", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "CB", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "GDS", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "SRBM", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GRBM", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GRBMSE", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RLC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "SDMA", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "MC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "CPG", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "CPC", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "WD", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCS", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "ATC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "ATCL2", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "MCVML2", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GCEA", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RPB", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RMI", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "UMC", 5);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPIN", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPUTimeStamp", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPUTime", 0);


    return true;
}
} //  namespace counter_dx12_gfx9

// clang-format on

#endif  // GPA_AUTO_GENERATED_GPU_PERF_API_COUNTER_GENERATOR_GPA_HW_COUNTER_DX12_GFX9_H_
