{
	"author": ["Kris Tiri", "Ingrid Verbauwhede"],
	"booktitle": "DATE",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/TiriV04",
	"doi": "10.1109/DATE.2004.1268856",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268856",
	"pages": "246-251",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["a", "logic", "level", "design", "methodolog", "for", "a", "secur", "dpa", "resist", "asic", "or", "fpga", "implement"],
	"tag": ["design", "implementation", "logic"],
	"title": "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}