
Lab1_Group3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af4c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800b110  0800b110  0001b110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b620  0800b620  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b620  0800b620  0001b620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b628  0800b628  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b628  0800b628  0001b628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b62c  0800b62c  0001b62c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b630  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  200001e0  0800b810  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  0800b810  000202e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_line   00010be9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001af6f  00000000  00000000  00030df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00003c40  00000000  00000000  0004bd68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001180  00000000  00000000  0004f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0010d866  00000000  00000000  00050b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000f88  00000000  00000000  0015e390  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0002bf87  00000000  00000000  0015f318  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  0018b29f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005404  00000000  00000000  0018b390  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00004275  00000000  00000000  00190794  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b0f4 	.word	0x0800b0f4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0800b0f4 	.word	0x0800b0f4

08000200 <kalmanFilterA>:
* int kalmanFilterA (float* InputArray, float* OutputArray, struct KalmanState* kstate, int length  	// R0-R3
* 					 float* DiffArray, float* avgIn, float* avgOut, float* avgDiff);					// on the stack
*/

kalmanFilterA:
			PUSH {R4-R8, LR}		// 6 ints
 8000200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

			MOV R4, R0			// local pointer to current element in InputArray
 8000204:	4604      	mov	r4, r0
			LDR R5, [sp, #24]	// pointer to DiffArray
 8000206:	9d06      	ldr	r5, [sp, #24]
			LDR R6, [sp, #28]	// pointer to avgIn
 8000208:	9e07      	ldr	r6, [sp, #28]
			LDR R7, [sp, #32]	// pointer to avgOut
 800020a:	9f08      	ldr	r7, [sp, #32]
			LDR R8, [sp, #36]	// pointer to avgDiff
 800020c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24

			VPUSH.f32 {S4-S14}
 8000210:	ed2d 2a0b 	vpush	{s4-s14}
			VLDMIA.f32 R2!, {S4-S8} // local copy of kstate
 8000214:	ecb2 2a05 	vldmia	r2!, {s4-s8}

			VMRS R0, FPSCR			// flushing out the error code
 8000218:	eef1 0a10 	vmrs	r0, fpscr
			BIC R0, R0, #15
 800021c:	f020 000f 	bic.w	r0, r0, #15
			VMSR FPSCR, R0
 8000220:	eee1 0a10 	vmsr	fpscr, r0

			VSUB.f32 S11, S11, S11		// Avg In = 0.0
 8000224:	ee75 5ae5 	vsub.f32	s11, s11, s11
			VSUB.f32 S12, S12, S12		// Avg Out = 0.0
 8000228:	ee36 6a46 	vsub.f32	s12, s12, s12
			VSUB.f32 S13, S13, S13		// Avg Diff = 0.0
 800022c:	ee76 6ae6 	vsub.f32	s13, s13, s13
			VMOV.f32 S14, R3
 8000230:	ee07 3a10 	vmov	s14, r3
			VCVT.f32.S32 S14, S14		// (float) length
 8000234:	eeb8 7ac7 	vcvt.f32.s32	s14, s14

08000238 <loop>:

loop:		SUBS R3, R3, #1
 8000238:	3b01      	subs	r3, #1
			BLT return
 800023a:	db25      	blt.n	8000288 <return>

			VLDR.f32 S10, [R4]		// S10 = current InputArray element
 800023c:	ed94 5a00 	vldr	s10, [r4]

			VADD.f32 S7, S7, S4 	// p = p + q
 8000240:	ee73 3a82 	vadd.f32	s7, s7, s4
			VADD.f32 S9, S7, S5 	// p + r
 8000244:	ee73 4aa2 	vadd.f32	s9, s7, s5
			VDIV.f32 S8, S7, S9 	// k = p / (p + r)
 8000248:	ee83 4aa4 	vdiv.f32	s8, s7, s9
			VSUB.f32 S9, S10, S6 	// measurement - x
 800024c:	ee75 4a43 	vsub.f32	s9, s10, s6
			VMLA.f32 S6, S8, S9 	// x = x + k*(measurement - x)
 8000250:	ee04 3a24 	vmla.f32	s6, s8, s9
			VMLS.f32 S7, S8, S7 	// p = p - k*p
 8000254:	ee44 3a63 	vmls.f32	s7, s8, s7

			VSUB.f32 S9, S6, S10
 8000258:	ee73 4a45 	vsub.f32	s9, s6, s10
			VADD.f32 S12, S12, S6	// avgOut += OutputArray[i]; S6 = x
 800025c:	ee36 6a03 	vadd.f32	s12, s12, s6
			VADD.f32 S11, S11, S10	// avgIn += InputArray[i]; S10 is the measurement
 8000260:	ee75 5a85 	vadd.f32	s11, s11, s10
			VADD.f32 S13, S13, S9	// avgDiff += diffArray[i];
 8000264:	ee76 6aa4 	vadd.f32	s13, s13, s9

			VMRS R0, FPSCR
 8000268:	eef1 0a10 	vmrs	r0, fpscr
			ANDS R0, R0, #15		// check for exceptions LSL R0, R0, #28
 800026c:	f010 000f 	ands.w	r0, r0, #15
			BNE exception
 8000270:	d11c      	bne.n	80002ac <exception>

			VSTR.f32 S6, [R1]		// current OutputArray element = x
 8000272:	ed81 3a00 	vstr	s6, [r1]
			VSTR.f32 S9, [R5] 		// diffArray[i] = OutputArray[i] - InputArray[i];
 8000276:	edc5 4a00 	vstr	s9, [r5]

			ADD R4, R4, #4			// Moving on for I, O, D arrays
 800027a:	f104 0404 	add.w	r4, r4, #4
			ADD R1, R1, #4
 800027e:	f101 0104 	add.w	r1, r1, #4
			ADD R5, R5, #4
 8000282:	f105 0504 	add.w	r5, r5, #4
			B loop
 8000286:	e7d7      	b.n	8000238 <loop>

08000288 <return>:

return:
			VDIV.f32 S11, S11, S14	// avgIn = avgIn/(float)length;
 8000288:	eec5 5a87 	vdiv.f32	s11, s11, s14
			VDIV.f32 S12, S12, S14	// avgOut = avgOut/(float)length;
 800028c:	ee86 6a07 	vdiv.f32	s12, s12, s14
			VDIV.f32 S13, S13, S14	// avgDiff = avgDiff/(float)length;
 8000290:	eec6 6a87 	vdiv.f32	s13, s13, s14

			VSTR.f32 S11, [R6]		// pointer to avgIn
 8000294:	edc6 5a00 	vstr	s11, [r6]
			VSTR.f32 S12, [R7]		// pointer to avgOut
 8000298:	ed87 6a00 	vstr	s12, [r7]
			VSTR.f32 S13, [R8]		// pointer to avgDiff
 800029c:	edc8 6a00 	vstr	s13, [r8]

			VSTMDB.f32 R2!, {S4-S8} // update kstate, but only if everything went well...
 80002a0:	ed22 2a05 	vstmdb	r2!, {s4-s8}
			VPOP.f32 {S4-S14}
 80002a4:	ecbd 2a0b 	vpop	{s4-s14}
			POP {R4-R8, PC}
 80002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080002ac <exception>:

exception:
			VPOP.f32 {S4-S14}
 80002ac:	ecbd 2a0b 	vpop	{s4-s14}
			POP {R4-R8, PC}
 80002b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080002b4 <kalmanFilterA_noStats>:
/**
* int kalmanFilterA_noStats (float* InputArray, float* OutputArray, struct KalmanState* kstate, int length)
*/

kalmanFilterA_noStats:
			PUSH {R4-R7, LR}
 80002b4:	b5f0      	push	{r4, r5, r6, r7, lr}
			VSTMDB.f32 SP!,{S4-S10}
 80002b6:	ed2d 2a07 	vpush	{s4-s10}

			MOV R5, R0				// local pointer to current element in InputArray
 80002ba:	4605      	mov	r5, r0
			MOV R6, R1				// local pointer to current element in OutputArray
 80002bc:	460e      	mov	r6, r1
			MOV R7, R2
 80002be:	4617      	mov	r7, r2
			VLDMIA.f32 R7!, {S4-S8} // local copy of kstate
 80002c0:	ecb7 2a05 	vldmia	r7!, {s4-s8}
			MOV R4, R3 				// local downcounter
 80002c4:	461c      	mov	r4, r3

			VMRS R0, FPSCR
 80002c6:	eef1 0a10 	vmrs	r0, fpscr
			BIC R0, R0, #15
 80002ca:	f020 000f 	bic.w	r0, r0, #15
			VMSR FPSCR, R0
 80002ce:	eee1 0a10 	vmsr	fpscr, r0

080002d2 <loop>:


loop:		SUBS R4, R4, #1
 80002d2:	3c01      	subs	r4, #1
			BLT return
 80002d4:	db19      	blt.n	800030a <return>

			VLDR.f32 S10, [R5]		// S10 = current InputArray element
 80002d6:	ed95 5a00 	vldr	s10, [r5]

			VADD.f32 S7, S7, S4 	// p = p + q
 80002da:	ee73 3a82 	vadd.f32	s7, s7, s4
			VADD.f32 S9, S7, S5 	// p + r
 80002de:	ee73 4aa2 	vadd.f32	s9, s7, s5
			VDIV.f32 S8, S7, S9 	// k = p / (p + r)
 80002e2:	ee83 4aa4 	vdiv.f32	s8, s7, s9
			VSUB.f32 S9, S10, S6 	// measurement - x
 80002e6:	ee75 4a43 	vsub.f32	s9, s10, s6
			VMLA.f32 S6, S8, S9 	// x = x + k*(measurement - x)
 80002ea:	ee04 3a24 	vmla.f32	s6, s8, s9
			VMLS.f32 S7, S8, S7 	// p = p - k*p
 80002ee:	ee44 3a63 	vmls.f32	s7, s8, s7

			VMRS R0, FPSCR
 80002f2:	eef1 0a10 	vmrs	r0, fpscr
			ANDS R0, R0, #15		// check for exceptions LSL R0, R0, #28
 80002f6:	f010 000f 	ands.w	r0, r0, #15
			BNE exception
 80002fa:	d10b      	bne.n	8000314 <exception>

			VSTR.f32 S6, [R6]		// current OutputArray element = x
 80002fc:	ed86 3a00 	vstr	s6, [r6]

			ADD R5, R5, #4
 8000300:	f105 0504 	add.w	r5, r5, #4
			ADD R6, R6, #4
 8000304:	f106 0604 	add.w	r6, r6, #4
			B loop
 8000308:	e7e3      	b.n	80002d2 <loop>

0800030a <return>:

return:
			VSTMDB.f32 R7!, {S4-S8} // update kstate only if everything went well...
 800030a:	ed27 2a05 	vstmdb	r7!, {s4-s8}
			VLDMIA.f32 SP!,{S4-S10}
 800030e:	ecbd 2a07 	vpop	{s4-s10}
			POP {R4-R7, PC}
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000314 <exception>:

exception:
			VLDMIA.f32 SP!,{S4-S10}
 8000314:	ecbd 2a07 	vpop	{s4-s10}
			POP {R4-R7, PC}
 8000318:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800031a <kalmanStatsA>:
*		float inAvg, float outAvg, float diffAvg,
*		float* diffStd, float* corrCoef);
*/

kalmanStatsA:
			PUSH {R4-R6, LR}		// 4 ints
 800031a:	b570      	push	{r4, r5, r6, lr}

			MOV R4, R0				// local pointer to current element in InputArray
 800031c:	4604      	mov	r4, r0
			LDR R5, [sp, #16]		// pointer to diffStd
 800031e:	9d04      	ldr	r5, [sp, #16]
			LDR R6, [sp, #20]		// pointer to corrCoef
 8000320:	9e05      	ldr	r6, [sp, #20]

			VSTMDB.f32 SP!,{S4-S8}
 8000322:	ed2d 2a05 	vpush	{s4-s8}

			VMRS R0, FPSCR			// flushing out the error code
 8000326:	eef1 0a10 	vmrs	r0, fpscr
			BIC R0, R0, #15
 800032a:	f020 000f 	bic.w	r0, r0, #15
			VMSR FPSCR, R0
 800032e:	eee1 0a10 	vmsr	fpscr, r0

			VSUB.f32 S7, S7, S7		// stdDiff = 0.0;
 8000332:	ee73 3ae3 	vsub.f32	s7, s7, s7
			VSUB.f32 S8, S8, S8		// corNume = 0.0;
 8000336:	ee34 4a44 	vsub.f32	s8, s8, s8
			VSUB.f32 S9, S9, S9		// corDenoIn = 0.0;
 800033a:	ee74 4ae4 	vsub.f32	s9, s9, s9
			VSUB.f32 S10, S10, S10		// corDenoOut = 0.0;
 800033e:	ee35 5a45 	vsub.f32	s10, s10, s10
			VMOV.f32 S11, R3
 8000342:	ee05 3a90 	vmov	s11, r3
			VCVT.f32.S32 S11, S11		// (float) length
 8000346:	eef8 5ae5 	vcvt.f32.s32	s11, s11

0800034a <loop>:

loop:		SUBS R3, R3, #1
 800034a:	3b01      	subs	r3, #1
			BLT return
 800034c:	db1f      	blt.n	800038e <return>

			VLDR.f32 S4, [R4]		// S4 = current InputArray element
 800034e:	ed94 2a00 	vldr	s4, [r4]
			VLDR.f32 S5, [R1]		// S5 = current OutArray element
 8000352:	edd1 2a00 	vldr	s5, [r1]
			VLDR.f32 S6, [R2]		// S6 = current DiffArray element
 8000356:	ed92 3a00 	vldr	s6, [r2]

			// sumSqDev += powf(array[i] - avg, 2);
			VSUB.f32 S4, S4, S0
 800035a:	ee32 2a40 	vsub.f32	s4, s4, s0
			VSUB.f32 S5, S5, S1
 800035e:	ee72 2ae0 	vsub.f32	s5, s5, s1
			VSUB.f32 S6, S6, S2
 8000362:	ee33 3a41 	vsub.f32	s6, s6, s2
			VMLA.f32 S7, S6, S6		// stdDiff
 8000366:	ee43 3a03 	vmla.f32	s7, s6, s6
			VMLA.f32 S8, S4, S5		// corNume
 800036a:	ee02 4a22 	vmla.f32	s8, s4, s5
			VMLA.f32 S9, S4, S4		// corDenoIn
 800036e:	ee42 4a02 	vmla.f32	s9, s4, s4
			VMLA.f32 S10, S5, S5	// corDenoOut
 8000372:	ee02 5aa2 	vmla.f32	s10, s5, s5

			VMRS R0, FPSCR
 8000376:	eef1 0a10 	vmrs	r0, fpscr
			ANDS R0, R0, #15		// check for exceptions LSL R0, R0, #28
 800037a:	f010 000f 	ands.w	r0, r0, #15
			BNE exception
 800037e:	d117      	bne.n	80003b0 <exception>

			ADD R4, R4, #4			// Moving on for I, O, D arrays
 8000380:	f104 0404 	add.w	r4, r4, #4
			ADD R1, R1, #4
 8000384:	f101 0104 	add.w	r1, r1, #4
			ADD R2, R2, #4
 8000388:	f102 0204 	add.w	r2, r2, #4
			B loop
 800038c:	e7dd      	b.n	800034a <loop>

0800038e <return>:

return:
			VDIV.f32 S7, S7, S11	// varDiff = sumSqDev(diffArray, avgDiff, length) / (float)length;
 800038e:	eec3 3aa5 	vdiv.f32	s7, s7, s11
			VSQRT.f32 S7, S7		// stdDiff
 8000392:	eef1 3ae3 	vsqrt.f32	s7, s7

			VMUL.f32 S9, S9, S10	// corDeno = sqrt((sumSqDev(In)*sumSqDev(Out)));
 8000396:	ee64 4a85 	vmul.f32	s9, s9, s10
			VSQRT.f32 S9, S9
 800039a:	eef1 4ae4 	vsqrt.f32	s9, s9
			VDIV.f32 S9, S8, S9		// corrCoef = num / denom
 800039e:	eec4 4a24 	vdiv.f32	s9, s8, s9

			VSTR.f32 S7, [R5]
 80003a2:	edc5 3a00 	vstr	s7, [r5]
			VSTR.f32 S9, [R6]
 80003a6:	edc6 4a00 	vstr	s9, [r6]

			VLDMIA.f32 SP!,{S4-S8}
 80003aa:	ecbd 2a05 	vpop	{s4-s8}
			POP {R4-R6, PC}
 80003ae:	bd70      	pop	{r4, r5, r6, pc}

080003b0 <exception>:

exception:
			VLDMIA.f32 SP!,{S4-S8}
 80003b0:	ecbd 2a05 	vpop	{s4-s8}
			POP {R4-R6, PC}
 80003b4:	bd70      	pop	{r4, r5, r6, pc}

080003b6 <strlen>:
 80003b6:	4603      	mov	r3, r0
 80003b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003bc:	2a00      	cmp	r2, #0
 80003be:	d1fb      	bne.n	80003b8 <strlen+0x2>
 80003c0:	1a18      	subs	r0, r3, r0
 80003c2:	3801      	subs	r0, #1
 80003c4:	4770      	bx	lr
	...

080003d0 <memchr>:
 80003d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003d4:	2a10      	cmp	r2, #16
 80003d6:	db2b      	blt.n	8000430 <memchr+0x60>
 80003d8:	f010 0f07 	tst.w	r0, #7
 80003dc:	d008      	beq.n	80003f0 <memchr+0x20>
 80003de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003e2:	3a01      	subs	r2, #1
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d02d      	beq.n	8000444 <memchr+0x74>
 80003e8:	f010 0f07 	tst.w	r0, #7
 80003ec:	b342      	cbz	r2, 8000440 <memchr+0x70>
 80003ee:	d1f6      	bne.n	80003de <memchr+0xe>
 80003f0:	b4f0      	push	{r4, r5, r6, r7}
 80003f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003fa:	f022 0407 	bic.w	r4, r2, #7
 80003fe:	f07f 0700 	mvns.w	r7, #0
 8000402:	2300      	movs	r3, #0
 8000404:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000408:	3c08      	subs	r4, #8
 800040a:	ea85 0501 	eor.w	r5, r5, r1
 800040e:	ea86 0601 	eor.w	r6, r6, r1
 8000412:	fa85 f547 	uadd8	r5, r5, r7
 8000416:	faa3 f587 	sel	r5, r3, r7
 800041a:	fa86 f647 	uadd8	r6, r6, r7
 800041e:	faa5 f687 	sel	r6, r5, r7
 8000422:	b98e      	cbnz	r6, 8000448 <memchr+0x78>
 8000424:	d1ee      	bne.n	8000404 <memchr+0x34>
 8000426:	bcf0      	pop	{r4, r5, r6, r7}
 8000428:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800042c:	f002 0207 	and.w	r2, r2, #7
 8000430:	b132      	cbz	r2, 8000440 <memchr+0x70>
 8000432:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000436:	3a01      	subs	r2, #1
 8000438:	ea83 0301 	eor.w	r3, r3, r1
 800043c:	b113      	cbz	r3, 8000444 <memchr+0x74>
 800043e:	d1f8      	bne.n	8000432 <memchr+0x62>
 8000440:	2000      	movs	r0, #0
 8000442:	4770      	bx	lr
 8000444:	3801      	subs	r0, #1
 8000446:	4770      	bx	lr
 8000448:	2d00      	cmp	r5, #0
 800044a:	bf06      	itte	eq
 800044c:	4635      	moveq	r5, r6
 800044e:	3803      	subeq	r0, #3
 8000450:	3807      	subne	r0, #7
 8000452:	f015 0f01 	tst.w	r5, #1
 8000456:	d107      	bne.n	8000468 <memchr+0x98>
 8000458:	3001      	adds	r0, #1
 800045a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800045e:	bf02      	ittt	eq
 8000460:	3001      	addeq	r0, #1
 8000462:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000466:	3001      	addeq	r0, #1
 8000468:	bcf0      	pop	{r4, r5, r6, r7}
 800046a:	3801      	subs	r0, #1
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop

08000470 <__aeabi_drsub>:
 8000470:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000474:	e002      	b.n	800047c <__adddf3>
 8000476:	bf00      	nop

08000478 <__aeabi_dsub>:
 8000478:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800047c <__adddf3>:
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000482:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	bf1f      	itttt	ne
 8000492:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000496:	ea55 0c02 	orrsne.w	ip, r5, r2
 800049a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a2:	f000 80e2 	beq.w	800066a <__adddf3+0x1ee>
 80004a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ae:	bfb8      	it	lt
 80004b0:	426d      	neglt	r5, r5
 80004b2:	dd0c      	ble.n	80004ce <__adddf3+0x52>
 80004b4:	442c      	add	r4, r5
 80004b6:	ea80 0202 	eor.w	r2, r0, r2
 80004ba:	ea81 0303 	eor.w	r3, r1, r3
 80004be:	ea82 0000 	eor.w	r0, r2, r0
 80004c2:	ea83 0101 	eor.w	r1, r3, r1
 80004c6:	ea80 0202 	eor.w	r2, r0, r2
 80004ca:	ea81 0303 	eor.w	r3, r1, r3
 80004ce:	2d36      	cmp	r5, #54	; 0x36
 80004d0:	bf88      	it	hi
 80004d2:	bd30      	pophi	{r4, r5, pc}
 80004d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x70>
 80004e6:	4240      	negs	r0, r0
 80004e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x84>
 80004fa:	4252      	negs	r2, r2
 80004fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000500:	ea94 0f05 	teq	r4, r5
 8000504:	f000 80a7 	beq.w	8000656 <__adddf3+0x1da>
 8000508:	f1a4 0401 	sub.w	r4, r4, #1
 800050c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000510:	db0d      	blt.n	800052e <__adddf3+0xb2>
 8000512:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000516:	fa22 f205 	lsr.w	r2, r2, r5
 800051a:	1880      	adds	r0, r0, r2
 800051c:	f141 0100 	adc.w	r1, r1, #0
 8000520:	fa03 f20e 	lsl.w	r2, r3, lr
 8000524:	1880      	adds	r0, r0, r2
 8000526:	fa43 f305 	asr.w	r3, r3, r5
 800052a:	4159      	adcs	r1, r3
 800052c:	e00e      	b.n	800054c <__adddf3+0xd0>
 800052e:	f1a5 0520 	sub.w	r5, r5, #32
 8000532:	f10e 0e20 	add.w	lr, lr, #32
 8000536:	2a01      	cmp	r2, #1
 8000538:	fa03 fc0e 	lsl.w	ip, r3, lr
 800053c:	bf28      	it	cs
 800053e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000542:	fa43 f305 	asr.w	r3, r3, r5
 8000546:	18c0      	adds	r0, r0, r3
 8000548:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800054c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000550:	d507      	bpl.n	8000562 <__adddf3+0xe6>
 8000552:	f04f 0e00 	mov.w	lr, #0
 8000556:	f1dc 0c00 	rsbs	ip, ip, #0
 800055a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000562:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000566:	d31b      	bcc.n	80005a0 <__adddf3+0x124>
 8000568:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800056c:	d30c      	bcc.n	8000588 <__adddf3+0x10c>
 800056e:	0849      	lsrs	r1, r1, #1
 8000570:	ea5f 0030 	movs.w	r0, r0, rrx
 8000574:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000578:	f104 0401 	add.w	r4, r4, #1
 800057c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000580:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000584:	f080 809a 	bcs.w	80006bc <__adddf3+0x240>
 8000588:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	ea41 0105 	orr.w	r1, r1, r5
 800059e:	bd30      	pop	{r4, r5, pc}
 80005a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a4:	4140      	adcs	r0, r0
 80005a6:	eb41 0101 	adc.w	r1, r1, r1
 80005aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80005ae:	f1a4 0401 	sub.w	r4, r4, #1
 80005b2:	d1e9      	bne.n	8000588 <__adddf3+0x10c>
 80005b4:	f091 0f00 	teq	r1, #0
 80005b8:	bf04      	itt	eq
 80005ba:	4601      	moveq	r1, r0
 80005bc:	2000      	moveq	r0, #0
 80005be:	fab1 f381 	clz	r3, r1
 80005c2:	bf08      	it	eq
 80005c4:	3320      	addeq	r3, #32
 80005c6:	f1a3 030b 	sub.w	r3, r3, #11
 80005ca:	f1b3 0220 	subs.w	r2, r3, #32
 80005ce:	da0c      	bge.n	80005ea <__adddf3+0x16e>
 80005d0:	320c      	adds	r2, #12
 80005d2:	dd08      	ble.n	80005e6 <__adddf3+0x16a>
 80005d4:	f102 0c14 	add.w	ip, r2, #20
 80005d8:	f1c2 020c 	rsb	r2, r2, #12
 80005dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e0:	fa21 f102 	lsr.w	r1, r1, r2
 80005e4:	e00c      	b.n	8000600 <__adddf3+0x184>
 80005e6:	f102 0214 	add.w	r2, r2, #20
 80005ea:	bfd8      	it	le
 80005ec:	f1c2 0c20 	rsble	ip, r2, #32
 80005f0:	fa01 f102 	lsl.w	r1, r1, r2
 80005f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f8:	bfdc      	itt	le
 80005fa:	ea41 010c 	orrle.w	r1, r1, ip
 80005fe:	4090      	lslle	r0, r2
 8000600:	1ae4      	subs	r4, r4, r3
 8000602:	bfa2      	ittt	ge
 8000604:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000608:	4329      	orrge	r1, r5
 800060a:	bd30      	popge	{r4, r5, pc}
 800060c:	ea6f 0404 	mvn.w	r4, r4
 8000610:	3c1f      	subs	r4, #31
 8000612:	da1c      	bge.n	800064e <__adddf3+0x1d2>
 8000614:	340c      	adds	r4, #12
 8000616:	dc0e      	bgt.n	8000636 <__adddf3+0x1ba>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0220 	rsb	r2, r4, #32
 8000620:	fa20 f004 	lsr.w	r0, r0, r4
 8000624:	fa01 f302 	lsl.w	r3, r1, r2
 8000628:	ea40 0003 	orr.w	r0, r0, r3
 800062c:	fa21 f304 	lsr.w	r3, r1, r4
 8000630:	ea45 0103 	orr.w	r1, r5, r3
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	f1c4 040c 	rsb	r4, r4, #12
 800063a:	f1c4 0220 	rsb	r2, r4, #32
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 f304 	lsl.w	r3, r1, r4
 8000646:	ea40 0003 	orr.w	r0, r0, r3
 800064a:	4629      	mov	r1, r5
 800064c:	bd30      	pop	{r4, r5, pc}
 800064e:	fa21 f004 	lsr.w	r0, r1, r4
 8000652:	4629      	mov	r1, r5
 8000654:	bd30      	pop	{r4, r5, pc}
 8000656:	f094 0f00 	teq	r4, #0
 800065a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065e:	bf06      	itte	eq
 8000660:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000664:	3401      	addeq	r4, #1
 8000666:	3d01      	subne	r5, #1
 8000668:	e74e      	b.n	8000508 <__adddf3+0x8c>
 800066a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066e:	bf18      	it	ne
 8000670:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000674:	d029      	beq.n	80006ca <__adddf3+0x24e>
 8000676:	ea94 0f05 	teq	r4, r5
 800067a:	bf08      	it	eq
 800067c:	ea90 0f02 	teqeq	r0, r2
 8000680:	d005      	beq.n	800068e <__adddf3+0x212>
 8000682:	ea54 0c00 	orrs.w	ip, r4, r0
 8000686:	bf04      	itt	eq
 8000688:	4619      	moveq	r1, r3
 800068a:	4610      	moveq	r0, r2
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	ea91 0f03 	teq	r1, r3
 8000692:	bf1e      	ittt	ne
 8000694:	2100      	movne	r1, #0
 8000696:	2000      	movne	r0, #0
 8000698:	bd30      	popne	{r4, r5, pc}
 800069a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069e:	d105      	bne.n	80006ac <__adddf3+0x230>
 80006a0:	0040      	lsls	r0, r0, #1
 80006a2:	4149      	adcs	r1, r1
 80006a4:	bf28      	it	cs
 80006a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006aa:	bd30      	pop	{r4, r5, pc}
 80006ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006b0:	bf3c      	itt	cc
 80006b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b6:	bd30      	popcc	{r4, r5, pc}
 80006b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ce:	bf1a      	itte	ne
 80006d0:	4619      	movne	r1, r3
 80006d2:	4610      	movne	r0, r2
 80006d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d8:	bf1c      	itt	ne
 80006da:	460b      	movne	r3, r1
 80006dc:	4602      	movne	r2, r0
 80006de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006e2:	bf06      	itte	eq
 80006e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e8:	ea91 0f03 	teqeq	r1, r3
 80006ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	bf00      	nop

080006f4 <__aeabi_ui2d>:
 80006f4:	f090 0f00 	teq	r0, #0
 80006f8:	bf04      	itt	eq
 80006fa:	2100      	moveq	r1, #0
 80006fc:	4770      	bxeq	lr
 80006fe:	b530      	push	{r4, r5, lr}
 8000700:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000704:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000708:	f04f 0500 	mov.w	r5, #0
 800070c:	f04f 0100 	mov.w	r1, #0
 8000710:	e750      	b.n	80005b4 <__adddf3+0x138>
 8000712:	bf00      	nop

08000714 <__aeabi_i2d>:
 8000714:	f090 0f00 	teq	r0, #0
 8000718:	bf04      	itt	eq
 800071a:	2100      	moveq	r1, #0
 800071c:	4770      	bxeq	lr
 800071e:	b530      	push	{r4, r5, lr}
 8000720:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000724:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000728:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800072c:	bf48      	it	mi
 800072e:	4240      	negmi	r0, r0
 8000730:	f04f 0100 	mov.w	r1, #0
 8000734:	e73e      	b.n	80005b4 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_f2d>:
 8000738:	0042      	lsls	r2, r0, #1
 800073a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000742:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000746:	bf1f      	itttt	ne
 8000748:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800074c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000750:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000754:	4770      	bxne	lr
 8000756:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800075a:	bf08      	it	eq
 800075c:	4770      	bxeq	lr
 800075e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000762:	bf04      	itt	eq
 8000764:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000768:	4770      	bxeq	lr
 800076a:	b530      	push	{r4, r5, lr}
 800076c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000770:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000774:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000778:	e71c      	b.n	80005b4 <__adddf3+0x138>
 800077a:	bf00      	nop

0800077c <__aeabi_ul2d>:
 800077c:	ea50 0201 	orrs.w	r2, r0, r1
 8000780:	bf08      	it	eq
 8000782:	4770      	bxeq	lr
 8000784:	b530      	push	{r4, r5, lr}
 8000786:	f04f 0500 	mov.w	r5, #0
 800078a:	e00a      	b.n	80007a2 <__aeabi_l2d+0x16>

0800078c <__aeabi_l2d>:
 800078c:	ea50 0201 	orrs.w	r2, r0, r1
 8000790:	bf08      	it	eq
 8000792:	4770      	bxeq	lr
 8000794:	b530      	push	{r4, r5, lr}
 8000796:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800079a:	d502      	bpl.n	80007a2 <__aeabi_l2d+0x16>
 800079c:	4240      	negs	r0, r0
 800079e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ae:	f43f aed8 	beq.w	8000562 <__adddf3+0xe6>
 80007b2:	f04f 0203 	mov.w	r2, #3
 80007b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ba:	bf18      	it	ne
 80007bc:	3203      	addne	r2, #3
 80007be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c2:	bf18      	it	ne
 80007c4:	3203      	addne	r2, #3
 80007c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ca:	f1c2 0320 	rsb	r3, r2, #32
 80007ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80007d2:	fa20 f002 	lsr.w	r0, r0, r2
 80007d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80007da:	ea40 000e 	orr.w	r0, r0, lr
 80007de:	fa21 f102 	lsr.w	r1, r1, r2
 80007e2:	4414      	add	r4, r2
 80007e4:	e6bd      	b.n	8000562 <__adddf3+0xe6>
 80007e6:	bf00      	nop

080007e8 <__aeabi_dmul>:
 80007e8:	b570      	push	{r4, r5, r6, lr}
 80007ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f6:	bf1d      	ittte	ne
 80007f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007fc:	ea94 0f0c 	teqne	r4, ip
 8000800:	ea95 0f0c 	teqne	r5, ip
 8000804:	f000 f8de 	bleq	80009c4 <__aeabi_dmul+0x1dc>
 8000808:	442c      	add	r4, r5
 800080a:	ea81 0603 	eor.w	r6, r1, r3
 800080e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000812:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000816:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800081a:	bf18      	it	ne
 800081c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000820:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000824:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000828:	d038      	beq.n	800089c <__aeabi_dmul+0xb4>
 800082a:	fba0 ce02 	umull	ip, lr, r0, r2
 800082e:	f04f 0500 	mov.w	r5, #0
 8000832:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000836:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800083a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800083e:	f04f 0600 	mov.w	r6, #0
 8000842:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000846:	f09c 0f00 	teq	ip, #0
 800084a:	bf18      	it	ne
 800084c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000850:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000854:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000858:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800085c:	d204      	bcs.n	8000868 <__aeabi_dmul+0x80>
 800085e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000862:	416d      	adcs	r5, r5
 8000864:	eb46 0606 	adc.w	r6, r6, r6
 8000868:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800086c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000870:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000874:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000878:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800087c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000880:	bf88      	it	hi
 8000882:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000886:	d81e      	bhi.n	80008c6 <__aeabi_dmul+0xde>
 8000888:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800088c:	bf08      	it	eq
 800088e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000892:	f150 0000 	adcs.w	r0, r0, #0
 8000896:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089a:	bd70      	pop	{r4, r5, r6, pc}
 800089c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80008a0:	ea46 0101 	orr.w	r1, r6, r1
 80008a4:	ea40 0002 	orr.w	r0, r0, r2
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80008b0:	bfc2      	ittt	gt
 80008b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ba:	bd70      	popgt	{r4, r5, r6, pc}
 80008bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008c0:	f04f 0e00 	mov.w	lr, #0
 80008c4:	3c01      	subs	r4, #1
 80008c6:	f300 80ab 	bgt.w	8000a20 <__aeabi_dmul+0x238>
 80008ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80008ce:	bfde      	ittt	le
 80008d0:	2000      	movle	r0, #0
 80008d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80008d6:	bd70      	pople	{r4, r5, r6, pc}
 80008d8:	f1c4 0400 	rsb	r4, r4, #0
 80008dc:	3c20      	subs	r4, #32
 80008de:	da35      	bge.n	800094c <__aeabi_dmul+0x164>
 80008e0:	340c      	adds	r4, #12
 80008e2:	dc1b      	bgt.n	800091c <__aeabi_dmul+0x134>
 80008e4:	f104 0414 	add.w	r4, r4, #20
 80008e8:	f1c4 0520 	rsb	r5, r4, #32
 80008ec:	fa00 f305 	lsl.w	r3, r0, r5
 80008f0:	fa20 f004 	lsr.w	r0, r0, r4
 80008f4:	fa01 f205 	lsl.w	r2, r1, r5
 80008f8:	ea40 0002 	orr.w	r0, r0, r2
 80008fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000900:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000904:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000908:	fa21 f604 	lsr.w	r6, r1, r4
 800090c:	eb42 0106 	adc.w	r1, r2, r6
 8000910:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000914:	bf08      	it	eq
 8000916:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800091a:	bd70      	pop	{r4, r5, r6, pc}
 800091c:	f1c4 040c 	rsb	r4, r4, #12
 8000920:	f1c4 0520 	rsb	r5, r4, #32
 8000924:	fa00 f304 	lsl.w	r3, r0, r4
 8000928:	fa20 f005 	lsr.w	r0, r0, r5
 800092c:	fa01 f204 	lsl.w	r2, r1, r4
 8000930:	ea40 0002 	orr.w	r0, r0, r2
 8000934:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000938:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800093c:	f141 0100 	adc.w	r1, r1, #0
 8000940:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000944:	bf08      	it	eq
 8000946:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800094a:	bd70      	pop	{r4, r5, r6, pc}
 800094c:	f1c4 0520 	rsb	r5, r4, #32
 8000950:	fa00 f205 	lsl.w	r2, r0, r5
 8000954:	ea4e 0e02 	orr.w	lr, lr, r2
 8000958:	fa20 f304 	lsr.w	r3, r0, r4
 800095c:	fa01 f205 	lsl.w	r2, r1, r5
 8000960:	ea43 0302 	orr.w	r3, r3, r2
 8000964:	fa21 f004 	lsr.w	r0, r1, r4
 8000968:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800096c:	fa21 f204 	lsr.w	r2, r1, r4
 8000970:	ea20 0002 	bic.w	r0, r0, r2
 8000974:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000978:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800097c:	bf08      	it	eq
 800097e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000982:	bd70      	pop	{r4, r5, r6, pc}
 8000984:	f094 0f00 	teq	r4, #0
 8000988:	d10f      	bne.n	80009aa <__aeabi_dmul+0x1c2>
 800098a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800098e:	0040      	lsls	r0, r0, #1
 8000990:	eb41 0101 	adc.w	r1, r1, r1
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	bf08      	it	eq
 800099a:	3c01      	subeq	r4, #1
 800099c:	d0f7      	beq.n	800098e <__aeabi_dmul+0x1a6>
 800099e:	ea41 0106 	orr.w	r1, r1, r6
 80009a2:	f095 0f00 	teq	r5, #0
 80009a6:	bf18      	it	ne
 80009a8:	4770      	bxne	lr
 80009aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80009ae:	0052      	lsls	r2, r2, #1
 80009b0:	eb43 0303 	adc.w	r3, r3, r3
 80009b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80009b8:	bf08      	it	eq
 80009ba:	3d01      	subeq	r5, #1
 80009bc:	d0f7      	beq.n	80009ae <__aeabi_dmul+0x1c6>
 80009be:	ea43 0306 	orr.w	r3, r3, r6
 80009c2:	4770      	bx	lr
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009cc:	bf18      	it	ne
 80009ce:	ea95 0f0c 	teqne	r5, ip
 80009d2:	d00c      	beq.n	80009ee <__aeabi_dmul+0x206>
 80009d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009de:	d1d1      	bne.n	8000984 <__aeabi_dmul+0x19c>
 80009e0:	ea81 0103 	eor.w	r1, r1, r3
 80009e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80009e8:	f04f 0000 	mov.w	r0, #0
 80009ec:	bd70      	pop	{r4, r5, r6, pc}
 80009ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f2:	bf06      	itte	eq
 80009f4:	4610      	moveq	r0, r2
 80009f6:	4619      	moveq	r1, r3
 80009f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fc:	d019      	beq.n	8000a32 <__aeabi_dmul+0x24a>
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	d102      	bne.n	8000a0a <__aeabi_dmul+0x222>
 8000a04:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a08:	d113      	bne.n	8000a32 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	d105      	bne.n	8000a1c <__aeabi_dmul+0x234>
 8000a10:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a14:	bf1c      	itt	ne
 8000a16:	4610      	movne	r0, r2
 8000a18:	4619      	movne	r1, r3
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dmul+0x24a>
 8000a1c:	ea81 0103 	eor.w	r1, r1, r3
 8000a20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a24:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	bd70      	pop	{r4, r5, r6, pc}
 8000a32:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000a36:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000a3a:	bd70      	pop	{r4, r5, r6, pc}

08000a3c <__aeabi_ddiv>:
 8000a3c:	b570      	push	{r4, r5, r6, lr}
 8000a3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a4a:	bf1d      	ittte	ne
 8000a4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a50:	ea94 0f0c 	teqne	r4, ip
 8000a54:	ea95 0f0c 	teqne	r5, ip
 8000a58:	f000 f8a7 	bleq	8000baa <__aeabi_ddiv+0x16e>
 8000a5c:	eba4 0405 	sub.w	r4, r4, r5
 8000a60:	ea81 0e03 	eor.w	lr, r1, r3
 8000a64:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a68:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000a6c:	f000 8088 	beq.w	8000b80 <__aeabi_ddiv+0x144>
 8000a70:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000a74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000a78:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000a7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000a80:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000a84:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000a88:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000a8c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000a90:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000a94:	429d      	cmp	r5, r3
 8000a96:	bf08      	it	eq
 8000a98:	4296      	cmpeq	r6, r2
 8000a9a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000a9e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000aa2:	d202      	bcs.n	8000aaa <__aeabi_ddiv+0x6e>
 8000aa4:	085b      	lsrs	r3, r3, #1
 8000aa6:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aaa:	1ab6      	subs	r6, r6, r2
 8000aac:	eb65 0503 	sbc.w	r5, r5, r3
 8000ab0:	085b      	lsrs	r3, r3, #1
 8000ab2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ab6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000aba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000abe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ac2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ac6:	bf22      	ittt	cs
 8000ac8:	1ab6      	subcs	r6, r6, r2
 8000aca:	4675      	movcs	r5, lr
 8000acc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ad0:	085b      	lsrs	r3, r3, #1
 8000ad2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ad6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ada:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ade:	bf22      	ittt	cs
 8000ae0:	1ab6      	subcs	r6, r6, r2
 8000ae2:	4675      	movcs	r5, lr
 8000ae4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ae8:	085b      	lsrs	r3, r3, #1
 8000aea:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aee:	ebb6 0e02 	subs.w	lr, r6, r2
 8000af2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000af6:	bf22      	ittt	cs
 8000af8:	1ab6      	subcs	r6, r6, r2
 8000afa:	4675      	movcs	r5, lr
 8000afc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b00:	085b      	lsrs	r3, r3, #1
 8000b02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b0e:	bf22      	ittt	cs
 8000b10:	1ab6      	subcs	r6, r6, r2
 8000b12:	4675      	movcs	r5, lr
 8000b14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b18:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b1c:	d018      	beq.n	8000b50 <__aeabi_ddiv+0x114>
 8000b1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b3a:	d1c0      	bne.n	8000abe <__aeabi_ddiv+0x82>
 8000b3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b40:	d10b      	bne.n	8000b5a <__aeabi_ddiv+0x11e>
 8000b42:	ea41 0100 	orr.w	r1, r1, r0
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000b4e:	e7b6      	b.n	8000abe <__aeabi_ddiv+0x82>
 8000b50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000b54:	bf04      	itt	eq
 8000b56:	4301      	orreq	r1, r0
 8000b58:	2000      	moveq	r0, #0
 8000b5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000b5e:	bf88      	it	hi
 8000b60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000b64:	f63f aeaf 	bhi.w	80008c6 <__aeabi_dmul+0xde>
 8000b68:	ebb5 0c03 	subs.w	ip, r5, r3
 8000b6c:	bf04      	itt	eq
 8000b6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000b72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000b76:	f150 0000 	adcs.w	r0, r0, #0
 8000b7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b7e:	bd70      	pop	{r4, r5, r6, pc}
 8000b80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000b84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000b88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000b8c:	bfc2      	ittt	gt
 8000b8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b96:	bd70      	popgt	{r4, r5, r6, pc}
 8000b98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9c:	f04f 0e00 	mov.w	lr, #0
 8000ba0:	3c01      	subs	r4, #1
 8000ba2:	e690      	b.n	80008c6 <__aeabi_dmul+0xde>
 8000ba4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ba8:	e68d      	b.n	80008c6 <__aeabi_dmul+0xde>
 8000baa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bae:	ea94 0f0c 	teq	r4, ip
 8000bb2:	bf08      	it	eq
 8000bb4:	ea95 0f0c 	teqeq	r5, ip
 8000bb8:	f43f af3b 	beq.w	8000a32 <__aeabi_dmul+0x24a>
 8000bbc:	ea94 0f0c 	teq	r4, ip
 8000bc0:	d10a      	bne.n	8000bd8 <__aeabi_ddiv+0x19c>
 8000bc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000bc6:	f47f af34 	bne.w	8000a32 <__aeabi_dmul+0x24a>
 8000bca:	ea95 0f0c 	teq	r5, ip
 8000bce:	f47f af25 	bne.w	8000a1c <__aeabi_dmul+0x234>
 8000bd2:	4610      	mov	r0, r2
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	e72c      	b.n	8000a32 <__aeabi_dmul+0x24a>
 8000bd8:	ea95 0f0c 	teq	r5, ip
 8000bdc:	d106      	bne.n	8000bec <__aeabi_ddiv+0x1b0>
 8000bde:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000be2:	f43f aefd 	beq.w	80009e0 <__aeabi_dmul+0x1f8>
 8000be6:	4610      	mov	r0, r2
 8000be8:	4619      	mov	r1, r3
 8000bea:	e722      	b.n	8000a32 <__aeabi_dmul+0x24a>
 8000bec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000bf0:	bf18      	it	ne
 8000bf2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000bf6:	f47f aec5 	bne.w	8000984 <__aeabi_dmul+0x19c>
 8000bfa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000bfe:	f47f af0d 	bne.w	8000a1c <__aeabi_dmul+0x234>
 8000c02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c06:	f47f aeeb 	bne.w	80009e0 <__aeabi_dmul+0x1f8>
 8000c0a:	e712      	b.n	8000a32 <__aeabi_dmul+0x24a>

08000c0c <__gedf2>:
 8000c0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000c10:	e006      	b.n	8000c20 <__cmpdf2+0x4>
 8000c12:	bf00      	nop

08000c14 <__ledf2>:
 8000c14:	f04f 0c01 	mov.w	ip, #1
 8000c18:	e002      	b.n	8000c20 <__cmpdf2+0x4>
 8000c1a:	bf00      	nop

08000c1c <__cmpdf2>:
 8000c1c:	f04f 0c01 	mov.w	ip, #1
 8000c20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c30:	bf18      	it	ne
 8000c32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c36:	d01b      	beq.n	8000c70 <__cmpdf2+0x54>
 8000c38:	b001      	add	sp, #4
 8000c3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c3e:	bf0c      	ite	eq
 8000c40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c44:	ea91 0f03 	teqne	r1, r3
 8000c48:	bf02      	ittt	eq
 8000c4a:	ea90 0f02 	teqeq	r0, r2
 8000c4e:	2000      	moveq	r0, #0
 8000c50:	4770      	bxeq	lr
 8000c52:	f110 0f00 	cmn.w	r0, #0
 8000c56:	ea91 0f03 	teq	r1, r3
 8000c5a:	bf58      	it	pl
 8000c5c:	4299      	cmppl	r1, r3
 8000c5e:	bf08      	it	eq
 8000c60:	4290      	cmpeq	r0, r2
 8000c62:	bf2c      	ite	cs
 8000c64:	17d8      	asrcs	r0, r3, #31
 8000c66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000c6a:	f040 0001 	orr.w	r0, r0, #1
 8000c6e:	4770      	bx	lr
 8000c70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c78:	d102      	bne.n	8000c80 <__cmpdf2+0x64>
 8000c7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c7e:	d107      	bne.n	8000c90 <__cmpdf2+0x74>
 8000c80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c88:	d1d6      	bne.n	8000c38 <__cmpdf2+0x1c>
 8000c8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c8e:	d0d3      	beq.n	8000c38 <__cmpdf2+0x1c>
 8000c90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_cdrcmple>:
 8000c98:	4684      	mov	ip, r0
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	4662      	mov	r2, ip
 8000c9e:	468c      	mov	ip, r1
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4663      	mov	r3, ip
 8000ca4:	e000      	b.n	8000ca8 <__aeabi_cdcmpeq>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_cdcmpeq>:
 8000ca8:	b501      	push	{r0, lr}
 8000caa:	f7ff ffb7 	bl	8000c1c <__cmpdf2>
 8000cae:	2800      	cmp	r0, #0
 8000cb0:	bf48      	it	mi
 8000cb2:	f110 0f00 	cmnmi.w	r0, #0
 8000cb6:	bd01      	pop	{r0, pc}

08000cb8 <__aeabi_dcmpeq>:
 8000cb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cbc:	f7ff fff4 	bl	8000ca8 <__aeabi_cdcmpeq>
 8000cc0:	bf0c      	ite	eq
 8000cc2:	2001      	moveq	r0, #1
 8000cc4:	2000      	movne	r0, #0
 8000cc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cca:	bf00      	nop

08000ccc <__aeabi_dcmplt>:
 8000ccc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cd0:	f7ff ffea 	bl	8000ca8 <__aeabi_cdcmpeq>
 8000cd4:	bf34      	ite	cc
 8000cd6:	2001      	movcc	r0, #1
 8000cd8:	2000      	movcs	r0, #0
 8000cda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cde:	bf00      	nop

08000ce0 <__aeabi_dcmple>:
 8000ce0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ce4:	f7ff ffe0 	bl	8000ca8 <__aeabi_cdcmpeq>
 8000ce8:	bf94      	ite	ls
 8000cea:	2001      	movls	r0, #1
 8000cec:	2000      	movhi	r0, #0
 8000cee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cf2:	bf00      	nop

08000cf4 <__aeabi_dcmpge>:
 8000cf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cf8:	f7ff ffce 	bl	8000c98 <__aeabi_cdrcmple>
 8000cfc:	bf94      	ite	ls
 8000cfe:	2001      	movls	r0, #1
 8000d00:	2000      	movhi	r0, #0
 8000d02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d06:	bf00      	nop

08000d08 <__aeabi_dcmpgt>:
 8000d08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d0c:	f7ff ffc4 	bl	8000c98 <__aeabi_cdrcmple>
 8000d10:	bf34      	ite	cc
 8000d12:	2001      	movcc	r0, #1
 8000d14:	2000      	movcs	r0, #0
 8000d16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d1a:	bf00      	nop

08000d1c <__aeabi_dcmpun>:
 8000d1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d24:	d102      	bne.n	8000d2c <__aeabi_dcmpun+0x10>
 8000d26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d2a:	d10a      	bne.n	8000d42 <__aeabi_dcmpun+0x26>
 8000d2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d34:	d102      	bne.n	8000d3c <__aeabi_dcmpun+0x20>
 8000d36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d3a:	d102      	bne.n	8000d42 <__aeabi_dcmpun+0x26>
 8000d3c:	f04f 0000 	mov.w	r0, #0
 8000d40:	4770      	bx	lr
 8000d42:	f04f 0001 	mov.w	r0, #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_d2iz>:
 8000d48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000d50:	d215      	bcs.n	8000d7e <__aeabi_d2iz+0x36>
 8000d52:	d511      	bpl.n	8000d78 <__aeabi_d2iz+0x30>
 8000d54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000d58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000d5c:	d912      	bls.n	8000d84 <__aeabi_d2iz+0x3c>
 8000d5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000d6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000d72:	bf18      	it	ne
 8000d74:	4240      	negne	r0, r0
 8000d76:	4770      	bx	lr
 8000d78:	f04f 0000 	mov.w	r0, #0
 8000d7c:	4770      	bx	lr
 8000d7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000d82:	d105      	bne.n	8000d90 <__aeabi_d2iz+0x48>
 8000d84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000d88:	bf08      	it	eq
 8000d8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000d8e:	4770      	bx	lr
 8000d90:	f04f 0000 	mov.w	r0, #0
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <__aeabi_d2uiz>:
 8000d98:	004a      	lsls	r2, r1, #1
 8000d9a:	d211      	bcs.n	8000dc0 <__aeabi_d2uiz+0x28>
 8000d9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000da0:	d211      	bcs.n	8000dc6 <__aeabi_d2uiz+0x2e>
 8000da2:	d50d      	bpl.n	8000dc0 <__aeabi_d2uiz+0x28>
 8000da4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000da8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000dac:	d40e      	bmi.n	8000dcc <__aeabi_d2uiz+0x34>
 8000dae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000db2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000db6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dba:	fa23 f002 	lsr.w	r0, r3, r2
 8000dbe:	4770      	bx	lr
 8000dc0:	f04f 0000 	mov.w	r0, #0
 8000dc4:	4770      	bx	lr
 8000dc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000dca:	d102      	bne.n	8000dd2 <__aeabi_d2uiz+0x3a>
 8000dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd0:	4770      	bx	lr
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_d2f>:
 8000dd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ddc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000de0:	bf24      	itt	cs
 8000de2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000de6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000dea:	d90d      	bls.n	8000e08 <__aeabi_d2f+0x30>
 8000dec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000df0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000df4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000df8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000dfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000e0c:	d121      	bne.n	8000e52 <__aeabi_d2f+0x7a>
 8000e0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000e12:	bfbc      	itt	lt
 8000e14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000e18:	4770      	bxlt	lr
 8000e1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000e22:	f1c2 0218 	rsb	r2, r2, #24
 8000e26:	f1c2 0c20 	rsb	ip, r2, #32
 8000e2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000e2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000e32:	bf18      	it	ne
 8000e34:	f040 0001 	orrne.w	r0, r0, #1
 8000e38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000e40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000e44:	ea40 000c 	orr.w	r0, r0, ip
 8000e48:	fa23 f302 	lsr.w	r3, r3, r2
 8000e4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e50:	e7cc      	b.n	8000dec <__aeabi_d2f+0x14>
 8000e52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000e56:	d107      	bne.n	8000e68 <__aeabi_d2f+0x90>
 8000e58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000e62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000e66:	4770      	bxne	lr
 8000e68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000e6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <__aeabi_uldivmod>:
 8000e78:	b953      	cbnz	r3, 8000e90 <__aeabi_uldivmod+0x18>
 8000e7a:	b94a      	cbnz	r2, 8000e90 <__aeabi_uldivmod+0x18>
 8000e7c:	2900      	cmp	r1, #0
 8000e7e:	bf08      	it	eq
 8000e80:	2800      	cmpeq	r0, #0
 8000e82:	bf1c      	itt	ne
 8000e84:	f04f 31ff 	movne.w	r1, #4294967295
 8000e88:	f04f 30ff 	movne.w	r0, #4294967295
 8000e8c:	f000 b972 	b.w	8001174 <__aeabi_idiv0>
 8000e90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e98:	f000 f806 	bl	8000ea8 <__udivmoddi4>
 8000e9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ea0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ea4:	b004      	add	sp, #16
 8000ea6:	4770      	bx	lr

08000ea8 <__udivmoddi4>:
 8000ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000eac:	9e08      	ldr	r6, [sp, #32]
 8000eae:	4604      	mov	r4, r0
 8000eb0:	4688      	mov	r8, r1
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d14b      	bne.n	8000f4e <__udivmoddi4+0xa6>
 8000eb6:	428a      	cmp	r2, r1
 8000eb8:	4615      	mov	r5, r2
 8000eba:	d967      	bls.n	8000f8c <__udivmoddi4+0xe4>
 8000ebc:	fab2 f282 	clz	r2, r2
 8000ec0:	b14a      	cbz	r2, 8000ed6 <__udivmoddi4+0x2e>
 8000ec2:	f1c2 0720 	rsb	r7, r2, #32
 8000ec6:	fa01 f302 	lsl.w	r3, r1, r2
 8000eca:	fa20 f707 	lsr.w	r7, r0, r7
 8000ece:	4095      	lsls	r5, r2
 8000ed0:	ea47 0803 	orr.w	r8, r7, r3
 8000ed4:	4094      	lsls	r4, r2
 8000ed6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eda:	0c23      	lsrs	r3, r4, #16
 8000edc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ee0:	fa1f fc85 	uxth.w	ip, r5
 8000ee4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ee8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eec:	fb07 f10c 	mul.w	r1, r7, ip
 8000ef0:	4299      	cmp	r1, r3
 8000ef2:	d909      	bls.n	8000f08 <__udivmoddi4+0x60>
 8000ef4:	18eb      	adds	r3, r5, r3
 8000ef6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000efa:	f080 811b 	bcs.w	8001134 <__udivmoddi4+0x28c>
 8000efe:	4299      	cmp	r1, r3
 8000f00:	f240 8118 	bls.w	8001134 <__udivmoddi4+0x28c>
 8000f04:	3f02      	subs	r7, #2
 8000f06:	442b      	add	r3, r5
 8000f08:	1a5b      	subs	r3, r3, r1
 8000f0a:	b2a4      	uxth	r4, r4
 8000f0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d909      	bls.n	8000f34 <__udivmoddi4+0x8c>
 8000f20:	192c      	adds	r4, r5, r4
 8000f22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f26:	f080 8107 	bcs.w	8001138 <__udivmoddi4+0x290>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	f240 8104 	bls.w	8001138 <__udivmoddi4+0x290>
 8000f30:	3802      	subs	r0, #2
 8000f32:	442c      	add	r4, r5
 8000f34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	2700      	movs	r7, #0
 8000f3e:	b11e      	cbz	r6, 8000f48 <__udivmoddi4+0xa0>
 8000f40:	40d4      	lsrs	r4, r2
 8000f42:	2300      	movs	r3, #0
 8000f44:	e9c6 4300 	strd	r4, r3, [r6]
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d909      	bls.n	8000f66 <__udivmoddi4+0xbe>
 8000f52:	2e00      	cmp	r6, #0
 8000f54:	f000 80eb 	beq.w	800112e <__udivmoddi4+0x286>
 8000f58:	2700      	movs	r7, #0
 8000f5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000f5e:	4638      	mov	r0, r7
 8000f60:	4639      	mov	r1, r7
 8000f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f66:	fab3 f783 	clz	r7, r3
 8000f6a:	2f00      	cmp	r7, #0
 8000f6c:	d147      	bne.n	8000ffe <__udivmoddi4+0x156>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d302      	bcc.n	8000f78 <__udivmoddi4+0xd0>
 8000f72:	4282      	cmp	r2, r0
 8000f74:	f200 80fa 	bhi.w	800116c <__udivmoddi4+0x2c4>
 8000f78:	1a84      	subs	r4, r0, r2
 8000f7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000f7e:	2001      	movs	r0, #1
 8000f80:	4698      	mov	r8, r3
 8000f82:	2e00      	cmp	r6, #0
 8000f84:	d0e0      	beq.n	8000f48 <__udivmoddi4+0xa0>
 8000f86:	e9c6 4800 	strd	r4, r8, [r6]
 8000f8a:	e7dd      	b.n	8000f48 <__udivmoddi4+0xa0>
 8000f8c:	b902      	cbnz	r2, 8000f90 <__udivmoddi4+0xe8>
 8000f8e:	deff      	udf	#255	; 0xff
 8000f90:	fab2 f282 	clz	r2, r2
 8000f94:	2a00      	cmp	r2, #0
 8000f96:	f040 808f 	bne.w	80010b8 <__udivmoddi4+0x210>
 8000f9a:	1b49      	subs	r1, r1, r5
 8000f9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fa0:	fa1f f885 	uxth.w	r8, r5
 8000fa4:	2701      	movs	r7, #1
 8000fa6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000faa:	0c23      	lsrs	r3, r4, #16
 8000fac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000fb0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fb4:	fb08 f10c 	mul.w	r1, r8, ip
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d907      	bls.n	8000fcc <__udivmoddi4+0x124>
 8000fbc:	18eb      	adds	r3, r5, r3
 8000fbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000fc2:	d202      	bcs.n	8000fca <__udivmoddi4+0x122>
 8000fc4:	4299      	cmp	r1, r3
 8000fc6:	f200 80cd 	bhi.w	8001164 <__udivmoddi4+0x2bc>
 8000fca:	4684      	mov	ip, r0
 8000fcc:	1a59      	subs	r1, r3, r1
 8000fce:	b2a3      	uxth	r3, r4
 8000fd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000fd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000fdc:	fb08 f800 	mul.w	r8, r8, r0
 8000fe0:	45a0      	cmp	r8, r4
 8000fe2:	d907      	bls.n	8000ff4 <__udivmoddi4+0x14c>
 8000fe4:	192c      	adds	r4, r5, r4
 8000fe6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fea:	d202      	bcs.n	8000ff2 <__udivmoddi4+0x14a>
 8000fec:	45a0      	cmp	r8, r4
 8000fee:	f200 80b6 	bhi.w	800115e <__udivmoddi4+0x2b6>
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	eba4 0408 	sub.w	r4, r4, r8
 8000ff8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ffc:	e79f      	b.n	8000f3e <__udivmoddi4+0x96>
 8000ffe:	f1c7 0c20 	rsb	ip, r7, #32
 8001002:	40bb      	lsls	r3, r7
 8001004:	fa22 fe0c 	lsr.w	lr, r2, ip
 8001008:	ea4e 0e03 	orr.w	lr, lr, r3
 800100c:	fa01 f407 	lsl.w	r4, r1, r7
 8001010:	fa20 f50c 	lsr.w	r5, r0, ip
 8001014:	fa21 f30c 	lsr.w	r3, r1, ip
 8001018:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800101c:	4325      	orrs	r5, r4
 800101e:	fbb3 f9f8 	udiv	r9, r3, r8
 8001022:	0c2c      	lsrs	r4, r5, #16
 8001024:	fb08 3319 	mls	r3, r8, r9, r3
 8001028:	fa1f fa8e 	uxth.w	sl, lr
 800102c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8001030:	fb09 f40a 	mul.w	r4, r9, sl
 8001034:	429c      	cmp	r4, r3
 8001036:	fa02 f207 	lsl.w	r2, r2, r7
 800103a:	fa00 f107 	lsl.w	r1, r0, r7
 800103e:	d90b      	bls.n	8001058 <__udivmoddi4+0x1b0>
 8001040:	eb1e 0303 	adds.w	r3, lr, r3
 8001044:	f109 30ff 	add.w	r0, r9, #4294967295
 8001048:	f080 8087 	bcs.w	800115a <__udivmoddi4+0x2b2>
 800104c:	429c      	cmp	r4, r3
 800104e:	f240 8084 	bls.w	800115a <__udivmoddi4+0x2b2>
 8001052:	f1a9 0902 	sub.w	r9, r9, #2
 8001056:	4473      	add	r3, lr
 8001058:	1b1b      	subs	r3, r3, r4
 800105a:	b2ad      	uxth	r5, r5
 800105c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001060:	fb08 3310 	mls	r3, r8, r0, r3
 8001064:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001068:	fb00 fa0a 	mul.w	sl, r0, sl
 800106c:	45a2      	cmp	sl, r4
 800106e:	d908      	bls.n	8001082 <__udivmoddi4+0x1da>
 8001070:	eb1e 0404 	adds.w	r4, lr, r4
 8001074:	f100 33ff 	add.w	r3, r0, #4294967295
 8001078:	d26b      	bcs.n	8001152 <__udivmoddi4+0x2aa>
 800107a:	45a2      	cmp	sl, r4
 800107c:	d969      	bls.n	8001152 <__udivmoddi4+0x2aa>
 800107e:	3802      	subs	r0, #2
 8001080:	4474      	add	r4, lr
 8001082:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001086:	fba0 8902 	umull	r8, r9, r0, r2
 800108a:	eba4 040a 	sub.w	r4, r4, sl
 800108e:	454c      	cmp	r4, r9
 8001090:	46c2      	mov	sl, r8
 8001092:	464b      	mov	r3, r9
 8001094:	d354      	bcc.n	8001140 <__udivmoddi4+0x298>
 8001096:	d051      	beq.n	800113c <__udivmoddi4+0x294>
 8001098:	2e00      	cmp	r6, #0
 800109a:	d069      	beq.n	8001170 <__udivmoddi4+0x2c8>
 800109c:	ebb1 050a 	subs.w	r5, r1, sl
 80010a0:	eb64 0403 	sbc.w	r4, r4, r3
 80010a4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80010a8:	40fd      	lsrs	r5, r7
 80010aa:	40fc      	lsrs	r4, r7
 80010ac:	ea4c 0505 	orr.w	r5, ip, r5
 80010b0:	e9c6 5400 	strd	r5, r4, [r6]
 80010b4:	2700      	movs	r7, #0
 80010b6:	e747      	b.n	8000f48 <__udivmoddi4+0xa0>
 80010b8:	f1c2 0320 	rsb	r3, r2, #32
 80010bc:	fa20 f703 	lsr.w	r7, r0, r3
 80010c0:	4095      	lsls	r5, r2
 80010c2:	fa01 f002 	lsl.w	r0, r1, r2
 80010c6:	fa21 f303 	lsr.w	r3, r1, r3
 80010ca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80010ce:	4338      	orrs	r0, r7
 80010d0:	0c01      	lsrs	r1, r0, #16
 80010d2:	fbb3 f7fe 	udiv	r7, r3, lr
 80010d6:	fa1f f885 	uxth.w	r8, r5
 80010da:	fb0e 3317 	mls	r3, lr, r7, r3
 80010de:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010e2:	fb07 f308 	mul.w	r3, r7, r8
 80010e6:	428b      	cmp	r3, r1
 80010e8:	fa04 f402 	lsl.w	r4, r4, r2
 80010ec:	d907      	bls.n	80010fe <__udivmoddi4+0x256>
 80010ee:	1869      	adds	r1, r5, r1
 80010f0:	f107 3cff 	add.w	ip, r7, #4294967295
 80010f4:	d22f      	bcs.n	8001156 <__udivmoddi4+0x2ae>
 80010f6:	428b      	cmp	r3, r1
 80010f8:	d92d      	bls.n	8001156 <__udivmoddi4+0x2ae>
 80010fa:	3f02      	subs	r7, #2
 80010fc:	4429      	add	r1, r5
 80010fe:	1acb      	subs	r3, r1, r3
 8001100:	b281      	uxth	r1, r0
 8001102:	fbb3 f0fe 	udiv	r0, r3, lr
 8001106:	fb0e 3310 	mls	r3, lr, r0, r3
 800110a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800110e:	fb00 f308 	mul.w	r3, r0, r8
 8001112:	428b      	cmp	r3, r1
 8001114:	d907      	bls.n	8001126 <__udivmoddi4+0x27e>
 8001116:	1869      	adds	r1, r5, r1
 8001118:	f100 3cff 	add.w	ip, r0, #4294967295
 800111c:	d217      	bcs.n	800114e <__udivmoddi4+0x2a6>
 800111e:	428b      	cmp	r3, r1
 8001120:	d915      	bls.n	800114e <__udivmoddi4+0x2a6>
 8001122:	3802      	subs	r0, #2
 8001124:	4429      	add	r1, r5
 8001126:	1ac9      	subs	r1, r1, r3
 8001128:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800112c:	e73b      	b.n	8000fa6 <__udivmoddi4+0xfe>
 800112e:	4637      	mov	r7, r6
 8001130:	4630      	mov	r0, r6
 8001132:	e709      	b.n	8000f48 <__udivmoddi4+0xa0>
 8001134:	4607      	mov	r7, r0
 8001136:	e6e7      	b.n	8000f08 <__udivmoddi4+0x60>
 8001138:	4618      	mov	r0, r3
 800113a:	e6fb      	b.n	8000f34 <__udivmoddi4+0x8c>
 800113c:	4541      	cmp	r1, r8
 800113e:	d2ab      	bcs.n	8001098 <__udivmoddi4+0x1f0>
 8001140:	ebb8 0a02 	subs.w	sl, r8, r2
 8001144:	eb69 020e 	sbc.w	r2, r9, lr
 8001148:	3801      	subs	r0, #1
 800114a:	4613      	mov	r3, r2
 800114c:	e7a4      	b.n	8001098 <__udivmoddi4+0x1f0>
 800114e:	4660      	mov	r0, ip
 8001150:	e7e9      	b.n	8001126 <__udivmoddi4+0x27e>
 8001152:	4618      	mov	r0, r3
 8001154:	e795      	b.n	8001082 <__udivmoddi4+0x1da>
 8001156:	4667      	mov	r7, ip
 8001158:	e7d1      	b.n	80010fe <__udivmoddi4+0x256>
 800115a:	4681      	mov	r9, r0
 800115c:	e77c      	b.n	8001058 <__udivmoddi4+0x1b0>
 800115e:	3802      	subs	r0, #2
 8001160:	442c      	add	r4, r5
 8001162:	e747      	b.n	8000ff4 <__udivmoddi4+0x14c>
 8001164:	f1ac 0c02 	sub.w	ip, ip, #2
 8001168:	442b      	add	r3, r5
 800116a:	e72f      	b.n	8000fcc <__udivmoddi4+0x124>
 800116c:	4638      	mov	r0, r7
 800116e:	e708      	b.n	8000f82 <__udivmoddi4+0xda>
 8001170:	4637      	mov	r7, r6
 8001172:	e6e9      	b.n	8000f48 <__udivmoddi4+0xa0>

08001174 <__aeabi_idiv0>:
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <kalmanFilterC>:
#include "main.h"
#include "math.h"
#include "lab1util.h"
#include "cmsis_gcc.h"

int kalmanFilterC(float* InputArray, float* OutputArray, struct KalmanState* kstate, int length, int analysis){
 8001178:	b5b0      	push	{r4, r5, r7, lr}
 800117a:	b098      	sub	sp, #96	; 0x60
 800117c:	af02      	add	r7, sp, #8
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	466b      	mov	r3, sp
 8001188:	461d      	mov	r5, r3
	float avgIn = 0.0;
 800118a:	f04f 0300 	mov.w	r3, #0
 800118e:	64bb      	str	r3, [r7, #72]	; 0x48
	float avgOut = 0.0;
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	64fb      	str	r3, [r7, #76]	; 0x4c
	float avgDiff = 0.0;
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	653b      	str	r3, [r7, #80]	; 0x50
	float stdDiff = 0.0;
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	647b      	str	r3, [r7, #68]	; 0x44
	float varDiff = 0.0;
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	643b      	str	r3, [r7, #64]	; 0x40
	float corrCoef = 0.0;
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	// a. Subtraction of original and data obtained by Kalman filter tracking.
	float diffArray[length];
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	1e43      	subs	r3, r0, #1
 80011b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80011b4:	4603      	mov	r3, r0
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	f04f 0400 	mov.w	r4, #0
 80011c4:	0154      	lsls	r4, r2, #5
 80011c6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011ca:	014b      	lsls	r3, r1, #5
 80011cc:	4603      	mov	r3, r0
 80011ce:	4619      	mov	r1, r3
 80011d0:	f04f 0200 	mov.w	r2, #0
 80011d4:	f04f 0300 	mov.w	r3, #0
 80011d8:	f04f 0400 	mov.w	r4, #0
 80011dc:	0154      	lsls	r4, r2, #5
 80011de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011e2:	014b      	lsls	r3, r1, #5
 80011e4:	4603      	mov	r3, r0
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	3303      	adds	r3, #3
 80011ea:	3307      	adds	r3, #7
 80011ec:	08db      	lsrs	r3, r3, #3
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	ebad 0d03 	sub.w	sp, sp, r3
 80011f4:	ab02      	add	r3, sp, #8
 80011f6:	3303      	adds	r3, #3
 80011f8:	089b      	lsrs	r3, r3, #2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	637b      	str	r3, [r7, #52]	; 0x34
	float corrArray[length*2-1];
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	1e58      	subs	r0, r3, #1
 8001204:	1e43      	subs	r3, r0, #1
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
 8001208:	4603      	mov	r3, r0
 800120a:	4619      	mov	r1, r3
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	f04f 0300 	mov.w	r3, #0
 8001214:	f04f 0400 	mov.w	r4, #0
 8001218:	0154      	lsls	r4, r2, #5
 800121a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800121e:	014b      	lsls	r3, r1, #5
 8001220:	4603      	mov	r3, r0
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	f04f 0300 	mov.w	r3, #0
 800122c:	f04f 0400 	mov.w	r4, #0
 8001230:	0154      	lsls	r4, r2, #5
 8001232:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001236:	014b      	lsls	r3, r1, #5
 8001238:	4603      	mov	r3, r0
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	3303      	adds	r3, #3
 800123e:	3307      	adds	r3, #7
 8001240:	08db      	lsrs	r3, r3, #3
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	ebad 0d03 	sub.w	sp, sp, r3
 8001248:	ab02      	add	r3, sp, #8
 800124a:	3303      	adds	r3, #3
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	62fb      	str	r3, [r7, #44]	; 0x2c
	float convArray[length*2-1];
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	1e58      	subs	r0, r3, #1
 8001258:	1e43      	subs	r3, r0, #1
 800125a:	62bb      	str	r3, [r7, #40]	; 0x28
 800125c:	4603      	mov	r3, r0
 800125e:	4619      	mov	r1, r3
 8001260:	f04f 0200 	mov.w	r2, #0
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	f04f 0400 	mov.w	r4, #0
 800126c:	0154      	lsls	r4, r2, #5
 800126e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001272:	014b      	lsls	r3, r1, #5
 8001274:	4603      	mov	r3, r0
 8001276:	4619      	mov	r1, r3
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	f04f 0400 	mov.w	r4, #0
 8001284:	0154      	lsls	r4, r2, #5
 8001286:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800128a:	014b      	lsls	r3, r1, #5
 800128c:	4603      	mov	r3, r0
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	3303      	adds	r3, #3
 8001292:	3307      	adds	r3, #7
 8001294:	08db      	lsrs	r3, r3, #3
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	ebad 0d03 	sub.w	sp, sp, r3
 800129c:	ab02      	add	r3, sp, #8
 800129e:	3303      	adds	r3, #3
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	627b      	str	r3, [r7, #36]	; 0x24
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
#else
  uint32_t result;

  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 80012a6:	eef1 3a10 	vmrs	r3, fpscr
 80012aa:	617b      	str	r3, [r7, #20]
  return(result);
 80012ac:	697b      	ldr	r3, [r7, #20]

	__set_FPSCR(__get_FPSCR() & 0xFFFFFFF0);
 80012ae:	f023 030f 	bic.w	r3, r3, #15
 80012b2:	61bb      	str	r3, [r7, #24]
// Re-enable using built-in when GCC has been fixed
// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  __builtin_arm_set_fpscr(fpscr);
#else
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	eee1 3a10 	vmsr	fpscr, r3
	int status = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]

	for(int i = 0; i < length; i++){
 80012be:	2300      	movs	r3, #0
 80012c0:	657b      	str	r3, [r7, #84]	; 0x54
 80012c2:	e054      	b.n	800136e <kalmanFilterC+0x1f6>
		float updateResult = kalmanUpdateC(kstate, InputArray[i]);
 80012c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	eeb0 0a67 	vmov.f32	s0, s15
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f000 fdad 	bl	8001e34 <kalmanUpdateC>
 80012da:	ed87 0a07 	vstr	s0, [r7, #28]
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 80012de:	eef1 3a10 	vmrs	r3, fpscr
 80012e2:	613b      	str	r3, [r7, #16]
  return(result);
 80012e4:	693b      	ldr	r3, [r7, #16]
		status = __get_FPSCR() & 0x0000000F;
 80012e6:	f003 030f 	and.w	r3, r3, #15
 80012ea:	623b      	str	r3, [r7, #32]
		if (status != 0)
 80012ec:	6a3b      	ldr	r3, [r7, #32]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <kalmanFilterC+0x17e>
			return status;
 80012f2:	6a3b      	ldr	r3, [r7, #32]
 80012f4:	e098      	b.n	8001428 <kalmanFilterC+0x2b0>
		OutputArray[i] = updateResult;
 80012f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	4413      	add	r3, r2
 80012fe:	69fa      	ldr	r2, [r7, #28]
 8001300:	601a      	str	r2, [r3, #0]

		if (analysis != 0){
 8001302:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001304:	2b00      	cmp	r3, #0
 8001306:	d02f      	beq.n	8001368 <kalmanFilterC+0x1f0>
			diffArray[i] = updateResult - InputArray[i];
 8001308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	edd3 7a00 	vldr	s15, [r3]
 8001314:	ed97 7a07 	vldr	s14, [r7, #28]
 8001318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800131c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800131e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	edc3 7a00 	vstr	s15, [r3]
			avgIn += InputArray[i];
 8001328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	4413      	add	r3, r2
 8001330:	edd3 7a00 	vldr	s15, [r3]
 8001334:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800133c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			avgOut += updateResult;
 8001340:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001344:	edd7 7a07 	vldr	s15, [r7, #28]
 8001348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
			avgDiff += diffArray[i];
 8001350:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001352:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001364:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	for(int i = 0; i < length; i++){
 8001368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800136a:	3301      	adds	r3, #1
 800136c:	657b      	str	r3, [r7, #84]	; 0x54
 800136e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	429a      	cmp	r2, r3
 8001374:	dba6      	blt.n	80012c4 <kalmanFilterC+0x14c>
		}

	}

	if (analysis != 0){
 8001376:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001378:	2b00      	cmp	r3, #0
 800137a:	d054      	beq.n	8001426 <kalmanFilterC+0x2ae>
		// b. Calculation of the standard deviation and the average of the difference obtained in a).
		avgIn = avgIn/(float)length;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001386:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800138a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800138e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		avgOut = avgOut/(float)length;
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	ee07 3a90 	vmov	s15, r3
 8001398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139c:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 80013a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013a4:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		avgDiff = avgDiff/(float)length;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b2:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80013b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ba:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

		varDiff = sumSqDev(diffArray, avgDiff, length) / (float)length;
 80013be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013c0:	6839      	ldr	r1, [r7, #0]
 80013c2:	ed97 0a14 	vldr	s0, [r7, #80]	; 0x50
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 f936 	bl	8001638 <sumSqDev>
 80013cc:	eef0 6a40 	vmov.f32	s13, s0
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	ee07 3a90 	vmov	s15, r3
 80013d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013de:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		stdDiff = powf(varDiff, 0.5);
 80013e2:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80013e6:	ed97 0a10 	vldr	s0, [r7, #64]	; 0x40
 80013ea:	f009 f883 	bl	800a4f4 <powf>
 80013ee:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44

		// c. Calculation of the correlation between the original and tracked vectors.
		corrCoef = corrCoefC(InputArray, OutputArray, avgIn, avgOut, length);
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	edd7 0a13 	vldr	s1, [r7, #76]	; 0x4c
 80013f8:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 80013fc:	68b9      	ldr	r1, [r7, #8]
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f000 f94e 	bl	80016a0 <corrCoefC>
 8001404:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
		status = corrC(InputArray, OutputArray, corrArray, length);
 8001408:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f000 f9ca 	bl	80017a8 <corrC>
 8001414:	6238      	str	r0, [r7, #32]

		// d. Calculation of the convolution between the two vectors.
		convC(InputArray, OutputArray, convArray, length, length);
 8001416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	68b9      	ldr	r1, [r7, #8]
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f000 fa35 	bl	8001890 <convC>
	}
	return 0;
 8001426:	2300      	movs	r3, #0
 8001428:	46ad      	mov	sp, r5
}
 800142a:	4618      	mov	r0, r3
 800142c:	3758      	adds	r7, #88	; 0x58
 800142e:	46bd      	mov	sp, r7
 8001430:	bdb0      	pop	{r4, r5, r7, pc}

08001432 <kalmanFilterAinC>:


int kalmanFilterAinC(float* InputArray, float* OutputArray, struct KalmanState* kstate, int length, int analysis){
 8001432:	b5b0      	push	{r4, r5, r7, lr}
 8001434:	b096      	sub	sp, #88	; 0x58
 8001436:	af04      	add	r7, sp, #16
 8001438:	60f8      	str	r0, [r7, #12]
 800143a:	60b9      	str	r1, [r7, #8]
 800143c:	607a      	str	r2, [r7, #4]
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	466b      	mov	r3, sp
 8001442:	461d      	mov	r5, r3
	// a. Subtraction of original and data obtained by Kalman filter tracking.
	float diffArray[length];
 8001444:	6838      	ldr	r0, [r7, #0]
 8001446:	1e43      	subs	r3, r0, #1
 8001448:	647b      	str	r3, [r7, #68]	; 0x44
 800144a:	4603      	mov	r3, r0
 800144c:	4619      	mov	r1, r3
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	f04f 0400 	mov.w	r4, #0
 800145a:	0154      	lsls	r4, r2, #5
 800145c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001460:	014b      	lsls	r3, r1, #5
 8001462:	4603      	mov	r3, r0
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	f04f 0300 	mov.w	r3, #0
 800146e:	f04f 0400 	mov.w	r4, #0
 8001472:	0154      	lsls	r4, r2, #5
 8001474:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001478:	014b      	lsls	r3, r1, #5
 800147a:	4603      	mov	r3, r0
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	3303      	adds	r3, #3
 8001480:	3307      	adds	r3, #7
 8001482:	08db      	lsrs	r3, r3, #3
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	ebad 0d03 	sub.w	sp, sp, r3
 800148a:	ab04      	add	r3, sp, #16
 800148c:	3303      	adds	r3, #3
 800148e:	089b      	lsrs	r3, r3, #2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	63fb      	str	r3, [r7, #60]	; 0x3c

	// b. Calculation of the standard deviation and the average of the difference obtained in a).
	float avgDiff = 0.0;
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
	float stdDiff = 0.0;
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	623b      	str	r3, [r7, #32]
	float varDiff = 0.0;
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38

	// c. Correlation
	float avgIn = 0.0;
 80014a6:	f04f 0300 	mov.w	r3, #0
 80014aa:	61fb      	str	r3, [r7, #28]
	float avgOut = 0.0;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
	float corrCoef = 0.0;
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]

	float convArray[length*2-1];
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	1e58      	subs	r0, r3, #1
 80014be:	1e43      	subs	r3, r0, #1
 80014c0:	637b      	str	r3, [r7, #52]	; 0x34
 80014c2:	4603      	mov	r3, r0
 80014c4:	4619      	mov	r1, r3
 80014c6:	f04f 0200 	mov.w	r2, #0
 80014ca:	f04f 0300 	mov.w	r3, #0
 80014ce:	f04f 0400 	mov.w	r4, #0
 80014d2:	0154      	lsls	r4, r2, #5
 80014d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80014d8:	014b      	lsls	r3, r1, #5
 80014da:	4603      	mov	r3, r0
 80014dc:	4619      	mov	r1, r3
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	f04f 0400 	mov.w	r4, #0
 80014ea:	0154      	lsls	r4, r2, #5
 80014ec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80014f0:	014b      	lsls	r3, r1, #5
 80014f2:	4603      	mov	r3, r0
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	3303      	adds	r3, #3
 80014f8:	3307      	adds	r3, #7
 80014fa:	08db      	lsrs	r3, r3, #3
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001502:	ab04      	add	r3, sp, #16
 8001504:	3303      	adds	r3, #3
 8001506:	089b      	lsrs	r3, r3, #2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	633b      	str	r3, [r7, #48]	; 0x30
	float corrArray[length*2-1];
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	1e58      	subs	r0, r3, #1
 8001512:	1e43      	subs	r3, r0, #1
 8001514:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001516:	4603      	mov	r3, r0
 8001518:	4619      	mov	r1, r3
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	f04f 0400 	mov.w	r4, #0
 8001526:	0154      	lsls	r4, r2, #5
 8001528:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800152c:	014b      	lsls	r3, r1, #5
 800152e:	4603      	mov	r3, r0
 8001530:	4619      	mov	r1, r3
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	f04f 0300 	mov.w	r3, #0
 800153a:	f04f 0400 	mov.w	r4, #0
 800153e:	0154      	lsls	r4, r2, #5
 8001540:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001544:	014b      	lsls	r3, r1, #5
 8001546:	4603      	mov	r3, r0
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	3303      	adds	r3, #3
 800154c:	3307      	adds	r3, #7
 800154e:	08db      	lsrs	r3, r3, #3
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	ebad 0d03 	sub.w	sp, sp, r3
 8001556:	ab04      	add	r3, sp, #16
 8001558:	3303      	adds	r3, #3
 800155a:	089b      	lsrs	r3, r3, #2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28

	int status = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	643b      	str	r3, [r7, #64]	; 0x40

	if (analysis == 0){
 8001564:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001566:	2b00      	cmp	r3, #0
 8001568:	d10b      	bne.n	8001582 <kalmanFilterAinC+0x150>
		status = kalmanFilterA_noStats(InputArray, OutputArray, kstate, length);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	68b9      	ldr	r1, [r7, #8]
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f7fe fe9f 	bl	80002b4 <kalmanFilterA_noStats>
 8001576:	6438      	str	r0, [r7, #64]	; 0x40
		if (status != 0)
 8001578:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800157a:	2b00      	cmp	r3, #0
 800157c:	d056      	beq.n	800162c <kalmanFilterAinC+0x1fa>
			return status;
 800157e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001580:	e055      	b.n	800162e <kalmanFilterAinC+0x1fc>
	}
	else {
		status = kalmanFilterA(InputArray, OutputArray, kstate, length,
 8001582:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001584:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001588:	9203      	str	r2, [sp, #12]
 800158a:	f107 0218 	add.w	r2, r7, #24
 800158e:	9202      	str	r2, [sp, #8]
 8001590:	f107 021c 	add.w	r2, r7, #28
 8001594:	9201      	str	r2, [sp, #4]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	68b9      	ldr	r1, [r7, #8]
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f7fe fe2e 	bl	8000200 <kalmanFilterA>
 80015a4:	6438      	str	r0, [r7, #64]	; 0x40
			diffArray, &avgIn, &avgOut, &avgDiff);
		if (status != 0)
 80015a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <kalmanFilterAinC+0x17e>
			return status;
 80015ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015ae:	e03e      	b.n	800162e <kalmanFilterAinC+0x1fc>

		status = kalmanStatsA(InputArray, OutputArray, diffArray, length,
 80015b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80015b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80015b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80015ba:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	f107 0320 	add.w	r3, r7, #32
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	eeb0 1a66 	vmov.f32	s2, s13
 80015ce:	eef0 0a47 	vmov.f32	s1, s14
 80015d2:	eeb0 0a67 	vmov.f32	s0, s15
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	68b9      	ldr	r1, [r7, #8]
 80015da:	68f8      	ldr	r0, [r7, #12]
 80015dc:	f7fe fe9d 	bl	800031a <kalmanStatsA>
 80015e0:	6438      	str	r0, [r7, #64]	; 0x40
					avgIn, avgOut, avgDiff,
					&stdDiff, &corrCoef);
		if (status != 0)
 80015e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <kalmanFilterAinC+0x1ba>
			return status;
 80015e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015ea:	e020      	b.n	800162e <kalmanFilterAinC+0x1fc>

		// c. Calculation of the correlation between the original and tracked vectors.
		corrCoef = corrCoefC(InputArray, OutputArray, avgIn, avgOut, length);
 80015ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80015f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	eef0 0a47 	vmov.f32	s1, s14
 80015fa:	eeb0 0a67 	vmov.f32	s0, s15
 80015fe:	68b9      	ldr	r1, [r7, #8]
 8001600:	68f8      	ldr	r0, [r7, #12]
 8001602:	f000 f84d 	bl	80016a0 <corrCoefC>
 8001606:	eef0 7a40 	vmov.f32	s15, s0
 800160a:	edc7 7a05 	vstr	s15, [r7, #20]
		status = corrC(InputArray, OutputArray, corrArray, length);
 800160e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	68b9      	ldr	r1, [r7, #8]
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	f000 f8c7 	bl	80017a8 <corrC>
 800161a:	6438      	str	r0, [r7, #64]	; 0x40

		// d. Calculation of the convolution between the two vectors.
		convC(InputArray, OutputArray, convArray, length, length);
 800161c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	f000 f932 	bl	8001890 <convC>
	}

	return status;
 800162c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800162e:	46ad      	mov	sp, r5
}
 8001630:	4618      	mov	r0, r3
 8001632:	3748      	adds	r7, #72	; 0x48
 8001634:	46bd      	mov	sp, r7
 8001636:	bdb0      	pop	{r4, r5, r7, pc}

08001638 <sumSqDev>:

/*
 * PART II
 */

float sumSqDev (float* inputArray, float avg, int length){
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	ed87 0a02 	vstr	s0, [r7, #8]
 8001644:	6079      	str	r1, [r7, #4]
	float sumSqDev = 0.0;
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < length; i++){
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	e01a      	b.n	8001688 <sumSqDev+0x50>
		sumSqDev += powf(inputArray[i] - avg, 2);
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4413      	add	r3, r2
 800165a:	ed93 7a00 	vldr	s14, [r3]
 800165e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001666:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800166a:	eeb0 0a67 	vmov.f32	s0, s15
 800166e:	f008 ff41 	bl	800a4f4 <powf>
 8001672:	eeb0 7a40 	vmov.f32	s14, s0
 8001676:	edd7 7a05 	vldr	s15, [r7, #20]
 800167a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800167e:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 0; i < length; i++){
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	3301      	adds	r3, #1
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693a      	ldr	r2, [r7, #16]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	429a      	cmp	r2, r3
 800168e:	dbe0      	blt.n	8001652 <sumSqDev+0x1a>
	}
	return sumSqDev;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	ee07 3a90 	vmov	s15, r3
}
 8001696:	eeb0 0a67 	vmov.f32	s0, s15
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <corrCoefC>:

float corrCoefC (float* inputArray1, float* inputArray2, float avg1, float avg2, int length){
 80016a0:	b5b0      	push	{r4, r5, r7, lr}
 80016a2:	b08c      	sub	sp, #48	; 0x30
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6178      	str	r0, [r7, #20]
 80016a8:	6139      	str	r1, [r7, #16]
 80016aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80016ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	float corNume = 0.0;
 80016b4:	f04f 0300 	mov.w	r3, #0
 80016b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	float corDenoX = 0.0;
 80016ba:	f04f 0300 	mov.w	r3, #0
 80016be:	62bb      	str	r3, [r7, #40]	; 0x28
	float corDenoY = 0.0;
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24

	for(int i = 0; i < length; i++){
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
 80016ca:	e03e      	b.n	800174a <corrCoefC+0xaa>
		float xi_xbar = inputArray1[i] - avg1;
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	4413      	add	r3, r2
 80016d4:	ed93 7a00 	vldr	s14, [r3]
 80016d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016e0:	edc7 7a07 	vstr	s15, [r7, #28]
		float yi_ybar = inputArray2[i] - avg2;
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4413      	add	r3, r2
 80016ec:	ed93 7a00 	vldr	s14, [r3]
 80016f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80016f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f8:	edc7 7a06 	vstr	s15, [r7, #24]
		corNume += xi_xbar*yi_ybar;
 80016fc:	ed97 7a07 	vldr	s14, [r7, #28]
 8001700:	edd7 7a06 	vldr	s15, [r7, #24]
 8001704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001708:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		corDenoX += xi_xbar*xi_xbar;
 8001714:	ed97 7a07 	vldr	s14, [r7, #28]
 8001718:	edd7 7a07 	vldr	s15, [r7, #28]
 800171c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001720:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001728:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		corDenoY += yi_ybar*yi_ybar;
 800172c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001730:	edd7 7a06 	vldr	s15, [r7, #24]
 8001734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001738:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800173c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001740:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	for(int i = 0; i < length; i++){
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	3301      	adds	r3, #1
 8001748:	623b      	str	r3, [r7, #32]
 800174a:	6a3a      	ldr	r2, [r7, #32]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	429a      	cmp	r2, r3
 8001750:	dbbc      	blt.n	80016cc <corrCoefC+0x2c>
	}
	corNume = corNume / sqrt(corDenoX*corDenoY);
 8001752:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001754:	f7fe fff0 	bl	8000738 <__aeabi_f2d>
 8001758:	4604      	mov	r4, r0
 800175a:	460d      	mov	r5, r1
 800175c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001760:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001768:	ee17 0a90 	vmov	r0, s15
 800176c:	f7fe ffe4 	bl	8000738 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	ec43 2b10 	vmov	d0, r2, r3
 8001778:	f008 fe62 	bl	800a440 <sqrt>
 800177c:	ec53 2b10 	vmov	r2, r3, d0
 8001780:	4620      	mov	r0, r4
 8001782:	4629      	mov	r1, r5
 8001784:	f7ff f95a 	bl	8000a3c <__aeabi_ddiv>
 8001788:	4603      	mov	r3, r0
 800178a:	460c      	mov	r4, r1
 800178c:	4618      	mov	r0, r3
 800178e:	4621      	mov	r1, r4
 8001790:	f7ff fb22 	bl	8000dd8 <__aeabi_d2f>
 8001794:	4603      	mov	r3, r0
 8001796:	62fb      	str	r3, [r7, #44]	; 0x2c

	return corNume;
 8001798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179a:	ee07 3a90 	vmov	s15, r3
}
 800179e:	eeb0 0a67 	vmov.f32	s0, s15
 80017a2:	3730      	adds	r7, #48	; 0x30
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bdb0      	pop	{r4, r5, r7, pc}

080017a8 <corrC>:

int corrC (float* inputArrayL, float* inputArrayS, float* corrArray, int length){
 80017a8:	b480      	push	{r7}
 80017aa:	b08b      	sub	sp, #44	; 0x2c
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < length + length -1; i++){
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ba:	e05c      	b.n	8001876 <corrC+0xce>
		float temp = 0.0;
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
		if (i<length){
 80017c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	da26      	bge.n	8001818 <corrC+0x70>
			int k = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
			for (int j = length-1-i; j <length; j++){
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	1e5a      	subs	r2, r3, #1
 80017d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	e019      	b.n	800180e <corrC+0x66>
				temp += inputArrayL[k] * inputArrayS[j];
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4413      	add	r3, r2
 80017e2:	ed93 7a00 	vldr	s14, [r3]
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	4413      	add	r3, r2
 80017ee:	edd3 7a00 	vldr	s15, [r3]
 80017f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f6:	ed97 7a08 	vldr	s14, [r7, #32]
 80017fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017fe:	edc7 7a08 	vstr	s15, [r7, #32]
				k++;
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3301      	adds	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
			for (int j = length-1-i; j <length; j++){
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	3301      	adds	r3, #1
 800180c:	61bb      	str	r3, [r7, #24]
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	dbe1      	blt.n	80017da <corrC+0x32>
 8001816:	e025      	b.n	8001864 <corrC+0xbc>
			}
		}
		else{
			int j = 0 ;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
			for (int k = i-length+1; k < length; k++){
 800181c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	3301      	adds	r3, #1
 8001824:	613b      	str	r3, [r7, #16]
 8001826:	e019      	b.n	800185c <corrC+0xb4>
				temp += inputArrayL[k] * inputArrayS[j];
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	68fa      	ldr	r2, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	ed93 7a00 	vldr	s14, [r3]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	68ba      	ldr	r2, [r7, #8]
 800183a:	4413      	add	r3, r2
 800183c:	edd3 7a00 	vldr	s15, [r3]
 8001840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001844:	ed97 7a08 	vldr	s14, [r7, #32]
 8001848:	ee77 7a27 	vadd.f32	s15, s14, s15
 800184c:	edc7 7a08 	vstr	s15, [r7, #32]
				j++;
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	3301      	adds	r3, #1
 8001854:	617b      	str	r3, [r7, #20]
			for (int k = i-length+1; k < length; k++){
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	3301      	adds	r3, #1
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	dbe1      	blt.n	8001828 <corrC+0x80>
			}

		}
		corrArray[i] = temp;
 8001864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	6a3a      	ldr	r2, [r7, #32]
 800186e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < length + length -1; i++){
 8001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001872:	3301      	adds	r3, #1
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	3b01      	subs	r3, #1
 800187c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800187e:	429a      	cmp	r2, r3
 8001880:	db9c      	blt.n	80017bc <corrC+0x14>
	}
	return 0;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	372c      	adds	r7, #44	; 0x2c
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <convC>:


int convC (float* inputArrayL, float* inputArrayS, float* convolvedArray, int lengthL, int lengthS){
 8001890:	b480      	push	{r7}
 8001892:	b087      	sub	sp, #28
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
 800189c:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < lengthS + lengthL -1; i++){
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	e03b      	b.n	800191c <convC+0x8c>
		convolvedArray[i] = 0.0;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
			for (int j = 0; j < lengthL && i>=j ; j++){
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	e026      	b.n	8001906 <convC+0x76>
				if ((i-j) < lengthS){
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	6a3a      	ldr	r2, [r7, #32]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dd1d      	ble.n	8001900 <convC+0x70>
					convolvedArray[i] += inputArrayL[j] * inputArrayS[i-j];
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	4413      	add	r3, r2
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	edd3 6a00 	vldr	s13, [r3]
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	68ba      	ldr	r2, [r7, #8]
 80018e6:	4413      	add	r3, r2
 80018e8:	edd3 7a00 	vldr	s15, [r3]
 80018ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fc:	edc3 7a00 	vstr	s15, [r3]
			for (int j = 0; j < lengthL && i>=j ; j++){
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	3301      	adds	r3, #1
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	da03      	bge.n	8001916 <convC+0x86>
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	429a      	cmp	r2, r3
 8001914:	dad0      	bge.n	80018b8 <convC+0x28>
	for (int i = 0; i < lengthS + lengthL -1; i++){
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	6a3a      	ldr	r2, [r7, #32]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	4413      	add	r3, r2
 8001922:	3b01      	subs	r3, #1
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	429a      	cmp	r2, r3
 8001928:	dbbc      	blt.n	80018a4 <convC+0x14>
				}

			}
		}
	return 0;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	371c      	adds	r7, #28
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <kalmanFilterL>:
#include "main.h"
#include "lab1util.h"
#include "arm_math.h"
#include "cmsis_gcc.h"

int kalmanFilterL(const float* InputArray, float* OutputArray, struct KalmanState* ksp, int length, int analysis){
 8001938:	b580      	push	{r7, lr}
 800193a:	b098      	sub	sp, #96	; 0x60
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
 8001944:	603b      	str	r3, [r7, #0]
	arm_biquad_casd_df1_inst_f32 filter_obj;
	uint16_t numStages = 1;
 8001946:	2301      	movs	r3, #1
 8001948:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	uint32_t blockSize = 1;
 800194c:	2301      	movs	r3, #1
 800194e:	653b      	str	r3, [r7, #80]	; 0x50
	float32_t pCoeffs[5] = {0.0, 0.0, 0.0, 0.0, 0.0};
 8001950:	f107 0320 	add.w	r3, r7, #32
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
	float32_t pState[4];
	arm_biquad_cascade_df1_init_f32 (&filter_obj, numStages, pCoeffs, pState);
 8001960:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001964:	b2d9      	uxtb	r1, r3
 8001966:	f107 0310 	add.w	r3, r7, #16
 800196a:	f107 0220 	add.w	r2, r7, #32
 800196e:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001972:	f004 fda1 	bl	80064b8 <arm_biquad_cascade_df1_init_f32>
	pState[2] = ksp->x;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	61bb      	str	r3, [r7, #24]
	float temp = 0.0;
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8001982:	eef1 3a10 	vmrs	r3, fpscr
 8001986:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8001988:	6c7b      	ldr	r3, [r7, #68]	; 0x44

	__set_FPSCR(__get_FPSCR() & 0xFFFFFFF0);
 800198a:	f023 030f 	bic.w	r3, r3, #15
 800198e:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 8001990:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001992:	eee1 3a10 	vmsr	fpscr, r3
	int status = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	65fb      	str	r3, [r7, #92]	; 0x5c

	for(int i = 0; i < length; i++){
 800199a:	2300      	movs	r3, #0
 800199c:	65bb      	str	r3, [r7, #88]	; 0x58
 800199e:	e05c      	b.n	8001a5a <kalmanFilterL+0x122>
		ksp->p += ksp->q;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	edd3 7a00 	vldr	s15, [r3]
 80019ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	edc3 7a03 	vstr	s15, [r3, #12]
//		arm_add_f32(&ksp->p, &ksp->q, &ksp->p, 1);

		ksp->k = ksp->p / (ksp->p + ksp->r);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	ed93 7a03 	vldr	s14, [r3, #12]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80019c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	edc3 7a04 	vstr	s15, [r3, #16]
//		arm_add_f32(&ksp->p, &ksp->r, &temp, 1);
//		ksp->k = ksp->p / temp;

		pCoeffs[0] = ksp->k;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	623b      	str	r3, [r7, #32]
//		arm_copy_f32(&ksp->k, pCoeffs, 1);
		pCoeffs[3] = 1-(ksp->k);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	edd3 7a04 	vldr	s15, [r3, #16]
 80019e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ea:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
//		arm_negate_f32(&ksp->k, pCoeffs+3, 1);
//		arm_offset_f32(pCoeffs+3, 1.0, pCoeffs+3, 1);

		filter_obj.pCoeffs = pCoeffs;
 80019ee:	f107 0320 	add.w	r3, r7, #32
 80019f2:	63fb      	str	r3, [r7, #60]	; 0x3c
		arm_biquad_cascade_df1_f32(&filter_obj, InputArray+i, OutputArray+i, blockSize);
 80019f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	18d1      	adds	r1, r2, r3
 80019fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	68ba      	ldr	r2, [r7, #8]
 8001a02:	441a      	add	r2, r3
 8001a04:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001a08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a0a:	f004 fd61 	bl	80064d0 <arm_biquad_cascade_df1_f32>

		ksp->x = *(OutputArray+i);
 8001a0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	4413      	add	r3, r2
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
//		arm_copy_f32(OutputArray+i, &ksp->x, 1);

		ksp->p -= ksp->k * ksp->p;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	edd3 6a04 	vldr	s13, [r3, #16]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	edc3 7a03 	vstr	s15, [r3, #12]
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8001a3c:	eef1 3a10 	vmrs	r3, fpscr
 8001a40:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8001a42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
//		arm_mult_f32(&ksp->p, &ksp->k, &temp, 1);
//		arm_sub_f32(&ksp->p, &temp, &ksp->p, 1);

		status = __get_FPSCR() & 0x0000000F;
 8001a44:	f003 030f 	and.w	r3, r3, #15
 8001a48:	65fb      	str	r3, [r7, #92]	; 0x5c
		if (status != 0)
 8001a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <kalmanFilterL+0x11c>
			return status;
 8001a50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a52:	e011      	b.n	8001a78 <kalmanFilterL+0x140>
	for(int i = 0; i < length; i++){
 8001a54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a56:	3301      	adds	r3, #1
 8001a58:	65bb      	str	r3, [r7, #88]	; 0x58
 8001a5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	db9e      	blt.n	80019a0 <kalmanFilterL+0x68>
	}

	if (analysis != 0){
 8001a62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d006      	beq.n	8001a76 <kalmanFilterL+0x13e>
		status = dsp_analysis(InputArray, OutputArray, (uint32_t)length);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 f86b 	bl	8001b4a <dsp_analysis>
 8001a74:	65f8      	str	r0, [r7, #92]	; 0x5c
	}

	return status;
 8001a76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3760      	adds	r7, #96	; 0x60
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <kalmanFilterAinL>:



int kalmanFilterAinL(float* InputArray, float* OutputArray, struct KalmanState* ksp, int length, int analysis){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
 8001a8c:	603b      	str	r3, [r7, #0]
	int status = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
	status = kalmanFilterA_noStats(InputArray, OutputArray, ksp, length);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	68b9      	ldr	r1, [r7, #8]
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f7fe fc0b 	bl	80002b4 <kalmanFilterA_noStats>
 8001a9e:	6178      	str	r0, [r7, #20]
	if (status != 0)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <kalmanFilterAinL+0x2a>
		return status;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	e00a      	b.n	8001ac0 <kalmanFilterAinL+0x40>

	if (analysis != 0){
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <kalmanFilterAinL+0x3e>
		status = dsp_analysis(InputArray, OutputArray, (uint32_t)length);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f000 f847 	bl	8001b4a <dsp_analysis>
 8001abc:	6178      	str	r0, [r7, #20]
	}

	return status;
 8001abe:	697b      	ldr	r3, [r7, #20]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <kalmanFilterCinL>:



int kalmanFilterCinL(float* InputArray, float* OutputArray, struct KalmanState* ksp, int length, int analysis){
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b088      	sub	sp, #32
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
 8001ad4:	603b      	str	r3, [r7, #0]
	int status = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
	for(int i = 0; i < length; i++){
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
 8001ade:	e021      	b.n	8001b24 <kalmanFilterCinL+0x5c>
		float updateResult = kalmanUpdateC(ksp, InputArray[i]);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	eeb0 0a67 	vmov.f32	s0, s15
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 f99f 	bl	8001e34 <kalmanUpdateC>
 8001af6:	ed87 0a05 	vstr	s0, [r7, #20]
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8001afa:	eef1 3a10 	vmrs	r3, fpscr
 8001afe:	613b      	str	r3, [r7, #16]
  return(result);
 8001b00:	693b      	ldr	r3, [r7, #16]
		status = __get_FPSCR() & 0x0000000F;
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	61fb      	str	r3, [r7, #28]
		if (status != 0)
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <kalmanFilterCinL+0x4a>
			return status;
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	e017      	b.n	8001b42 <kalmanFilterCinL+0x7a>
		OutputArray[i] = updateResult;
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	4413      	add	r3, r2
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < length; i++){
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	3301      	adds	r3, #1
 8001b22:	61bb      	str	r3, [r7, #24]
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbd9      	blt.n	8001ae0 <kalmanFilterCinL+0x18>
	}

	if (analysis != 0){
 8001b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <kalmanFilterCinL+0x78>
		status = dsp_analysis(InputArray, OutputArray, (uint32_t)length);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	461a      	mov	r2, r3
 8001b36:	68b9      	ldr	r1, [r7, #8]
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	f000 f806 	bl	8001b4a <dsp_analysis>
 8001b3e:	61f8      	str	r0, [r7, #28]
	}

	return status;
 8001b40:	69fb      	ldr	r3, [r7, #28]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <dsp_analysis>:





int dsp_analysis (float* InputArray, float* OutputArray, uint32_t u_len){
 8001b4a:	b5b0      	push	{r4, r5, r7, lr}
 8001b4c:	b09e      	sub	sp, #120	; 0x78
 8001b4e:	af02      	add	r7, sp, #8
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
 8001b56:	466b      	mov	r3, sp
 8001b58:	461d      	mov	r5, r3
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8001b5a:	eef1 3a10 	vmrs	r3, fpscr
 8001b5e:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8001b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	// clear error flags
	__set_FPSCR(__get_FPSCR() & 0xFFFFFFF0);
 8001b62:	f023 030f 	bic.w	r3, r3, #15
 8001b66:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 8001b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b6a:	eee1 3a10 	vmsr	fpscr, r3
	float flength = (float) u_len;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b78:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	// a. Subtraction of original and data obtained by Kalman filter tracking.
	float diffArray[u_len];
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	4603      	mov	r3, r0
 8001b80:	3b01      	subs	r3, #1
 8001b82:	667b      	str	r3, [r7, #100]	; 0x64
 8001b84:	4601      	mov	r1, r0
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	f04f 0400 	mov.w	r4, #0
 8001b92:	0154      	lsls	r4, r2, #5
 8001b94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b98:	014b      	lsls	r3, r1, #5
 8001b9a:	4601      	mov	r1, r0
 8001b9c:	f04f 0200 	mov.w	r2, #0
 8001ba0:	f04f 0300 	mov.w	r3, #0
 8001ba4:	f04f 0400 	mov.w	r4, #0
 8001ba8:	0154      	lsls	r4, r2, #5
 8001baa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bae:	014b      	lsls	r3, r1, #5
 8001bb0:	0083      	lsls	r3, r0, #2
 8001bb2:	3303      	adds	r3, #3
 8001bb4:	3307      	adds	r3, #7
 8001bb6:	08db      	lsrs	r3, r3, #3
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	ebad 0d03 	sub.w	sp, sp, r3
 8001bbe:	ab02      	add	r3, sp, #8
 8001bc0:	3303      	adds	r3, #3
 8001bc2:	089b      	lsrs	r3, r3, #2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	66bb      	str	r3, [r7, #104]	; 0x68
	arm_sub_f32(OutputArray, InputArray, diffArray, u_len);
 8001bc8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68f9      	ldr	r1, [r7, #12]
 8001bce:	68b8      	ldr	r0, [r7, #8]
 8001bd0:	f004 fd7c 	bl	80066cc <arm_sub_f32>

	// b. Calculation of the standard deviation and the average of the difference obtained in a).
	float avgDiff = 0.0;
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	633b      	str	r3, [r7, #48]	; 0x30
	float stdDiff = 0.0;
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	62fb      	str	r3, [r7, #44]	; 0x2c
	arm_mean_f32(diffArray, u_len, &avgDiff);
 8001be0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001be2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f003 fed7 	bl	800599c <arm_mean_f32>
	arm_std_f32(diffArray, u_len, &stdDiff);
 8001bee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bf0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f003 fde2 	bl	80057c0 <arm_std_f32>

	// c. Calculation of the correlation between the original and tracked vectors.
	float corrArray[u_len*2-1];
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	1e58      	subs	r0, r3, #1
 8001c02:	4603      	mov	r3, r0
 8001c04:	3b01      	subs	r3, #1
 8001c06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001c08:	4601      	mov	r1, r0
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	f04f 0400 	mov.w	r4, #0
 8001c16:	0154      	lsls	r4, r2, #5
 8001c18:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c1c:	014b      	lsls	r3, r1, #5
 8001c1e:	4601      	mov	r1, r0
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	f04f 0300 	mov.w	r3, #0
 8001c28:	f04f 0400 	mov.w	r4, #0
 8001c2c:	0154      	lsls	r4, r2, #5
 8001c2e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c32:	014b      	lsls	r3, r1, #5
 8001c34:	0083      	lsls	r3, r0, #2
 8001c36:	3303      	adds	r3, #3
 8001c38:	3307      	adds	r3, #7
 8001c3a:	08db      	lsrs	r3, r3, #3
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	ebad 0d03 	sub.w	sp, sp, r3
 8001c42:	ab02      	add	r3, sp, #8
 8001c44:	3303      	adds	r3, #3
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	663b      	str	r3, [r7, #96]	; 0x60
	arm_correlate_f32(InputArray, u_len, OutputArray, u_len, corrArray);
 8001c4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f003 fede 	bl	8005a18 <arm_correlate_f32>

	float avgIn = 0.0;
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	62bb      	str	r3, [r7, #40]	; 0x28
	float avgOut = 0.0;
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
	float corrCoef = 0.0;
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	65fb      	str	r3, [r7, #92]	; 0x5c
	float corrNume = 0.0;
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
	float tempAryIn[u_len];
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	4603      	mov	r3, r0
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8001c7c:	4601      	mov	r1, r0
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	f04f 0300 	mov.w	r3, #0
 8001c86:	f04f 0400 	mov.w	r4, #0
 8001c8a:	0154      	lsls	r4, r2, #5
 8001c8c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c90:	014b      	lsls	r3, r1, #5
 8001c92:	4601      	mov	r1, r0
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	f04f 0400 	mov.w	r4, #0
 8001ca0:	0154      	lsls	r4, r2, #5
 8001ca2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ca6:	014b      	lsls	r3, r1, #5
 8001ca8:	0083      	lsls	r3, r0, #2
 8001caa:	3303      	adds	r3, #3
 8001cac:	3307      	adds	r3, #7
 8001cae:	08db      	lsrs	r3, r3, #3
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	ebad 0d03 	sub.w	sp, sp, r3
 8001cb6:	ab02      	add	r3, sp, #8
 8001cb8:	3303      	adds	r3, #3
 8001cba:	089b      	lsrs	r3, r3, #2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	657b      	str	r3, [r7, #84]	; 0x54
	float tempAryOut[u_len];
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	653b      	str	r3, [r7, #80]	; 0x50
 8001cc8:	4601      	mov	r1, r0
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	f04f 0400 	mov.w	r4, #0
 8001cd6:	0154      	lsls	r4, r2, #5
 8001cd8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001cdc:	014b      	lsls	r3, r1, #5
 8001cde:	4601      	mov	r1, r0
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	f04f 0300 	mov.w	r3, #0
 8001ce8:	f04f 0400 	mov.w	r4, #0
 8001cec:	0154      	lsls	r4, r2, #5
 8001cee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001cf2:	014b      	lsls	r3, r1, #5
 8001cf4:	0083      	lsls	r3, r0, #2
 8001cf6:	3303      	adds	r3, #3
 8001cf8:	3307      	adds	r3, #7
 8001cfa:	08db      	lsrs	r3, r3, #3
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	ebad 0d03 	sub.w	sp, sp, r3
 8001d02:	ab02      	add	r3, sp, #8
 8001d04:	3303      	adds	r3, #3
 8001d06:	089b      	lsrs	r3, r3, #2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
	float corDeno = 0.0;
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
	arm_mean_f32(InputArray, u_len, &avgIn);
 8001d12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d16:	461a      	mov	r2, r3
 8001d18:	6879      	ldr	r1, [r7, #4]
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f003 fe3e 	bl	800599c <arm_mean_f32>
	arm_mean_f32(OutputArray, u_len, &avgOut);
 8001d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d24:	461a      	mov	r2, r3
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	68b8      	ldr	r0, [r7, #8]
 8001d2a:	f003 fe37 	bl	800599c <arm_mean_f32>
	arm_offset_f32(InputArray, -avgIn, tempAryIn, u_len);
 8001d2e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d32:	eef1 7a67 	vneg.f32	s15, s15
 8001d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d40:	68f8      	ldr	r0, [r7, #12]
 8001d42:	f004 fd1d 	bl	8006780 <arm_offset_f32>
	arm_offset_f32(OutputArray, -avgOut, tempAryOut, u_len);
 8001d46:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d4a:	eef1 7a67 	vneg.f32	s15, s15
 8001d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	4619      	mov	r1, r3
 8001d54:	eeb0 0a67 	vmov.f32	s0, s15
 8001d58:	68b8      	ldr	r0, [r7, #8]
 8001d5a:	f004 fd11 	bl	8006780 <arm_offset_f32>
	arm_dot_prod_f32(tempAryIn, tempAryOut, u_len, &corrNume);
 8001d5e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001d60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001d62:	f107 0320 	add.w	r3, r7, #32
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	f004 fda8 	bl	80068bc <arm_dot_prod_f32>
	float rms_in;
	float rms_out;
	arm_rms_f32 (tempAryIn, u_len, &rms_in);
 8001d6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d6e:	f107 0218 	add.w	r2, r7, #24
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f003 fdad 	bl	80058d4 <arm_rms_f32>
	arm_rms_f32 (tempAryOut, u_len, &rms_out);
 8001d7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d7c:	f107 0214 	add.w	r2, r7, #20
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f003 fda6 	bl	80058d4 <arm_rms_f32>
	arm_mult_f32(&rms_in, &rms_out, &corDeno, 1);
 8001d88:	f107 021c 	add.w	r2, r7, #28
 8001d8c:	f107 0114 	add.w	r1, r7, #20
 8001d90:	f107 0018 	add.w	r0, r7, #24
 8001d94:	2301      	movs	r3, #1
 8001d96:	f004 fd37 	bl	8006808 <arm_mult_f32>
	arm_mult_f32(&corDeno, &flength, &corDeno, 1);
 8001d9a:	f107 021c 	add.w	r2, r7, #28
 8001d9e:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001da2:	f107 001c 	add.w	r0, r7, #28
 8001da6:	2301      	movs	r3, #1
 8001da8:	f004 fd2e 	bl	8006808 <arm_mult_f32>
	corrCoef = corrNume/corDeno;
 8001dac:	edd7 6a08 	vldr	s13, [r7, #32]
 8001db0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001db8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	// d. Calculation of the convolution between the two vectors.
	float convArray[u_len*2-1];
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	1e58      	subs	r0, r3, #1
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8001dc8:	4601      	mov	r1, r0
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	f04f 0400 	mov.w	r4, #0
 8001dd6:	0154      	lsls	r4, r2, #5
 8001dd8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ddc:	014b      	lsls	r3, r1, #5
 8001dde:	4601      	mov	r1, r0
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	f04f 0300 	mov.w	r3, #0
 8001de8:	f04f 0400 	mov.w	r4, #0
 8001dec:	0154      	lsls	r4, r2, #5
 8001dee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001df2:	014b      	lsls	r3, r1, #5
 8001df4:	0083      	lsls	r3, r0, #2
 8001df6:	3303      	adds	r3, #3
 8001df8:	3307      	adds	r3, #7
 8001dfa:	08db      	lsrs	r3, r3, #3
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	ebad 0d03 	sub.w	sp, sp, r3
 8001e02:	ab02      	add	r3, sp, #8
 8001e04:	3303      	adds	r3, #3
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	647b      	str	r3, [r7, #68]	; 0x44
	arm_conv_f32(InputArray, u_len, OutputArray, u_len, convArray);
 8001e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	6879      	ldr	r1, [r7, #4]
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f004 f8b4 	bl	8005f84 <arm_conv_f32>
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8001e1c:	eef1 3a10 	vmrs	r3, fpscr
 8001e20:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8001e22:	6c3b      	ldr	r3, [r7, #64]	; 0x40

	return  __get_FPSCR() & 0x0000000F;
 8001e24:	f003 030f 	and.w	r3, r3, #15
 8001e28:	46ad      	mov	sp, r5
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3770      	adds	r7, #112	; 0x70
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001e34 <kalmanUpdateC>:
 */
#include "math.h"
#include "string.h"
#include "lab1util.h"

float kalmanUpdateC(struct KalmanState* ksp, float measurement){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	ed87 0a00 	vstr	s0, [r7]
//			|| isinf(ksp->k) || isinf(ksp->p) || isinf(ksp->q) || isinf(ksp->x) || isinf(ksp->r)){
//		return NAN;
//	}

	struct KalmanState ks;
	memcpy(&ks, ksp, sizeof(ks));
 8001e40:	f107 030c 	add.w	r3, r7, #12
 8001e44:	2214      	movs	r2, #20
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f004 fdb9 	bl	80069c0 <memcpy>

	ks.p += ks.q;
 8001e4e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e5a:	edc7 7a06 	vstr	s15, [r7, #24]
	ks.k = ks.p / (ks.p + ks.r);
 8001e5e:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e62:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e66:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e72:	edc7 7a07 	vstr	s15, [r7, #28]
	ks.x += ks.k * (measurement - ks.x);
 8001e76:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001e7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e82:	ed97 6a00 	vldr	s12, [r7]
 8001e86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e92:	edc7 7a05 	vstr	s15, [r7, #20]
	ks.p -= ks.k * ks.p;
 8001e96:	ed97 7a06 	vldr	s14, [r7, #24]
 8001e9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001e9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ea6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eaa:	edc7 7a06 	vstr	s15, [r7, #24]

	if (isnan(ks.k) || isinf(ks.p) || isinf(ks.x) || isnan(ks.x)
 8001eae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001eb2:	eef4 7a67 	vcmp.f32	s15, s15
 8001eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eba:	d646      	bvs.n	8001f4a <kalmanUpdateC+0x116>
 8001ebc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ec0:	eef0 7ae7 	vabs.f32	s15, s15
 8001ec4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001f6c <kalmanUpdateC+0x138>
 8001ec8:	eef4 7a47 	vcmp.f32	s15, s14
 8001ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed0:	bfd4      	ite	le
 8001ed2:	2301      	movle	r3, #1
 8001ed4:	2300      	movgt	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	f083 0301 	eor.w	r3, r3, #1
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d133      	bne.n	8001f4a <kalmanUpdateC+0x116>
 8001ee2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ee6:	eef0 7ae7 	vabs.f32	s15, s15
 8001eea:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001f6c <kalmanUpdateC+0x138>
 8001eee:	eef4 7a47 	vcmp.f32	s15, s14
 8001ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef6:	bfd4      	ite	le
 8001ef8:	2301      	movle	r3, #1
 8001efa:	2300      	movgt	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	f083 0301 	eor.w	r3, r3, #1
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d120      	bne.n	8001f4a <kalmanUpdateC+0x116>
 8001f08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f0c:	eef4 7a67 	vcmp.f32	s15, s15
 8001f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f14:	d619      	bvs.n	8001f4a <kalmanUpdateC+0x116>
			|| isnan(ks.p) || isinf(ks.k))	return NAN;
 8001f16:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f1a:	eef4 7a67 	vcmp.f32	s15, s15
 8001f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f22:	d612      	bvs.n	8001f4a <kalmanUpdateC+0x116>
 8001f24:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f28:	eef0 7ae7 	vabs.f32	s15, s15
	if (isnan(ks.k) || isinf(ks.p) || isinf(ks.x) || isnan(ks.x)
 8001f2c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001f6c <kalmanUpdateC+0x138>
 8001f30:	eef4 7a47 	vcmp.f32	s15, s14
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	bfd4      	ite	le
 8001f3a:	2301      	movle	r3, #1
 8001f3c:	2300      	movgt	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f083 0301 	eor.w	r3, r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <kalmanUpdateC+0x11a>
			|| isnan(ks.p) || isinf(ks.k))	return NAN;
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <kalmanUpdateC+0x13c>)
 8001f4c:	e007      	b.n	8001f5e <kalmanUpdateC+0x12a>

	memcpy(ksp, &ks, sizeof(ks));
 8001f4e:	f107 030c 	add.w	r3, r7, #12
 8001f52:	2214      	movs	r2, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f004 fd32 	bl	80069c0 <memcpy>
	return ks.x;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	ee07 3a90 	vmov	s15, r3
}
 8001f62:	eeb0 0a67 	vmov.f32	s0, s15
 8001f66:	3720      	adds	r7, #32
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	7f7fffff 	.word	0x7f7fffff
 8001f70:	7fc00000 	.word	0x7fc00000

08001f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f74:	b5b0      	push	{r4, r5, r7, lr}
 8001f76:	f5ad 6daa 	sub.w	sp, sp, #1360	; 0x550
 8001f7a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7c:	f000 fc1b 	bl	80027b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f80:	f000 f99c 	bl	80022bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f84:	f000 faaa 	bl	80024dc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001f88:	f000 fa0e 	bl	80023a8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001f8c:	f000 fa5a 	bl	8002444 <MX_USART1_UART_Init>
 		  .k = 0.0
   };
#endif

  //////////////////////////////////////// Assembly
  struct KalmanState ks5AC = {
 8001f90:	4bc6      	ldr	r3, [pc, #792]	; (80022ac <main+0x338>)
 8001f92:	f507 64a2 	add.w	r4, r7, #1296	; 0x510
 8001f96:	461d      	mov	r5, r3
 8001f98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f9c:	682b      	ldr	r3, [r5, #0]
 8001f9e:	6023      	str	r3, [r4, #0]
 		  .r = 0.9,
 		  .x = 5,
 		  .p = 0.01,
 		  .k = 0.0
   };
  struct KalmanState ks50 = {
 8001fa0:	4bc3      	ldr	r3, [pc, #780]	; (80022b0 <main+0x33c>)
 8001fa2:	f207 44fc 	addw	r4, r7, #1276	; 0x4fc
 8001fa6:	461d      	mov	r5, r3
 8001fa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fac:	682b      	ldr	r3, [r5, #0]
 8001fae:	6023      	str	r3, [r4, #0]
 		  .x = 50,
 		  .p = 0.01,
 		  .k = 0.0
   };
///////////////////////////////////////// Plain C
  struct KalmanState ks5C = {
 8001fb0:	4bbe      	ldr	r3, [pc, #760]	; (80022ac <main+0x338>)
 8001fb2:	f507 649d 	add.w	r4, r7, #1256	; 0x4e8
 8001fb6:	461d      	mov	r5, r3
 8001fb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fbc:	682b      	ldr	r3, [r5, #0]
 8001fbe:	6023      	str	r3, [r4, #0]
   		  .p = 0.01,
   		  .k = 0.0
   };

///////////////////////////////////////// CIMSIS-DSP
   struct KalmanState ks5L = {
 8001fc0:	4bba      	ldr	r3, [pc, #744]	; (80022ac <main+0x338>)
 8001fc2:	f207 44d4 	addw	r4, r7, #1236	; 0x4d4
 8001fc6:	461d      	mov	r5, r3
 8001fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fcc:	682b      	ldr	r3, [r5, #0]
 8001fce:	6023      	str	r3, [r4, #0]
   		  .r = 0.9,
   		  .x = 5,
   		  .p = 0.01,
   		  .k = 0.0
   };
   struct KalmanState ks5AL = {
 8001fd0:	4bb6      	ldr	r3, [pc, #728]	; (80022ac <main+0x338>)
 8001fd2:	f507 6498 	add.w	r4, r7, #1216	; 0x4c0
 8001fd6:	461d      	mov	r5, r3
 8001fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fdc:	682b      	ldr	r3, [r5, #0]
 8001fde:	6023      	str	r3, [r4, #0]
  resultholder = kalmanFilterAinC(TEST_ARRAY, output, &ksZero, 101, 0);
  resultholder = kalmanFilterAinC(TEST_ARRAY, output, &ksOverflow, 101, 0);
  resultholder = kalmanFilterAinC(TEST_ARRAY, output, &ksUnderflow, 101, 0);
#endif

  float TEST_ARRAY[101] = {10.4915760032, 10.1349974709, 9.53992591829, 9.60311878706, 10.4858891793, 10.1104642352, 9.51066931906, 9.75755656493, 9.82154078273, 10.2906541933, 10.4861328671, 9.57321181356, 9.70882714139, 10.4359069357, 9.70644021369, 10.2709894039, 10.0823149505, 10.2954563443, 9.57130449017, 9.66832136479, 10.4521677502, 10.4287240667, 10.1833650752, 10.0066049721, 10.3279461634, 10.4767210803, 10.3790964606, 10.1937408814, 10.0318963522, 10.4939180917, 10.2381858895, 9.59703103024, 9.62757986516, 10.1816981174, 9.65703773168, 10.3905666599, 10.0941977598, 9.93515274393, 9.71017053437, 10.0303874259, 10.0173504397, 9.69022731474, 9.73902896102, 9.52524419732, 10.3270730526, 9.54695650657, 10.3573960542, 9.88773266876, 10.1685038683, 10.1683694089, 9.88406620159, 10.3290065898, 10.2547227265, 10.4733422906, 10.0133952458, 10.4205693583, 9.71335255372, 9.89061396699, 10.1652744131, 10.2580948608, 10.3465431058, 9.98446410493, 9.79376005657, 10.202518901, 9.83867150985, 9.89532986869, 10.2885062658, 9.97748768804, 10.0403923759, 10.1538911808, 9.78303667556, 9.72420149909, 9.59117495073, 10.1716116012, 10.2015818969, 9.90650056596, 10.3251329834, 10.4550120431, 10.4925749165, 10.1548177178, 9.60547133785, 10.4644672766, 10.2326496615, 10.2279703226, 10.3535284606, 10.2437410625, 10.3851531317, 9.90784804928, 9.98208344925, 9.52778805729, 9.69323876912, 9.92987312087, 9.73938925207, 9.60543743477, 9.79600805462, 10.4950988486, 10.2814361401, 9.7985283333, 9.6287888922, 10.4491538991, 9.5799256668};
 8001fe0:	f507 734b 	add.w	r3, r7, #812	; 0x32c
 8001fe4:	4ab3      	ldr	r2, [pc, #716]	; (80022b4 <main+0x340>)
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	4611      	mov	r1, r2
 8001fea:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f004 fce6 	bl	80069c0 <memcpy>

  int resultholder = 12345;
 8001ff4:	f243 0339 	movw	r3, #12345	; 0x3039
 8001ff8:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524

  float output[101];


  memset(output, 0, sizeof(output));
 8001ffc:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8002000:	f44f 72ca 	mov.w	r2, #404	; 0x194
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f004 fce5 	bl	80069d6 <memset>
  resultholder = kalmanFilterAinC(TEST_ARRAY, output, &ks5AC, 101, 1);
 800200c:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8002010:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002014:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002018:	2301      	movs	r3, #1
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	2365      	movs	r3, #101	; 0x65
 800201e:	f7ff fa08 	bl	8001432 <kalmanFilterAinC>
 8002022:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524

  memset(output, 0, sizeof(output));
 8002026:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800202a:	f44f 72ca 	mov.w	r2, #404	; 0x194
 800202e:	2100      	movs	r1, #0
 8002030:	4618      	mov	r0, r3
 8002032:	f004 fcd0 	bl	80069d6 <memset>
  resultholder = kalmanFilterC(TEST_ARRAY, output, &ks5C, 101, 1);
 8002036:	f507 629d 	add.w	r2, r7, #1256	; 0x4e8
 800203a:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 800203e:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002042:	2301      	movs	r3, #1
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2365      	movs	r3, #101	; 0x65
 8002048:	f7ff f896 	bl	8001178 <kalmanFilterC>
 800204c:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524

  memset(output, 0, sizeof(output));
 8002050:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8002054:	f44f 72ca 	mov.w	r2, #404	; 0x194
 8002058:	2100      	movs	r1, #0
 800205a:	4618      	mov	r0, r3
 800205c:	f004 fcbb 	bl	80069d6 <memset>
  resultholder = kalmanFilterL(TEST_ARRAY, output, &ks5L, 101, 1);
 8002060:	f207 42d4 	addw	r2, r7, #1236	; 0x4d4
 8002064:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002068:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 800206c:	2301      	movs	r3, #1
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	2365      	movs	r3, #101	; 0x65
 8002072:	f7ff fc61 	bl	8001938 <kalmanFilterL>
 8002076:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524

  memset(output, 0, sizeof(output));
 800207a:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 800207e:	f44f 72ca 	mov.w	r2, #404	; 0x194
 8002082:	2100      	movs	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f004 fca6 	bl	80069d6 <memset>
  resultholder = kalmanFilterAinL(TEST_ARRAY, output, &ks5AL, 101, 1);
 800208a:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 800208e:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002092:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002096:	2301      	movs	r3, #1
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	2365      	movs	r3, #101	; 0x65
 800209c:	f7ff fcf0 	bl	8001a80 <kalmanFilterAinL>
 80020a0:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524

  float output50[101];
  resultholder = kalmanFilterAinC(TEST_ARRAY, output50, &ks50, 101, 1);
 80020a4:	f207 42fc 	addw	r2, r7, #1276	; 0x4fc
 80020a8:	1d39      	adds	r1, r7, #4
 80020aa:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 80020ae:	2301      	movs	r3, #1
 80020b0:	9300      	str	r3, [sp, #0]
 80020b2:	2365      	movs	r3, #101	; 0x65
 80020b4:	f7ff f9bd 	bl	8001432 <kalmanFilterAinC>
 80020b8:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ITM_Port32(31) = 111;
 80020bc:	4b7e      	ldr	r3, [pc, #504]	; (80022b8 <main+0x344>)
 80020be:	226f      	movs	r2, #111	; 0x6f
 80020c0:	601a      	str	r2, [r3, #0]
	  // A vs C with stats in C
	  for (int i=0; i<1000; i++){
 80020c2:	2300      	movs	r3, #0
 80020c4:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
 80020c8:	e011      	b.n	80020ee <main+0x17a>
		  resultholder = kalmanFilterAinC(TEST_ARRAY, output, &ks5AC, 101, 1);
 80020ca:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 80020ce:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 80020d2:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 80020d6:	2301      	movs	r3, #1
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2365      	movs	r3, #101	; 0x65
 80020dc:	f7ff f9a9 	bl	8001432 <kalmanFilterAinC>
 80020e0:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 80020e4:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 80020e8:	3301      	adds	r3, #1
 80020ea:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
 80020ee:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 80020f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020f6:	dbe8      	blt.n	80020ca <main+0x156>
	  }
	  ITM_Port32(31) = 222;
 80020f8:	4b6f      	ldr	r3, [pc, #444]	; (80022b8 <main+0x344>)
 80020fa:	22de      	movs	r2, #222	; 0xde
 80020fc:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
 8002104:	e011      	b.n	800212a <main+0x1b6>
		  resultholder = kalmanFilterC(TEST_ARRAY, output, &ks5AC, 101, 1);
 8002106:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 800210a:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 800210e:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002112:	2301      	movs	r3, #1
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2365      	movs	r3, #101	; 0x65
 8002118:	f7ff f82e 	bl	8001178 <kalmanFilterC>
 800211c:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 8002120:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 8002124:	3301      	adds	r3, #1
 8002126:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
 800212a:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 800212e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002132:	dbe8      	blt.n	8002106 <main+0x192>
	  }


	  // A vs C vs L with stats in L
	  ITM_Port32(31) = 333;
 8002134:	4b60      	ldr	r3, [pc, #384]	; (80022b8 <main+0x344>)
 8002136:	f240 124d 	movw	r2, #333	; 0x14d
 800213a:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
 8002142:	e011      	b.n	8002168 <main+0x1f4>
		  resultholder = kalmanFilterAinL(TEST_ARRAY, output, &ks5AC, 101, 1);
 8002144:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8002148:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 800214c:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002150:	2301      	movs	r3, #1
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	2365      	movs	r3, #101	; 0x65
 8002156:	f7ff fc93 	bl	8001a80 <kalmanFilterAinL>
 800215a:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 800215e:	f8d7 353c 	ldr.w	r3, [r7, #1340]	; 0x53c
 8002162:	3301      	adds	r3, #1
 8002164:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
 8002168:	f8d7 353c 	ldr.w	r3, [r7, #1340]	; 0x53c
 800216c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002170:	dbe8      	blt.n	8002144 <main+0x1d0>
	  }
	  ITM_Port32(31) = 444;
 8002172:	4b51      	ldr	r3, [pc, #324]	; (80022b8 <main+0x344>)
 8002174:	f44f 72de 	mov.w	r2, #444	; 0x1bc
 8002178:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
 8002180:	e011      	b.n	80021a6 <main+0x232>
		  resultholder = kalmanFilterCinL(TEST_ARRAY, output, &ks5C, 101, 1);
 8002182:	f507 629d 	add.w	r2, r7, #1256	; 0x4e8
 8002186:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 800218a:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 800218e:	2301      	movs	r3, #1
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	2365      	movs	r3, #101	; 0x65
 8002194:	f7ff fc98 	bl	8001ac8 <kalmanFilterCinL>
 8002198:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 800219c:	f8d7 3538 	ldr.w	r3, [r7, #1336]	; 0x538
 80021a0:	3301      	adds	r3, #1
 80021a2:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
 80021a6:	f8d7 3538 	ldr.w	r3, [r7, #1336]	; 0x538
 80021aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021ae:	dbe8      	blt.n	8002182 <main+0x20e>
	  }
	  ITM_Port32(31) = 555;
 80021b0:	4b41      	ldr	r3, [pc, #260]	; (80022b8 <main+0x344>)
 80021b2:	f240 222b 	movw	r2, #555	; 0x22b
 80021b6:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 80021b8:	2300      	movs	r3, #0
 80021ba:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
 80021be:	e011      	b.n	80021e4 <main+0x270>
		  resultholder = kalmanFilterL(TEST_ARRAY, output, &ks5C, 101, 1);
 80021c0:	f507 629d 	add.w	r2, r7, #1256	; 0x4e8
 80021c4:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 80021c8:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 80021cc:	2301      	movs	r3, #1
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2365      	movs	r3, #101	; 0x65
 80021d2:	f7ff fbb1 	bl	8001938 <kalmanFilterL>
 80021d6:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 80021da:	f8d7 3534 	ldr.w	r3, [r7, #1332]	; 0x534
 80021de:	3301      	adds	r3, #1
 80021e0:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
 80021e4:	f8d7 3534 	ldr.w	r3, [r7, #1332]	; 0x534
 80021e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021ec:	dbe8      	blt.n	80021c0 <main+0x24c>
	  }


	  // A vs C vs L, no stats
	  ITM_Port32(31) = 6666;
 80021ee:	4b32      	ldr	r3, [pc, #200]	; (80022b8 <main+0x344>)
 80021f0:	f641 220a 	movw	r2, #6666	; 0x1a0a
 80021f4:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 80021f6:	2300      	movs	r3, #0
 80021f8:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 80021fc:	e011      	b.n	8002222 <main+0x2ae>
		  resultholder = kalmanFilterAinL(TEST_ARRAY, output, &ks5AC, 101, 0);
 80021fe:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8002202:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002206:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 800220a:	2300      	movs	r3, #0
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	2365      	movs	r3, #101	; 0x65
 8002210:	f7ff fc36 	bl	8001a80 <kalmanFilterAinL>
 8002214:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 8002218:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 800221c:	3301      	adds	r3, #1
 800221e:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 8002222:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8002226:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800222a:	dbe8      	blt.n	80021fe <main+0x28a>
	  }
	  ITM_Port32(31) = 7777;
 800222c:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <main+0x344>)
 800222e:	f641 6261 	movw	r2, #7777	; 0x1e61
 8002232:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 8002234:	2300      	movs	r3, #0
 8002236:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
 800223a:	e011      	b.n	8002260 <main+0x2ec>
		  resultholder = kalmanFilterC(TEST_ARRAY, output, &ks5C, 101, 0);
 800223c:	f507 629d 	add.w	r2, r7, #1256	; 0x4e8
 8002240:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002244:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002248:	2300      	movs	r3, #0
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2365      	movs	r3, #101	; 0x65
 800224e:	f7fe ff93 	bl	8001178 <kalmanFilterC>
 8002252:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 8002256:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 800225a:	3301      	adds	r3, #1
 800225c:	f8c7 352c 	str.w	r3, [r7, #1324]	; 0x52c
 8002260:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 8002264:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002268:	dbe8      	blt.n	800223c <main+0x2c8>
	  }
	  ITM_Port32(31) = 8888;
 800226a:	4b13      	ldr	r3, [pc, #76]	; (80022b8 <main+0x344>)
 800226c:	f242 22b8 	movw	r2, #8888	; 0x22b8
 8002270:	601a      	str	r2, [r3, #0]
	  for (int i=0; i<1000; i++){
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
 8002278:	e011      	b.n	800229e <main+0x32a>
		  resultholder = kalmanFilterL(TEST_ARRAY, output, &ks5C, 101, 0);
 800227a:	f507 629d 	add.w	r2, r7, #1256	; 0x4e8
 800227e:	f507 71cc 	add.w	r1, r7, #408	; 0x198
 8002282:	f507 704b 	add.w	r0, r7, #812	; 0x32c
 8002286:	2300      	movs	r3, #0
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2365      	movs	r3, #101	; 0x65
 800228c:	f7ff fb54 	bl	8001938 <kalmanFilterL>
 8002290:	f8c7 0524 	str.w	r0, [r7, #1316]	; 0x524
	  for (int i=0; i<1000; i++){
 8002294:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 8002298:	3301      	adds	r3, #1
 800229a:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
 800229e:	f8d7 3528 	ldr.w	r3, [r7, #1320]	; 0x528
 80022a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022a6:	dbe8      	blt.n	800227a <main+0x306>
	  ITM_Port32(31) = 111;
 80022a8:	e708      	b.n	80020bc <main+0x148>
 80022aa:	bf00      	nop
 80022ac:	0800b110 	.word	0x0800b110
 80022b0:	0800b124 	.word	0x0800b124
 80022b4:	0800b138 	.word	0x0800b138
 80022b8:	e000007c 	.word	0xe000007c

080022bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b0bc      	sub	sp, #240	; 0xf0
 80022c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022c2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80022c6:	2244      	movs	r2, #68	; 0x44
 80022c8:	2100      	movs	r1, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f004 fb83 	bl	80069d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022d0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022e0:	1d3b      	adds	r3, r7, #4
 80022e2:	2294      	movs	r2, #148	; 0x94
 80022e4:	2100      	movs	r1, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f004 fb75 	bl	80069d6 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80022ec:	2000      	movs	r0, #0
 80022ee:	f000 fd6f 	bl	8002dd0 <HAL_PWREx_ControlVoltageScaling>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <SystemClock_Config+0x40>
  {
    Error_Handler();
 80022f8:	f000 f914 	bl	8002524 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80022fc:	2310      	movs	r3, #16
 80022fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002302:	2301      	movs	r3, #1
 8002304:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800230e:	2360      	movs	r3, #96	; 0x60
 8002310:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002314:	2302      	movs	r3, #2
 8002316:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800231a:	2301      	movs	r3, #1
 800231c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002320:	2301      	movs	r3, #1
 8002322:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002326:	233c      	movs	r3, #60	; 0x3c
 8002328:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800232c:	2302      	movs	r3, #2
 800232e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002332:	2302      	movs	r3, #2
 8002334:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002338:	2302      	movs	r3, #2
 800233a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800233e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002342:	4618      	mov	r0, r3
 8002344:	f000 fde8 	bl	8002f18 <HAL_RCC_OscConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800234e:	f000 f8e9 	bl	8002524 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002352:	230f      	movs	r3, #15
 8002354:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002358:	2303      	movs	r3, #3
 800235a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800235e:	2300      	movs	r3, #0
 8002360:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002364:	2300      	movs	r3, #0
 8002366:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800236a:	2300      	movs	r3, #0
 800236c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002370:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002374:	2105      	movs	r1, #5
 8002376:	4618      	mov	r0, r3
 8002378:	f001 f9f4 	bl	8003764 <HAL_RCC_ClockConfig>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002382:	f000 f8cf 	bl	8002524 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002386:	2301      	movs	r3, #1
 8002388:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800238a:	2300      	movs	r3, #0
 800238c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	4618      	mov	r0, r3
 8002392:	f001 fc97 	bl	8003cc4 <HAL_RCCEx_PeriphCLKConfig>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800239c:	f000 f8c2 	bl	8002524 <Error_Handler>
  }
}
 80023a0:	bf00      	nop
 80023a2:	37f0      	adds	r7, #240	; 0xf0
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ae:	f107 0310 	add.w	r3, r7, #16
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023c6:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <MX_TIM2_Init+0x98>)
 80023c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023cc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 60000;
 80023ce:	4b1c      	ldr	r3, [pc, #112]	; (8002440 <MX_TIM2_Init+0x98>)
 80023d0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80023d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d6:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <MX_TIM2_Init+0x98>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80023dc:	4b18      	ldr	r3, [pc, #96]	; (8002440 <MX_TIM2_Init+0x98>)
 80023de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80023e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e4:	4b16      	ldr	r3, [pc, #88]	; (8002440 <MX_TIM2_Init+0x98>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <MX_TIM2_Init+0x98>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023f0:	4813      	ldr	r0, [pc, #76]	; (8002440 <MX_TIM2_Init+0x98>)
 80023f2:	f002 f96f 	bl	80046d4 <HAL_TIM_Base_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80023fc:	f000 f892 	bl	8002524 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002404:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002406:	f107 0310 	add.w	r3, r7, #16
 800240a:	4619      	mov	r1, r3
 800240c:	480c      	ldr	r0, [pc, #48]	; (8002440 <MX_TIM2_Init+0x98>)
 800240e:	f002 f9b8 	bl	8004782 <HAL_TIM_ConfigClockSource>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002418:	f000 f884 	bl	8002524 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241c:	2300      	movs	r3, #0
 800241e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002424:	1d3b      	adds	r3, r7, #4
 8002426:	4619      	mov	r1, r3
 8002428:	4805      	ldr	r0, [pc, #20]	; (8002440 <MX_TIM2_Init+0x98>)
 800242a:	f002 fb97 	bl	8004b5c <HAL_TIMEx_MasterConfigSynchronization>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002434:	f000 f876 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002438:	bf00      	nop
 800243a:	3720      	adds	r7, #32
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000294 	.word	0x20000294

08002444 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002448:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 800244a:	4a23      	ldr	r2, [pc, #140]	; (80024d8 <MX_USART1_UART_Init+0x94>)
 800244c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800244e:	4b21      	ldr	r3, [pc, #132]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002454:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002456:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 800245e:	2200      	movs	r2, #0
 8002460:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002468:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 800246a:	220c      	movs	r2, #12
 800246c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246e:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002474:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002476:	2200      	movs	r2, #0
 8002478:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800247a:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002480:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002482:	2200      	movs	r2, #0
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 8002488:	2200      	movs	r2, #0
 800248a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800248c:	4811      	ldr	r0, [pc, #68]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 800248e:	f002 fbed 	bl	8004c6c <HAL_UART_Init>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002498:	f000 f844 	bl	8002524 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800249c:	2100      	movs	r1, #0
 800249e:	480d      	ldr	r0, [pc, #52]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 80024a0:	f003 f8a9 	bl	80055f6 <HAL_UARTEx_SetTxFifoThreshold>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80024aa:	f000 f83b 	bl	8002524 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ae:	2100      	movs	r1, #0
 80024b0:	4808      	ldr	r0, [pc, #32]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 80024b2:	f003 f8de 	bl	8005672 <HAL_UARTEx_SetRxFifoThreshold>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80024bc:	f000 f832 	bl	8002524 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80024c0:	4804      	ldr	r0, [pc, #16]	; (80024d4 <MX_USART1_UART_Init+0x90>)
 80024c2:	f003 f85f 	bl	8005584 <HAL_UARTEx_DisableFifoMode>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80024cc:	f000 f82a 	bl	8002524 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000208 	.word	0x20000208
 80024d8:	40013800 	.word	0x40013800

080024dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e2:	4b0f      	ldr	r3, [pc, #60]	; (8002520 <MX_GPIO_Init+0x44>)
 80024e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e6:	4a0e      	ldr	r2, [pc, #56]	; (8002520 <MX_GPIO_Init+0x44>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ee:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <MX_GPIO_Init+0x44>)
 80024f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	4b09      	ldr	r3, [pc, #36]	; (8002520 <MX_GPIO_Init+0x44>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	4a08      	ldr	r2, [pc, #32]	; (8002520 <MX_GPIO_Init+0x44>)
 8002500:	f043 0302 	orr.w	r3, r3, #2
 8002504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <MX_GPIO_Init+0x44>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	683b      	ldr	r3, [r7, #0]

}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40021000 	.word	0x40021000

08002524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002528:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800252a:	e7fe      	b.n	800252a <Error_Handler+0x6>

0800252c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002532:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <HAL_MspInit+0x44>)
 8002534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002536:	4a0e      	ldr	r2, [pc, #56]	; (8002570 <HAL_MspInit+0x44>)
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	6613      	str	r3, [r2, #96]	; 0x60
 800253e:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <HAL_MspInit+0x44>)
 8002540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <HAL_MspInit+0x44>)
 800254c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254e:	4a08      	ldr	r2, [pc, #32]	; (8002570 <HAL_MspInit+0x44>)
 8002550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002554:	6593      	str	r3, [r2, #88]	; 0x58
 8002556:	4b06      	ldr	r3, [pc, #24]	; (8002570 <HAL_MspInit+0x44>)
 8002558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40021000 	.word	0x40021000

08002574 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002584:	d10b      	bne.n	800259e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_TIM_Base_MspInit+0x38>)
 8002588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258a:	4a08      	ldr	r2, [pc, #32]	; (80025ac <HAL_TIM_Base_MspInit+0x38>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6593      	str	r3, [r2, #88]	; 0x58
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_TIM_Base_MspInit+0x38>)
 8002594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000

080025b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	; 0x28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a18      	ldr	r2, [pc, #96]	; (8002630 <HAL_UART_MspInit+0x80>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d129      	bne.n	8002626 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025d2:	4b18      	ldr	r3, [pc, #96]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025d6:	4a17      	ldr	r2, [pc, #92]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025dc:	6613      	str	r3, [r2, #96]	; 0x60
 80025de:	4b15      	ldr	r3, [pc, #84]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ea:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ee:	4a11      	ldr	r2, [pc, #68]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025f6:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <HAL_UART_MspInit+0x84>)
 80025f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002602:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002608:	2302      	movs	r3, #2
 800260a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002610:	2303      	movs	r3, #3
 8002612:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002614:	2307      	movs	r3, #7
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	4619      	mov	r1, r3
 800261e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002622:	f000 fa23 	bl	8002a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002626:	bf00      	nop
 8002628:	3728      	adds	r7, #40	; 0x28
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40013800 	.word	0x40013800
 8002634:	40021000 	.word	0x40021000

08002638 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800263c:	e7fe      	b.n	800263c <NMI_Handler+0x4>

0800263e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002642:	e7fe      	b.n	8002642 <HardFault_Handler+0x4>

08002644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <MemManage_Handler+0x4>

0800264a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800264e:	e7fe      	b.n	800264e <BusFault_Handler+0x4>

08002650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <UsageFault_Handler+0x4>

08002656 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr

08002672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002684:	f000 f8ec 	bl	8002860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d207      	bcs.n	80026cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026bc:	f004 f956 	bl	800696c <__errno>
 80026c0:	4602      	mov	r2, r0
 80026c2:	230c      	movs	r3, #12
 80026c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	e009      	b.n	80026e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <_sbrk+0x64>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026d2:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <_sbrk+0x64>)
 80026dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	200a0000 	.word	0x200a0000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	200001fc 	.word	0x200001fc
 80026f4:	200002e8 	.word	0x200002e8

080026f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026fc:	4b17      	ldr	r3, [pc, #92]	; (800275c <SystemInit+0x64>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002702:	4a16      	ldr	r2, [pc, #88]	; (800275c <SystemInit+0x64>)
 8002704:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800270c:	4b14      	ldr	r3, [pc, #80]	; (8002760 <SystemInit+0x68>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a13      	ldr	r2, [pc, #76]	; (8002760 <SystemInit+0x68>)
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002718:	4b11      	ldr	r3, [pc, #68]	; (8002760 <SystemInit+0x68>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800271e:	4b10      	ldr	r3, [pc, #64]	; (8002760 <SystemInit+0x68>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a0f      	ldr	r2, [pc, #60]	; (8002760 <SystemInit+0x68>)
 8002724:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002728:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800272c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800272e:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <SystemInit+0x68>)
 8002730:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002734:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002736:	4b0a      	ldr	r3, [pc, #40]	; (8002760 <SystemInit+0x68>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a09      	ldr	r2, [pc, #36]	; (8002760 <SystemInit+0x68>)
 800273c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002740:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <SystemInit+0x68>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002748:	4b04      	ldr	r3, [pc, #16]	; (800275c <SystemInit+0x64>)
 800274a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800274e:	609a      	str	r2, [r3, #8]
#endif
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00
 8002760:	40021000 	.word	0x40021000

08002764 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800279c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002768:	f7ff ffc6 	bl	80026f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800276c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800276e:	e003      	b.n	8002778 <LoopCopyDataInit>

08002770 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002770:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002772:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002774:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002776:	3104      	adds	r1, #4

08002778 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002778:	480a      	ldr	r0, [pc, #40]	; (80027a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800277a:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800277c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800277e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002780:	d3f6      	bcc.n	8002770 <CopyDataInit>
	ldr	r2, =_sbss
 8002782:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <LoopForever+0x12>)
	b	LoopFillZerobss
 8002784:	e002      	b.n	800278c <LoopFillZerobss>

08002786 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002786:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002788:	f842 3b04 	str.w	r3, [r2], #4

0800278c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <LoopForever+0x16>)
	cmp	r2, r3
 800278e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002790:	d3f9      	bcc.n	8002786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002792:	f004 f8f1 	bl	8006978 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002796:	f7ff fbed 	bl	8001f74 <main>

0800279a <LoopForever>:

LoopForever:
    b LoopForever
 800279a:	e7fe      	b.n	800279a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800279c:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80027a0:	0800b630 	.word	0x0800b630
	ldr	r0, =_sdata
 80027a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027a8:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 80027ac:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 80027b0:	200002e8 	.word	0x200002e8

080027b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027b4:	e7fe      	b.n	80027b4 <ADC1_IRQHandler>

080027b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027bc:	2300      	movs	r3, #0
 80027be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c0:	2003      	movs	r0, #3
 80027c2:	f000 f91f 	bl	8002a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027c6:	2000      	movs	r0, #0
 80027c8:	f000 f80e 	bl	80027e8 <HAL_InitTick>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d002      	beq.n	80027d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	71fb      	strb	r3, [r7, #7]
 80027d6:	e001      	b.n	80027dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027d8:	f7ff fea8 	bl	800252c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027dc:	79fb      	ldrb	r3, [r7, #7]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027f0:	2300      	movs	r3, #0
 80027f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027f4:	4b17      	ldr	r3, [pc, #92]	; (8002854 <HAL_InitTick+0x6c>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d023      	beq.n	8002844 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80027fc:	4b16      	ldr	r3, [pc, #88]	; (8002858 <HAL_InitTick+0x70>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b14      	ldr	r3, [pc, #80]	; (8002854 <HAL_InitTick+0x6c>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800280a:	fbb3 f3f1 	udiv	r3, r3, r1
 800280e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002812:	4618      	mov	r0, r3
 8002814:	f000 f91d 	bl	8002a52 <HAL_SYSTICK_Config>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10f      	bne.n	800283e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b0f      	cmp	r3, #15
 8002822:	d809      	bhi.n	8002838 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002824:	2200      	movs	r2, #0
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	f04f 30ff 	mov.w	r0, #4294967295
 800282c:	f000 f8f5 	bl	8002a1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002830:	4a0a      	ldr	r2, [pc, #40]	; (800285c <HAL_InitTick+0x74>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	e007      	b.n	8002848 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	73fb      	strb	r3, [r7, #15]
 800283c:	e004      	b.n	8002848 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	73fb      	strb	r3, [r7, #15]
 8002842:	e001      	b.n	8002848 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000008 	.word	0x20000008
 8002858:	20000000 	.word	0x20000000
 800285c:	20000004 	.word	0x20000004

08002860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002864:	4b06      	ldr	r3, [pc, #24]	; (8002880 <HAL_IncTick+0x20>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_IncTick+0x24>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4413      	add	r3, r2
 8002870:	4a04      	ldr	r2, [pc, #16]	; (8002884 <HAL_IncTick+0x24>)
 8002872:	6013      	str	r3, [r2, #0]
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000008 	.word	0x20000008
 8002884:	200002e0 	.word	0x200002e0

08002888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return uwTick;
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <HAL_GetTick+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	200002e0 	.word	0x200002e0

080028a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b0:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <__NVIC_SetPriorityGrouping+0x44>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028bc:	4013      	ands	r3, r2
 80028be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028d2:	4a04      	ldr	r2, [pc, #16]	; (80028e4 <__NVIC_SetPriorityGrouping+0x44>)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	60d3      	str	r3, [r2, #12]
}
 80028d8:	bf00      	nop
 80028da:	3714      	adds	r7, #20
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ec:	4b04      	ldr	r3, [pc, #16]	; (8002900 <__NVIC_GetPriorityGrouping+0x18>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	0a1b      	lsrs	r3, r3, #8
 80028f2:	f003 0307 	and.w	r3, r3, #7
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	db0a      	blt.n	800292e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	490c      	ldr	r1, [pc, #48]	; (8002950 <__NVIC_SetPriority+0x4c>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	440b      	add	r3, r1
 8002928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800292c:	e00a      	b.n	8002944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4908      	ldr	r1, [pc, #32]	; (8002954 <__NVIC_SetPriority+0x50>)
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	3b04      	subs	r3, #4
 800293c:	0112      	lsls	r2, r2, #4
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	440b      	add	r3, r1
 8002942:	761a      	strb	r2, [r3, #24]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000e100 	.word	0xe000e100
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2b04      	cmp	r3, #4
 8002974:	bf28      	it	cs
 8002976:	2304      	movcs	r3, #4
 8002978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3304      	adds	r3, #4
 800297e:	2b06      	cmp	r3, #6
 8002980:	d902      	bls.n	8002988 <NVIC_EncodePriority+0x30>
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	3b03      	subs	r3, #3
 8002986:	e000      	b.n	800298a <NVIC_EncodePriority+0x32>
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	f04f 32ff 	mov.w	r2, #4294967295
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43da      	mvns	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	43d9      	mvns	r1, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	4313      	orrs	r3, r2
         );
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3724      	adds	r7, #36	; 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d301      	bcc.n	80029d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00f      	b.n	80029f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <SysTick_Config+0x40>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029de:	210f      	movs	r1, #15
 80029e0:	f04f 30ff 	mov.w	r0, #4294967295
 80029e4:	f7ff ff8e 	bl	8002904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <SysTick_Config+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ee:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <SysTick_Config+0x40>)
 80029f0:	2207      	movs	r2, #7
 80029f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000e010 	.word	0xe000e010

08002a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff ff47 	bl	80028a0 <__NVIC_SetPriorityGrouping>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a2c:	f7ff ff5c 	bl	80028e8 <__NVIC_GetPriorityGrouping>
 8002a30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	68b9      	ldr	r1, [r7, #8]
 8002a36:	6978      	ldr	r0, [r7, #20]
 8002a38:	f7ff ff8e 	bl	8002958 <NVIC_EncodePriority>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a42:	4611      	mov	r1, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff5d 	bl	8002904 <__NVIC_SetPriority>
}
 8002a4a:	bf00      	nop
 8002a4c:	3718      	adds	r7, #24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ffb0 	bl	80029c0 <SysTick_Config>
 8002a60:	4603      	mov	r3, r0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a7a:	e166      	b.n	8002d4a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	2101      	movs	r1, #1
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	fa01 f303 	lsl.w	r3, r1, r3
 8002a88:	4013      	ands	r3, r2
 8002a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	f000 8158 	beq.w	8002d44 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d00b      	beq.n	8002ab4 <HAL_GPIO_Init+0x48>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d007      	beq.n	8002ab4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa8:	2b11      	cmp	r3, #17
 8002aaa:	d003      	beq.n	8002ab4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b12      	cmp	r3, #18
 8002ab2:	d130      	bne.n	8002b16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	2203      	movs	r2, #3
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aea:	2201      	movs	r2, #1
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 0201 	and.w	r2, r3, #1
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	2203      	movs	r2, #3
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0xea>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b12      	cmp	r3, #18
 8002b54:	d123      	bne.n	8002b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	08da      	lsrs	r2, r3, #3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	3208      	adds	r2, #8
 8002b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	220f      	movs	r2, #15
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	691a      	ldr	r2, [r3, #16]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f003 0307 	and.w	r3, r3, #7
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	6939      	ldr	r1, [r7, #16]
 8002b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	2203      	movs	r2, #3
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f003 0203 	and.w	r2, r3, #3
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f000 80b2 	beq.w	8002d44 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be0:	4b61      	ldr	r3, [pc, #388]	; (8002d68 <HAL_GPIO_Init+0x2fc>)
 8002be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be4:	4a60      	ldr	r2, [pc, #384]	; (8002d68 <HAL_GPIO_Init+0x2fc>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	6613      	str	r3, [r2, #96]	; 0x60
 8002bec:	4b5e      	ldr	r3, [pc, #376]	; (8002d68 <HAL_GPIO_Init+0x2fc>)
 8002bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bf8:	4a5c      	ldr	r2, [pc, #368]	; (8002d6c <HAL_GPIO_Init+0x300>)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	089b      	lsrs	r3, r3, #2
 8002bfe:	3302      	adds	r3, #2
 8002c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f003 0303 	and.w	r3, r3, #3
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	220f      	movs	r2, #15
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c22:	d02b      	beq.n	8002c7c <HAL_GPIO_Init+0x210>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a52      	ldr	r2, [pc, #328]	; (8002d70 <HAL_GPIO_Init+0x304>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d025      	beq.n	8002c78 <HAL_GPIO_Init+0x20c>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a51      	ldr	r2, [pc, #324]	; (8002d74 <HAL_GPIO_Init+0x308>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d01f      	beq.n	8002c74 <HAL_GPIO_Init+0x208>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a50      	ldr	r2, [pc, #320]	; (8002d78 <HAL_GPIO_Init+0x30c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d019      	beq.n	8002c70 <HAL_GPIO_Init+0x204>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a4f      	ldr	r2, [pc, #316]	; (8002d7c <HAL_GPIO_Init+0x310>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d013      	beq.n	8002c6c <HAL_GPIO_Init+0x200>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a4e      	ldr	r2, [pc, #312]	; (8002d80 <HAL_GPIO_Init+0x314>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d00d      	beq.n	8002c68 <HAL_GPIO_Init+0x1fc>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a4d      	ldr	r2, [pc, #308]	; (8002d84 <HAL_GPIO_Init+0x318>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d007      	beq.n	8002c64 <HAL_GPIO_Init+0x1f8>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a4c      	ldr	r2, [pc, #304]	; (8002d88 <HAL_GPIO_Init+0x31c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d101      	bne.n	8002c60 <HAL_GPIO_Init+0x1f4>
 8002c5c:	2307      	movs	r3, #7
 8002c5e:	e00e      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c60:	2308      	movs	r3, #8
 8002c62:	e00c      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c64:	2306      	movs	r3, #6
 8002c66:	e00a      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c68:	2305      	movs	r3, #5
 8002c6a:	e008      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	e006      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c70:	2303      	movs	r3, #3
 8002c72:	e004      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c74:	2302      	movs	r3, #2
 8002c76:	e002      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e000      	b.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	697a      	ldr	r2, [r7, #20]
 8002c80:	f002 0203 	and.w	r2, r2, #3
 8002c84:	0092      	lsls	r2, r2, #2
 8002c86:	4093      	lsls	r3, r2
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c8e:	4937      	ldr	r1, [pc, #220]	; (8002d6c <HAL_GPIO_Init+0x300>)
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	089b      	lsrs	r3, r3, #2
 8002c94:	3302      	adds	r3, #2
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c9c:	4b3b      	ldr	r3, [pc, #236]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cc0:	4a32      	ldr	r2, [pc, #200]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002cc6:	4b31      	ldr	r3, [pc, #196]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cea:	4a28      	ldr	r2, [pc, #160]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf0:	4b26      	ldr	r3, [pc, #152]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d003      	beq.n	8002d14 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d14:	4a1d      	ldr	r2, [pc, #116]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d1a:	4b1c      	ldr	r3, [pc, #112]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	4013      	ands	r3, r2
 8002d28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d3e:	4a13      	ldr	r2, [pc, #76]	; (8002d8c <HAL_GPIO_Init+0x320>)
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	3301      	adds	r3, #1
 8002d48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	fa22 f303 	lsr.w	r3, r2, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f47f ae91 	bne.w	8002a7c <HAL_GPIO_Init+0x10>
  }
}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40010000 	.word	0x40010000
 8002d70:	48000400 	.word	0x48000400
 8002d74:	48000800 	.word	0x48000800
 8002d78:	48000c00 	.word	0x48000c00
 8002d7c:	48001000 	.word	0x48001000
 8002d80:	48001400 	.word	0x48001400
 8002d84:	48001800 	.word	0x48001800
 8002d88:	48001c00 	.word	0x48001c00
 8002d8c:	40010400 	.word	0x40010400

08002d90 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d94:	4b0d      	ldr	r3, [pc, #52]	; (8002dcc <HAL_PWREx_GetVoltageRange+0x3c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002da0:	d102      	bne.n	8002da8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002da2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002da6:	e00b      	b.n	8002dc0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002da8:	4b08      	ldr	r3, [pc, #32]	; (8002dcc <HAL_PWREx_GetVoltageRange+0x3c>)
 8002daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002db6:	d102      	bne.n	8002dbe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002db8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dbc:	e000      	b.n	8002dc0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002dbe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	40007000 	.word	0x40007000

08002dd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d141      	bne.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dde:	4b4b      	ldr	r3, [pc, #300]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dea:	d131      	bne.n	8002e50 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dec:	4b47      	ldr	r3, [pc, #284]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002df2:	4a46      	ldr	r2, [pc, #280]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002df4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dfc:	4b43      	ldr	r3, [pc, #268]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e04:	4a41      	ldr	r2, [pc, #260]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e0c:	4b40      	ldr	r3, [pc, #256]	; (8002f10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2232      	movs	r2, #50	; 0x32
 8002e12:	fb02 f303 	mul.w	r3, r2, r3
 8002e16:	4a3f      	ldr	r2, [pc, #252]	; (8002f14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e18:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1c:	0c9b      	lsrs	r3, r3, #18
 8002e1e:	3301      	adds	r3, #1
 8002e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e22:	e002      	b.n	8002e2a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e2a:	4b38      	ldr	r3, [pc, #224]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e36:	d102      	bne.n	8002e3e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1f2      	bne.n	8002e24 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e3e:	4b33      	ldr	r3, [pc, #204]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e4a:	d158      	bne.n	8002efe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e057      	b.n	8002f00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e50:	4b2e      	ldr	r3, [pc, #184]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e56:	4a2d      	ldr	r2, [pc, #180]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002e60:	e04d      	b.n	8002efe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e68:	d141      	bne.n	8002eee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e6a:	4b28      	ldr	r3, [pc, #160]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e76:	d131      	bne.n	8002edc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e78:	4b24      	ldr	r3, [pc, #144]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e7e:	4a23      	ldr	r2, [pc, #140]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e88:	4b20      	ldr	r3, [pc, #128]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e90:	4a1e      	ldr	r2, [pc, #120]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e98:	4b1d      	ldr	r3, [pc, #116]	; (8002f10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2232      	movs	r2, #50	; 0x32
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	4a1c      	ldr	r2, [pc, #112]	; (8002f14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	0c9b      	lsrs	r3, r3, #18
 8002eaa:	3301      	adds	r3, #1
 8002eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eae:	e002      	b.n	8002eb6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eb6:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec2:	d102      	bne.n	8002eca <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1f2      	bne.n	8002eb0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eca:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed6:	d112      	bne.n	8002efe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e011      	b.n	8002f00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002edc:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ee2:	4a0a      	ldr	r2, [pc, #40]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ee8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002eec:	e007      	b.n	8002efe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002eee:	4b07      	ldr	r3, [pc, #28]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ef6:	4a05      	ldr	r2, [pc, #20]	; (8002f0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002efc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	40007000 	.word	0x40007000
 8002f10:	20000000 	.word	0x20000000
 8002f14:	431bde83 	.word	0x431bde83

08002f18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d102      	bne.n	8002f2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	f000 bc16 	b.w	8003758 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f2c:	4ba0      	ldr	r3, [pc, #640]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f36:	4b9e      	ldr	r3, [pc, #632]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0310 	and.w	r3, r3, #16
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 80e4 	beq.w	8003116 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d007      	beq.n	8002f64 <HAL_RCC_OscConfig+0x4c>
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	2b0c      	cmp	r3, #12
 8002f58:	f040 808b 	bne.w	8003072 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	f040 8087 	bne.w	8003072 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f64:	4b92      	ldr	r3, [pc, #584]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_OscConfig+0x64>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e3ed      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a1a      	ldr	r2, [r3, #32]
 8002f80:	4b8b      	ldr	r3, [pc, #556]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0308 	and.w	r3, r3, #8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <HAL_RCC_OscConfig+0x7e>
 8002f8c:	4b88      	ldr	r3, [pc, #544]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f94:	e005      	b.n	8002fa2 <HAL_RCC_OscConfig+0x8a>
 8002f96:	4b86      	ldr	r3, [pc, #536]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f9c:	091b      	lsrs	r3, r3, #4
 8002f9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d223      	bcs.n	8002fee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 fdc8 	bl	8003b40 <RCC_SetFlashLatencyFromMSIRange>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e3ce      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fba:	4b7d      	ldr	r3, [pc, #500]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a7c      	ldr	r2, [pc, #496]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fc0:	f043 0308 	orr.w	r3, r3, #8
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b7a      	ldr	r3, [pc, #488]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	4977      	ldr	r1, [pc, #476]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fd8:	4b75      	ldr	r3, [pc, #468]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	021b      	lsls	r3, r3, #8
 8002fe6:	4972      	ldr	r1, [pc, #456]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	604b      	str	r3, [r1, #4]
 8002fec:	e025      	b.n	800303a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fee:	4b70      	ldr	r3, [pc, #448]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a6f      	ldr	r2, [pc, #444]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002ff4:	f043 0308 	orr.w	r3, r3, #8
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	4b6d      	ldr	r3, [pc, #436]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	496a      	ldr	r1, [pc, #424]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003008:	4313      	orrs	r3, r2
 800300a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800300c:	4b68      	ldr	r3, [pc, #416]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	021b      	lsls	r3, r3, #8
 800301a:	4965      	ldr	r1, [pc, #404]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fd88 	bl	8003b40 <RCC_SetFlashLatencyFromMSIRange>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e38e      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800303a:	f000 fcbf 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 800303e:	4601      	mov	r1, r0
 8003040:	4b5b      	ldr	r3, [pc, #364]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f003 030f 	and.w	r3, r3, #15
 800304a:	4a5a      	ldr	r2, [pc, #360]	; (80031b4 <HAL_RCC_OscConfig+0x29c>)
 800304c:	5cd3      	ldrb	r3, [r2, r3]
 800304e:	f003 031f 	and.w	r3, r3, #31
 8003052:	fa21 f303 	lsr.w	r3, r1, r3
 8003056:	4a58      	ldr	r2, [pc, #352]	; (80031b8 <HAL_RCC_OscConfig+0x2a0>)
 8003058:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800305a:	4b58      	ldr	r3, [pc, #352]	; (80031bc <HAL_RCC_OscConfig+0x2a4>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fbc2 	bl	80027e8 <HAL_InitTick>
 8003064:	4603      	mov	r3, r0
 8003066:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d052      	beq.n	8003114 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
 8003070:	e372      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d032      	beq.n	80030e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800307a:	4b4d      	ldr	r3, [pc, #308]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a4c      	ldr	r2, [pc, #304]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003086:	f7ff fbff 	bl	8002888 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800308e:	f7ff fbfb 	bl	8002888 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e35b      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030a0:	4b43      	ldr	r3, [pc, #268]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0f0      	beq.n	800308e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030ac:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a3f      	ldr	r2, [pc, #252]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030b2:	f043 0308 	orr.w	r3, r3, #8
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b3d      	ldr	r3, [pc, #244]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	493a      	ldr	r1, [pc, #232]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030ca:	4b39      	ldr	r3, [pc, #228]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	4935      	ldr	r1, [pc, #212]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	604b      	str	r3, [r1, #4]
 80030de:	e01a      	b.n	8003116 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030e0:	4b33      	ldr	r3, [pc, #204]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a32      	ldr	r2, [pc, #200]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 80030e6:	f023 0301 	bic.w	r3, r3, #1
 80030ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030ec:	f7ff fbcc 	bl	8002888 <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030f4:	f7ff fbc8 	bl	8002888 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e328      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003106:	4b2a      	ldr	r3, [pc, #168]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f0      	bne.n	80030f4 <HAL_RCC_OscConfig+0x1dc>
 8003112:	e000      	b.n	8003116 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003114:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d073      	beq.n	800320a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d005      	beq.n	8003134 <HAL_RCC_OscConfig+0x21c>
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	2b0c      	cmp	r3, #12
 800312c:	d10e      	bne.n	800314c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d10b      	bne.n	800314c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003134:	4b1e      	ldr	r3, [pc, #120]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d063      	beq.n	8003208 <HAL_RCC_OscConfig+0x2f0>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d15f      	bne.n	8003208 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e305      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003154:	d106      	bne.n	8003164 <HAL_RCC_OscConfig+0x24c>
 8003156:	4b16      	ldr	r3, [pc, #88]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a15      	ldr	r2, [pc, #84]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800315c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	e01d      	b.n	80031a0 <HAL_RCC_OscConfig+0x288>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800316c:	d10c      	bne.n	8003188 <HAL_RCC_OscConfig+0x270>
 800316e:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	4b0d      	ldr	r3, [pc, #52]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a0c      	ldr	r2, [pc, #48]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e00b      	b.n	80031a0 <HAL_RCC_OscConfig+0x288>
 8003188:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a08      	ldr	r2, [pc, #32]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800318e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a05      	ldr	r2, [pc, #20]	; (80031b0 <HAL_RCC_OscConfig+0x298>)
 800319a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800319e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d01b      	beq.n	80031e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7ff fb6e 	bl	8002888 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ae:	e010      	b.n	80031d2 <HAL_RCC_OscConfig+0x2ba>
 80031b0:	40021000 	.word	0x40021000
 80031b4:	0800b2dc 	.word	0x0800b2dc
 80031b8:	20000000 	.word	0x20000000
 80031bc:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c0:	f7ff fb62 	bl	8002888 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b64      	cmp	r3, #100	; 0x64
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e2c2      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031d2:	4baf      	ldr	r3, [pc, #700]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0f0      	beq.n	80031c0 <HAL_RCC_OscConfig+0x2a8>
 80031de:	e014      	b.n	800320a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e0:	f7ff fb52 	bl	8002888 <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031e6:	e008      	b.n	80031fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e8:	f7ff fb4e 	bl	8002888 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b64      	cmp	r3, #100	; 0x64
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e2ae      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031fa:	4ba5      	ldr	r3, [pc, #660]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f0      	bne.n	80031e8 <HAL_RCC_OscConfig+0x2d0>
 8003206:	e000      	b.n	800320a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003208:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d060      	beq.n	80032d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d005      	beq.n	8003228 <HAL_RCC_OscConfig+0x310>
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	2b0c      	cmp	r3, #12
 8003220:	d119      	bne.n	8003256 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d116      	bne.n	8003256 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003228:	4b99      	ldr	r3, [pc, #612]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <HAL_RCC_OscConfig+0x328>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e28b      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003240:	4b93      	ldr	r3, [pc, #588]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	061b      	lsls	r3, r3, #24
 800324e:	4990      	ldr	r1, [pc, #576]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003254:	e040      	b.n	80032d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d023      	beq.n	80032a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800325e:	4b8c      	ldr	r3, [pc, #560]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a8b      	ldr	r2, [pc, #556]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003268:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7ff fb0d 	bl	8002888 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003272:	f7ff fb09 	bl	8002888 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e269      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003284:	4b82      	ldr	r3, [pc, #520]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f0      	beq.n	8003272 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003290:	4b7f      	ldr	r3, [pc, #508]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	061b      	lsls	r3, r3, #24
 800329e:	497c      	ldr	r1, [pc, #496]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]
 80032a4:	e018      	b.n	80032d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032a6:	4b7a      	ldr	r3, [pc, #488]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a79      	ldr	r2, [pc, #484]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b2:	f7ff fae9 	bl	8002888 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ba:	f7ff fae5 	bl	8002888 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e245      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032cc:	4b70      	ldr	r3, [pc, #448]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f0      	bne.n	80032ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d03c      	beq.n	800335e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01c      	beq.n	8003326 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ec:	4b68      	ldr	r3, [pc, #416]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032f2:	4a67      	ldr	r2, [pc, #412]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80032f4:	f043 0301 	orr.w	r3, r3, #1
 80032f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fc:	f7ff fac4 	bl	8002888 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003304:	f7ff fac0 	bl	8002888 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e220      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003316:	4b5e      	ldr	r3, [pc, #376]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003318:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0ef      	beq.n	8003304 <HAL_RCC_OscConfig+0x3ec>
 8003324:	e01b      	b.n	800335e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003326:	4b5a      	ldr	r3, [pc, #360]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003328:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800332c:	4a58      	ldr	r2, [pc, #352]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800332e:	f023 0301 	bic.w	r3, r3, #1
 8003332:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003336:	f7ff faa7 	bl	8002888 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800333e:	f7ff faa3 	bl	8002888 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e203      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003350:	4b4f      	ldr	r3, [pc, #316]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003352:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1ef      	bne.n	800333e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80a6 	beq.w	80034b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800336c:	2300      	movs	r3, #0
 800336e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003370:	4b47      	ldr	r3, [pc, #284]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10d      	bne.n	8003398 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800337c:	4b44      	ldr	r3, [pc, #272]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800337e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003380:	4a43      	ldr	r2, [pc, #268]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003386:	6593      	str	r3, [r2, #88]	; 0x58
 8003388:	4b41      	ldr	r3, [pc, #260]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800338a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003394:	2301      	movs	r3, #1
 8003396:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003398:	4b3e      	ldr	r3, [pc, #248]	; (8003494 <HAL_RCC_OscConfig+0x57c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d118      	bne.n	80033d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033a4:	4b3b      	ldr	r3, [pc, #236]	; (8003494 <HAL_RCC_OscConfig+0x57c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a3a      	ldr	r2, [pc, #232]	; (8003494 <HAL_RCC_OscConfig+0x57c>)
 80033aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b0:	f7ff fa6a 	bl	8002888 <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b8:	f7ff fa66 	bl	8002888 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e1c6      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ca:	4b32      	ldr	r3, [pc, #200]	; (8003494 <HAL_RCC_OscConfig+0x57c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0f0      	beq.n	80033b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d108      	bne.n	80033f0 <HAL_RCC_OscConfig+0x4d8>
 80033de:	4b2c      	ldr	r3, [pc, #176]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80033e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e4:	4a2a      	ldr	r2, [pc, #168]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033ee:	e024      	b.n	800343a <HAL_RCC_OscConfig+0x522>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d110      	bne.n	800341a <HAL_RCC_OscConfig+0x502>
 80033f8:	4b25      	ldr	r3, [pc, #148]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 80033fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fe:	4a24      	ldr	r2, [pc, #144]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003400:	f043 0304 	orr.w	r3, r3, #4
 8003404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003408:	4b21      	ldr	r3, [pc, #132]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800340a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800340e:	4a20      	ldr	r2, [pc, #128]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003410:	f043 0301 	orr.w	r3, r3, #1
 8003414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003418:	e00f      	b.n	800343a <HAL_RCC_OscConfig+0x522>
 800341a:	4b1d      	ldr	r3, [pc, #116]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800341c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003420:	4a1b      	ldr	r2, [pc, #108]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003422:	f023 0301 	bic.w	r3, r3, #1
 8003426:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800342a:	4b19      	ldr	r3, [pc, #100]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 800342c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003430:	4a17      	ldr	r2, [pc, #92]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d016      	beq.n	8003470 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003442:	f7ff fa21 	bl	8002888 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003448:	e00a      	b.n	8003460 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7ff fa1d 	bl	8002888 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f241 3288 	movw	r2, #5000	; 0x1388
 8003458:	4293      	cmp	r3, r2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e17b      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <HAL_RCC_OscConfig+0x578>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0ed      	beq.n	800344a <HAL_RCC_OscConfig+0x532>
 800346e:	e01a      	b.n	80034a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003470:	f7ff fa0a 	bl	8002888 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003476:	e00f      	b.n	8003498 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003478:	f7ff fa06 	bl	8002888 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	f241 3288 	movw	r2, #5000	; 0x1388
 8003486:	4293      	cmp	r3, r2
 8003488:	d906      	bls.n	8003498 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e164      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
 8003494:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003498:	4ba8      	ldr	r3, [pc, #672]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800349a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1e8      	bne.n	8003478 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034a6:	7ffb      	ldrb	r3, [r7, #31]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d105      	bne.n	80034b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ac:	4ba3      	ldr	r3, [pc, #652]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80034ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b0:	4aa2      	ldr	r2, [pc, #648]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80034b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d03c      	beq.n	800353e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01c      	beq.n	8003506 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034cc:	4b9b      	ldr	r3, [pc, #620]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80034ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034d2:	4a9a      	ldr	r2, [pc, #616]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034dc:	f7ff f9d4 	bl	8002888 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034e4:	f7ff f9d0 	bl	8002888 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e130      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034f6:	4b91      	ldr	r3, [pc, #580]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80034f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ef      	beq.n	80034e4 <HAL_RCC_OscConfig+0x5cc>
 8003504:	e01b      	b.n	800353e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003506:	4b8d      	ldr	r3, [pc, #564]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003508:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800350c:	4a8b      	ldr	r2, [pc, #556]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800350e:	f023 0301 	bic.w	r3, r3, #1
 8003512:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003516:	f7ff f9b7 	bl	8002888 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800351e:	f7ff f9b3 	bl	8002888 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e113      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003530:	4b82      	ldr	r3, [pc, #520]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003532:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1ef      	bne.n	800351e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 8107 	beq.w	8003756 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354c:	2b02      	cmp	r3, #2
 800354e:	f040 80cb 	bne.w	80036e8 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003552:	4b7a      	ldr	r3, [pc, #488]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f003 0203 	and.w	r2, r3, #3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003562:	429a      	cmp	r2, r3
 8003564:	d12c      	bne.n	80035c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003570:	3b01      	subs	r3, #1
 8003572:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003574:	429a      	cmp	r2, r3
 8003576:	d123      	bne.n	80035c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003582:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003584:	429a      	cmp	r2, r3
 8003586:	d11b      	bne.n	80035c0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003592:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d113      	bne.n	80035c0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a2:	085b      	lsrs	r3, r3, #1
 80035a4:	3b01      	subs	r3, #1
 80035a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d109      	bne.n	80035c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	3b01      	subs	r3, #1
 80035ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d06d      	beq.n	800369c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d068      	beq.n	8003698 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035c6:	4b5d      	ldr	r3, [pc, #372]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d105      	bne.n	80035de <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80035d2:	4b5a      	ldr	r3, [pc, #360]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e0ba      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80035e2:	4b56      	ldr	r3, [pc, #344]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a55      	ldr	r2, [pc, #340]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80035e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035ee:	f7ff f94b 	bl	8002888 <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f6:	f7ff f947 	bl	8002888 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e0a7      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003608:	4b4c      	ldr	r3, [pc, #304]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1f0      	bne.n	80035f6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003614:	4b49      	ldr	r3, [pc, #292]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003616:	68da      	ldr	r2, [r3, #12]
 8003618:	4b49      	ldr	r3, [pc, #292]	; (8003740 <HAL_RCC_OscConfig+0x828>)
 800361a:	4013      	ands	r3, r2
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003624:	3a01      	subs	r2, #1
 8003626:	0112      	lsls	r2, r2, #4
 8003628:	4311      	orrs	r1, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800362e:	0212      	lsls	r2, r2, #8
 8003630:	4311      	orrs	r1, r2
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003636:	0852      	lsrs	r2, r2, #1
 8003638:	3a01      	subs	r2, #1
 800363a:	0552      	lsls	r2, r2, #21
 800363c:	4311      	orrs	r1, r2
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003642:	0852      	lsrs	r2, r2, #1
 8003644:	3a01      	subs	r2, #1
 8003646:	0652      	lsls	r2, r2, #25
 8003648:	4311      	orrs	r1, r2
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800364e:	06d2      	lsls	r2, r2, #27
 8003650:	430a      	orrs	r2, r1
 8003652:	493a      	ldr	r1, [pc, #232]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003654:	4313      	orrs	r3, r2
 8003656:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003658:	4b38      	ldr	r3, [pc, #224]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a37      	ldr	r2, [pc, #220]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800365e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003662:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003664:	4b35      	ldr	r3, [pc, #212]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4a34      	ldr	r2, [pc, #208]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800366a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800366e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003670:	f7ff f90a 	bl	8002888 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003676:	e008      	b.n	800368a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003678:	f7ff f906 	bl	8002888 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d901      	bls.n	800368a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e066      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800368a:	4b2c      	ldr	r3, [pc, #176]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d0f0      	beq.n	8003678 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003696:	e05e      	b.n	8003756 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e05d      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800369c:	4b27      	ldr	r3, [pc, #156]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d156      	bne.n	8003756 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036a8:	4b24      	ldr	r3, [pc, #144]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a23      	ldr	r2, [pc, #140]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036b4:	4b21      	ldr	r3, [pc, #132]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	4a20      	ldr	r2, [pc, #128]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036c0:	f7ff f8e2 	bl	8002888 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c8:	f7ff f8de 	bl	8002888 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e03e      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036da:	4b18      	ldr	r3, [pc, #96]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0f0      	beq.n	80036c8 <HAL_RCC_OscConfig+0x7b0>
 80036e6:	e036      	b.n	8003756 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	2b0c      	cmp	r3, #12
 80036ec:	d031      	beq.n	8003752 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ee:	4b13      	ldr	r3, [pc, #76]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a12      	ldr	r2, [pc, #72]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036f8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80036fa:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_RCC_OscConfig+0x824>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d105      	bne.n	8003712 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003706:	4b0d      	ldr	r3, [pc, #52]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	4a0c      	ldr	r2, [pc, #48]	; (800373c <HAL_RCC_OscConfig+0x824>)
 800370c:	f023 0303 	bic.w	r3, r3, #3
 8003710:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003712:	4b0a      	ldr	r3, [pc, #40]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	4a09      	ldr	r2, [pc, #36]	; (800373c <HAL_RCC_OscConfig+0x824>)
 8003718:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800371c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003720:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003722:	f7ff f8b1 	bl	8002888 <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003728:	e00c      	b.n	8003744 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800372a:	f7ff f8ad 	bl	8002888 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d905      	bls.n	8003744 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e00d      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
 800373c:	40021000 	.word	0x40021000
 8003740:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003744:	4b06      	ldr	r3, [pc, #24]	; (8003760 <HAL_RCC_OscConfig+0x848>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d1ec      	bne.n	800372a <HAL_RCC_OscConfig+0x812>
 8003750:	e001      	b.n	8003756 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3720      	adds	r7, #32
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40021000 	.word	0x40021000

08003764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800376e:	2300      	movs	r3, #0
 8003770:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d101      	bne.n	800377c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e10f      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800377c:	4b89      	ldr	r3, [pc, #548]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d910      	bls.n	80037ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800378a:	4b86      	ldr	r3, [pc, #536]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f023 020f 	bic.w	r2, r3, #15
 8003792:	4984      	ldr	r1, [pc, #528]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	4313      	orrs	r3, r2
 8003798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	4b82      	ldr	r3, [pc, #520]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d001      	beq.n	80037ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0f7      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 8089 	beq.w	80038cc <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d133      	bne.n	800382a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037c2:	4b79      	ldr	r3, [pc, #484]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e0e4      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80037d2:	f000 fa0f 	bl	8003bf4 <RCC_GetSysClockFreqFromPLLSource>
 80037d6:	4602      	mov	r2, r0
 80037d8:	4b74      	ldr	r3, [pc, #464]	; (80039ac <HAL_RCC_ClockConfig+0x248>)
 80037da:	429a      	cmp	r2, r3
 80037dc:	d955      	bls.n	800388a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80037de:	4b72      	ldr	r3, [pc, #456]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10a      	bne.n	8003800 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037ea:	4b6f      	ldr	r3, [pc, #444]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037f2:	4a6d      	ldr	r2, [pc, #436]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80037f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e044      	b.n	800388a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d03e      	beq.n	800388a <HAL_RCC_ClockConfig+0x126>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d13a      	bne.n	800388a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003814:	4b64      	ldr	r3, [pc, #400]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800381c:	4a62      	ldr	r2, [pc, #392]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800381e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003822:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	e02f      	b.n	800388a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d107      	bne.n	8003842 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003832:	4b5d      	ldr	r3, [pc, #372]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d115      	bne.n	800386a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e0ac      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d107      	bne.n	800385a <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800384a:	4b57      	ldr	r3, [pc, #348]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d109      	bne.n	800386a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e0a0      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800385a:	4b53      	ldr	r3, [pc, #332]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e098      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800386a:	f000 f8a7 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 800386e:	4602      	mov	r2, r0
 8003870:	4b4e      	ldr	r3, [pc, #312]	; (80039ac <HAL_RCC_ClockConfig+0x248>)
 8003872:	429a      	cmp	r2, r3
 8003874:	d909      	bls.n	800388a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003876:	4b4c      	ldr	r3, [pc, #304]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800387e:	4a4a      	ldr	r2, [pc, #296]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003884:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003886:	2380      	movs	r3, #128	; 0x80
 8003888:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800388a:	4b47      	ldr	r3, [pc, #284]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f023 0203 	bic.w	r2, r3, #3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	4944      	ldr	r1, [pc, #272]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003898:	4313      	orrs	r3, r2
 800389a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800389c:	f7fe fff4 	bl	8002888 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a2:	e00a      	b.n	80038ba <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a4:	f7fe fff0 	bl	8002888 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e070      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ba:	4b3b      	ldr	r3, [pc, #236]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 020c 	and.w	r2, r3, #12
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d1eb      	bne.n	80038a4 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d009      	beq.n	80038ec <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038d8:	4b33      	ldr	r3, [pc, #204]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	4930      	ldr	r1, [pc, #192]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	608b      	str	r3, [r1, #8]
 80038ea:	e008      	b.n	80038fe <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2b80      	cmp	r3, #128	; 0x80
 80038f0:	d105      	bne.n	80038fe <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80038f2:	4b2d      	ldr	r3, [pc, #180]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	4a2c      	ldr	r2, [pc, #176]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 80038f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038fc:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038fe:	4b29      	ldr	r3, [pc, #164]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d210      	bcs.n	800392e <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390c:	4b25      	ldr	r3, [pc, #148]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f023 020f 	bic.w	r2, r3, #15
 8003914:	4923      	ldr	r1, [pc, #140]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391c:	4b21      	ldr	r3, [pc, #132]	; (80039a4 <HAL_RCC_ClockConfig+0x240>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 030f 	and.w	r3, r3, #15
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d001      	beq.n	800392e <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e036      	b.n	800399c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800393a:	4b1b      	ldr	r3, [pc, #108]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4918      	ldr	r1, [pc, #96]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003948:	4313      	orrs	r3, r2
 800394a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d009      	beq.n	800396c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003958:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	4910      	ldr	r1, [pc, #64]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003968:	4313      	orrs	r3, r2
 800396a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800396c:	f000 f826 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8003970:	4601      	mov	r1, r0
 8003972:	4b0d      	ldr	r3, [pc, #52]	; (80039a8 <HAL_RCC_ClockConfig+0x244>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	091b      	lsrs	r3, r3, #4
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	4a0c      	ldr	r2, [pc, #48]	; (80039b0 <HAL_RCC_ClockConfig+0x24c>)
 800397e:	5cd3      	ldrb	r3, [r2, r3]
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	fa21 f303 	lsr.w	r3, r1, r3
 8003988:	4a0a      	ldr	r2, [pc, #40]	; (80039b4 <HAL_RCC_ClockConfig+0x250>)
 800398a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <HAL_RCC_ClockConfig+0x254>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe ff29 	bl	80027e8 <HAL_InitTick>
 8003996:	4603      	mov	r3, r0
 8003998:	73fb      	strb	r3, [r7, #15]

  return status;
 800399a:	7bfb      	ldrb	r3, [r7, #15]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40022000 	.word	0x40022000
 80039a8:	40021000 	.word	0x40021000
 80039ac:	04c4b400 	.word	0x04c4b400
 80039b0:	0800b2dc 	.word	0x0800b2dc
 80039b4:	20000000 	.word	0x20000000
 80039b8:	20000004 	.word	0x20000004

080039bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	b089      	sub	sp, #36	; 0x24
 80039c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
 80039c6:	2300      	movs	r3, #0
 80039c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ca:	4b3d      	ldr	r3, [pc, #244]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d4:	4b3a      	ldr	r3, [pc, #232]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x34>
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	2b0c      	cmp	r3, #12
 80039e8:	d121      	bne.n	8003a2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d11e      	bne.n	8003a2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039f0:	4b33      	ldr	r3, [pc, #204]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d107      	bne.n	8003a0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039fc:	4b30      	ldr	r3, [pc, #192]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 80039fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a02:	0a1b      	lsrs	r3, r3, #8
 8003a04:	f003 030f 	and.w	r3, r3, #15
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	e005      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a0c:	4b2c      	ldr	r3, [pc, #176]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	091b      	lsrs	r3, r3, #4
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a18:	4a2a      	ldr	r2, [pc, #168]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a2c:	e00a      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d102      	bne.n	8003a3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a34:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a36:	61bb      	str	r3, [r7, #24]
 8003a38:	e004      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	2b08      	cmp	r3, #8
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a40:	4b22      	ldr	r3, [pc, #136]	; (8003acc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	d133      	bne.n	8003ab2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a4a:	4b1d      	ldr	r3, [pc, #116]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d002      	beq.n	8003a60 <HAL_RCC_GetSysClockFreq+0xa4>
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCC_GetSysClockFreq+0xaa>
 8003a5e:	e005      	b.n	8003a6c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a60:	4b19      	ldr	r3, [pc, #100]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a62:	617b      	str	r3, [r7, #20]
      break;
 8003a64:	e005      	b.n	8003a72 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a66:	4b19      	ldr	r3, [pc, #100]	; (8003acc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a68:	617b      	str	r3, [r7, #20]
      break;
 8003a6a:	e002      	b.n	8003a72 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	617b      	str	r3, [r7, #20]
      break;
 8003a70:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a72:	4b13      	ldr	r3, [pc, #76]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	091b      	lsrs	r3, r3, #4
 8003a78:	f003 030f 	and.w	r3, r3, #15
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a80:	4b0f      	ldr	r3, [pc, #60]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	0a1b      	lsrs	r3, r3, #8
 8003a86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	fb02 f203 	mul.w	r2, r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a96:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a98:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	0e5b      	lsrs	r3, r3, #25
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ab2:	69bb      	ldr	r3, [r7, #24]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3724      	adds	r7, #36	; 0x24
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	0800b2f4 	.word	0x0800b2f4
 8003ac8:	00f42400 	.word	0x00f42400
 8003acc:	007a1200 	.word	0x007a1200

08003ad0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	; (8003ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000000 	.word	0x20000000

08003ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003aec:	f7ff fff0 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003af0:	4601      	mov	r1, r0
 8003af2:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	0a1b      	lsrs	r3, r3, #8
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	4a04      	ldr	r2, [pc, #16]	; (8003b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	0800b2ec 	.word	0x0800b2ec

08003b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b18:	f7ff ffda 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003b1c:	4601      	mov	r1, r0
 8003b1e:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	0adb      	lsrs	r3, r3, #11
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	4a04      	ldr	r2, [pc, #16]	; (8003b3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b2a:	5cd3      	ldrb	r3, [r2, r3]
 8003b2c:	f003 031f 	and.w	r3, r3, #31
 8003b30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	0800b2ec 	.word	0x0800b2ec

08003b40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b4c:	4b27      	ldr	r3, [pc, #156]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b58:	f7ff f91a 	bl	8002d90 <HAL_PWREx_GetVoltageRange>
 8003b5c:	6178      	str	r0, [r7, #20]
 8003b5e:	e014      	b.n	8003b8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b60:	4b22      	ldr	r3, [pc, #136]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b64:	4a21      	ldr	r2, [pc, #132]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b6a:	6593      	str	r3, [r2, #88]	; 0x58
 8003b6c:	4b1f      	ldr	r3, [pc, #124]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b74:	60fb      	str	r3, [r7, #12]
 8003b76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b78:	f7ff f90a 	bl	8002d90 <HAL_PWREx_GetVoltageRange>
 8003b7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b7e:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b88:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b90:	d10b      	bne.n	8003baa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b80      	cmp	r3, #128	; 0x80
 8003b96:	d913      	bls.n	8003bc0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2ba0      	cmp	r3, #160	; 0xa0
 8003b9c:	d902      	bls.n	8003ba4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	e00d      	b.n	8003bc0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	e00a      	b.n	8003bc0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b7f      	cmp	r3, #127	; 0x7f
 8003bae:	d902      	bls.n	8003bb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	e004      	b.n	8003bc0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b70      	cmp	r3, #112	; 0x70
 8003bba:	d101      	bne.n	8003bc0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 020f 	bic.w	r2, r3, #15
 8003bc8:	4909      	ldr	r1, [pc, #36]	; (8003bf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bd0:	4b07      	ldr	r3, [pc, #28]	; (8003bf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 030f 	and.w	r3, r3, #15
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d001      	beq.n	8003be2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	40022000 	.word	0x40022000

08003bf4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003bfe:	4b2d      	ldr	r3, [pc, #180]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d118      	bne.n	8003c3c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c0a:	4b2a      	ldr	r3, [pc, #168]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d107      	bne.n	8003c26 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c16:	4b27      	ldr	r3, [pc, #156]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c1c:	0a1b      	lsrs	r3, r3, #8
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	e005      	b.n	8003c32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c26:	4b23      	ldr	r3, [pc, #140]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	091b      	lsrs	r3, r3, #4
 8003c2c:	f003 030f 	and.w	r3, r3, #15
 8003c30:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c32:	4a21      	ldr	r2, [pc, #132]	; (8003cb8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c3c:	4b1d      	ldr	r3, [pc, #116]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d002      	beq.n	8003c52 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d003      	beq.n	8003c58 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8003c50:	e005      	b.n	8003c5e <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c52:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c54:	613b      	str	r3, [r7, #16]
    break;
 8003c56:	e005      	b.n	8003c64 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c58:	4b19      	ldr	r3, [pc, #100]	; (8003cc0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003c5a:	613b      	str	r3, [r7, #16]
    break;
 8003c5c:	e002      	b.n	8003c64 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	613b      	str	r3, [r7, #16]
    break;
 8003c62:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c64:	4b13      	ldr	r3, [pc, #76]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	091b      	lsrs	r3, r3, #4
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	3301      	adds	r3, #1
 8003c70:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c72:	4b10      	ldr	r3, [pc, #64]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	fb02 f203 	mul.w	r2, r2, r3
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c8a:	4b0a      	ldr	r3, [pc, #40]	; (8003cb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	0e5b      	lsrs	r3, r3, #25
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	3301      	adds	r3, #1
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003ca4:	683b      	ldr	r3, [r7, #0]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	371c      	adds	r7, #28
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	0800b2f4 	.word	0x0800b2f4
 8003cbc:	00f42400 	.word	0x00f42400
 8003cc0:	007a1200 	.word	0x007a1200

08003cc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ccc:	2300      	movs	r3, #0
 8003cce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d03d      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ce4:	2b40      	cmp	r3, #64	; 0x40
 8003ce6:	d00b      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003ce8:	2b40      	cmp	r3, #64	; 0x40
 8003cea:	d804      	bhi.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00e      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d015      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003cf4:	e01d      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003cf6:	2b60      	cmp	r3, #96	; 0x60
 8003cf8:	d01e      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003cfa:	2b80      	cmp	r3, #128	; 0x80
 8003cfc:	d01c      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003cfe:	e018      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d00:	4b86      	ldr	r3, [pc, #536]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4a85      	ldr	r2, [pc, #532]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d0c:	e015      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	3304      	adds	r3, #4
 8003d12:	2100      	movs	r1, #0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fafd 	bl	8004314 <RCCEx_PLLSAI1_Config>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d1e:	e00c      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3320      	adds	r3, #32
 8003d24:	2100      	movs	r1, #0
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 fbe4 	bl	80044f4 <RCCEx_PLLSAI2_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d30:	e003      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	74fb      	strb	r3, [r7, #19]
      break;
 8003d36:	e000      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8003d38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d3a:	7cfb      	ldrb	r3, [r7, #19]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10b      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d40:	4b76      	ldr	r3, [pc, #472]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d46:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d4e:	4973      	ldr	r1, [pc, #460]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003d56:	e001      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d58:	7cfb      	ldrb	r3, [r7, #19]
 8003d5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d042      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d70:	d00f      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8003d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d76:	d805      	bhi.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d011      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d80:	d017      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8003d82:	e01f      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8003d84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d88:	d01f      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d8e:	d01c      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d90:	e018      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d92:	4b62      	ldr	r3, [pc, #392]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	4a61      	ldr	r2, [pc, #388]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d9e:	e015      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3304      	adds	r3, #4
 8003da4:	2100      	movs	r1, #0
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fab4 	bl	8004314 <RCCEx_PLLSAI1_Config>
 8003dac:	4603      	mov	r3, r0
 8003dae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003db0:	e00c      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3320      	adds	r3, #32
 8003db6:	2100      	movs	r1, #0
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 fb9b 	bl	80044f4 <RCCEx_PLLSAI2_Config>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc2:	e003      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	74fb      	strb	r3, [r7, #19]
      break;
 8003dc8:	e000      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8003dca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003dd2:	4b52      	ldr	r3, [pc, #328]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003dd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de0:	494e      	ldr	r1, [pc, #312]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003de8:	e001      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dea:	7cfb      	ldrb	r3, [r7, #19]
 8003dec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 809f 	beq.w	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e00:	4b46      	ldr	r3, [pc, #280]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e000      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003e10:	2300      	movs	r3, #0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00d      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e16:	4b41      	ldr	r3, [pc, #260]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1a:	4a40      	ldr	r2, [pc, #256]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e20:	6593      	str	r3, [r2, #88]	; 0x58
 8003e22:	4b3e      	ldr	r3, [pc, #248]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2a:	60bb      	str	r3, [r7, #8]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e32:	4b3b      	ldr	r3, [pc, #236]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a3a      	ldr	r2, [pc, #232]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e3e:	f7fe fd23 	bl	8002888 <HAL_GetTick>
 8003e42:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e44:	e009      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e46:	f7fe fd1f 	bl	8002888 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d902      	bls.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	74fb      	strb	r3, [r7, #19]
        break;
 8003e58:	e005      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e5a:	4b31      	ldr	r3, [pc, #196]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0ef      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8003e66:	7cfb      	ldrb	r3, [r7, #19]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d15b      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e6c:	4b2b      	ldr	r3, [pc, #172]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e76:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d01f      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d019      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e8a:	4b24      	ldr	r3, [pc, #144]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e94:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e96:	4b21      	ldr	r3, [pc, #132]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9c:	4a1f      	ldr	r2, [pc, #124]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ea6:	4b1d      	ldr	r3, [pc, #116]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eac:	4a1b      	ldr	r2, [pc, #108]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eb6:	4a19      	ldr	r2, [pc, #100]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d016      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fcde 	bl	8002888 <HAL_GetTick>
 8003ecc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ece:	e00b      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fcda 	bl	8002888 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d902      	bls.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	74fb      	strb	r3, [r7, #19]
            break;
 8003ee6:	e006      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee8:	4b0c      	ldr	r3, [pc, #48]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0ec      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8003ef6:	7cfb      	ldrb	r3, [r7, #19]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10c      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003efc:	4b07      	ldr	r3, [pc, #28]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f02:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f0c:	4903      	ldr	r1, [pc, #12]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f14:	e008      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f16:	7cfb      	ldrb	r3, [r7, #19]
 8003f18:	74bb      	strb	r3, [r7, #18]
 8003f1a:	e005      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f24:	7cfb      	ldrb	r3, [r7, #19]
 8003f26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f28:	7c7b      	ldrb	r3, [r7, #17]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d105      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f2e:	4ba0      	ldr	r3, [pc, #640]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f32:	4a9f      	ldr	r2, [pc, #636]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f38:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f46:	4b9a      	ldr	r3, [pc, #616]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4c:	f023 0203 	bic.w	r2, r3, #3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f54:	4996      	ldr	r1, [pc, #600]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00a      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f68:	4b91      	ldr	r3, [pc, #580]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f6e:	f023 020c 	bic.w	r2, r3, #12
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	498e      	ldr	r1, [pc, #568]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f8a:	4b89      	ldr	r3, [pc, #548]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f98:	4985      	ldr	r1, [pc, #532]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00a      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fac:	4b80      	ldr	r3, [pc, #512]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fba:	497d      	ldr	r1, [pc, #500]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0310 	and.w	r3, r3, #16
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fce:	4b78      	ldr	r3, [pc, #480]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fdc:	4974      	ldr	r1, [pc, #464]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00a      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ff0:	4b6f      	ldr	r3, [pc, #444]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ffe:	496c      	ldr	r1, [pc, #432]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00a      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004012:	4b67      	ldr	r3, [pc, #412]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004018:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004020:	4963      	ldr	r1, [pc, #396]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004022:	4313      	orrs	r3, r2
 8004024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004034:	4b5e      	ldr	r3, [pc, #376]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004042:	495b      	ldr	r1, [pc, #364]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004056:	4b56      	ldr	r3, [pc, #344]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004064:	4952      	ldr	r1, [pc, #328]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004078:	4b4d      	ldr	r3, [pc, #308]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004086:	494a      	ldr	r1, [pc, #296]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800409a:	4b45      	ldr	r3, [pc, #276]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a8:	4941      	ldr	r1, [pc, #260]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00a      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040bc:	4b3c      	ldr	r3, [pc, #240]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040c2:	f023 0203 	bic.w	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040ca:	4939      	ldr	r1, [pc, #228]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d028      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040de:	4b34      	ldr	r3, [pc, #208]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ec:	4930      	ldr	r1, [pc, #192]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040fc:	d106      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040fe:	4b2c      	ldr	r3, [pc, #176]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	4a2b      	ldr	r2, [pc, #172]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004104:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004108:	60d3      	str	r3, [r2, #12]
 800410a:	e011      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004110:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004114:	d10c      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3304      	adds	r3, #4
 800411a:	2101      	movs	r1, #1
 800411c:	4618      	mov	r0, r3
 800411e:	f000 f8f9 	bl	8004314 <RCCEx_PLLSAI1_Config>
 8004122:	4603      	mov	r3, r0
 8004124:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004126:	7cfb      	ldrb	r3, [r7, #19]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 800412c:	7cfb      	ldrb	r3, [r7, #19]
 800412e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d04d      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004140:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004144:	d108      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004146:	4b1a      	ldr	r3, [pc, #104]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004148:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800414c:	4a18      	ldr	r2, [pc, #96]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004152:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004156:	e012      	b.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8004158:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800415e:	4a14      	ldr	r2, [pc, #80]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004164:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004168:	4b11      	ldr	r3, [pc, #68]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004176:	490e      	ldr	r1, [pc, #56]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004186:	d106      	bne.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004188:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004192:	60d3      	str	r3, [r2, #12]
 8004194:	e020      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800419a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800419e:	d109      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041a0:	4b03      	ldr	r3, [pc, #12]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	4a02      	ldr	r2, [pc, #8]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041aa:	60d3      	str	r3, [r2, #12]
 80041ac:	e014      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3304      	adds	r3, #4
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 f8a5 	bl	8004314 <RCCEx_PLLSAI1_Config>
 80041ca:	4603      	mov	r3, r0
 80041cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ce:	7cfb      	ldrb	r3, [r7, #19]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80041d4:	7cfb      	ldrb	r3, [r7, #19]
 80041d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d028      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041e4:	4b4a      	ldr	r3, [pc, #296]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041f2:	4947      	ldr	r1, [pc, #284]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004202:	d106      	bne.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004204:	4b42      	ldr	r3, [pc, #264]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4a41      	ldr	r2, [pc, #260]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800420a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800420e:	60d3      	str	r3, [r2, #12]
 8004210:	e011      	b.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004216:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800421a:	d10c      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3304      	adds	r3, #4
 8004220:	2101      	movs	r1, #1
 8004222:	4618      	mov	r0, r3
 8004224:	f000 f876 	bl	8004314 <RCCEx_PLLSAI1_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800422c:	7cfb      	ldrb	r3, [r7, #19]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8004232:	7cfb      	ldrb	r3, [r7, #19]
 8004234:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d01e      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004242:	4b33      	ldr	r3, [pc, #204]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004248:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004252:	492f      	ldr	r1, [pc, #188]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004260:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004264:	d10c      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3304      	adds	r3, #4
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 f851 	bl	8004314 <RCCEx_PLLSAI1_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004276:	7cfb      	ldrb	r3, [r7, #19]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 800427c:	7cfb      	ldrb	r3, [r7, #19]
 800427e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00b      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800428c:	4b20      	ldr	r3, [pc, #128]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800428e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004292:	f023 0204 	bic.w	r2, r3, #4
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800429c:	491c      	ldr	r1, [pc, #112]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00b      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042b0:	4b17      	ldr	r3, [pc, #92]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042b6:	f023 0218 	bic.w	r2, r3, #24
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c0:	4913      	ldr	r1, [pc, #76]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d017      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80042d4:	4b0e      	ldr	r3, [pc, #56]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e4:	490a      	ldr	r1, [pc, #40]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042f6:	d105      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f8:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4a04      	ldr	r2, [pc, #16]	; (8004310 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80042fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004302:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004304:	7cbb      	ldrb	r3, [r7, #18]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	40021000 	.word	0x40021000

08004314 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004322:	4b70      	ldr	r3, [pc, #448]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00e      	beq.n	800434c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800432e:	4b6d      	ldr	r3, [pc, #436]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0203 	and.w	r2, r3, #3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d103      	bne.n	8004346 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
       ||
 8004342:	2b00      	cmp	r3, #0
 8004344:	d13f      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	73fb      	strb	r3, [r7, #15]
 800434a:	e03c      	b.n	80043c6 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d00c      	beq.n	800436e <RCCEx_PLLSAI1_Config+0x5a>
 8004354:	2b03      	cmp	r3, #3
 8004356:	d013      	beq.n	8004380 <RCCEx_PLLSAI1_Config+0x6c>
 8004358:	2b01      	cmp	r3, #1
 800435a:	d120      	bne.n	800439e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800435c:	4b61      	ldr	r3, [pc, #388]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d11d      	bne.n	80043a4 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800436c:	e01a      	b.n	80043a4 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800436e:	4b5d      	ldr	r3, [pc, #372]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004376:	2b00      	cmp	r3, #0
 8004378:	d116      	bne.n	80043a8 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800437e:	e013      	b.n	80043a8 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004380:	4b58      	ldr	r3, [pc, #352]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10f      	bne.n	80043ac <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800438c:	4b55      	ldr	r3, [pc, #340]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d109      	bne.n	80043ac <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800439c:	e006      	b.n	80043ac <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	73fb      	strb	r3, [r7, #15]
      break;
 80043a2:	e004      	b.n	80043ae <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80043a4:	bf00      	nop
 80043a6:	e002      	b.n	80043ae <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80043a8:	bf00      	nop
 80043aa:	e000      	b.n	80043ae <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80043ac:	bf00      	nop
    }

    if(status == HAL_OK)
 80043ae:	7bfb      	ldrb	r3, [r7, #15]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d108      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043b4:	4b4b      	ldr	r3, [pc, #300]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f023 0203 	bic.w	r2, r3, #3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4948      	ldr	r1, [pc, #288]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f040 8086 	bne.w	80044da <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043ce:	4b45      	ldr	r3, [pc, #276]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a44      	ldr	r2, [pc, #272]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80043d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043da:	f7fe fa55 	bl	8002888 <HAL_GetTick>
 80043de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043e0:	e009      	b.n	80043f6 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043e2:	f7fe fa51 	bl	8002888 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d902      	bls.n	80043f6 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	73fb      	strb	r3, [r7, #15]
        break;
 80043f4:	e005      	b.n	8004402 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043f6:	4b3b      	ldr	r3, [pc, #236]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1ef      	bne.n	80043e2 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d168      	bne.n	80044da <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d113      	bne.n	8004436 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800440e:	4b35      	ldr	r3, [pc, #212]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004410:	691a      	ldr	r2, [r3, #16]
 8004412:	4b35      	ldr	r3, [pc, #212]	; (80044e8 <RCCEx_PLLSAI1_Config+0x1d4>)
 8004414:	4013      	ands	r3, r2
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6892      	ldr	r2, [r2, #8]
 800441a:	0211      	lsls	r1, r2, #8
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	68d2      	ldr	r2, [r2, #12]
 8004420:	06d2      	lsls	r2, r2, #27
 8004422:	4311      	orrs	r1, r2
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6852      	ldr	r2, [r2, #4]
 8004428:	3a01      	subs	r2, #1
 800442a:	0112      	lsls	r2, r2, #4
 800442c:	430a      	orrs	r2, r1
 800442e:	492d      	ldr	r1, [pc, #180]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004430:	4313      	orrs	r3, r2
 8004432:	610b      	str	r3, [r1, #16]
 8004434:	e02d      	b.n	8004492 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d115      	bne.n	8004468 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800443c:	4b29      	ldr	r3, [pc, #164]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	4b2a      	ldr	r3, [pc, #168]	; (80044ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004442:	4013      	ands	r3, r2
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6892      	ldr	r2, [r2, #8]
 8004448:	0211      	lsls	r1, r2, #8
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6912      	ldr	r2, [r2, #16]
 800444e:	0852      	lsrs	r2, r2, #1
 8004450:	3a01      	subs	r2, #1
 8004452:	0552      	lsls	r2, r2, #21
 8004454:	4311      	orrs	r1, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6852      	ldr	r2, [r2, #4]
 800445a:	3a01      	subs	r2, #1
 800445c:	0112      	lsls	r2, r2, #4
 800445e:	430a      	orrs	r2, r1
 8004460:	4920      	ldr	r1, [pc, #128]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004462:	4313      	orrs	r3, r2
 8004464:	610b      	str	r3, [r1, #16]
 8004466:	e014      	b.n	8004492 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004468:	4b1e      	ldr	r3, [pc, #120]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	4b20      	ldr	r3, [pc, #128]	; (80044f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800446e:	4013      	ands	r3, r2
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6892      	ldr	r2, [r2, #8]
 8004474:	0211      	lsls	r1, r2, #8
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6952      	ldr	r2, [r2, #20]
 800447a:	0852      	lsrs	r2, r2, #1
 800447c:	3a01      	subs	r2, #1
 800447e:	0652      	lsls	r2, r2, #25
 8004480:	4311      	orrs	r1, r2
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6852      	ldr	r2, [r2, #4]
 8004486:	3a01      	subs	r2, #1
 8004488:	0112      	lsls	r2, r2, #4
 800448a:	430a      	orrs	r2, r1
 800448c:	4915      	ldr	r1, [pc, #84]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 800448e:	4313      	orrs	r3, r2
 8004490:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004492:	4b14      	ldr	r3, [pc, #80]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a13      	ldr	r2, [pc, #76]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004498:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800449c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449e:	f7fe f9f3 	bl	8002888 <HAL_GetTick>
 80044a2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044a4:	e009      	b.n	80044ba <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044a6:	f7fe f9ef 	bl	8002888 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d902      	bls.n	80044ba <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	73fb      	strb	r3, [r7, #15]
          break;
 80044b8:	e005      	b.n	80044c6 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044ba:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0ef      	beq.n	80044a6 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d106      	bne.n	80044da <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044cc:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	4903      	ldr	r1, [pc, #12]	; (80044e4 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044da:	7bfb      	ldrb	r3, [r7, #15]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3710      	adds	r7, #16
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40021000 	.word	0x40021000
 80044e8:	07ff800f 	.word	0x07ff800f
 80044ec:	ff9f800f 	.word	0xff9f800f
 80044f0:	f9ff800f 	.word	0xf9ff800f

080044f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044fe:	2300      	movs	r3, #0
 8004500:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004502:	4b70      	ldr	r3, [pc, #448]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00e      	beq.n	800452c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800450e:	4b6d      	ldr	r3, [pc, #436]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f003 0203 	and.w	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d103      	bne.n	8004526 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
       ||
 8004522:	2b00      	cmp	r3, #0
 8004524:	d13f      	bne.n	80045a6 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
 800452a:	e03c      	b.n	80045a6 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b02      	cmp	r3, #2
 8004532:	d00c      	beq.n	800454e <RCCEx_PLLSAI2_Config+0x5a>
 8004534:	2b03      	cmp	r3, #3
 8004536:	d013      	beq.n	8004560 <RCCEx_PLLSAI2_Config+0x6c>
 8004538:	2b01      	cmp	r3, #1
 800453a:	d120      	bne.n	800457e <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800453c:	4b61      	ldr	r3, [pc, #388]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d11d      	bne.n	8004584 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800454c:	e01a      	b.n	8004584 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800454e:	4b5d      	ldr	r3, [pc, #372]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004556:	2b00      	cmp	r3, #0
 8004558:	d116      	bne.n	8004588 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455e:	e013      	b.n	8004588 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004560:	4b58      	ldr	r3, [pc, #352]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10f      	bne.n	800458c <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800456c:	4b55      	ldr	r3, [pc, #340]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800457c:	e006      	b.n	800458c <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
      break;
 8004582:	e004      	b.n	800458e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004584:	bf00      	nop
 8004586:	e002      	b.n	800458e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004588:	bf00      	nop
 800458a:	e000      	b.n	800458e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800458c:	bf00      	nop
    }

    if(status == HAL_OK)
 800458e:	7bfb      	ldrb	r3, [r7, #15]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d108      	bne.n	80045a6 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004594:	4b4b      	ldr	r3, [pc, #300]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f023 0203 	bic.w	r2, r3, #3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4948      	ldr	r1, [pc, #288]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f040 8086 	bne.w	80046ba <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045ae:	4b45      	ldr	r3, [pc, #276]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a44      	ldr	r2, [pc, #272]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80045b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ba:	f7fe f965 	bl	8002888 <HAL_GetTick>
 80045be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045c0:	e009      	b.n	80045d6 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045c2:	f7fe f961 	bl	8002888 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d902      	bls.n	80045d6 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	73fb      	strb	r3, [r7, #15]
        break;
 80045d4:	e005      	b.n	80045e2 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045d6:	4b3b      	ldr	r3, [pc, #236]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1ef      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d168      	bne.n	80046ba <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d113      	bne.n	8004616 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045ee:	4b35      	ldr	r3, [pc, #212]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80045f0:	695a      	ldr	r2, [r3, #20]
 80045f2:	4b35      	ldr	r3, [pc, #212]	; (80046c8 <RCCEx_PLLSAI2_Config+0x1d4>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6892      	ldr	r2, [r2, #8]
 80045fa:	0211      	lsls	r1, r2, #8
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	68d2      	ldr	r2, [r2, #12]
 8004600:	06d2      	lsls	r2, r2, #27
 8004602:	4311      	orrs	r1, r2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6852      	ldr	r2, [r2, #4]
 8004608:	3a01      	subs	r2, #1
 800460a:	0112      	lsls	r2, r2, #4
 800460c:	430a      	orrs	r2, r1
 800460e:	492d      	ldr	r1, [pc, #180]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004610:	4313      	orrs	r3, r2
 8004612:	614b      	str	r3, [r1, #20]
 8004614:	e02d      	b.n	8004672 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d115      	bne.n	8004648 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800461c:	4b29      	ldr	r3, [pc, #164]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800461e:	695a      	ldr	r2, [r3, #20]
 8004620:	4b2a      	ldr	r3, [pc, #168]	; (80046cc <RCCEx_PLLSAI2_Config+0x1d8>)
 8004622:	4013      	ands	r3, r2
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6892      	ldr	r2, [r2, #8]
 8004628:	0211      	lsls	r1, r2, #8
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6912      	ldr	r2, [r2, #16]
 800462e:	0852      	lsrs	r2, r2, #1
 8004630:	3a01      	subs	r2, #1
 8004632:	0552      	lsls	r2, r2, #21
 8004634:	4311      	orrs	r1, r2
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6852      	ldr	r2, [r2, #4]
 800463a:	3a01      	subs	r2, #1
 800463c:	0112      	lsls	r2, r2, #4
 800463e:	430a      	orrs	r2, r1
 8004640:	4920      	ldr	r1, [pc, #128]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004642:	4313      	orrs	r3, r2
 8004644:	614b      	str	r3, [r1, #20]
 8004646:	e014      	b.n	8004672 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004648:	4b1e      	ldr	r3, [pc, #120]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800464a:	695a      	ldr	r2, [r3, #20]
 800464c:	4b20      	ldr	r3, [pc, #128]	; (80046d0 <RCCEx_PLLSAI2_Config+0x1dc>)
 800464e:	4013      	ands	r3, r2
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	6892      	ldr	r2, [r2, #8]
 8004654:	0211      	lsls	r1, r2, #8
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6952      	ldr	r2, [r2, #20]
 800465a:	0852      	lsrs	r2, r2, #1
 800465c:	3a01      	subs	r2, #1
 800465e:	0652      	lsls	r2, r2, #25
 8004660:	4311      	orrs	r1, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6852      	ldr	r2, [r2, #4]
 8004666:	3a01      	subs	r2, #1
 8004668:	0112      	lsls	r2, r2, #4
 800466a:	430a      	orrs	r2, r1
 800466c:	4915      	ldr	r1, [pc, #84]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800466e:	4313      	orrs	r3, r2
 8004670:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004672:	4b14      	ldr	r3, [pc, #80]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a13      	ldr	r2, [pc, #76]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800467c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467e:	f7fe f903 	bl	8002888 <HAL_GetTick>
 8004682:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004684:	e009      	b.n	800469a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004686:	f7fe f8ff 	bl	8002888 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d902      	bls.n	800469a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	73fb      	strb	r3, [r7, #15]
          break;
 8004698:	e005      	b.n	80046a6 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0ef      	beq.n	8004686 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d106      	bne.n	80046ba <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046ac:	4b05      	ldr	r3, [pc, #20]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046ae:	695a      	ldr	r2, [r3, #20]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	4903      	ldr	r1, [pc, #12]	; (80046c4 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40021000 	.word	0x40021000
 80046c8:	07ff800f 	.word	0x07ff800f
 80046cc:	ff9f800f 	.word	0xff9f800f
 80046d0:	f9ff800f 	.word	0xf9ff800f

080046d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e049      	b.n	800477a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d106      	bne.n	8004700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fd ff3a 	bl	8002574 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2202      	movs	r2, #2
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3304      	adds	r3, #4
 8004710:	4619      	mov	r1, r3
 8004712:	4610      	mov	r0, r2
 8004714:	f000 f8ee 	bl	80048f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
 800478a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004792:	2b01      	cmp	r3, #1
 8004794:	d101      	bne.n	800479a <HAL_TIM_ConfigClockSource+0x18>
 8004796:	2302      	movs	r3, #2
 8004798:	e0a8      	b.n	80048ec <HAL_TIM_ConfigClockSource+0x16a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047b8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047c4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b40      	cmp	r3, #64	; 0x40
 80047d4:	d067      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x124>
 80047d6:	2b40      	cmp	r3, #64	; 0x40
 80047d8:	d80b      	bhi.n	80047f2 <HAL_TIM_ConfigClockSource+0x70>
 80047da:	2b10      	cmp	r3, #16
 80047dc:	d073      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x144>
 80047de:	2b10      	cmp	r3, #16
 80047e0:	d802      	bhi.n	80047e8 <HAL_TIM_ConfigClockSource+0x66>
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d06f      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80047e6:	e078      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	d06c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x144>
 80047ec:	2b30      	cmp	r3, #48	; 0x30
 80047ee:	d06a      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80047f0:	e073      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80047f2:	2b70      	cmp	r3, #112	; 0x70
 80047f4:	d00d      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x90>
 80047f6:	2b70      	cmp	r3, #112	; 0x70
 80047f8:	d804      	bhi.n	8004804 <HAL_TIM_ConfigClockSource+0x82>
 80047fa:	2b50      	cmp	r3, #80	; 0x50
 80047fc:	d033      	beq.n	8004866 <HAL_TIM_ConfigClockSource+0xe4>
 80047fe:	2b60      	cmp	r3, #96	; 0x60
 8004800:	d041      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8004802:	e06a      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8004804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004808:	d066      	beq.n	80048d8 <HAL_TIM_ConfigClockSource+0x156>
 800480a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800480e:	d017      	beq.n	8004840 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8004810:	e063      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6899      	ldr	r1, [r3, #8]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f000 f97b 	bl	8004b1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004834:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	609a      	str	r2, [r3, #8]
      break;
 800483e:	e04c      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	6899      	ldr	r1, [r3, #8]
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	f000 f964 	bl	8004b1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689a      	ldr	r2, [r3, #8]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004862:	609a      	str	r2, [r3, #8]
      break;
 8004864:	e039      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6818      	ldr	r0, [r3, #0]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	6859      	ldr	r1, [r3, #4]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	461a      	mov	r2, r3
 8004874:	f000 f8d8 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2150      	movs	r1, #80	; 0x50
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f931 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 8004884:	e029      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	461a      	mov	r2, r3
 8004894:	f000 f8f7 	bl	8004a86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2160      	movs	r1, #96	; 0x60
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f921 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 80048a4:	e019      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 f8b8 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2140      	movs	r1, #64	; 0x40
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f911 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 80048c4:	e009      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4619      	mov	r1, r3
 80048d0:	4610      	mov	r0, r2
 80048d2:	f000 f908 	bl	8004ae6 <TIM_ITRx_SetConfig>
        break;
 80048d6:	e000      	b.n	80048da <HAL_TIM_ConfigClockSource+0x158>
      break;
 80048d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a40      	ldr	r2, [pc, #256]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d013      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004912:	d00f      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a3d      	ldr	r2, [pc, #244]	; (8004a0c <TIM_Base_SetConfig+0x118>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00b      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a3c      	ldr	r2, [pc, #240]	; (8004a10 <TIM_Base_SetConfig+0x11c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d007      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a3b      	ldr	r2, [pc, #236]	; (8004a14 <TIM_Base_SetConfig+0x120>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_Base_SetConfig+0x40>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a3a      	ldr	r2, [pc, #232]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d108      	bne.n	8004946 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a2f      	ldr	r2, [pc, #188]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d01f      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004954:	d01b      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2c      	ldr	r2, [pc, #176]	; (8004a0c <TIM_Base_SetConfig+0x118>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d017      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2b      	ldr	r2, [pc, #172]	; (8004a10 <TIM_Base_SetConfig+0x11c>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d013      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2a      	ldr	r2, [pc, #168]	; (8004a14 <TIM_Base_SetConfig+0x120>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00f      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a29      	ldr	r2, [pc, #164]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00b      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a28      	ldr	r2, [pc, #160]	; (8004a1c <TIM_Base_SetConfig+0x128>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d007      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a27      	ldr	r2, [pc, #156]	; (8004a20 <TIM_Base_SetConfig+0x12c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d003      	beq.n	800498e <TIM_Base_SetConfig+0x9a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a26      	ldr	r2, [pc, #152]	; (8004a24 <TIM_Base_SetConfig+0x130>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d108      	bne.n	80049a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4313      	orrs	r3, r2
 800499e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a10      	ldr	r2, [pc, #64]	; (8004a08 <TIM_Base_SetConfig+0x114>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d00f      	beq.n	80049ec <TIM_Base_SetConfig+0xf8>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a12      	ldr	r2, [pc, #72]	; (8004a18 <TIM_Base_SetConfig+0x124>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00b      	beq.n	80049ec <TIM_Base_SetConfig+0xf8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a11      	ldr	r2, [pc, #68]	; (8004a1c <TIM_Base_SetConfig+0x128>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d007      	beq.n	80049ec <TIM_Base_SetConfig+0xf8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a10      	ldr	r2, [pc, #64]	; (8004a20 <TIM_Base_SetConfig+0x12c>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d003      	beq.n	80049ec <TIM_Base_SetConfig+0xf8>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a0f      	ldr	r2, [pc, #60]	; (8004a24 <TIM_Base_SetConfig+0x130>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d103      	bne.n	80049f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	691a      	ldr	r2, [r3, #16]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	615a      	str	r2, [r3, #20]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40000400 	.word	0x40000400
 8004a10:	40000800 	.word	0x40000800
 8004a14:	40000c00 	.word	0x40000c00
 8004a18:	40013400 	.word	0x40013400
 8004a1c:	40014000 	.word	0x40014000
 8004a20:	40014400 	.word	0x40014400
 8004a24:	40014800 	.word	0x40014800

08004a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0201 	bic.w	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f023 030a 	bic.w	r3, r3, #10
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	f023 0210 	bic.w	r2, r3, #16
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ab0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	031b      	lsls	r3, r3, #12
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ac2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	621a      	str	r2, [r3, #32]
}
 8004ada:	bf00      	nop
 8004adc:	371c      	adds	r7, #28
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004afc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f043 0307 	orr.w	r3, r3, #7
 8004b08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	609a      	str	r2, [r3, #8]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b087      	sub	sp, #28
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	021a      	lsls	r2, r3, #8
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	609a      	str	r2, [r3, #8]
}
 8004b50:	bf00      	nop
 8004b52:	371c      	adds	r7, #28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d101      	bne.n	8004b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b70:	2302      	movs	r3, #2
 8004b72:	e068      	b.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a2e      	ldr	r2, [pc, #184]	; (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d004      	beq.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a2d      	ldr	r2, [pc, #180]	; (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d108      	bne.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004bae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1e      	ldr	r2, [pc, #120]	; (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d01d      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004be6:	d018      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a1b      	ldr	r2, [pc, #108]	; (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d013      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a1a      	ldr	r2, [pc, #104]	; (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a18      	ldr	r2, [pc, #96]	; (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d009      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a13      	ldr	r2, [pc, #76]	; (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a14      	ldr	r2, [pc, #80]	; (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d10c      	bne.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	40012c00 	.word	0x40012c00
 8004c58:	40013400 	.word	0x40013400
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40014000 	.word	0x40014000

08004c6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e042      	b.n	8004d04 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f7fd fc8d 	bl	80025b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2224      	movs	r2, #36	; 0x24
 8004c9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0201 	bic.w	r2, r2, #1
 8004cac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f82c 	bl	8004d0c <UART_SetConfig>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d101      	bne.n	8004cbe <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e022      	b.n	8004d04 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 faf2 	bl	80052b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fb79 	bl	80053f4 <UART_CheckIdleState>
 8004d02:	4603      	mov	r3, r0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d0c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004d10:	b088      	sub	sp, #32
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d16:	2300      	movs	r3, #0
 8004d18:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d36:	69fa      	ldr	r2, [r7, #28]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	4bb1      	ldr	r3, [pc, #708]	; (8005008 <UART_SetConfig+0x2fc>)
 8004d44:	4013      	ands	r3, r2
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6812      	ldr	r2, [r2, #0]
 8004d4a:	69f9      	ldr	r1, [r7, #28]
 8004d4c:	430b      	orrs	r3, r1
 8004d4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4aa6      	ldr	r2, [pc, #664]	; (800500c <UART_SetConfig+0x300>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d004      	beq.n	8004d80 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004d8a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6812      	ldr	r2, [r2, #0]
 8004d92:	69f9      	ldr	r1, [r7, #28]
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9e:	f023 010f 	bic.w	r1, r3, #15
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a97      	ldr	r2, [pc, #604]	; (8005010 <UART_SetConfig+0x304>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d121      	bne.n	8004dfc <UART_SetConfig+0xf0>
 8004db8:	4b96      	ldr	r3, [pc, #600]	; (8005014 <UART_SetConfig+0x308>)
 8004dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dbe:	f003 0303 	and.w	r3, r3, #3
 8004dc2:	2b03      	cmp	r3, #3
 8004dc4:	d816      	bhi.n	8004df4 <UART_SetConfig+0xe8>
 8004dc6:	a201      	add	r2, pc, #4	; (adr r2, 8004dcc <UART_SetConfig+0xc0>)
 8004dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dcc:	08004ddd 	.word	0x08004ddd
 8004dd0:	08004de9 	.word	0x08004de9
 8004dd4:	08004de3 	.word	0x08004de3
 8004dd8:	08004def 	.word	0x08004def
 8004ddc:	2301      	movs	r3, #1
 8004dde:	76fb      	strb	r3, [r7, #27]
 8004de0:	e0e8      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004de2:	2302      	movs	r3, #2
 8004de4:	76fb      	strb	r3, [r7, #27]
 8004de6:	e0e5      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004de8:	2304      	movs	r3, #4
 8004dea:	76fb      	strb	r3, [r7, #27]
 8004dec:	e0e2      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004dee:	2308      	movs	r3, #8
 8004df0:	76fb      	strb	r3, [r7, #27]
 8004df2:	e0df      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004df4:	2310      	movs	r3, #16
 8004df6:	76fb      	strb	r3, [r7, #27]
 8004df8:	bf00      	nop
 8004dfa:	e0db      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a85      	ldr	r2, [pc, #532]	; (8005018 <UART_SetConfig+0x30c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d134      	bne.n	8004e70 <UART_SetConfig+0x164>
 8004e06:	4b83      	ldr	r3, [pc, #524]	; (8005014 <UART_SetConfig+0x308>)
 8004e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0c:	f003 030c 	and.w	r3, r3, #12
 8004e10:	2b0c      	cmp	r3, #12
 8004e12:	d829      	bhi.n	8004e68 <UART_SetConfig+0x15c>
 8004e14:	a201      	add	r2, pc, #4	; (adr r2, 8004e1c <UART_SetConfig+0x110>)
 8004e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e1a:	bf00      	nop
 8004e1c:	08004e51 	.word	0x08004e51
 8004e20:	08004e69 	.word	0x08004e69
 8004e24:	08004e69 	.word	0x08004e69
 8004e28:	08004e69 	.word	0x08004e69
 8004e2c:	08004e5d 	.word	0x08004e5d
 8004e30:	08004e69 	.word	0x08004e69
 8004e34:	08004e69 	.word	0x08004e69
 8004e38:	08004e69 	.word	0x08004e69
 8004e3c:	08004e57 	.word	0x08004e57
 8004e40:	08004e69 	.word	0x08004e69
 8004e44:	08004e69 	.word	0x08004e69
 8004e48:	08004e69 	.word	0x08004e69
 8004e4c:	08004e63 	.word	0x08004e63
 8004e50:	2300      	movs	r3, #0
 8004e52:	76fb      	strb	r3, [r7, #27]
 8004e54:	e0ae      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004e56:	2302      	movs	r3, #2
 8004e58:	76fb      	strb	r3, [r7, #27]
 8004e5a:	e0ab      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004e5c:	2304      	movs	r3, #4
 8004e5e:	76fb      	strb	r3, [r7, #27]
 8004e60:	e0a8      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004e62:	2308      	movs	r3, #8
 8004e64:	76fb      	strb	r3, [r7, #27]
 8004e66:	e0a5      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004e68:	2310      	movs	r3, #16
 8004e6a:	76fb      	strb	r3, [r7, #27]
 8004e6c:	bf00      	nop
 8004e6e:	e0a1      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a69      	ldr	r2, [pc, #420]	; (800501c <UART_SetConfig+0x310>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d120      	bne.n	8004ebc <UART_SetConfig+0x1b0>
 8004e7a:	4b66      	ldr	r3, [pc, #408]	; (8005014 <UART_SetConfig+0x308>)
 8004e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e80:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e84:	2b10      	cmp	r3, #16
 8004e86:	d00f      	beq.n	8004ea8 <UART_SetConfig+0x19c>
 8004e88:	2b10      	cmp	r3, #16
 8004e8a:	d802      	bhi.n	8004e92 <UART_SetConfig+0x186>
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d005      	beq.n	8004e9c <UART_SetConfig+0x190>
 8004e90:	e010      	b.n	8004eb4 <UART_SetConfig+0x1a8>
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	d005      	beq.n	8004ea2 <UART_SetConfig+0x196>
 8004e96:	2b30      	cmp	r3, #48	; 0x30
 8004e98:	d009      	beq.n	8004eae <UART_SetConfig+0x1a2>
 8004e9a:	e00b      	b.n	8004eb4 <UART_SetConfig+0x1a8>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	76fb      	strb	r3, [r7, #27]
 8004ea0:	e088      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	76fb      	strb	r3, [r7, #27]
 8004ea6:	e085      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004ea8:	2304      	movs	r3, #4
 8004eaa:	76fb      	strb	r3, [r7, #27]
 8004eac:	e082      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004eae:	2308      	movs	r3, #8
 8004eb0:	76fb      	strb	r3, [r7, #27]
 8004eb2:	e07f      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004eb4:	2310      	movs	r3, #16
 8004eb6:	76fb      	strb	r3, [r7, #27]
 8004eb8:	bf00      	nop
 8004eba:	e07b      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a57      	ldr	r2, [pc, #348]	; (8005020 <UART_SetConfig+0x314>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d120      	bne.n	8004f08 <UART_SetConfig+0x1fc>
 8004ec6:	4b53      	ldr	r3, [pc, #332]	; (8005014 <UART_SetConfig+0x308>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ecc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004ed0:	2b40      	cmp	r3, #64	; 0x40
 8004ed2:	d00f      	beq.n	8004ef4 <UART_SetConfig+0x1e8>
 8004ed4:	2b40      	cmp	r3, #64	; 0x40
 8004ed6:	d802      	bhi.n	8004ede <UART_SetConfig+0x1d2>
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <UART_SetConfig+0x1dc>
 8004edc:	e010      	b.n	8004f00 <UART_SetConfig+0x1f4>
 8004ede:	2b80      	cmp	r3, #128	; 0x80
 8004ee0:	d005      	beq.n	8004eee <UART_SetConfig+0x1e2>
 8004ee2:	2bc0      	cmp	r3, #192	; 0xc0
 8004ee4:	d009      	beq.n	8004efa <UART_SetConfig+0x1ee>
 8004ee6:	e00b      	b.n	8004f00 <UART_SetConfig+0x1f4>
 8004ee8:	2300      	movs	r3, #0
 8004eea:	76fb      	strb	r3, [r7, #27]
 8004eec:	e062      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004eee:	2302      	movs	r3, #2
 8004ef0:	76fb      	strb	r3, [r7, #27]
 8004ef2:	e05f      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004ef4:	2304      	movs	r3, #4
 8004ef6:	76fb      	strb	r3, [r7, #27]
 8004ef8:	e05c      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004efa:	2308      	movs	r3, #8
 8004efc:	76fb      	strb	r3, [r7, #27]
 8004efe:	e059      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f00:	2310      	movs	r3, #16
 8004f02:	76fb      	strb	r3, [r7, #27]
 8004f04:	bf00      	nop
 8004f06:	e055      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a45      	ldr	r2, [pc, #276]	; (8005024 <UART_SetConfig+0x318>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d124      	bne.n	8004f5c <UART_SetConfig+0x250>
 8004f12:	4b40      	ldr	r3, [pc, #256]	; (8005014 <UART_SetConfig+0x308>)
 8004f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f20:	d012      	beq.n	8004f48 <UART_SetConfig+0x23c>
 8004f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f26:	d802      	bhi.n	8004f2e <UART_SetConfig+0x222>
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d007      	beq.n	8004f3c <UART_SetConfig+0x230>
 8004f2c:	e012      	b.n	8004f54 <UART_SetConfig+0x248>
 8004f2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f32:	d006      	beq.n	8004f42 <UART_SetConfig+0x236>
 8004f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f38:	d009      	beq.n	8004f4e <UART_SetConfig+0x242>
 8004f3a:	e00b      	b.n	8004f54 <UART_SetConfig+0x248>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	76fb      	strb	r3, [r7, #27]
 8004f40:	e038      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f42:	2302      	movs	r3, #2
 8004f44:	76fb      	strb	r3, [r7, #27]
 8004f46:	e035      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f48:	2304      	movs	r3, #4
 8004f4a:	76fb      	strb	r3, [r7, #27]
 8004f4c:	e032      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f4e:	2308      	movs	r3, #8
 8004f50:	76fb      	strb	r3, [r7, #27]
 8004f52:	e02f      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f54:	2310      	movs	r3, #16
 8004f56:	76fb      	strb	r3, [r7, #27]
 8004f58:	bf00      	nop
 8004f5a:	e02b      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a2a      	ldr	r2, [pc, #168]	; (800500c <UART_SetConfig+0x300>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d124      	bne.n	8004fb0 <UART_SetConfig+0x2a4>
 8004f66:	4b2b      	ldr	r3, [pc, #172]	; (8005014 <UART_SetConfig+0x308>)
 8004f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f74:	d012      	beq.n	8004f9c <UART_SetConfig+0x290>
 8004f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f7a:	d802      	bhi.n	8004f82 <UART_SetConfig+0x276>
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d007      	beq.n	8004f90 <UART_SetConfig+0x284>
 8004f80:	e012      	b.n	8004fa8 <UART_SetConfig+0x29c>
 8004f82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f86:	d006      	beq.n	8004f96 <UART_SetConfig+0x28a>
 8004f88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f8c:	d009      	beq.n	8004fa2 <UART_SetConfig+0x296>
 8004f8e:	e00b      	b.n	8004fa8 <UART_SetConfig+0x29c>
 8004f90:	2300      	movs	r3, #0
 8004f92:	76fb      	strb	r3, [r7, #27]
 8004f94:	e00e      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f96:	2302      	movs	r3, #2
 8004f98:	76fb      	strb	r3, [r7, #27]
 8004f9a:	e00b      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	76fb      	strb	r3, [r7, #27]
 8004fa0:	e008      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004fa2:	2308      	movs	r3, #8
 8004fa4:	76fb      	strb	r3, [r7, #27]
 8004fa6:	e005      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004fa8:	2310      	movs	r3, #16
 8004faa:	76fb      	strb	r3, [r7, #27]
 8004fac:	bf00      	nop
 8004fae:	e001      	b.n	8004fb4 <UART_SetConfig+0x2a8>
 8004fb0:	2310      	movs	r3, #16
 8004fb2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a14      	ldr	r2, [pc, #80]	; (800500c <UART_SetConfig+0x300>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	f040 80a1 	bne.w	8005102 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fc0:	7efb      	ldrb	r3, [r7, #27]
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d836      	bhi.n	8005034 <UART_SetConfig+0x328>
 8004fc6:	a201      	add	r2, pc, #4	; (adr r2, 8004fcc <UART_SetConfig+0x2c0>)
 8004fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fcc:	08004ff1 	.word	0x08004ff1
 8004fd0:	08005035 	.word	0x08005035
 8004fd4:	08004ff9 	.word	0x08004ff9
 8004fd8:	08005035 	.word	0x08005035
 8004fdc:	08004fff 	.word	0x08004fff
 8004fe0:	08005035 	.word	0x08005035
 8004fe4:	08005035 	.word	0x08005035
 8004fe8:	08005035 	.word	0x08005035
 8004fec:	0800502d 	.word	0x0800502d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ff0:	f7fe fd7a 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004ff4:	6178      	str	r0, [r7, #20]
        break;
 8004ff6:	e022      	b.n	800503e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <UART_SetConfig+0x31c>)
 8004ffa:	617b      	str	r3, [r7, #20]
        break;
 8004ffc:	e01f      	b.n	800503e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ffe:	f7fe fcdd 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8005002:	6178      	str	r0, [r7, #20]
        break;
 8005004:	e01b      	b.n	800503e <UART_SetConfig+0x332>
 8005006:	bf00      	nop
 8005008:	cfff69f3 	.word	0xcfff69f3
 800500c:	40008000 	.word	0x40008000
 8005010:	40013800 	.word	0x40013800
 8005014:	40021000 	.word	0x40021000
 8005018:	40004400 	.word	0x40004400
 800501c:	40004800 	.word	0x40004800
 8005020:	40004c00 	.word	0x40004c00
 8005024:	40005000 	.word	0x40005000
 8005028:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800502c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005030:	617b      	str	r3, [r7, #20]
        break;
 8005032:	e004      	b.n	800503e <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	76bb      	strb	r3, [r7, #26]
        break;
 800503c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 811d 	beq.w	8005280 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504a:	4a97      	ldr	r2, [pc, #604]	; (80052a8 <UART_SetConfig+0x59c>)
 800504c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005050:	461a      	mov	r2, r3
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	fbb3 f3f2 	udiv	r3, r3, r2
 8005058:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	4613      	mov	r3, r2
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	4413      	add	r3, r2
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	429a      	cmp	r2, r3
 8005068:	d305      	bcc.n	8005076 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	429a      	cmp	r2, r3
 8005074:	d902      	bls.n	800507c <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	76bb      	strb	r3, [r7, #26]
 800507a:	e101      	b.n	8005280 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	4618      	mov	r0, r3
 8005080:	f04f 0100 	mov.w	r1, #0
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005088:	4a87      	ldr	r2, [pc, #540]	; (80052a8 <UART_SetConfig+0x59c>)
 800508a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800508e:	b29b      	uxth	r3, r3
 8005090:	f04f 0400 	mov.w	r4, #0
 8005094:	461a      	mov	r2, r3
 8005096:	4623      	mov	r3, r4
 8005098:	f7fb feee 	bl	8000e78 <__aeabi_uldivmod>
 800509c:	4603      	mov	r3, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	4619      	mov	r1, r3
 80050a2:	4622      	mov	r2, r4
 80050a4:	f04f 0300 	mov.w	r3, #0
 80050a8:	f04f 0400 	mov.w	r4, #0
 80050ac:	0214      	lsls	r4, r2, #8
 80050ae:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80050b2:	020b      	lsls	r3, r1, #8
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6852      	ldr	r2, [r2, #4]
 80050b8:	0852      	lsrs	r2, r2, #1
 80050ba:	4611      	mov	r1, r2
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	eb13 0b01 	adds.w	fp, r3, r1
 80050c4:	eb44 0c02 	adc.w	ip, r4, r2
 80050c8:	4658      	mov	r0, fp
 80050ca:	4661      	mov	r1, ip
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f04f 0400 	mov.w	r4, #0
 80050d4:	461a      	mov	r2, r3
 80050d6:	4623      	mov	r3, r4
 80050d8:	f7fb fece 	bl	8000e78 <__aeabi_uldivmod>
 80050dc:	4603      	mov	r3, r0
 80050de:	460c      	mov	r4, r1
 80050e0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050e8:	d308      	bcc.n	80050fc <UART_SetConfig+0x3f0>
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050f0:	d204      	bcs.n	80050fc <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	60da      	str	r2, [r3, #12]
 80050fa:	e0c1      	b.n	8005280 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	76bb      	strb	r3, [r7, #26]
 8005100:	e0be      	b.n	8005280 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800510a:	d164      	bne.n	80051d6 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 800510c:	7efb      	ldrb	r3, [r7, #27]
 800510e:	2b08      	cmp	r3, #8
 8005110:	d827      	bhi.n	8005162 <UART_SetConfig+0x456>
 8005112:	a201      	add	r2, pc, #4	; (adr r2, 8005118 <UART_SetConfig+0x40c>)
 8005114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005118:	0800513d 	.word	0x0800513d
 800511c:	08005145 	.word	0x08005145
 8005120:	0800514d 	.word	0x0800514d
 8005124:	08005163 	.word	0x08005163
 8005128:	08005153 	.word	0x08005153
 800512c:	08005163 	.word	0x08005163
 8005130:	08005163 	.word	0x08005163
 8005134:	08005163 	.word	0x08005163
 8005138:	0800515b 	.word	0x0800515b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800513c:	f7fe fcd4 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8005140:	6178      	str	r0, [r7, #20]
        break;
 8005142:	e013      	b.n	800516c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005144:	f7fe fce6 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8005148:	6178      	str	r0, [r7, #20]
        break;
 800514a:	e00f      	b.n	800516c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800514c:	4b57      	ldr	r3, [pc, #348]	; (80052ac <UART_SetConfig+0x5a0>)
 800514e:	617b      	str	r3, [r7, #20]
        break;
 8005150:	e00c      	b.n	800516c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005152:	f7fe fc33 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8005156:	6178      	str	r0, [r7, #20]
        break;
 8005158:	e008      	b.n	800516c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800515a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800515e:	617b      	str	r3, [r7, #20]
        break;
 8005160:	e004      	b.n	800516c <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8005162:	2300      	movs	r3, #0
 8005164:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	76bb      	strb	r3, [r7, #26]
        break;
 800516a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8086 	beq.w	8005280 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	4a4b      	ldr	r2, [pc, #300]	; (80052a8 <UART_SetConfig+0x59c>)
 800517a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800517e:	461a      	mov	r2, r3
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	fbb3 f3f2 	udiv	r3, r3, r2
 8005186:	005a      	lsls	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	441a      	add	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	fbb2 f3f3 	udiv	r3, r2, r3
 8005198:	b29b      	uxth	r3, r3
 800519a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	2b0f      	cmp	r3, #15
 80051a0:	d916      	bls.n	80051d0 <UART_SetConfig+0x4c4>
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051a8:	d212      	bcs.n	80051d0 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	f023 030f 	bic.w	r3, r3, #15
 80051b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	085b      	lsrs	r3, r3, #1
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	b29a      	uxth	r2, r3
 80051c0:	89fb      	ldrh	r3, [r7, #14]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	89fa      	ldrh	r2, [r7, #14]
 80051cc:	60da      	str	r2, [r3, #12]
 80051ce:	e057      	b.n	8005280 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	76bb      	strb	r3, [r7, #26]
 80051d4:	e054      	b.n	8005280 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051d6:	7efb      	ldrb	r3, [r7, #27]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d828      	bhi.n	800522e <UART_SetConfig+0x522>
 80051dc:	a201      	add	r2, pc, #4	; (adr r2, 80051e4 <UART_SetConfig+0x4d8>)
 80051de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e2:	bf00      	nop
 80051e4:	08005209 	.word	0x08005209
 80051e8:	08005211 	.word	0x08005211
 80051ec:	08005219 	.word	0x08005219
 80051f0:	0800522f 	.word	0x0800522f
 80051f4:	0800521f 	.word	0x0800521f
 80051f8:	0800522f 	.word	0x0800522f
 80051fc:	0800522f 	.word	0x0800522f
 8005200:	0800522f 	.word	0x0800522f
 8005204:	08005227 	.word	0x08005227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005208:	f7fe fc6e 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 800520c:	6178      	str	r0, [r7, #20]
        break;
 800520e:	e013      	b.n	8005238 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005210:	f7fe fc80 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8005214:	6178      	str	r0, [r7, #20]
        break;
 8005216:	e00f      	b.n	8005238 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005218:	4b24      	ldr	r3, [pc, #144]	; (80052ac <UART_SetConfig+0x5a0>)
 800521a:	617b      	str	r3, [r7, #20]
        break;
 800521c:	e00c      	b.n	8005238 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800521e:	f7fe fbcd 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8005222:	6178      	str	r0, [r7, #20]
        break;
 8005224:	e008      	b.n	8005238 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800522a:	617b      	str	r3, [r7, #20]
        break;
 800522c:	e004      	b.n	8005238 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	76bb      	strb	r3, [r7, #26]
        break;
 8005236:	bf00      	nop
    }

    if (pclk != 0U)
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d020      	beq.n	8005280 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005242:	4a19      	ldr	r2, [pc, #100]	; (80052a8 <UART_SetConfig+0x59c>)
 8005244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005248:	461a      	mov	r2, r3
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	085b      	lsrs	r3, r3, #1
 8005256:	441a      	add	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005260:	b29b      	uxth	r3, r3
 8005262:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2b0f      	cmp	r3, #15
 8005268:	d908      	bls.n	800527c <UART_SetConfig+0x570>
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005270:	d204      	bcs.n	800527c <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	60da      	str	r2, [r3, #12]
 800527a:	e001      	b.n	8005280 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800529c:	7ebb      	ldrb	r3, [r7, #26]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3720      	adds	r7, #32
 80052a2:	46bd      	mov	sp, r7
 80052a4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80052a8:	0800b324 	.word	0x0800b324
 80052ac:	00f42400 	.word	0x00f42400

080052b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00a      	beq.n	80052da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00a      	beq.n	800531e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	f003 0308 	and.w	r3, r3, #8
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00a      	beq.n	8005362 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01a      	beq.n	80053c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053ae:	d10a      	bne.n	80053c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]
  }
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af02      	add	r7, sp, #8
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005404:	f7fd fa40 	bl	8002888 <HAL_GetTick>
 8005408:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0308 	and.w	r3, r3, #8
 8005414:	2b08      	cmp	r3, #8
 8005416:	d10e      	bne.n	8005436 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005418:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f82c 	bl	8005484 <UART_WaitOnFlagUntilTimeout>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e022      	b.n	800547c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0304 	and.w	r3, r3, #4
 8005440:	2b04      	cmp	r3, #4
 8005442:	d10e      	bne.n	8005462 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005444:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f816 	bl	8005484 <UART_WaitOnFlagUntilTimeout>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e00c      	b.n	800547c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2220      	movs	r2, #32
 8005466:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2220      	movs	r2, #32
 800546e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	4613      	mov	r3, r2
 8005492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005494:	e062      	b.n	800555c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549c:	d05e      	beq.n	800555c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549e:	f7fd f9f3 	bl	8002888 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d302      	bcc.n	80054b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d11d      	bne.n	80054f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054c2:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0201 	bic.w	r2, r2, #1
 80054d2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e045      	b.n	800557c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0304 	and.w	r3, r3, #4
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d02e      	beq.n	800555c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800550c:	d126      	bne.n	800555c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005516:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005526:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0201 	bic.w	r2, r2, #1
 8005536:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2220      	movs	r2, #32
 800553c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2220      	movs	r2, #32
 800554c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e00f      	b.n	800557c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	69da      	ldr	r2, [r3, #28]
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	4013      	ands	r3, r2
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	429a      	cmp	r2, r3
 800556a:	bf0c      	ite	eq
 800556c:	2301      	moveq	r3, #1
 800556e:	2300      	movne	r3, #0
 8005570:	b2db      	uxtb	r3, r3
 8005572:	461a      	mov	r2, r3
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	429a      	cmp	r2, r3
 8005578:	d08d      	beq.n	8005496 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005592:	2b01      	cmp	r3, #1
 8005594:	d101      	bne.n	800559a <HAL_UARTEx_DisableFifoMode+0x16>
 8005596:	2302      	movs	r3, #2
 8005598:	e027      	b.n	80055ea <HAL_UARTEx_DisableFifoMode+0x66>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2224      	movs	r2, #36	; 0x24
 80055a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0201 	bic.w	r2, r2, #1
 80055c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80055c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2220      	movs	r2, #32
 80055dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
 80055fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005606:	2b01      	cmp	r3, #1
 8005608:	d101      	bne.n	800560e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800560a:	2302      	movs	r3, #2
 800560c:	e02d      	b.n	800566a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2224      	movs	r2, #36	; 0x24
 800561a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0201 	bic.w	r2, r2, #1
 8005634:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f850 	bl	80056f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2220      	movs	r2, #32
 800565c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
 800567a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005682:	2b01      	cmp	r3, #1
 8005684:	d101      	bne.n	800568a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005686:	2302      	movs	r3, #2
 8005688:	e02d      	b.n	80056e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2224      	movs	r2, #36	; 0x24
 8005696:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 0201 	bic.w	r2, r2, #1
 80056b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f812 	bl	80056f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
	...

080056f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b089      	sub	sp, #36	; 0x24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80056f8:	4a2f      	ldr	r2, [pc, #188]	; (80057b8 <UARTEx_SetNbDataToProcess+0xc8>)
 80056fa:	f107 0314 	add.w	r3, r7, #20
 80056fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005702:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8005706:	4a2d      	ldr	r2, [pc, #180]	; (80057bc <UARTEx_SetNbDataToProcess+0xcc>)
 8005708:	f107 030c 	add.w	r3, r7, #12
 800570c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005710:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005718:	2b00      	cmp	r3, #0
 800571a:	d108      	bne.n	800572e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800572c:	e03d      	b.n	80057aa <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800572e:	2308      	movs	r3, #8
 8005730:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005732:	2308      	movs	r3, #8
 8005734:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	0e5b      	lsrs	r3, r3, #25
 800573e:	b2db      	uxtb	r3, r3
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	0f5b      	lsrs	r3, r3, #29
 800574e:	b2db      	uxtb	r3, r3
 8005750:	f003 0307 	and.w	r3, r3, #7
 8005754:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005756:	7fbb      	ldrb	r3, [r7, #30]
 8005758:	7f3a      	ldrb	r2, [r7, #28]
 800575a:	f107 0120 	add.w	r1, r7, #32
 800575e:	440a      	add	r2, r1
 8005760:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005764:	fb02 f303 	mul.w	r3, r2, r3
 8005768:	7f3a      	ldrb	r2, [r7, #28]
 800576a:	f107 0120 	add.w	r1, r7, #32
 800576e:	440a      	add	r2, r1
 8005770:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005774:	fb93 f3f2 	sdiv	r3, r3, r2
 8005778:	b29a      	uxth	r2, r3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8005780:	7ffb      	ldrb	r3, [r7, #31]
 8005782:	7f7a      	ldrb	r2, [r7, #29]
 8005784:	f107 0120 	add.w	r1, r7, #32
 8005788:	440a      	add	r2, r1
 800578a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800578e:	fb02 f303 	mul.w	r3, r2, r3
 8005792:	7f7a      	ldrb	r2, [r7, #29]
 8005794:	f107 0120 	add.w	r1, r7, #32
 8005798:	440a      	add	r2, r1
 800579a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800579e:	fb93 f3f2 	sdiv	r3, r3, r2
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80057aa:	bf00      	nop
 80057ac:	3724      	adds	r7, #36	; 0x24
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	0800b2cc 	.word	0x0800b2cc
 80057bc:	0800b2d4 	.word	0x0800b2d4

080057c0 <arm_std_f32>:
 80057c0:	2901      	cmp	r1, #1
 80057c2:	d97d      	bls.n	80058c0 <arm_std_f32+0x100>
 80057c4:	b530      	push	{r4, r5, lr}
 80057c6:	ed2d 8b02 	vpush	{d8}
 80057ca:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80058d0 <arm_std_f32+0x110>
 80057ce:	088d      	lsrs	r5, r1, #2
 80057d0:	b083      	sub	sp, #12
 80057d2:	eef0 4a47 	vmov.f32	s9, s14
 80057d6:	d028      	beq.n	800582a <arm_std_f32+0x6a>
 80057d8:	f100 0310 	add.w	r3, r0, #16
 80057dc:	462c      	mov	r4, r5
 80057de:	ed53 7a04 	vldr	s15, [r3, #-16]
 80057e2:	ed13 5a03 	vldr	s10, [r3, #-12]
 80057e6:	ed53 5a02 	vldr	s11, [r3, #-8]
 80057ea:	ed13 6a01 	vldr	s12, [r3, #-4]
 80057ee:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80057f2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80057f6:	ee36 7a87 	vadd.f32	s14, s13, s14
 80057fa:	ee65 6a05 	vmul.f32	s13, s10, s10
 80057fe:	ee77 7a85 	vadd.f32	s15, s15, s10
 8005802:	ee76 6a87 	vadd.f32	s13, s13, s14
 8005806:	ee25 7aa5 	vmul.f32	s14, s11, s11
 800580a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800580e:	ee77 6a26 	vadd.f32	s13, s14, s13
 8005812:	ee26 7a06 	vmul.f32	s14, s12, s12
 8005816:	3c01      	subs	r4, #1
 8005818:	ee77 4a86 	vadd.f32	s9, s15, s12
 800581c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005820:	f103 0310 	add.w	r3, r3, #16
 8005824:	d1db      	bne.n	80057de <arm_std_f32+0x1e>
 8005826:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800582a:	f011 0303 	ands.w	r3, r1, #3
 800582e:	d01b      	beq.n	8005868 <arm_std_f32+0xa8>
 8005830:	edd0 7a00 	vldr	s15, [r0]
 8005834:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8005838:	3b01      	subs	r3, #1
 800583a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800583e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005842:	d011      	beq.n	8005868 <arm_std_f32+0xa8>
 8005844:	edd0 7a01 	vldr	s15, [r0, #4]
 8005848:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800584c:	2b01      	cmp	r3, #1
 800584e:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8005852:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005856:	d007      	beq.n	8005868 <arm_std_f32+0xa8>
 8005858:	edd0 7a02 	vldr	s15, [r0, #8]
 800585c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8005860:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8005864:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005868:	ee07 1a90 	vmov	s15, r1
 800586c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005870:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005874:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8005878:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 800587c:	eec7 5a86 	vdiv.f32	s11, s15, s12
 8005880:	ee87 0a06 	vdiv.f32	s0, s14, s12
 8005884:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8005888:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800588c:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005890:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005898:	db0c      	blt.n	80058b4 <arm_std_f32+0xf4>
 800589a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800589e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058a2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80058a6:	d40e      	bmi.n	80058c6 <arm_std_f32+0x106>
 80058a8:	ed82 8a00 	vstr	s16, [r2]
 80058ac:	b003      	add	sp, #12
 80058ae:	ecbd 8b02 	vpop	{d8}
 80058b2:	bd30      	pop	{r4, r5, pc}
 80058b4:	2300      	movs	r3, #0
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	b003      	add	sp, #12
 80058ba:	ecbd 8b02 	vpop	{d8}
 80058be:	bd30      	pop	{r4, r5, pc}
 80058c0:	2300      	movs	r3, #0
 80058c2:	6013      	str	r3, [r2, #0]
 80058c4:	4770      	bx	lr
 80058c6:	9201      	str	r2, [sp, #4]
 80058c8:	f004 ff78 	bl	800a7bc <sqrtf>
 80058cc:	9a01      	ldr	r2, [sp, #4]
 80058ce:	e7eb      	b.n	80058a8 <arm_std_f32+0xe8>
 80058d0:	00000000 	.word	0x00000000

080058d4 <arm_rms_f32>:
 80058d4:	b530      	push	{r4, r5, lr}
 80058d6:	ed2d 8b02 	vpush	{d8}
 80058da:	088d      	lsrs	r5, r1, #2
 80058dc:	b083      	sub	sp, #12
 80058de:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005998 <arm_rms_f32+0xc4>
 80058e2:	d020      	beq.n	8005926 <arm_rms_f32+0x52>
 80058e4:	f100 0310 	add.w	r3, r0, #16
 80058e8:	462c      	mov	r4, r5
 80058ea:	ed53 6a04 	vldr	s13, [r3, #-16]
 80058ee:	ed13 7a03 	vldr	s14, [r3, #-12]
 80058f2:	ed53 7a02 	vldr	s15, [r3, #-8]
 80058f6:	ed13 6a01 	vldr	s12, [r3, #-4]
 80058fa:	ee66 6aa6 	vmul.f32	s13, s13, s13
 80058fe:	ee27 7a07 	vmul.f32	s14, s14, s14
 8005902:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8005906:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800590a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800590e:	ee26 6a06 	vmul.f32	s12, s12, s12
 8005912:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005916:	3c01      	subs	r4, #1
 8005918:	f103 0310 	add.w	r3, r3, #16
 800591c:	ee76 5a27 	vadd.f32	s11, s12, s15
 8005920:	d1e3      	bne.n	80058ea <arm_rms_f32+0x16>
 8005922:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8005926:	f011 0303 	ands.w	r3, r1, #3
 800592a:	d015      	beq.n	8005958 <arm_rms_f32+0x84>
 800592c:	edd0 7a00 	vldr	s15, [r0]
 8005930:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005934:	3b01      	subs	r3, #1
 8005936:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800593a:	d00d      	beq.n	8005958 <arm_rms_f32+0x84>
 800593c:	edd0 7a01 	vldr	s15, [r0, #4]
 8005940:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005944:	2b01      	cmp	r3, #1
 8005946:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800594a:	d005      	beq.n	8005958 <arm_rms_f32+0x84>
 800594c:	edd0 7a02 	vldr	s15, [r0, #8]
 8005950:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005954:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005958:	ee07 1a90 	vmov	s15, r1
 800595c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005960:	2300      	movs	r3, #0
 8005962:	ee85 0aa7 	vdiv.f32	s0, s11, s15
 8005966:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800596a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800596e:	db0c      	blt.n	800598a <arm_rms_f32+0xb6>
 8005970:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005978:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800597c:	d407      	bmi.n	800598e <arm_rms_f32+0xba>
 800597e:	ed82 8a00 	vstr	s16, [r2]
 8005982:	b003      	add	sp, #12
 8005984:	ecbd 8b02 	vpop	{d8}
 8005988:	bd30      	pop	{r4, r5, pc}
 800598a:	6013      	str	r3, [r2, #0]
 800598c:	e7f9      	b.n	8005982 <arm_rms_f32+0xae>
 800598e:	9201      	str	r2, [sp, #4]
 8005990:	f004 ff14 	bl	800a7bc <sqrtf>
 8005994:	9a01      	ldr	r2, [sp, #4]
 8005996:	e7f2      	b.n	800597e <arm_rms_f32+0xaa>
 8005998:	00000000 	.word	0x00000000

0800599c <arm_mean_f32>:
 800599c:	b430      	push	{r4, r5}
 800599e:	088d      	lsrs	r5, r1, #2
 80059a0:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8005a14 <arm_mean_f32+0x78>
 80059a4:	d018      	beq.n	80059d8 <arm_mean_f32+0x3c>
 80059a6:	f100 0310 	add.w	r3, r0, #16
 80059aa:	462c      	mov	r4, r5
 80059ac:	ed53 5a04 	vldr	s11, [r3, #-16]
 80059b0:	ed13 6a03 	vldr	s12, [r3, #-12]
 80059b4:	ed53 6a02 	vldr	s13, [r3, #-8]
 80059b8:	ed13 7a01 	vldr	s14, [r3, #-4]
 80059bc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80059c0:	3c01      	subs	r4, #1
 80059c2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80059c6:	f103 0310 	add.w	r3, r3, #16
 80059ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059d2:	d1eb      	bne.n	80059ac <arm_mean_f32+0x10>
 80059d4:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 80059d8:	f011 0303 	ands.w	r3, r1, #3
 80059dc:	d00f      	beq.n	80059fe <arm_mean_f32+0x62>
 80059de:	ed90 7a00 	vldr	s14, [r0]
 80059e2:	3b01      	subs	r3, #1
 80059e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059e8:	d009      	beq.n	80059fe <arm_mean_f32+0x62>
 80059ea:	ed90 7a01 	vldr	s14, [r0, #4]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059f4:	bf1c      	itt	ne
 80059f6:	ed90 7a02 	vldrne	s14, [r0, #8]
 80059fa:	ee77 7a87 	vaddne.f32	s15, s15, s14
 80059fe:	ee07 1a10 	vmov	s14, r1
 8005a02:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005a06:	bc30      	pop	{r4, r5}
 8005a08:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005a0c:	edc2 6a00 	vstr	s13, [r2]
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	00000000 	.word	0x00000000

08005a18 <arm_correlate_f32>:
 8005a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1c:	4299      	cmp	r1, r3
 8005a1e:	b08d      	sub	sp, #52	; 0x34
 8005a20:	f0c0 824c 	bcc.w	8005ebc <arm_correlate_f32+0x4a4>
 8005a24:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005a26:	eba1 0c03 	sub.w	ip, r1, r3
 8005a2a:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8005a2e:	f04f 0e04 	mov.w	lr, #4
 8005a32:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8005a36:	3101      	adds	r1, #1
 8005a38:	1ac9      	subs	r1, r1, r3
 8005a3a:	3c01      	subs	r4, #1
 8005a3c:	1e5e      	subs	r6, r3, #1
 8005a3e:	9102      	str	r1, [sp, #8]
 8005a40:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8005a44:	f000 8294 	beq.w	8005f70 <arm_correlate_f32+0x558>
 8005a48:	eddf 7a53 	vldr	s15, [pc, #332]	; 8005b98 <arm_correlate_f32+0x180>
 8005a4c:	f1a1 0804 	sub.w	r8, r1, #4
 8005a50:	46e1      	mov	r9, ip
 8005a52:	4605      	mov	r5, r0
 8005a54:	2401      	movs	r4, #1
 8005a56:	f014 0703 	ands.w	r7, r4, #3
 8005a5a:	d01b      	beq.n	8005a94 <arm_correlate_f32+0x7c>
 8005a5c:	ed91 7a00 	vldr	s14, [r1]
 8005a60:	edd5 6a00 	vldr	s13, [r5]
 8005a64:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a68:	3f01      	subs	r7, #1
 8005a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a6e:	d011      	beq.n	8005a94 <arm_correlate_f32+0x7c>
 8005a70:	ed91 7a01 	vldr	s14, [r1, #4]
 8005a74:	edd5 6a01 	vldr	s13, [r5, #4]
 8005a78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a7c:	2f01      	cmp	r7, #1
 8005a7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a82:	d007      	beq.n	8005a94 <arm_correlate_f32+0x7c>
 8005a84:	ed95 7a02 	vldr	s14, [r5, #8]
 8005a88:	edd1 6a02 	vldr	s13, [r1, #8]
 8005a8c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a94:	1c67      	adds	r7, r4, #1
 8005a96:	42bb      	cmp	r3, r7
 8005a98:	edc9 7a00 	vstr	s15, [r9]
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	44f1      	add	r9, lr
 8005aa0:	d03a      	beq.n	8005b18 <arm_correlate_f32+0x100>
 8005aa2:	ea5f 0a97 	movs.w	sl, r7, lsr #2
 8005aa6:	f000 8267 	beq.w	8005f78 <arm_correlate_f32+0x560>
 8005aaa:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 8005aae:	f100 0110 	add.w	r1, r0, #16
 8005ab2:	eddf 7a39 	vldr	s15, [pc, #228]	; 8005b98 <arm_correlate_f32+0x180>
 8005ab6:	eb01 050a 	add.w	r5, r1, sl
 8005aba:	f108 0410 	add.w	r4, r8, #16
 8005abe:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005ac2:	ed54 3a04 	vldr	s7, [r4, #-16]
 8005ac6:	ed11 6a03 	vldr	s12, [r1, #-12]
 8005aca:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005ace:	ed51 6a02 	vldr	s13, [r1, #-8]
 8005ad2:	ed54 4a02 	vldr	s9, [r4, #-8]
 8005ad6:	ed51 5a01 	vldr	s11, [r1, #-4]
 8005ada:	ed14 5a01 	vldr	s10, [r4, #-4]
 8005ade:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005ae2:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aea:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8005aee:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005af2:	ee65 6a85 	vmul.f32	s13, s11, s10
 8005af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005afa:	3110      	adds	r1, #16
 8005afc:	428d      	cmp	r5, r1
 8005afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b02:	f104 0410 	add.w	r4, r4, #16
 8005b06:	d1da      	bne.n	8005abe <arm_correlate_f32+0xa6>
 8005b08:	eb00 050a 	add.w	r5, r0, sl
 8005b0c:	eb08 010a 	add.w	r1, r8, sl
 8005b10:	f1a8 0804 	sub.w	r8, r8, #4
 8005b14:	463c      	mov	r4, r7
 8005b16:	e79e      	b.n	8005a56 <arm_correlate_f32+0x3e>
 8005b18:	2b03      	cmp	r3, #3
 8005b1a:	fb0e cc04 	mla	ip, lr, r4, ip
 8005b1e:	f240 81dd 	bls.w	8005edc <arm_correlate_f32+0x4c4>
 8005b22:	9b02      	ldr	r3, [sp, #8]
 8005b24:	0899      	lsrs	r1, r3, #2
 8005b26:	9103      	str	r1, [sp, #12]
 8005b28:	f000 8220 	beq.w	8005f6c <arm_correlate_f32+0x554>
 8005b2c:	08bb      	lsrs	r3, r7, #2
 8005b2e:	f007 0403 	and.w	r4, r7, #3
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	f103 0b0c 	add.w	fp, r3, #12
 8005b3a:	18d5      	adds	r5, r2, r3
 8005b3c:	1e63      	subs	r3, r4, #1
 8005b3e:	0109      	lsls	r1, r1, #4
 8005b40:	9306      	str	r3, [sp, #24]
 8005b42:	f100 080c 	add.w	r8, r0, #12
 8005b46:	9401      	str	r4, [sp, #4]
 8005b48:	9104      	str	r1, [sp, #16]
 8005b4a:	ea4f 048e 	mov.w	r4, lr, lsl #2
 8005b4e:	4441      	add	r1, r8
 8005b50:	f102 0310 	add.w	r3, r2, #16
 8005b54:	e9cd 6009 	strd	r6, r0, [sp, #36]	; 0x24
 8005b58:	9e06      	ldr	r6, [sp, #24]
 8005b5a:	9405      	str	r4, [sp, #20]
 8005b5c:	e9cd 7c07 	strd	r7, ip, [sp, #28]
 8005b60:	eb0c 0a4e 	add.w	sl, ip, lr, lsl #1
 8005b64:	46e1      	mov	r9, ip
 8005b66:	4483      	add	fp, r0
 8005b68:	460f      	mov	r7, r1
 8005b6a:	920b      	str	r2, [sp, #44]	; 0x2c
 8005b6c:	469c      	mov	ip, r3
 8005b6e:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8005b98 <arm_correlate_f32+0x180>
 8005b72:	ed58 1a03 	vldr	s3, [r8, #-12]
 8005b76:	ed18 2a02 	vldr	s4, [r8, #-8]
 8005b7a:	ed58 2a01 	vldr	s5, [r8, #-4]
 8005b7e:	ed98 0a00 	vldr	s0, [r8]
 8005b82:	9900      	ldr	r1, [sp, #0]
 8005b84:	eef0 5a46 	vmov.f32	s11, s12
 8005b88:	eeb0 5a46 	vmov.f32	s10, s12
 8005b8c:	eef0 4a46 	vmov.f32	s9, s12
 8005b90:	4663      	mov	r3, ip
 8005b92:	4642      	mov	r2, r8
 8005b94:	e005      	b.n	8005ba2 <arm_correlate_f32+0x18a>
 8005b96:	bf00      	nop
 8005b98:	00000000 	.word	0x00000000
 8005b9c:	ed90 0a04 	vldr	s0, [r0, #16]
 8005ba0:	3210      	adds	r2, #16
 8005ba2:	ed53 6a04 	vldr	s13, [r3, #-16]
 8005ba6:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005baa:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005bae:	ed13 1a01 	vldr	s2, [r3, #-4]
 8005bb2:	ee62 3a26 	vmul.f32	s7, s4, s13
 8005bb6:	ee22 4aa6 	vmul.f32	s8, s5, s13
 8005bba:	ee61 0aa6 	vmul.f32	s1, s3, s13
 8005bbe:	edd2 1a01 	vldr	s3, [r2, #4]
 8005bc2:	ee66 6a80 	vmul.f32	s13, s13, s0
 8005bc6:	ee22 3a07 	vmul.f32	s6, s4, s14
 8005bca:	ee33 5a85 	vadd.f32	s10, s7, s10
 8005bce:	ee74 5a25 	vadd.f32	s11, s8, s11
 8005bd2:	ee62 3a87 	vmul.f32	s7, s5, s14
 8005bd6:	ee20 4a07 	vmul.f32	s8, s0, s14
 8005bda:	ee70 4aa4 	vadd.f32	s9, s1, s9
 8005bde:	ee36 6a86 	vadd.f32	s12, s13, s12
 8005be2:	ed92 2a02 	vldr	s4, [r2, #8]
 8005be6:	ee27 7a21 	vmul.f32	s14, s14, s3
 8005bea:	ee73 3a85 	vadd.f32	s7, s7, s10
 8005bee:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005bf2:	ee20 5a27 	vmul.f32	s10, s0, s15
 8005bf6:	ee33 3a24 	vadd.f32	s6, s6, s9
 8005bfa:	ee34 4a25 	vadd.f32	s8, s8, s11
 8005bfe:	ee62 4aa7 	vmul.f32	s9, s5, s15
 8005c02:	ee61 5aa7 	vmul.f32	s11, s3, s15
 8005c06:	edd2 2a03 	vldr	s5, [r2, #12]
 8005c0a:	ee67 7a82 	vmul.f32	s15, s15, s4
 8005c0e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005c12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c16:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005c1a:	ee20 0a01 	vmul.f32	s0, s0, s2
 8005c1e:	ee61 3a81 	vmul.f32	s7, s3, s2
 8005c22:	ee75 5a84 	vadd.f32	s11, s11, s8
 8005c26:	ee22 7a01 	vmul.f32	s14, s4, s2
 8005c2a:	ee21 6a22 	vmul.f32	s12, s2, s5
 8005c2e:	3901      	subs	r1, #1
 8005c30:	f103 0310 	add.w	r3, r3, #16
 8005c34:	ee70 4a24 	vadd.f32	s9, s0, s9
 8005c38:	ee33 5a85 	vadd.f32	s10, s7, s10
 8005c3c:	ee77 5a25 	vadd.f32	s11, s14, s11
 8005c40:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005c44:	4610      	mov	r0, r2
 8005c46:	d1a9      	bne.n	8005b9c <arm_correlate_f32+0x184>
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	b3f3      	cbz	r3, 8005cca <arm_correlate_f32+0x2b2>
 8005c4c:	edd5 7a00 	vldr	s15, [r5]
 8005c50:	ed9b 4a00 	vldr	s8, [fp]
 8005c54:	ee61 6aa7 	vmul.f32	s13, s3, s15
 8005c58:	ee62 3a27 	vmul.f32	s7, s4, s15
 8005c5c:	ee22 7aa7 	vmul.f32	s14, s5, s15
 8005c60:	ee64 7a27 	vmul.f32	s15, s8, s15
 8005c64:	ee74 4aa6 	vadd.f32	s9, s9, s13
 8005c68:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005c6c:	ee75 5a87 	vadd.f32	s11, s11, s14
 8005c70:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005c74:	b34e      	cbz	r6, 8005cca <arm_correlate_f32+0x2b2>
 8005c76:	edd5 7a01 	vldr	s15, [r5, #4]
 8005c7a:	eddb 6a01 	vldr	s13, [fp, #4]
 8005c7e:	ee22 7a27 	vmul.f32	s14, s4, s15
 8005c82:	ee22 3aa7 	vmul.f32	s6, s5, s15
 8005c86:	ee67 3a84 	vmul.f32	s7, s15, s8
 8005c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c8e:	2e01      	cmp	r6, #1
 8005c90:	ee74 4a87 	vadd.f32	s9, s9, s14
 8005c94:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005c98:	ee75 5aa3 	vadd.f32	s11, s11, s7
 8005c9c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005ca0:	d013      	beq.n	8005cca <arm_correlate_f32+0x2b2>
 8005ca2:	ed95 7a02 	vldr	s14, [r5, #8]
 8005ca6:	eddb 3a02 	vldr	s7, [fp, #8]
 8005caa:	ee62 7a87 	vmul.f32	s15, s5, s14
 8005cae:	ee27 4a04 	vmul.f32	s8, s14, s8
 8005cb2:	ee67 6a26 	vmul.f32	s13, s14, s13
 8005cb6:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005cba:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8005cbe:	ee35 5a04 	vadd.f32	s10, s10, s8
 8005cc2:	ee75 5aa6 	vadd.f32	s11, s11, s13
 8005cc6:	ee36 6a07 	vadd.f32	s12, s12, s14
 8005cca:	f108 0810 	add.w	r8, r8, #16
 8005cce:	eb09 020e 	add.w	r2, r9, lr
 8005cd2:	eb0a 030e 	add.w	r3, sl, lr
 8005cd6:	4547      	cmp	r7, r8
 8005cd8:	edc9 4a00 	vstr	s9, [r9]
 8005cdc:	f10b 0b10 	add.w	fp, fp, #16
 8005ce0:	ed82 5a00 	vstr	s10, [r2]
 8005ce4:	44a1      	add	r9, r4
 8005ce6:	edca 5a00 	vstr	s11, [sl]
 8005cea:	ed83 6a00 	vstr	s12, [r3]
 8005cee:	44a2      	add	sl, r4
 8005cf0:	f47f af3d 	bne.w	8005b6e <arm_correlate_f32+0x156>
 8005cf4:	e9dd 7c07 	ldrd	r7, ip, [sp, #28]
 8005cf8:	e9dd 6009 	ldrd	r6, r0, [sp, #36]	; 0x24
 8005cfc:	9b03      	ldr	r3, [sp, #12]
 8005cfe:	9c05      	ldr	r4, [sp, #20]
 8005d00:	9904      	ldr	r1, [sp, #16]
 8005d02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d04:	fb04 cc03 	mla	ip, r4, r3, ip
 8005d08:	4401      	add	r1, r0
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	460d      	mov	r5, r1
 8005d0e:	9303      	str	r3, [sp, #12]
 8005d10:	9b02      	ldr	r3, [sp, #8]
 8005d12:	f013 0303 	ands.w	r3, r3, #3
 8005d16:	9301      	str	r3, [sp, #4]
 8005d18:	d071      	beq.n	8005dfe <arm_correlate_f32+0x3e6>
 8005d1a:	9903      	ldr	r1, [sp, #12]
 8005d1c:	9205      	str	r2, [sp, #20]
 8005d1e:	f007 0403 	and.w	r4, r7, #3
 8005d22:	ea4f 0b97 	mov.w	fp, r7, lsr #2
 8005d26:	1c4f      	adds	r7, r1, #1
 8005d28:	1859      	adds	r1, r3, r1
 8005d2a:	1d03      	adds	r3, r0, #4
 8005d2c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005d30:	9400      	str	r4, [sp, #0]
 8005d32:	f102 0110 	add.w	r1, r2, #16
 8005d36:	ea4f 1a0b 	mov.w	sl, fp, lsl #4
 8005d3a:	3c01      	subs	r4, #1
 8005d3c:	e9cd 6003 	strd	r6, r0, [sp, #12]
 8005d40:	eb02 090a 	add.w	r9, r2, sl
 8005d44:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8005d48:	46e0      	mov	r8, ip
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	460e      	mov	r6, r1
 8005d4e:	4622      	mov	r2, r4
 8005d50:	ed5f 7a6f 	vldr	s15, [pc, #-444]	; 8005b98 <arm_correlate_f32+0x180>
 8005d54:	f105 0110 	add.w	r1, r5, #16
 8005d58:	4633      	mov	r3, r6
 8005d5a:	465c      	mov	r4, fp
 8005d5c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005d60:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005d64:	ed11 6a03 	vldr	s12, [r1, #-12]
 8005d68:	ed13 4a03 	vldr	s8, [r3, #-12]
 8005d6c:	ed51 6a02 	vldr	s13, [r1, #-8]
 8005d70:	ed53 4a02 	vldr	s9, [r3, #-8]
 8005d74:	ed51 5a01 	vldr	s11, [r1, #-4]
 8005d78:	ed13 5a01 	vldr	s10, [r3, #-4]
 8005d7c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005d80:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d88:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8005d8c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005d90:	ee65 6a85 	vmul.f32	s13, s11, s10
 8005d94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d98:	3c01      	subs	r4, #1
 8005d9a:	f101 0110 	add.w	r1, r1, #16
 8005d9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da2:	f103 0310 	add.w	r3, r3, #16
 8005da6:	d1d9      	bne.n	8005d5c <arm_correlate_f32+0x344>
 8005da8:	9b00      	ldr	r3, [sp, #0]
 8005daa:	4455      	add	r5, sl
 8005dac:	b1d3      	cbz	r3, 8005de4 <arm_correlate_f32+0x3cc>
 8005dae:	ed99 7a00 	vldr	s14, [r9]
 8005db2:	edd5 6a00 	vldr	s13, [r5]
 8005db6:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005dba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005dbe:	b18a      	cbz	r2, 8005de4 <arm_correlate_f32+0x3cc>
 8005dc0:	ed99 7a01 	vldr	s14, [r9, #4]
 8005dc4:	edd5 6a01 	vldr	s13, [r5, #4]
 8005dc8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005dcc:	2a01      	cmp	r2, #1
 8005dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005dd2:	d007      	beq.n	8005de4 <arm_correlate_f32+0x3cc>
 8005dd4:	ed95 7a02 	vldr	s14, [r5, #8]
 8005dd8:	edd9 6a02 	vldr	s13, [r9, #8]
 8005ddc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005de0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005de4:	463d      	mov	r5, r7
 8005de6:	3704      	adds	r7, #4
 8005de8:	42b8      	cmp	r0, r7
 8005dea:	edc8 7a00 	vstr	s15, [r8]
 8005dee:	44f0      	add	r8, lr
 8005df0:	d1ae      	bne.n	8005d50 <arm_correlate_f32+0x338>
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	9a05      	ldr	r2, [sp, #20]
 8005df6:	e9dd 6003 	ldrd	r6, r0, [sp, #12]
 8005dfa:	fb0e cc03 	mla	ip, lr, r3, ip
 8005dfe:	9b02      	ldr	r3, [sp, #8]
 8005e00:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8005e04:	08b5      	lsrs	r5, r6, #2
 8005e06:	ed5f 5a9c 	vldr	s11, [pc, #-624]	; 8005b98 <arm_correlate_f32+0x180>
 8005e0a:	f000 80ac 	beq.w	8005f66 <arm_correlate_f32+0x54e>
 8005e0e:	f100 0110 	add.w	r1, r0, #16
 8005e12:	f102 0310 	add.w	r3, r2, #16
 8005e16:	462c      	mov	r4, r5
 8005e18:	ed51 6a04 	vldr	s13, [r1, #-16]
 8005e1c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005e20:	ed11 7a03 	vldr	s14, [r1, #-12]
 8005e24:	ed13 4a03 	vldr	s8, [r3, #-12]
 8005e28:	ed51 7a02 	vldr	s15, [r1, #-8]
 8005e2c:	ed53 4a02 	vldr	s9, [r3, #-8]
 8005e30:	ed11 6a01 	vldr	s12, [r1, #-4]
 8005e34:	ed13 5a01 	vldr	s10, [r3, #-4]
 8005e38:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005e3c:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005e40:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8005e44:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8005e48:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005e4c:	ee66 6a05 	vmul.f32	s13, s12, s10
 8005e50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e54:	3c01      	subs	r4, #1
 8005e56:	f101 0110 	add.w	r1, r1, #16
 8005e5a:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8005e5e:	f103 0310 	add.w	r3, r3, #16
 8005e62:	d1d9      	bne.n	8005e18 <arm_correlate_f32+0x400>
 8005e64:	012d      	lsls	r5, r5, #4
 8005e66:	1941      	adds	r1, r0, r5
 8005e68:	4415      	add	r5, r2
 8005e6a:	f016 0303 	ands.w	r3, r6, #3
 8005e6e:	d01b      	beq.n	8005ea8 <arm_correlate_f32+0x490>
 8005e70:	edd5 7a00 	vldr	s15, [r5]
 8005e74:	ed91 7a00 	vldr	s14, [r1]
 8005e78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005e82:	d011      	beq.n	8005ea8 <arm_correlate_f32+0x490>
 8005e84:	edd5 7a01 	vldr	s15, [r5, #4]
 8005e88:	ed91 7a01 	vldr	s14, [r1, #4]
 8005e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005e96:	d007      	beq.n	8005ea8 <arm_correlate_f32+0x490>
 8005e98:	edd1 7a02 	vldr	s15, [r1, #8]
 8005e9c:	ed95 7a02 	vldr	s14, [r5, #8]
 8005ea0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ea4:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005ea8:	3e01      	subs	r6, #1
 8005eaa:	edcc 5a00 	vstr	s11, [ip]
 8005eae:	f100 0004 	add.w	r0, r0, #4
 8005eb2:	44f4      	add	ip, lr
 8005eb4:	d1a6      	bne.n	8005e04 <arm_correlate_f32+0x3ec>
 8005eb6:	b00d      	add	sp, #52	; 0x34
 8005eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ebc:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8005ec0:	4606      	mov	r6, r0
 8005ec2:	3c02      	subs	r4, #2
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005ec8:	440c      	add	r4, r1
 8005eca:	460d      	mov	r5, r1
 8005ecc:	eb02 0c84 	add.w	ip, r2, r4, lsl #2
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4632      	mov	r2, r6
 8005ed4:	f06f 0e03 	mvn.w	lr, #3
 8005ed8:	462b      	mov	r3, r5
 8005eda:	e5aa      	b.n	8005a32 <arm_correlate_f32+0x1a>
 8005edc:	9902      	ldr	r1, [sp, #8]
 8005ede:	2900      	cmp	r1, #0
 8005ee0:	d090      	beq.n	8005e04 <arm_correlate_f32+0x3ec>
 8005ee2:	9902      	ldr	r1, [sp, #8]
 8005ee4:	ed1f 6ad4 	vldr	s12, [pc, #-848]	; 8005b98 <arm_correlate_f32+0x180>
 8005ee8:	ea4f 0881 	mov.w	r8, r1, lsl #2
 8005eec:	eb00 0708 	add.w	r7, r0, r8
 8005ef0:	4601      	mov	r1, r0
 8005ef2:	4665      	mov	r5, ip
 8005ef4:	e020      	b.n	8005f38 <arm_correlate_f32+0x520>
 8005ef6:	edd2 7a00 	vldr	s15, [r2]
 8005efa:	ecb4 7a01 	vldmia	r4!, {s14}
 8005efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f02:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005f06:	b18e      	cbz	r6, 8005f2c <arm_correlate_f32+0x514>
 8005f08:	ed92 7a01 	vldr	s14, [r2, #4]
 8005f0c:	edd1 6a01 	vldr	s13, [r1, #4]
 8005f10:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005f1a:	d007      	beq.n	8005f2c <arm_correlate_f32+0x514>
 8005f1c:	ed91 7a02 	vldr	s14, [r1, #8]
 8005f20:	edd2 6a02 	vldr	s13, [r2, #8]
 8005f24:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005f28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005f2c:	42bc      	cmp	r4, r7
 8005f2e:	edc5 7a00 	vstr	s15, [r5]
 8005f32:	4621      	mov	r1, r4
 8005f34:	4475      	add	r5, lr
 8005f36:	d00b      	beq.n	8005f50 <arm_correlate_f32+0x538>
 8005f38:	460c      	mov	r4, r1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1db      	bne.n	8005ef6 <arm_correlate_f32+0x4de>
 8005f3e:	1d0c      	adds	r4, r1, #4
 8005f40:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8005f80 <arm_correlate_f32+0x568>
 8005f44:	42bc      	cmp	r4, r7
 8005f46:	edc5 7a00 	vstr	s15, [r5]
 8005f4a:	4621      	mov	r1, r4
 8005f4c:	4475      	add	r5, lr
 8005f4e:	d1f3      	bne.n	8005f38 <arm_correlate_f32+0x520>
 8005f50:	9b02      	ldr	r3, [sp, #8]
 8005f52:	4440      	add	r0, r8
 8005f54:	fb0e cc03 	mla	ip, lr, r3, ip
 8005f58:	2e00      	cmp	r6, #0
 8005f5a:	d0ac      	beq.n	8005eb6 <arm_correlate_f32+0x49e>
 8005f5c:	08b5      	lsrs	r5, r6, #2
 8005f5e:	eddf 5a08 	vldr	s11, [pc, #32]	; 8005f80 <arm_correlate_f32+0x568>
 8005f62:	f47f af54 	bne.w	8005e0e <arm_correlate_f32+0x3f6>
 8005f66:	4615      	mov	r5, r2
 8005f68:	4601      	mov	r1, r0
 8005f6a:	e77e      	b.n	8005e6a <arm_correlate_f32+0x452>
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	e6cf      	b.n	8005d10 <arm_correlate_f32+0x2f8>
 8005f70:	9902      	ldr	r1, [sp, #8]
 8005f72:	2900      	cmp	r1, #0
 8005f74:	d1b5      	bne.n	8005ee2 <arm_correlate_f32+0x4ca>
 8005f76:	e79e      	b.n	8005eb6 <arm_correlate_f32+0x49e>
 8005f78:	eddf 7a01 	vldr	s15, [pc, #4]	; 8005f80 <arm_correlate_f32+0x568>
 8005f7c:	4605      	mov	r5, r0
 8005f7e:	e5c7      	b.n	8005b10 <arm_correlate_f32+0xf8>
 8005f80:	00000000 	.word	0x00000000

08005f84 <arm_conv_f32>:
 8005f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f88:	b08b      	sub	sp, #44	; 0x2c
 8005f8a:	4299      	cmp	r1, r3
 8005f8c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005f8e:	d205      	bcs.n	8005f9c <arm_conv_f32+0x18>
 8005f90:	4606      	mov	r6, r0
 8005f92:	460c      	mov	r4, r1
 8005f94:	4610      	mov	r0, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	4632      	mov	r2, r6
 8005f9a:	4623      	mov	r3, r4
 8005f9c:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
 8005fa0:	3101      	adds	r1, #1
 8005fa2:	1ac9      	subs	r1, r1, r3
 8005fa4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fa8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8005fac:	9101      	str	r1, [sp, #4]
 8005fae:	1e59      	subs	r1, r3, #1
 8005fb0:	eb02 070b 	add.w	r7, r2, fp
 8005fb4:	f000 8277 	beq.w	80064a6 <arm_conv_f32+0x522>
 8005fb8:	eddf 7aaf 	vldr	s15, [pc, #700]	; 8006278 <arm_conv_f32+0x2f4>
 8005fbc:	f102 0904 	add.w	r9, r2, #4
 8005fc0:	46aa      	mov	sl, r5
 8005fc2:	4680      	mov	r8, r0
 8005fc4:	2401      	movs	r4, #1
 8005fc6:	f014 0603 	ands.w	r6, r4, #3
 8005fca:	d01b      	beq.n	8006004 <arm_conv_f32+0x80>
 8005fcc:	ed92 7a00 	vldr	s14, [r2]
 8005fd0:	edd8 6a00 	vldr	s13, [r8]
 8005fd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005fd8:	3e01      	subs	r6, #1
 8005fda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005fde:	d011      	beq.n	8006004 <arm_conv_f32+0x80>
 8005fe0:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005fe4:	edd8 6a01 	vldr	s13, [r8, #4]
 8005fe8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005fec:	2e01      	cmp	r6, #1
 8005fee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ff2:	d007      	beq.n	8006004 <arm_conv_f32+0x80>
 8005ff4:	ed98 7a02 	vldr	s14, [r8, #8]
 8005ff8:	ed52 6a02 	vldr	s13, [r2, #-8]
 8005ffc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006000:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006004:	3401      	adds	r4, #1
 8006006:	42a3      	cmp	r3, r4
 8006008:	ecea 7a01 	vstmia	sl!, {s15}
 800600c:	464a      	mov	r2, r9
 800600e:	d03a      	beq.n	8006086 <arm_conv_f32+0x102>
 8006010:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 8006014:	f000 824c 	beq.w	80064b0 <arm_conv_f32+0x52c>
 8006018:	f100 0210 	add.w	r2, r0, #16
 800601c:	ea4f 180e 	mov.w	r8, lr, lsl #4
 8006020:	eddf 7a95 	vldr	s15, [pc, #596]	; 8006278 <arm_conv_f32+0x2f4>
 8006024:	eb02 0c08 	add.w	ip, r2, r8
 8006028:	f1a9 0610 	sub.w	r6, r9, #16
 800602c:	ed12 7a04 	vldr	s14, [r2, #-16]
 8006030:	edd6 3a04 	vldr	s7, [r6, #16]
 8006034:	ed12 6a03 	vldr	s12, [r2, #-12]
 8006038:	ed96 4a03 	vldr	s8, [r6, #12]
 800603c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8006040:	edd6 4a02 	vldr	s9, [r6, #8]
 8006044:	ed52 5a01 	vldr	s11, [r2, #-4]
 8006048:	ed96 5a01 	vldr	s10, [r6, #4]
 800604c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006050:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006058:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800605c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006060:	ee65 6a85 	vmul.f32	s13, s11, s10
 8006064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006068:	3210      	adds	r2, #16
 800606a:	4594      	cmp	ip, r2
 800606c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006070:	f1a6 0610 	sub.w	r6, r6, #16
 8006074:	d1da      	bne.n	800602c <arm_conv_f32+0xa8>
 8006076:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 800607a:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 800607e:	4480      	add	r8, r0
 8006080:	f109 0904 	add.w	r9, r9, #4
 8006084:	e79f      	b.n	8005fc6 <arm_conv_f32+0x42>
 8006086:	2b03      	cmp	r3, #3
 8006088:	445d      	add	r5, fp
 800608a:	f240 80e9 	bls.w	8006260 <arm_conv_f32+0x2dc>
 800608e:	9b01      	ldr	r3, [sp, #4]
 8006090:	089a      	lsrs	r2, r3, #2
 8006092:	9202      	str	r2, [sp, #8]
 8006094:	f000 8203 	beq.w	800649e <arm_conv_f32+0x51a>
 8006098:	ea4f 0894 	mov.w	r8, r4, lsr #2
 800609c:	ea4f 1308 	mov.w	r3, r8, lsl #4
 80060a0:	0112      	lsls	r2, r2, #4
 80060a2:	f004 0603 	and.w	r6, r4, #3
 80060a6:	9203      	str	r2, [sp, #12]
 80060a8:	f1a3 0a10 	sub.w	sl, r3, #16
 80060ac:	f1a3 020c 	sub.w	r2, r3, #12
 80060b0:	3b08      	subs	r3, #8
 80060b2:	9204      	str	r2, [sp, #16]
 80060b4:	9305      	str	r3, [sp, #20]
 80060b6:	f106 39ff 	add.w	r9, r6, #4294967295
 80060ba:	e9cd 7008 	strd	r7, r0, [sp, #32]
 80060be:	9a03      	ldr	r2, [sp, #12]
 80060c0:	f100 0c1c 	add.w	ip, r0, #28
 80060c4:	e9cd 4106 	strd	r4, r1, [sp, #24]
 80060c8:	464c      	mov	r4, r9
 80060ca:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 80060ce:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 80060d2:	f1a7 0310 	sub.w	r3, r7, #16
 80060d6:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 80060da:	eb05 0b02 	add.w	fp, r5, r2
 80060de:	461f      	mov	r7, r3
 80060e0:	3510      	adds	r5, #16
 80060e2:	ed9f 6a65 	vldr	s12, [pc, #404]	; 8006278 <arm_conv_f32+0x2f4>
 80060e6:	ed1c 1a07 	vldr	s2, [ip, #-28]	; 0xffffffe4
 80060ea:	ed5c 1a06 	vldr	s3, [ip, #-24]	; 0xffffffe8
 80060ee:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 80060f2:	eeb0 5a46 	vmov.f32	s10, s12
 80060f6:	eef0 4a46 	vmov.f32	s9, s12
 80060fa:	eef0 5a46 	vmov.f32	s11, s12
 80060fe:	463a      	mov	r2, r7
 8006100:	4663      	mov	r3, ip
 8006102:	4641      	mov	r1, r8
 8006104:	edd2 6a04 	vldr	s13, [r2, #16]
 8006108:	ed13 0a04 	vldr	s0, [r3, #-16]
 800610c:	ed92 7a03 	vldr	s14, [r2, #12]
 8006110:	edd2 7a02 	vldr	s15, [r2, #8]
 8006114:	edd2 0a01 	vldr	s1, [r2, #4]
 8006118:	ee21 3aa6 	vmul.f32	s6, s3, s13
 800611c:	ee62 3a26 	vmul.f32	s7, s4, s13
 8006120:	ee61 2a26 	vmul.f32	s5, s2, s13
 8006124:	ed13 1a03 	vldr	s2, [r3, #-12]
 8006128:	ee66 6a80 	vmul.f32	s13, s13, s0
 800612c:	ee21 4a87 	vmul.f32	s8, s3, s14
 8006130:	ee73 4a24 	vadd.f32	s9, s6, s9
 8006134:	ee33 5a85 	vadd.f32	s10, s7, s10
 8006138:	ee22 3a07 	vmul.f32	s6, s4, s14
 800613c:	ed53 1a02 	vldr	s3, [r3, #-8]
 8006140:	ee72 2aa5 	vadd.f32	s5, s5, s11
 8006144:	ee36 6a86 	vadd.f32	s12, s13, s12
 8006148:	ee60 3a07 	vmul.f32	s7, s0, s14
 800614c:	ee27 7a01 	vmul.f32	s14, s14, s2
 8006150:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006154:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006158:	ee74 2a22 	vadd.f32	s5, s8, s5
 800615c:	ee60 4a27 	vmul.f32	s9, s0, s15
 8006160:	ee22 4a27 	vmul.f32	s8, s4, s15
 8006164:	ee73 3a85 	vadd.f32	s7, s7, s10
 8006168:	ed13 2a01 	vldr	s4, [r3, #-4]
 800616c:	ee21 5a27 	vmul.f32	s10, s2, s15
 8006170:	ee67 7aa1 	vmul.f32	s15, s15, s3
 8006174:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006178:	ee77 7a87 	vadd.f32	s15, s15, s14
 800617c:	ee34 4a22 	vadd.f32	s8, s8, s5
 8006180:	ee60 5a20 	vmul.f32	s11, s0, s1
 8006184:	ee21 3a20 	vmul.f32	s6, s2, s1
 8006188:	ee35 5a23 	vadd.f32	s10, s10, s7
 800618c:	ee21 7aa0 	vmul.f32	s14, s3, s1
 8006190:	ee20 6a82 	vmul.f32	s12, s1, s4
 8006194:	3901      	subs	r1, #1
 8006196:	f1a2 0210 	sub.w	r2, r2, #16
 800619a:	ee75 5a84 	vadd.f32	s11, s11, s8
 800619e:	ee73 4a24 	vadd.f32	s9, s6, s9
 80061a2:	ee37 5a05 	vadd.f32	s10, s14, s10
 80061a6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80061aa:	f103 0310 	add.w	r3, r3, #16
 80061ae:	d1a9      	bne.n	8006104 <arm_conv_f32+0x180>
 80061b0:	eb0a 030c 	add.w	r3, sl, ip
 80061b4:	2e00      	cmp	r6, #0
 80061b6:	d042      	beq.n	800623e <arm_conv_f32+0x2ba>
 80061b8:	edde 7a00 	vldr	s15, [lr]
 80061bc:	ed93 4a00 	vldr	s8, [r3]
 80061c0:	ee61 6a27 	vmul.f32	s13, s2, s15
 80061c4:	ee61 3aa7 	vmul.f32	s7, s3, s15
 80061c8:	ee22 7a27 	vmul.f32	s14, s4, s15
 80061cc:	ee64 7a27 	vmul.f32	s15, s8, s15
 80061d0:	ee75 5aa6 	vadd.f32	s11, s11, s13
 80061d4:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80061d8:	ee35 5a07 	vadd.f32	s10, s10, s14
 80061dc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80061e0:	eb09 030c 	add.w	r3, r9, ip
 80061e4:	b35c      	cbz	r4, 800623e <arm_conv_f32+0x2ba>
 80061e6:	ed5e 7a01 	vldr	s15, [lr, #-4]
 80061ea:	edd3 6a00 	vldr	s13, [r3]
 80061ee:	ee21 7aa7 	vmul.f32	s14, s3, s15
 80061f2:	ee22 3a27 	vmul.f32	s6, s4, s15
 80061f6:	ee67 3a84 	vmul.f32	s7, s15, s8
 80061fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061fe:	2c01      	cmp	r4, #1
 8006200:	ee75 5a87 	vadd.f32	s11, s11, s14
 8006204:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006208:	ee35 5a23 	vadd.f32	s10, s10, s7
 800620c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006210:	eb00 030c 	add.w	r3, r0, ip
 8006214:	d013      	beq.n	800623e <arm_conv_f32+0x2ba>
 8006216:	ed1e 7a02 	vldr	s14, [lr, #-8]
 800621a:	edd3 3a00 	vldr	s7, [r3]
 800621e:	ee62 7a07 	vmul.f32	s15, s4, s14
 8006222:	ee27 4a04 	vmul.f32	s8, s14, s8
 8006226:	ee67 6a26 	vmul.f32	s13, s14, s13
 800622a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800622e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8006232:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006236:	ee35 5a26 	vadd.f32	s10, s10, s13
 800623a:	ee36 6a07 	vadd.f32	s12, s12, s14
 800623e:	45ab      	cmp	fp, r5
 8006240:	ed45 5a04 	vstr	s11, [r5, #-16]
 8006244:	ed45 4a03 	vstr	s9, [r5, #-12]
 8006248:	ed05 5a02 	vstr	s10, [r5, #-8]
 800624c:	ed05 6a01 	vstr	s12, [r5, #-4]
 8006250:	f10c 0c10 	add.w	ip, ip, #16
 8006254:	f105 0310 	add.w	r3, r5, #16
 8006258:	f000 809e 	beq.w	8006398 <arm_conv_f32+0x414>
 800625c:	461d      	mov	r5, r3
 800625e:	e740      	b.n	80060e2 <arm_conv_f32+0x15e>
 8006260:	9a01      	ldr	r2, [sp, #4]
 8006262:	46ac      	mov	ip, r5
 8006264:	2a00      	cmp	r2, #0
 8006266:	d037      	beq.n	80062d8 <arm_conv_f32+0x354>
 8006268:	9a01      	ldr	r2, [sp, #4]
 800626a:	ed9f 6a03 	vldr	s12, [pc, #12]	; 8006278 <arm_conv_f32+0x2f4>
 800626e:	0096      	lsls	r6, r2, #2
 8006270:	eb05 0c06 	add.w	ip, r5, r6
 8006274:	4604      	mov	r4, r0
 8006276:	e021      	b.n	80062bc <arm_conv_f32+0x338>
 8006278:	00000000 	.word	0x00000000
 800627c:	edd7 7a00 	vldr	s15, [r7]
 8006280:	ecb2 7a01 	vldmia	r2!, {s14}
 8006284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006288:	ee77 7a86 	vadd.f32	s15, s15, s12
 800628c:	b189      	cbz	r1, 80062b2 <arm_conv_f32+0x32e>
 800628e:	ed17 7a01 	vldr	s14, [r7, #-4]
 8006292:	edd4 6a01 	vldr	s13, [r4, #4]
 8006296:	ee27 7a26 	vmul.f32	s14, s14, s13
 800629a:	2b02      	cmp	r3, #2
 800629c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062a0:	d007      	beq.n	80062b2 <arm_conv_f32+0x32e>
 80062a2:	ed94 7a02 	vldr	s14, [r4, #8]
 80062a6:	ed57 6a02 	vldr	s13, [r7, #-8]
 80062aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 80062ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062b2:	ece5 7a01 	vstmia	r5!, {s15}
 80062b6:	4565      	cmp	r5, ip
 80062b8:	4614      	mov	r4, r2
 80062ba:	d00a      	beq.n	80062d2 <arm_conv_f32+0x34e>
 80062bc:	4622      	mov	r2, r4
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1dc      	bne.n	800627c <arm_conv_f32+0x2f8>
 80062c2:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 8006278 <arm_conv_f32+0x2f4>
 80062c6:	ece5 7a01 	vstmia	r5!, {s15}
 80062ca:	1d22      	adds	r2, r4, #4
 80062cc:	4565      	cmp	r5, ip
 80062ce:	4614      	mov	r4, r2
 80062d0:	d1f4      	bne.n	80062bc <arm_conv_f32+0x338>
 80062d2:	4430      	add	r0, r6
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d059      	beq.n	800638c <arm_conv_f32+0x408>
 80062d8:	088d      	lsrs	r5, r1, #2
 80062da:	ed5f 5a19 	vldr	s11, [pc, #-100]	; 8006278 <arm_conv_f32+0x2f4>
 80062de:	d058      	beq.n	8006392 <arm_conv_f32+0x40e>
 80062e0:	f100 0210 	add.w	r2, r0, #16
 80062e4:	f1a7 0310 	sub.w	r3, r7, #16
 80062e8:	462c      	mov	r4, r5
 80062ea:	ed52 6a04 	vldr	s13, [r2, #-16]
 80062ee:	edd3 3a04 	vldr	s7, [r3, #16]
 80062f2:	ed12 7a03 	vldr	s14, [r2, #-12]
 80062f6:	ed93 4a03 	vldr	s8, [r3, #12]
 80062fa:	ed52 7a02 	vldr	s15, [r2, #-8]
 80062fe:	edd3 4a02 	vldr	s9, [r3, #8]
 8006302:	ed12 6a01 	vldr	s12, [r2, #-4]
 8006306:	ed93 5a01 	vldr	s10, [r3, #4]
 800630a:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800630e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006312:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8006316:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800631a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800631e:	ee66 6a05 	vmul.f32	s13, s12, s10
 8006322:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006326:	3c01      	subs	r4, #1
 8006328:	f102 0210 	add.w	r2, r2, #16
 800632c:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8006330:	f1a3 0310 	sub.w	r3, r3, #16
 8006334:	d1d9      	bne.n	80062ea <arm_conv_f32+0x366>
 8006336:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 800633a:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 800633e:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 8006342:	f011 0203 	ands.w	r2, r1, #3
 8006346:	d01b      	beq.n	8006380 <arm_conv_f32+0x3fc>
 8006348:	edd3 7a00 	vldr	s15, [r3]
 800634c:	ed95 7a00 	vldr	s14, [r5]
 8006350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006354:	3a01      	subs	r2, #1
 8006356:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800635a:	d011      	beq.n	8006380 <arm_conv_f32+0x3fc>
 800635c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006360:	ed95 7a01 	vldr	s14, [r5, #4]
 8006364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006368:	2a01      	cmp	r2, #1
 800636a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800636e:	d007      	beq.n	8006380 <arm_conv_f32+0x3fc>
 8006370:	edd5 7a02 	vldr	s15, [r5, #8]
 8006374:	ed13 7a02 	vldr	s14, [r3, #-8]
 8006378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800637c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8006380:	3901      	subs	r1, #1
 8006382:	ecec 5a01 	vstmia	ip!, {s11}
 8006386:	f100 0004 	add.w	r0, r0, #4
 800638a:	d1a5      	bne.n	80062d8 <arm_conv_f32+0x354>
 800638c:	b00b      	add	sp, #44	; 0x2c
 800638e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006392:	463b      	mov	r3, r7
 8006394:	4605      	mov	r5, r0
 8006396:	e7d4      	b.n	8006342 <arm_conv_f32+0x3be>
 8006398:	9b02      	ldr	r3, [sp, #8]
 800639a:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	9302      	str	r3, [sp, #8]
 80063a2:	9b03      	ldr	r3, [sp, #12]
 80063a4:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 80063a8:	4403      	add	r3, r0
 80063aa:	465d      	mov	r5, fp
 80063ac:	469e      	mov	lr, r3
 80063ae:	9b01      	ldr	r3, [sp, #4]
 80063b0:	f013 0c03 	ands.w	ip, r3, #3
 80063b4:	d075      	beq.n	80064a2 <arm_conv_f32+0x51e>
 80063b6:	9b02      	ldr	r3, [sp, #8]
 80063b8:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 80063bc:	f004 0403 	and.w	r4, r4, #3
 80063c0:	f104 3bff 	add.w	fp, r4, #4294967295
 80063c4:	f103 0801 	add.w	r8, r3, #1
 80063c8:	ea4f 130a 	mov.w	r3, sl, lsl #4
 80063cc:	e9cd 7002 	strd	r7, r0, [sp, #8]
 80063d0:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 80063d4:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80063d8:	f1a7 0210 	sub.w	r2, r7, #16
 80063dc:	4618      	mov	r0, r3
 80063de:	465b      	mov	r3, fp
 80063e0:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 80063e4:	468b      	mov	fp, r1
 80063e6:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 80063ea:	4621      	mov	r1, r4
 80063ec:	4617      	mov	r7, r2
 80063ee:	461c      	mov	r4, r3
 80063f0:	ed5f 7a5f 	vldr	s15, [pc, #-380]	; 8006278 <arm_conv_f32+0x2f4>
 80063f4:	f10e 0210 	add.w	r2, lr, #16
 80063f8:	463b      	mov	r3, r7
 80063fa:	4656      	mov	r6, sl
 80063fc:	ed12 7a04 	vldr	s14, [r2, #-16]
 8006400:	edd3 3a04 	vldr	s7, [r3, #16]
 8006404:	ed12 6a03 	vldr	s12, [r2, #-12]
 8006408:	ed93 4a03 	vldr	s8, [r3, #12]
 800640c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8006410:	edd3 4a02 	vldr	s9, [r3, #8]
 8006414:	ed52 5a01 	vldr	s11, [r2, #-4]
 8006418:	ed93 5a01 	vldr	s10, [r3, #4]
 800641c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006420:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006428:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800642c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006430:	ee65 6a85 	vmul.f32	s13, s11, s10
 8006434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006438:	3e01      	subs	r6, #1
 800643a:	f102 0210 	add.w	r2, r2, #16
 800643e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006442:	f1a3 0310 	sub.w	r3, r3, #16
 8006446:	d1d9      	bne.n	80063fc <arm_conv_f32+0x478>
 8006448:	4486      	add	lr, r0
 800644a:	b1d1      	cbz	r1, 8006482 <arm_conv_f32+0x4fe>
 800644c:	ed99 7a00 	vldr	s14, [r9]
 8006450:	edde 6a00 	vldr	s13, [lr]
 8006454:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006458:	ee77 7a87 	vadd.f32	s15, s15, s14
 800645c:	b18c      	cbz	r4, 8006482 <arm_conv_f32+0x4fe>
 800645e:	ed19 7a01 	vldr	s14, [r9, #-4]
 8006462:	edde 6a01 	vldr	s13, [lr, #4]
 8006466:	ee27 7a26 	vmul.f32	s14, s14, s13
 800646a:	2c01      	cmp	r4, #1
 800646c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006470:	d007      	beq.n	8006482 <arm_conv_f32+0x4fe>
 8006472:	ed9e 7a02 	vldr	s14, [lr, #8]
 8006476:	ed59 6a02 	vldr	s13, [r9, #-8]
 800647a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800647e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006482:	ece5 7a01 	vstmia	r5!, {s15}
 8006486:	4565      	cmp	r5, ip
 8006488:	46c6      	mov	lr, r8
 800648a:	f108 0804 	add.w	r8, r8, #4
 800648e:	d1af      	bne.n	80063f0 <arm_conv_f32+0x46c>
 8006490:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 8006494:	4659      	mov	r1, fp
 8006496:	9b01      	ldr	r3, [sp, #4]
 8006498:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800649c:	e71c      	b.n	80062d8 <arm_conv_f32+0x354>
 800649e:	4686      	mov	lr, r0
 80064a0:	e785      	b.n	80063ae <arm_conv_f32+0x42a>
 80064a2:	46ac      	mov	ip, r5
 80064a4:	e7f7      	b.n	8006496 <arm_conv_f32+0x512>
 80064a6:	9a01      	ldr	r2, [sp, #4]
 80064a8:	2a00      	cmp	r2, #0
 80064aa:	f47f aedd 	bne.w	8006268 <arm_conv_f32+0x2e4>
 80064ae:	e76d      	b.n	800638c <arm_conv_f32+0x408>
 80064b0:	ed5f 7a8f 	vldr	s15, [pc, #-572]	; 8006278 <arm_conv_f32+0x2f4>
 80064b4:	4680      	mov	r8, r0
 80064b6:	e5e3      	b.n	8006080 <arm_conv_f32+0xfc>

080064b8 <arm_biquad_cascade_df1_init_f32>:
 80064b8:	b510      	push	{r4, lr}
 80064ba:	6082      	str	r2, [r0, #8]
 80064bc:	6001      	str	r1, [r0, #0]
 80064be:	4604      	mov	r4, r0
 80064c0:	010a      	lsls	r2, r1, #4
 80064c2:	4618      	mov	r0, r3
 80064c4:	2100      	movs	r1, #0
 80064c6:	f000 fa86 	bl	80069d6 <memset>
 80064ca:	6060      	str	r0, [r4, #4]
 80064cc:	bd10      	pop	{r4, pc}
 80064ce:	bf00      	nop

080064d0 <arm_biquad_cascade_df1_f32>:
 80064d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d4:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
 80064d8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80064dc:	f003 0e03 	and.w	lr, r3, #3
 80064e0:	ea4f 190c 	mov.w	r9, ip, lsl #4
 80064e4:	6807      	ldr	r7, [r0, #0]
 80064e6:	eb02 0a09 	add.w	sl, r2, r9
 80064ea:	f10e 38ff 	add.w	r8, lr, #4294967295
 80064ee:	3614      	adds	r6, #20
 80064f0:	3510      	adds	r5, #16
 80064f2:	ed16 4a05 	vldr	s8, [r6, #-20]	; 0xffffffec
 80064f6:	ed16 2a04 	vldr	s4, [r6, #-16]
 80064fa:	ed56 2a03 	vldr	s5, [r6, #-12]
 80064fe:	ed16 3a02 	vldr	s6, [r6, #-8]
 8006502:	ed56 3a01 	vldr	s7, [r6, #-4]
 8006506:	ed55 5a04 	vldr	s11, [r5, #-16]
 800650a:	ed15 5a03 	vldr	s10, [r5, #-12]
 800650e:	ed15 7a02 	vldr	s14, [r5, #-8]
 8006512:	ed55 7a01 	vldr	s15, [r5, #-4]
 8006516:	f1bc 0f00 	cmp.w	ip, #0
 800651a:	f000 80d4 	beq.w	80066c6 <arm_biquad_cascade_df1_f32+0x1f6>
 800651e:	f101 0010 	add.w	r0, r1, #16
 8006522:	f102 0310 	add.w	r3, r2, #16
 8006526:	4664      	mov	r4, ip
 8006528:	ed10 6a04 	vldr	s12, [r0, #-16]
 800652c:	ee62 4a25 	vmul.f32	s9, s4, s11
 8006530:	ee64 6a06 	vmul.f32	s13, s8, s12
 8006534:	ee22 5a85 	vmul.f32	s10, s5, s10
 8006538:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800653c:	ee63 4a07 	vmul.f32	s9, s6, s14
 8006540:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006544:	ee23 5aa7 	vmul.f32	s10, s7, s15
 8006548:	ee76 7aa4 	vadd.f32	s15, s13, s9
 800654c:	ee22 1a06 	vmul.f32	s2, s4, s12
 8006550:	ee77 7a85 	vadd.f32	s15, s15, s10
 8006554:	ee62 1aa5 	vmul.f32	s3, s5, s11
 8006558:	ed43 7a04 	vstr	s15, [r3, #-16]
 800655c:	ed50 4a03 	vldr	s9, [r0, #-12]
 8006560:	ee64 6a24 	vmul.f32	s13, s8, s9
 8006564:	ee23 5a27 	vmul.f32	s10, s6, s15
 8006568:	ee76 6a81 	vadd.f32	s13, s13, s2
 800656c:	ee63 5a87 	vmul.f32	s11, s7, s14
 8006570:	ee36 7aa1 	vadd.f32	s14, s13, s3
 8006574:	ee62 1a24 	vmul.f32	s3, s4, s9
 8006578:	ee37 7a05 	vadd.f32	s14, s14, s10
 800657c:	ee22 6a86 	vmul.f32	s12, s5, s12
 8006580:	ee37 7a25 	vadd.f32	s14, s14, s11
 8006584:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8006588:	ed03 7a03 	vstr	s14, [r3, #-12]
 800658c:	ed10 5a02 	vldr	s10, [r0, #-8]
 8006590:	ee64 5a05 	vmul.f32	s11, s8, s10
 8006594:	ee63 6a07 	vmul.f32	s13, s6, s14
 8006598:	ee75 5aa1 	vadd.f32	s11, s11, s3
 800659c:	ee62 1a05 	vmul.f32	s3, s4, s10
 80065a0:	ee75 5a86 	vadd.f32	s11, s11, s12
 80065a4:	ee62 4aa4 	vmul.f32	s9, s5, s9
 80065a8:	ee75 5aa6 	vadd.f32	s11, s11, s13
 80065ac:	ee23 7a87 	vmul.f32	s14, s7, s14
 80065b0:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80065b4:	3c01      	subs	r4, #1
 80065b6:	ed43 7a02 	vstr	s15, [r3, #-8]
 80065ba:	ed50 5a01 	vldr	s11, [r0, #-4]
 80065be:	ee24 6a25 	vmul.f32	s12, s8, s11
 80065c2:	ee63 6a27 	vmul.f32	s13, s6, s15
 80065c6:	ee36 6a21 	vadd.f32	s12, s12, s3
 80065ca:	f100 0010 	add.w	r0, r0, #16
 80065ce:	ee36 6a24 	vadd.f32	s12, s12, s9
 80065d2:	f103 0310 	add.w	r3, r3, #16
 80065d6:	ee36 6a26 	vadd.f32	s12, s12, s13
 80065da:	ee36 7a07 	vadd.f32	s14, s12, s14
 80065de:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 80065e2:	d1a1      	bne.n	8006528 <arm_biquad_cascade_df1_f32+0x58>
 80065e4:	4449      	add	r1, r9
 80065e6:	4653      	mov	r3, sl
 80065e8:	f1be 0f00 	cmp.w	lr, #0
 80065ec:	d047      	beq.n	800667e <arm_biquad_cascade_df1_f32+0x1ae>
 80065ee:	edd1 4a00 	vldr	s9, [r1]
 80065f2:	ee22 6a25 	vmul.f32	s12, s4, s11
 80065f6:	ee64 1a24 	vmul.f32	s3, s8, s9
 80065fa:	ee62 6a85 	vmul.f32	s13, s5, s10
 80065fe:	ee36 5a21 	vadd.f32	s10, s12, s3
 8006602:	ee23 6a07 	vmul.f32	s12, s6, s14
 8006606:	ee35 5a26 	vadd.f32	s10, s10, s13
 800660a:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800660e:	ee35 6a06 	vadd.f32	s12, s10, s12
 8006612:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006616:	ed83 6a00 	vstr	s12, [r3]
 800661a:	f1b8 0f00 	cmp.w	r8, #0
 800661e:	d040      	beq.n	80066a2 <arm_biquad_cascade_df1_f32+0x1d2>
 8006620:	ed91 5a01 	vldr	s10, [r1, #4]
 8006624:	ee62 7a24 	vmul.f32	s15, s4, s9
 8006628:	ee65 1a04 	vmul.f32	s3, s10, s8
 800662c:	ee62 6aa5 	vmul.f32	s13, s5, s11
 8006630:	ee77 5aa1 	vadd.f32	s11, s15, s3
 8006634:	ee63 7a06 	vmul.f32	s15, s6, s12
 8006638:	ee75 5aa6 	vadd.f32	s11, s11, s13
 800663c:	ee23 7a87 	vmul.f32	s14, s7, s14
 8006640:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8006644:	f1b8 0f01 	cmp.w	r8, #1
 8006648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800664c:	edc3 7a01 	vstr	s15, [r3, #4]
 8006650:	d030      	beq.n	80066b4 <arm_biquad_cascade_df1_f32+0x1e4>
 8006652:	edd1 5a02 	vldr	s11, [r1, #8]
 8006656:	ee25 2a02 	vmul.f32	s4, s10, s4
 800665a:	ee64 6a25 	vmul.f32	s13, s8, s11
 800665e:	ee62 2aa4 	vmul.f32	s5, s5, s9
 8006662:	ee76 6a82 	vadd.f32	s13, s13, s4
 8006666:	ee27 3a83 	vmul.f32	s6, s15, s6
 800666a:	ee76 6aa2 	vadd.f32	s13, s13, s5
 800666e:	ee63 3a86 	vmul.f32	s7, s7, s12
 8006672:	ee76 6a83 	vadd.f32	s13, s13, s6
 8006676:	ee36 7aa3 	vadd.f32	s14, s13, s7
 800667a:	ed83 7a02 	vstr	s14, [r3, #8]
 800667e:	3f01      	subs	r7, #1
 8006680:	ed45 5a04 	vstr	s11, [r5, #-16]
 8006684:	ed05 5a03 	vstr	s10, [r5, #-12]
 8006688:	ed05 7a02 	vstr	s14, [r5, #-8]
 800668c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8006690:	f106 0614 	add.w	r6, r6, #20
 8006694:	f105 0510 	add.w	r5, r5, #16
 8006698:	4611      	mov	r1, r2
 800669a:	f47f af2a 	bne.w	80064f2 <arm_biquad_cascade_df1_f32+0x22>
 800669e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a2:	eef0 7a47 	vmov.f32	s15, s14
 80066a6:	eeb0 5a65 	vmov.f32	s10, s11
 80066aa:	eeb0 7a46 	vmov.f32	s14, s12
 80066ae:	eef0 5a64 	vmov.f32	s11, s9
 80066b2:	e7e4      	b.n	800667e <arm_biquad_cascade_df1_f32+0x1ae>
 80066b4:	eeb0 7a67 	vmov.f32	s14, s15
 80066b8:	eef0 5a45 	vmov.f32	s11, s10
 80066bc:	eef0 7a46 	vmov.f32	s15, s12
 80066c0:	eeb0 5a64 	vmov.f32	s10, s9
 80066c4:	e7db      	b.n	800667e <arm_biquad_cascade_df1_f32+0x1ae>
 80066c6:	4613      	mov	r3, r2
 80066c8:	e78e      	b.n	80065e8 <arm_biquad_cascade_df1_f32+0x118>
 80066ca:	bf00      	nop

080066cc <arm_sub_f32>:
 80066cc:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 80066d0:	b4f0      	push	{r4, r5, r6, r7}
 80066d2:	d033      	beq.n	800673c <arm_sub_f32+0x70>
 80066d4:	f100 0610 	add.w	r6, r0, #16
 80066d8:	f101 0510 	add.w	r5, r1, #16
 80066dc:	f102 0410 	add.w	r4, r2, #16
 80066e0:	4667      	mov	r7, ip
 80066e2:	ed15 7a04 	vldr	s14, [r5, #-16]
 80066e6:	ed56 7a04 	vldr	s15, [r6, #-16]
 80066ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066ee:	3f01      	subs	r7, #1
 80066f0:	ed44 7a04 	vstr	s15, [r4, #-16]
 80066f4:	ed15 7a03 	vldr	s14, [r5, #-12]
 80066f8:	ed56 7a03 	vldr	s15, [r6, #-12]
 80066fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006700:	f106 0610 	add.w	r6, r6, #16
 8006704:	ed44 7a03 	vstr	s15, [r4, #-12]
 8006708:	ed15 7a02 	vldr	s14, [r5, #-8]
 800670c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8006710:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006714:	f105 0510 	add.w	r5, r5, #16
 8006718:	ed44 7a02 	vstr	s15, [r4, #-8]
 800671c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8006720:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8006724:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006728:	f104 0410 	add.w	r4, r4, #16
 800672c:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8006730:	d1d7      	bne.n	80066e2 <arm_sub_f32+0x16>
 8006732:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8006736:	4420      	add	r0, r4
 8006738:	4421      	add	r1, r4
 800673a:	4422      	add	r2, r4
 800673c:	f013 0303 	ands.w	r3, r3, #3
 8006740:	d01b      	beq.n	800677a <arm_sub_f32+0xae>
 8006742:	edd0 7a00 	vldr	s15, [r0]
 8006746:	ed91 7a00 	vldr	s14, [r1]
 800674a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800674e:	3b01      	subs	r3, #1
 8006750:	edc2 7a00 	vstr	s15, [r2]
 8006754:	d011      	beq.n	800677a <arm_sub_f32+0xae>
 8006756:	edd0 7a01 	vldr	s15, [r0, #4]
 800675a:	ed91 7a01 	vldr	s14, [r1, #4]
 800675e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006762:	2b01      	cmp	r3, #1
 8006764:	edc2 7a01 	vstr	s15, [r2, #4]
 8006768:	d007      	beq.n	800677a <arm_sub_f32+0xae>
 800676a:	edd0 7a02 	vldr	s15, [r0, #8]
 800676e:	ed91 7a02 	vldr	s14, [r1, #8]
 8006772:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006776:	edc2 7a02 	vstr	s15, [r2, #8]
 800677a:	bcf0      	pop	{r4, r5, r6, r7}
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop

08006780 <arm_offset_f32>:
 8006780:	b470      	push	{r4, r5, r6}
 8006782:	0896      	lsrs	r6, r2, #2
 8006784:	d025      	beq.n	80067d2 <arm_offset_f32+0x52>
 8006786:	f100 0410 	add.w	r4, r0, #16
 800678a:	f101 0310 	add.w	r3, r1, #16
 800678e:	4635      	mov	r5, r6
 8006790:	ed54 7a04 	vldr	s15, [r4, #-16]
 8006794:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006798:	3d01      	subs	r5, #1
 800679a:	ed43 7a04 	vstr	s15, [r3, #-16]
 800679e:	ed54 7a03 	vldr	s15, [r4, #-12]
 80067a2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067a6:	f104 0410 	add.w	r4, r4, #16
 80067aa:	ed43 7a03 	vstr	s15, [r3, #-12]
 80067ae:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 80067b2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067b6:	f103 0310 	add.w	r3, r3, #16
 80067ba:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 80067be:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 80067c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067c6:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 80067ca:	d1e1      	bne.n	8006790 <arm_offset_f32+0x10>
 80067cc:	0136      	lsls	r6, r6, #4
 80067ce:	4430      	add	r0, r6
 80067d0:	4431      	add	r1, r6
 80067d2:	f012 0203 	ands.w	r2, r2, #3
 80067d6:	d015      	beq.n	8006804 <arm_offset_f32+0x84>
 80067d8:	edd0 7a00 	vldr	s15, [r0]
 80067dc:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067e0:	3a01      	subs	r2, #1
 80067e2:	edc1 7a00 	vstr	s15, [r1]
 80067e6:	d00d      	beq.n	8006804 <arm_offset_f32+0x84>
 80067e8:	edd0 7a01 	vldr	s15, [r0, #4]
 80067ec:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067f0:	2a01      	cmp	r2, #1
 80067f2:	edc1 7a01 	vstr	s15, [r1, #4]
 80067f6:	d005      	beq.n	8006804 <arm_offset_f32+0x84>
 80067f8:	edd0 7a02 	vldr	s15, [r0, #8]
 80067fc:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006800:	ed81 0a02 	vstr	s0, [r1, #8]
 8006804:	bc70      	pop	{r4, r5, r6}
 8006806:	4770      	bx	lr

08006808 <arm_mult_f32>:
 8006808:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800680c:	b4f0      	push	{r4, r5, r6, r7}
 800680e:	d033      	beq.n	8006878 <arm_mult_f32+0x70>
 8006810:	f100 0610 	add.w	r6, r0, #16
 8006814:	f101 0510 	add.w	r5, r1, #16
 8006818:	f102 0410 	add.w	r4, r2, #16
 800681c:	4667      	mov	r7, ip
 800681e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8006822:	ed56 7a04 	vldr	s15, [r6, #-16]
 8006826:	ee67 7a87 	vmul.f32	s15, s15, s14
 800682a:	3f01      	subs	r7, #1
 800682c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8006830:	ed15 7a03 	vldr	s14, [r5, #-12]
 8006834:	ed56 7a03 	vldr	s15, [r6, #-12]
 8006838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800683c:	f106 0610 	add.w	r6, r6, #16
 8006840:	ed44 7a03 	vstr	s15, [r4, #-12]
 8006844:	ed15 7a02 	vldr	s14, [r5, #-8]
 8006848:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 800684c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006850:	f105 0510 	add.w	r5, r5, #16
 8006854:	ed44 7a02 	vstr	s15, [r4, #-8]
 8006858:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 800685c:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8006860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006864:	f104 0410 	add.w	r4, r4, #16
 8006868:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 800686c:	d1d7      	bne.n	800681e <arm_mult_f32+0x16>
 800686e:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8006872:	4420      	add	r0, r4
 8006874:	4421      	add	r1, r4
 8006876:	4422      	add	r2, r4
 8006878:	f013 0303 	ands.w	r3, r3, #3
 800687c:	d01b      	beq.n	80068b6 <arm_mult_f32+0xae>
 800687e:	edd1 7a00 	vldr	s15, [r1]
 8006882:	ed90 7a00 	vldr	s14, [r0]
 8006886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800688a:	3b01      	subs	r3, #1
 800688c:	edc2 7a00 	vstr	s15, [r2]
 8006890:	d011      	beq.n	80068b6 <arm_mult_f32+0xae>
 8006892:	edd0 7a01 	vldr	s15, [r0, #4]
 8006896:	ed91 7a01 	vldr	s14, [r1, #4]
 800689a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800689e:	2b01      	cmp	r3, #1
 80068a0:	edc2 7a01 	vstr	s15, [r2, #4]
 80068a4:	d007      	beq.n	80068b6 <arm_mult_f32+0xae>
 80068a6:	edd0 7a02 	vldr	s15, [r0, #8]
 80068aa:	ed91 7a02 	vldr	s14, [r1, #8]
 80068ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068b2:	edc2 7a02 	vstr	s15, [r2, #8]
 80068b6:	bcf0      	pop	{r4, r5, r6, r7}
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop

080068bc <arm_dot_prod_f32>:
 80068bc:	b4f0      	push	{r4, r5, r6, r7}
 80068be:	0897      	lsrs	r7, r2, #2
 80068c0:	eddf 5a29 	vldr	s11, [pc, #164]	; 8006968 <arm_dot_prod_f32+0xac>
 80068c4:	d02d      	beq.n	8006922 <arm_dot_prod_f32+0x66>
 80068c6:	f100 0510 	add.w	r5, r0, #16
 80068ca:	f101 0410 	add.w	r4, r1, #16
 80068ce:	463e      	mov	r6, r7
 80068d0:	ed55 6a04 	vldr	s13, [r5, #-16]
 80068d4:	ed54 3a04 	vldr	s7, [r4, #-16]
 80068d8:	ed15 7a03 	vldr	s14, [r5, #-12]
 80068dc:	ed14 4a03 	vldr	s8, [r4, #-12]
 80068e0:	ed55 7a02 	vldr	s15, [r5, #-8]
 80068e4:	ed54 4a02 	vldr	s9, [r4, #-8]
 80068e8:	ed15 6a01 	vldr	s12, [r5, #-4]
 80068ec:	ed14 5a01 	vldr	s10, [r4, #-4]
 80068f0:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80068f4:	ee27 7a04 	vmul.f32	s14, s14, s8
 80068f8:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80068fc:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8006900:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006904:	ee66 6a05 	vmul.f32	s13, s12, s10
 8006908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800690c:	3e01      	subs	r6, #1
 800690e:	f105 0510 	add.w	r5, r5, #16
 8006912:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8006916:	f104 0410 	add.w	r4, r4, #16
 800691a:	d1d9      	bne.n	80068d0 <arm_dot_prod_f32+0x14>
 800691c:	013f      	lsls	r7, r7, #4
 800691e:	4438      	add	r0, r7
 8006920:	4439      	add	r1, r7
 8006922:	f012 0203 	ands.w	r2, r2, #3
 8006926:	d01b      	beq.n	8006960 <arm_dot_prod_f32+0xa4>
 8006928:	edd1 7a00 	vldr	s15, [r1]
 800692c:	ed90 7a00 	vldr	s14, [r0]
 8006930:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006934:	3a01      	subs	r2, #1
 8006936:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800693a:	d011      	beq.n	8006960 <arm_dot_prod_f32+0xa4>
 800693c:	edd1 7a01 	vldr	s15, [r1, #4]
 8006940:	ed90 7a01 	vldr	s14, [r0, #4]
 8006944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006948:	2a01      	cmp	r2, #1
 800694a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800694e:	d007      	beq.n	8006960 <arm_dot_prod_f32+0xa4>
 8006950:	edd0 7a02 	vldr	s15, [r0, #8]
 8006954:	ed91 7a02 	vldr	s14, [r1, #8]
 8006958:	ee67 7a87 	vmul.f32	s15, s15, s14
 800695c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8006960:	edc3 5a00 	vstr	s11, [r3]
 8006964:	bcf0      	pop	{r4, r5, r6, r7}
 8006966:	4770      	bx	lr
 8006968:	00000000 	.word	0x00000000

0800696c <__errno>:
 800696c:	4b01      	ldr	r3, [pc, #4]	; (8006974 <__errno+0x8>)
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	2000000c 	.word	0x2000000c

08006978 <__libc_init_array>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	4e0d      	ldr	r6, [pc, #52]	; (80069b0 <__libc_init_array+0x38>)
 800697c:	4c0d      	ldr	r4, [pc, #52]	; (80069b4 <__libc_init_array+0x3c>)
 800697e:	1ba4      	subs	r4, r4, r6
 8006980:	10a4      	asrs	r4, r4, #2
 8006982:	2500      	movs	r5, #0
 8006984:	42a5      	cmp	r5, r4
 8006986:	d109      	bne.n	800699c <__libc_init_array+0x24>
 8006988:	4e0b      	ldr	r6, [pc, #44]	; (80069b8 <__libc_init_array+0x40>)
 800698a:	4c0c      	ldr	r4, [pc, #48]	; (80069bc <__libc_init_array+0x44>)
 800698c:	f004 fbb2 	bl	800b0f4 <_init>
 8006990:	1ba4      	subs	r4, r4, r6
 8006992:	10a4      	asrs	r4, r4, #2
 8006994:	2500      	movs	r5, #0
 8006996:	42a5      	cmp	r5, r4
 8006998:	d105      	bne.n	80069a6 <__libc_init_array+0x2e>
 800699a:	bd70      	pop	{r4, r5, r6, pc}
 800699c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069a0:	4798      	blx	r3
 80069a2:	3501      	adds	r5, #1
 80069a4:	e7ee      	b.n	8006984 <__libc_init_array+0xc>
 80069a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069aa:	4798      	blx	r3
 80069ac:	3501      	adds	r5, #1
 80069ae:	e7f2      	b.n	8006996 <__libc_init_array+0x1e>
 80069b0:	0800b628 	.word	0x0800b628
 80069b4:	0800b628 	.word	0x0800b628
 80069b8:	0800b628 	.word	0x0800b628
 80069bc:	0800b62c 	.word	0x0800b62c

080069c0 <memcpy>:
 80069c0:	b510      	push	{r4, lr}
 80069c2:	1e43      	subs	r3, r0, #1
 80069c4:	440a      	add	r2, r1
 80069c6:	4291      	cmp	r1, r2
 80069c8:	d100      	bne.n	80069cc <memcpy+0xc>
 80069ca:	bd10      	pop	{r4, pc}
 80069cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069d4:	e7f7      	b.n	80069c6 <memcpy+0x6>

080069d6 <memset>:
 80069d6:	4402      	add	r2, r0
 80069d8:	4603      	mov	r3, r0
 80069da:	4293      	cmp	r3, r2
 80069dc:	d100      	bne.n	80069e0 <memset+0xa>
 80069de:	4770      	bx	lr
 80069e0:	f803 1b01 	strb.w	r1, [r3], #1
 80069e4:	e7f9      	b.n	80069da <memset+0x4>

080069e6 <__cvt>:
 80069e6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069ea:	ec55 4b10 	vmov	r4, r5, d0
 80069ee:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80069f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80069f4:	2d00      	cmp	r5, #0
 80069f6:	460e      	mov	r6, r1
 80069f8:	4691      	mov	r9, r2
 80069fa:	4619      	mov	r1, r3
 80069fc:	bfb8      	it	lt
 80069fe:	4622      	movlt	r2, r4
 8006a00:	462b      	mov	r3, r5
 8006a02:	f027 0720 	bic.w	r7, r7, #32
 8006a06:	bfbb      	ittet	lt
 8006a08:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a0c:	461d      	movlt	r5, r3
 8006a0e:	2300      	movge	r3, #0
 8006a10:	232d      	movlt	r3, #45	; 0x2d
 8006a12:	bfb8      	it	lt
 8006a14:	4614      	movlt	r4, r2
 8006a16:	2f46      	cmp	r7, #70	; 0x46
 8006a18:	700b      	strb	r3, [r1, #0]
 8006a1a:	d004      	beq.n	8006a26 <__cvt+0x40>
 8006a1c:	2f45      	cmp	r7, #69	; 0x45
 8006a1e:	d100      	bne.n	8006a22 <__cvt+0x3c>
 8006a20:	3601      	adds	r6, #1
 8006a22:	2102      	movs	r1, #2
 8006a24:	e000      	b.n	8006a28 <__cvt+0x42>
 8006a26:	2103      	movs	r1, #3
 8006a28:	ab03      	add	r3, sp, #12
 8006a2a:	9301      	str	r3, [sp, #4]
 8006a2c:	ab02      	add	r3, sp, #8
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	4632      	mov	r2, r6
 8006a32:	4653      	mov	r3, sl
 8006a34:	ec45 4b10 	vmov	d0, r4, r5
 8006a38:	f001 fd76 	bl	8008528 <_dtoa_r>
 8006a3c:	2f47      	cmp	r7, #71	; 0x47
 8006a3e:	4680      	mov	r8, r0
 8006a40:	d102      	bne.n	8006a48 <__cvt+0x62>
 8006a42:	f019 0f01 	tst.w	r9, #1
 8006a46:	d026      	beq.n	8006a96 <__cvt+0xb0>
 8006a48:	2f46      	cmp	r7, #70	; 0x46
 8006a4a:	eb08 0906 	add.w	r9, r8, r6
 8006a4e:	d111      	bne.n	8006a74 <__cvt+0x8e>
 8006a50:	f898 3000 	ldrb.w	r3, [r8]
 8006a54:	2b30      	cmp	r3, #48	; 0x30
 8006a56:	d10a      	bne.n	8006a6e <__cvt+0x88>
 8006a58:	2200      	movs	r2, #0
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	4629      	mov	r1, r5
 8006a60:	f7fa f92a 	bl	8000cb8 <__aeabi_dcmpeq>
 8006a64:	b918      	cbnz	r0, 8006a6e <__cvt+0x88>
 8006a66:	f1c6 0601 	rsb	r6, r6, #1
 8006a6a:	f8ca 6000 	str.w	r6, [sl]
 8006a6e:	f8da 3000 	ldr.w	r3, [sl]
 8006a72:	4499      	add	r9, r3
 8006a74:	2200      	movs	r2, #0
 8006a76:	2300      	movs	r3, #0
 8006a78:	4620      	mov	r0, r4
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	f7fa f91c 	bl	8000cb8 <__aeabi_dcmpeq>
 8006a80:	b938      	cbnz	r0, 8006a92 <__cvt+0xac>
 8006a82:	2230      	movs	r2, #48	; 0x30
 8006a84:	9b03      	ldr	r3, [sp, #12]
 8006a86:	454b      	cmp	r3, r9
 8006a88:	d205      	bcs.n	8006a96 <__cvt+0xb0>
 8006a8a:	1c59      	adds	r1, r3, #1
 8006a8c:	9103      	str	r1, [sp, #12]
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	e7f8      	b.n	8006a84 <__cvt+0x9e>
 8006a92:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a96:	9b03      	ldr	r3, [sp, #12]
 8006a98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a9a:	eba3 0308 	sub.w	r3, r3, r8
 8006a9e:	4640      	mov	r0, r8
 8006aa0:	6013      	str	r3, [r2, #0]
 8006aa2:	b004      	add	sp, #16
 8006aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006aa8 <__exponent>:
 8006aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aaa:	2900      	cmp	r1, #0
 8006aac:	4604      	mov	r4, r0
 8006aae:	bfba      	itte	lt
 8006ab0:	4249      	neglt	r1, r1
 8006ab2:	232d      	movlt	r3, #45	; 0x2d
 8006ab4:	232b      	movge	r3, #43	; 0x2b
 8006ab6:	2909      	cmp	r1, #9
 8006ab8:	f804 2b02 	strb.w	r2, [r4], #2
 8006abc:	7043      	strb	r3, [r0, #1]
 8006abe:	dd20      	ble.n	8006b02 <__exponent+0x5a>
 8006ac0:	f10d 0307 	add.w	r3, sp, #7
 8006ac4:	461f      	mov	r7, r3
 8006ac6:	260a      	movs	r6, #10
 8006ac8:	fb91 f5f6 	sdiv	r5, r1, r6
 8006acc:	fb06 1115 	mls	r1, r6, r5, r1
 8006ad0:	3130      	adds	r1, #48	; 0x30
 8006ad2:	2d09      	cmp	r5, #9
 8006ad4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ad8:	f103 32ff 	add.w	r2, r3, #4294967295
 8006adc:	4629      	mov	r1, r5
 8006ade:	dc09      	bgt.n	8006af4 <__exponent+0x4c>
 8006ae0:	3130      	adds	r1, #48	; 0x30
 8006ae2:	3b02      	subs	r3, #2
 8006ae4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006ae8:	42bb      	cmp	r3, r7
 8006aea:	4622      	mov	r2, r4
 8006aec:	d304      	bcc.n	8006af8 <__exponent+0x50>
 8006aee:	1a10      	subs	r0, r2, r0
 8006af0:	b003      	add	sp, #12
 8006af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af4:	4613      	mov	r3, r2
 8006af6:	e7e7      	b.n	8006ac8 <__exponent+0x20>
 8006af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006afc:	f804 2b01 	strb.w	r2, [r4], #1
 8006b00:	e7f2      	b.n	8006ae8 <__exponent+0x40>
 8006b02:	2330      	movs	r3, #48	; 0x30
 8006b04:	4419      	add	r1, r3
 8006b06:	7083      	strb	r3, [r0, #2]
 8006b08:	1d02      	adds	r2, r0, #4
 8006b0a:	70c1      	strb	r1, [r0, #3]
 8006b0c:	e7ef      	b.n	8006aee <__exponent+0x46>
	...

08006b10 <_printf_float>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	b08d      	sub	sp, #52	; 0x34
 8006b16:	460c      	mov	r4, r1
 8006b18:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006b1c:	4616      	mov	r6, r2
 8006b1e:	461f      	mov	r7, r3
 8006b20:	4605      	mov	r5, r0
 8006b22:	f002 fde5 	bl	80096f0 <_localeconv_r>
 8006b26:	6803      	ldr	r3, [r0, #0]
 8006b28:	9304      	str	r3, [sp, #16]
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7f9 fc43 	bl	80003b6 <strlen>
 8006b30:	2300      	movs	r3, #0
 8006b32:	930a      	str	r3, [sp, #40]	; 0x28
 8006b34:	f8d8 3000 	ldr.w	r3, [r8]
 8006b38:	9005      	str	r0, [sp, #20]
 8006b3a:	3307      	adds	r3, #7
 8006b3c:	f023 0307 	bic.w	r3, r3, #7
 8006b40:	f103 0208 	add.w	r2, r3, #8
 8006b44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b48:	f8d4 b000 	ldr.w	fp, [r4]
 8006b4c:	f8c8 2000 	str.w	r2, [r8]
 8006b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b54:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006b58:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006b5c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b60:	9307      	str	r3, [sp, #28]
 8006b62:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b66:	f04f 32ff 	mov.w	r2, #4294967295
 8006b6a:	4ba7      	ldr	r3, [pc, #668]	; (8006e08 <_printf_float+0x2f8>)
 8006b6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b70:	f7fa f8d4 	bl	8000d1c <__aeabi_dcmpun>
 8006b74:	bb70      	cbnz	r0, 8006bd4 <_printf_float+0xc4>
 8006b76:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7a:	4ba3      	ldr	r3, [pc, #652]	; (8006e08 <_printf_float+0x2f8>)
 8006b7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b80:	f7fa f8ae 	bl	8000ce0 <__aeabi_dcmple>
 8006b84:	bb30      	cbnz	r0, 8006bd4 <_printf_float+0xc4>
 8006b86:	2200      	movs	r2, #0
 8006b88:	2300      	movs	r3, #0
 8006b8a:	4640      	mov	r0, r8
 8006b8c:	4649      	mov	r1, r9
 8006b8e:	f7fa f89d 	bl	8000ccc <__aeabi_dcmplt>
 8006b92:	b110      	cbz	r0, 8006b9a <_printf_float+0x8a>
 8006b94:	232d      	movs	r3, #45	; 0x2d
 8006b96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b9a:	4a9c      	ldr	r2, [pc, #624]	; (8006e0c <_printf_float+0x2fc>)
 8006b9c:	4b9c      	ldr	r3, [pc, #624]	; (8006e10 <_printf_float+0x300>)
 8006b9e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006ba2:	bf8c      	ite	hi
 8006ba4:	4690      	movhi	r8, r2
 8006ba6:	4698      	movls	r8, r3
 8006ba8:	2303      	movs	r3, #3
 8006baa:	f02b 0204 	bic.w	r2, fp, #4
 8006bae:	6123      	str	r3, [r4, #16]
 8006bb0:	6022      	str	r2, [r4, #0]
 8006bb2:	f04f 0900 	mov.w	r9, #0
 8006bb6:	9700      	str	r7, [sp, #0]
 8006bb8:	4633      	mov	r3, r6
 8006bba:	aa0b      	add	r2, sp, #44	; 0x2c
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f000 f9e6 	bl	8006f90 <_printf_common>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	f040 808d 	bne.w	8006ce4 <_printf_float+0x1d4>
 8006bca:	f04f 30ff 	mov.w	r0, #4294967295
 8006bce:	b00d      	add	sp, #52	; 0x34
 8006bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd4:	4642      	mov	r2, r8
 8006bd6:	464b      	mov	r3, r9
 8006bd8:	4640      	mov	r0, r8
 8006bda:	4649      	mov	r1, r9
 8006bdc:	f7fa f89e 	bl	8000d1c <__aeabi_dcmpun>
 8006be0:	b110      	cbz	r0, 8006be8 <_printf_float+0xd8>
 8006be2:	4a8c      	ldr	r2, [pc, #560]	; (8006e14 <_printf_float+0x304>)
 8006be4:	4b8c      	ldr	r3, [pc, #560]	; (8006e18 <_printf_float+0x308>)
 8006be6:	e7da      	b.n	8006b9e <_printf_float+0x8e>
 8006be8:	6861      	ldr	r1, [r4, #4]
 8006bea:	1c4b      	adds	r3, r1, #1
 8006bec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006bf0:	a80a      	add	r0, sp, #40	; 0x28
 8006bf2:	d13e      	bne.n	8006c72 <_printf_float+0x162>
 8006bf4:	2306      	movs	r3, #6
 8006bf6:	6063      	str	r3, [r4, #4]
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006bfe:	ab09      	add	r3, sp, #36	; 0x24
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	ec49 8b10 	vmov	d0, r8, r9
 8006c06:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c0a:	6022      	str	r2, [r4, #0]
 8006c0c:	f8cd a004 	str.w	sl, [sp, #4]
 8006c10:	6861      	ldr	r1, [r4, #4]
 8006c12:	4628      	mov	r0, r5
 8006c14:	f7ff fee7 	bl	80069e6 <__cvt>
 8006c18:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006c1c:	2b47      	cmp	r3, #71	; 0x47
 8006c1e:	4680      	mov	r8, r0
 8006c20:	d109      	bne.n	8006c36 <_printf_float+0x126>
 8006c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c24:	1cd8      	adds	r0, r3, #3
 8006c26:	db02      	blt.n	8006c2e <_printf_float+0x11e>
 8006c28:	6862      	ldr	r2, [r4, #4]
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	dd47      	ble.n	8006cbe <_printf_float+0x1ae>
 8006c2e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c32:	fa5f fa8a 	uxtb.w	sl, sl
 8006c36:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006c3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c3c:	d824      	bhi.n	8006c88 <_printf_float+0x178>
 8006c3e:	3901      	subs	r1, #1
 8006c40:	4652      	mov	r2, sl
 8006c42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c46:	9109      	str	r1, [sp, #36]	; 0x24
 8006c48:	f7ff ff2e 	bl	8006aa8 <__exponent>
 8006c4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c4e:	1813      	adds	r3, r2, r0
 8006c50:	2a01      	cmp	r2, #1
 8006c52:	4681      	mov	r9, r0
 8006c54:	6123      	str	r3, [r4, #16]
 8006c56:	dc02      	bgt.n	8006c5e <_printf_float+0x14e>
 8006c58:	6822      	ldr	r2, [r4, #0]
 8006c5a:	07d1      	lsls	r1, r2, #31
 8006c5c:	d501      	bpl.n	8006c62 <_printf_float+0x152>
 8006c5e:	3301      	adds	r3, #1
 8006c60:	6123      	str	r3, [r4, #16]
 8006c62:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d0a5      	beq.n	8006bb6 <_printf_float+0xa6>
 8006c6a:	232d      	movs	r3, #45	; 0x2d
 8006c6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c70:	e7a1      	b.n	8006bb6 <_printf_float+0xa6>
 8006c72:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006c76:	f000 8177 	beq.w	8006f68 <_printf_float+0x458>
 8006c7a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006c7e:	d1bb      	bne.n	8006bf8 <_printf_float+0xe8>
 8006c80:	2900      	cmp	r1, #0
 8006c82:	d1b9      	bne.n	8006bf8 <_printf_float+0xe8>
 8006c84:	2301      	movs	r3, #1
 8006c86:	e7b6      	b.n	8006bf6 <_printf_float+0xe6>
 8006c88:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006c8c:	d119      	bne.n	8006cc2 <_printf_float+0x1b2>
 8006c8e:	2900      	cmp	r1, #0
 8006c90:	6863      	ldr	r3, [r4, #4]
 8006c92:	dd0c      	ble.n	8006cae <_printf_float+0x19e>
 8006c94:	6121      	str	r1, [r4, #16]
 8006c96:	b913      	cbnz	r3, 8006c9e <_printf_float+0x18e>
 8006c98:	6822      	ldr	r2, [r4, #0]
 8006c9a:	07d2      	lsls	r2, r2, #31
 8006c9c:	d502      	bpl.n	8006ca4 <_printf_float+0x194>
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	440b      	add	r3, r1
 8006ca2:	6123      	str	r3, [r4, #16]
 8006ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca6:	65a3      	str	r3, [r4, #88]	; 0x58
 8006ca8:	f04f 0900 	mov.w	r9, #0
 8006cac:	e7d9      	b.n	8006c62 <_printf_float+0x152>
 8006cae:	b913      	cbnz	r3, 8006cb6 <_printf_float+0x1a6>
 8006cb0:	6822      	ldr	r2, [r4, #0]
 8006cb2:	07d0      	lsls	r0, r2, #31
 8006cb4:	d501      	bpl.n	8006cba <_printf_float+0x1aa>
 8006cb6:	3302      	adds	r3, #2
 8006cb8:	e7f3      	b.n	8006ca2 <_printf_float+0x192>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e7f1      	b.n	8006ca2 <_printf_float+0x192>
 8006cbe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006cc2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	db05      	blt.n	8006cd6 <_printf_float+0x1c6>
 8006cca:	6822      	ldr	r2, [r4, #0]
 8006ccc:	6123      	str	r3, [r4, #16]
 8006cce:	07d1      	lsls	r1, r2, #31
 8006cd0:	d5e8      	bpl.n	8006ca4 <_printf_float+0x194>
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	e7e5      	b.n	8006ca2 <_printf_float+0x192>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	bfd4      	ite	le
 8006cda:	f1c3 0302 	rsble	r3, r3, #2
 8006cde:	2301      	movgt	r3, #1
 8006ce0:	4413      	add	r3, r2
 8006ce2:	e7de      	b.n	8006ca2 <_printf_float+0x192>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	055a      	lsls	r2, r3, #21
 8006ce8:	d407      	bmi.n	8006cfa <_printf_float+0x1ea>
 8006cea:	6923      	ldr	r3, [r4, #16]
 8006cec:	4642      	mov	r2, r8
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d12b      	bne.n	8006d50 <_printf_float+0x240>
 8006cf8:	e767      	b.n	8006bca <_printf_float+0xba>
 8006cfa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006cfe:	f240 80dc 	bls.w	8006eba <_printf_float+0x3aa>
 8006d02:	2200      	movs	r2, #0
 8006d04:	2300      	movs	r3, #0
 8006d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d0a:	f7f9 ffd5 	bl	8000cb8 <__aeabi_dcmpeq>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	d033      	beq.n	8006d7a <_printf_float+0x26a>
 8006d12:	2301      	movs	r3, #1
 8006d14:	4a41      	ldr	r2, [pc, #260]	; (8006e1c <_printf_float+0x30c>)
 8006d16:	4631      	mov	r1, r6
 8006d18:	4628      	mov	r0, r5
 8006d1a:	47b8      	blx	r7
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	f43f af54 	beq.w	8006bca <_printf_float+0xba>
 8006d22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d26:	429a      	cmp	r2, r3
 8006d28:	db02      	blt.n	8006d30 <_printf_float+0x220>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	07d8      	lsls	r0, r3, #31
 8006d2e:	d50f      	bpl.n	8006d50 <_printf_float+0x240>
 8006d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d34:	4631      	mov	r1, r6
 8006d36:	4628      	mov	r0, r5
 8006d38:	47b8      	blx	r7
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	f43f af45 	beq.w	8006bca <_printf_float+0xba>
 8006d40:	f04f 0800 	mov.w	r8, #0
 8006d44:	f104 091a 	add.w	r9, r4, #26
 8006d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	4543      	cmp	r3, r8
 8006d4e:	dc09      	bgt.n	8006d64 <_printf_float+0x254>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	079b      	lsls	r3, r3, #30
 8006d54:	f100 8103 	bmi.w	8006f5e <_printf_float+0x44e>
 8006d58:	68e0      	ldr	r0, [r4, #12]
 8006d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d5c:	4298      	cmp	r0, r3
 8006d5e:	bfb8      	it	lt
 8006d60:	4618      	movlt	r0, r3
 8006d62:	e734      	b.n	8006bce <_printf_float+0xbe>
 8006d64:	2301      	movs	r3, #1
 8006d66:	464a      	mov	r2, r9
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f af2b 	beq.w	8006bca <_printf_float+0xba>
 8006d74:	f108 0801 	add.w	r8, r8, #1
 8006d78:	e7e6      	b.n	8006d48 <_printf_float+0x238>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	dc2b      	bgt.n	8006dd8 <_printf_float+0x2c8>
 8006d80:	2301      	movs	r3, #1
 8006d82:	4a26      	ldr	r2, [pc, #152]	; (8006e1c <_printf_float+0x30c>)
 8006d84:	4631      	mov	r1, r6
 8006d86:	4628      	mov	r0, r5
 8006d88:	47b8      	blx	r7
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	f43f af1d 	beq.w	8006bca <_printf_float+0xba>
 8006d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d92:	b923      	cbnz	r3, 8006d9e <_printf_float+0x28e>
 8006d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d96:	b913      	cbnz	r3, 8006d9e <_printf_float+0x28e>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	07d9      	lsls	r1, r3, #31
 8006d9c:	d5d8      	bpl.n	8006d50 <_printf_float+0x240>
 8006d9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006da2:	4631      	mov	r1, r6
 8006da4:	4628      	mov	r0, r5
 8006da6:	47b8      	blx	r7
 8006da8:	3001      	adds	r0, #1
 8006daa:	f43f af0e 	beq.w	8006bca <_printf_float+0xba>
 8006dae:	f04f 0900 	mov.w	r9, #0
 8006db2:	f104 0a1a 	add.w	sl, r4, #26
 8006db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db8:	425b      	negs	r3, r3
 8006dba:	454b      	cmp	r3, r9
 8006dbc:	dc01      	bgt.n	8006dc2 <_printf_float+0x2b2>
 8006dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dc0:	e794      	b.n	8006cec <_printf_float+0x1dc>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	4631      	mov	r1, r6
 8006dc8:	4628      	mov	r0, r5
 8006dca:	47b8      	blx	r7
 8006dcc:	3001      	adds	r0, #1
 8006dce:	f43f aefc 	beq.w	8006bca <_printf_float+0xba>
 8006dd2:	f109 0901 	add.w	r9, r9, #1
 8006dd6:	e7ee      	b.n	8006db6 <_printf_float+0x2a6>
 8006dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dda:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	bfa8      	it	ge
 8006de0:	461a      	movge	r2, r3
 8006de2:	2a00      	cmp	r2, #0
 8006de4:	4691      	mov	r9, r2
 8006de6:	dd07      	ble.n	8006df8 <_printf_float+0x2e8>
 8006de8:	4613      	mov	r3, r2
 8006dea:	4631      	mov	r1, r6
 8006dec:	4642      	mov	r2, r8
 8006dee:	4628      	mov	r0, r5
 8006df0:	47b8      	blx	r7
 8006df2:	3001      	adds	r0, #1
 8006df4:	f43f aee9 	beq.w	8006bca <_printf_float+0xba>
 8006df8:	f104 031a 	add.w	r3, r4, #26
 8006dfc:	f04f 0b00 	mov.w	fp, #0
 8006e00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e04:	9306      	str	r3, [sp, #24]
 8006e06:	e015      	b.n	8006e34 <_printf_float+0x324>
 8006e08:	7fefffff 	.word	0x7fefffff
 8006e0c:	0800b340 	.word	0x0800b340
 8006e10:	0800b33c 	.word	0x0800b33c
 8006e14:	0800b348 	.word	0x0800b348
 8006e18:	0800b344 	.word	0x0800b344
 8006e1c:	0800b34c 	.word	0x0800b34c
 8006e20:	2301      	movs	r3, #1
 8006e22:	9a06      	ldr	r2, [sp, #24]
 8006e24:	4631      	mov	r1, r6
 8006e26:	4628      	mov	r0, r5
 8006e28:	47b8      	blx	r7
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	f43f aecd 	beq.w	8006bca <_printf_float+0xba>
 8006e30:	f10b 0b01 	add.w	fp, fp, #1
 8006e34:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006e38:	ebaa 0309 	sub.w	r3, sl, r9
 8006e3c:	455b      	cmp	r3, fp
 8006e3e:	dcef      	bgt.n	8006e20 <_printf_float+0x310>
 8006e40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e44:	429a      	cmp	r2, r3
 8006e46:	44d0      	add	r8, sl
 8006e48:	db15      	blt.n	8006e76 <_printf_float+0x366>
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	07da      	lsls	r2, r3, #31
 8006e4e:	d412      	bmi.n	8006e76 <_printf_float+0x366>
 8006e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e54:	eba3 020a 	sub.w	r2, r3, sl
 8006e58:	eba3 0a01 	sub.w	sl, r3, r1
 8006e5c:	4592      	cmp	sl, r2
 8006e5e:	bfa8      	it	ge
 8006e60:	4692      	movge	sl, r2
 8006e62:	f1ba 0f00 	cmp.w	sl, #0
 8006e66:	dc0e      	bgt.n	8006e86 <_printf_float+0x376>
 8006e68:	f04f 0800 	mov.w	r8, #0
 8006e6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e70:	f104 091a 	add.w	r9, r4, #26
 8006e74:	e019      	b.n	8006eaa <_printf_float+0x39a>
 8006e76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e7a:	4631      	mov	r1, r6
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	47b8      	blx	r7
 8006e80:	3001      	adds	r0, #1
 8006e82:	d1e5      	bne.n	8006e50 <_printf_float+0x340>
 8006e84:	e6a1      	b.n	8006bca <_printf_float+0xba>
 8006e86:	4653      	mov	r3, sl
 8006e88:	4642      	mov	r2, r8
 8006e8a:	4631      	mov	r1, r6
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	47b8      	blx	r7
 8006e90:	3001      	adds	r0, #1
 8006e92:	d1e9      	bne.n	8006e68 <_printf_float+0x358>
 8006e94:	e699      	b.n	8006bca <_printf_float+0xba>
 8006e96:	2301      	movs	r3, #1
 8006e98:	464a      	mov	r2, r9
 8006e9a:	4631      	mov	r1, r6
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	47b8      	blx	r7
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f43f ae92 	beq.w	8006bca <_printf_float+0xba>
 8006ea6:	f108 0801 	add.w	r8, r8, #1
 8006eaa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eae:	1a9b      	subs	r3, r3, r2
 8006eb0:	eba3 030a 	sub.w	r3, r3, sl
 8006eb4:	4543      	cmp	r3, r8
 8006eb6:	dcee      	bgt.n	8006e96 <_printf_float+0x386>
 8006eb8:	e74a      	b.n	8006d50 <_printf_float+0x240>
 8006eba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ebc:	2a01      	cmp	r2, #1
 8006ebe:	dc01      	bgt.n	8006ec4 <_printf_float+0x3b4>
 8006ec0:	07db      	lsls	r3, r3, #31
 8006ec2:	d53a      	bpl.n	8006f3a <_printf_float+0x42a>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	4642      	mov	r2, r8
 8006ec8:	4631      	mov	r1, r6
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	f43f ae7b 	beq.w	8006bca <_printf_float+0xba>
 8006ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ed8:	4631      	mov	r1, r6
 8006eda:	4628      	mov	r0, r5
 8006edc:	47b8      	blx	r7
 8006ede:	3001      	adds	r0, #1
 8006ee0:	f108 0801 	add.w	r8, r8, #1
 8006ee4:	f43f ae71 	beq.w	8006bca <_printf_float+0xba>
 8006ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eea:	2200      	movs	r2, #0
 8006eec:	f103 3aff 	add.w	sl, r3, #4294967295
 8006ef0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	f7f9 fedf 	bl	8000cb8 <__aeabi_dcmpeq>
 8006efa:	b9c8      	cbnz	r0, 8006f30 <_printf_float+0x420>
 8006efc:	4653      	mov	r3, sl
 8006efe:	4642      	mov	r2, r8
 8006f00:	4631      	mov	r1, r6
 8006f02:	4628      	mov	r0, r5
 8006f04:	47b8      	blx	r7
 8006f06:	3001      	adds	r0, #1
 8006f08:	d10e      	bne.n	8006f28 <_printf_float+0x418>
 8006f0a:	e65e      	b.n	8006bca <_printf_float+0xba>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	4652      	mov	r2, sl
 8006f10:	4631      	mov	r1, r6
 8006f12:	4628      	mov	r0, r5
 8006f14:	47b8      	blx	r7
 8006f16:	3001      	adds	r0, #1
 8006f18:	f43f ae57 	beq.w	8006bca <_printf_float+0xba>
 8006f1c:	f108 0801 	add.w	r8, r8, #1
 8006f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f22:	3b01      	subs	r3, #1
 8006f24:	4543      	cmp	r3, r8
 8006f26:	dcf1      	bgt.n	8006f0c <_printf_float+0x3fc>
 8006f28:	464b      	mov	r3, r9
 8006f2a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f2e:	e6de      	b.n	8006cee <_printf_float+0x1de>
 8006f30:	f04f 0800 	mov.w	r8, #0
 8006f34:	f104 0a1a 	add.w	sl, r4, #26
 8006f38:	e7f2      	b.n	8006f20 <_printf_float+0x410>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e7df      	b.n	8006efe <_printf_float+0x3ee>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	464a      	mov	r2, r9
 8006f42:	4631      	mov	r1, r6
 8006f44:	4628      	mov	r0, r5
 8006f46:	47b8      	blx	r7
 8006f48:	3001      	adds	r0, #1
 8006f4a:	f43f ae3e 	beq.w	8006bca <_printf_float+0xba>
 8006f4e:	f108 0801 	add.w	r8, r8, #1
 8006f52:	68e3      	ldr	r3, [r4, #12]
 8006f54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f56:	1a9b      	subs	r3, r3, r2
 8006f58:	4543      	cmp	r3, r8
 8006f5a:	dcf0      	bgt.n	8006f3e <_printf_float+0x42e>
 8006f5c:	e6fc      	b.n	8006d58 <_printf_float+0x248>
 8006f5e:	f04f 0800 	mov.w	r8, #0
 8006f62:	f104 0919 	add.w	r9, r4, #25
 8006f66:	e7f4      	b.n	8006f52 <_printf_float+0x442>
 8006f68:	2900      	cmp	r1, #0
 8006f6a:	f43f ae8b 	beq.w	8006c84 <_printf_float+0x174>
 8006f6e:	2300      	movs	r3, #0
 8006f70:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006f74:	ab09      	add	r3, sp, #36	; 0x24
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	ec49 8b10 	vmov	d0, r8, r9
 8006f7c:	6022      	str	r2, [r4, #0]
 8006f7e:	f8cd a004 	str.w	sl, [sp, #4]
 8006f82:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f86:	4628      	mov	r0, r5
 8006f88:	f7ff fd2d 	bl	80069e6 <__cvt>
 8006f8c:	4680      	mov	r8, r0
 8006f8e:	e648      	b.n	8006c22 <_printf_float+0x112>

08006f90 <_printf_common>:
 8006f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f94:	4691      	mov	r9, r2
 8006f96:	461f      	mov	r7, r3
 8006f98:	688a      	ldr	r2, [r1, #8]
 8006f9a:	690b      	ldr	r3, [r1, #16]
 8006f9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	bfb8      	it	lt
 8006fa4:	4613      	movlt	r3, r2
 8006fa6:	f8c9 3000 	str.w	r3, [r9]
 8006faa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fae:	4606      	mov	r6, r0
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	b112      	cbz	r2, 8006fba <_printf_common+0x2a>
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	f8c9 3000 	str.w	r3, [r9]
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	0699      	lsls	r1, r3, #26
 8006fbe:	bf42      	ittt	mi
 8006fc0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006fc4:	3302      	addmi	r3, #2
 8006fc6:	f8c9 3000 	strmi.w	r3, [r9]
 8006fca:	6825      	ldr	r5, [r4, #0]
 8006fcc:	f015 0506 	ands.w	r5, r5, #6
 8006fd0:	d107      	bne.n	8006fe2 <_printf_common+0x52>
 8006fd2:	f104 0a19 	add.w	sl, r4, #25
 8006fd6:	68e3      	ldr	r3, [r4, #12]
 8006fd8:	f8d9 2000 	ldr.w	r2, [r9]
 8006fdc:	1a9b      	subs	r3, r3, r2
 8006fde:	42ab      	cmp	r3, r5
 8006fe0:	dc28      	bgt.n	8007034 <_printf_common+0xa4>
 8006fe2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006fe6:	6822      	ldr	r2, [r4, #0]
 8006fe8:	3300      	adds	r3, #0
 8006fea:	bf18      	it	ne
 8006fec:	2301      	movne	r3, #1
 8006fee:	0692      	lsls	r2, r2, #26
 8006ff0:	d42d      	bmi.n	800704e <_printf_common+0xbe>
 8006ff2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ff6:	4639      	mov	r1, r7
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	47c0      	blx	r8
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d020      	beq.n	8007042 <_printf_common+0xb2>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	68e5      	ldr	r5, [r4, #12]
 8007004:	f8d9 2000 	ldr.w	r2, [r9]
 8007008:	f003 0306 	and.w	r3, r3, #6
 800700c:	2b04      	cmp	r3, #4
 800700e:	bf08      	it	eq
 8007010:	1aad      	subeq	r5, r5, r2
 8007012:	68a3      	ldr	r3, [r4, #8]
 8007014:	6922      	ldr	r2, [r4, #16]
 8007016:	bf0c      	ite	eq
 8007018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800701c:	2500      	movne	r5, #0
 800701e:	4293      	cmp	r3, r2
 8007020:	bfc4      	itt	gt
 8007022:	1a9b      	subgt	r3, r3, r2
 8007024:	18ed      	addgt	r5, r5, r3
 8007026:	f04f 0900 	mov.w	r9, #0
 800702a:	341a      	adds	r4, #26
 800702c:	454d      	cmp	r5, r9
 800702e:	d11a      	bne.n	8007066 <_printf_common+0xd6>
 8007030:	2000      	movs	r0, #0
 8007032:	e008      	b.n	8007046 <_printf_common+0xb6>
 8007034:	2301      	movs	r3, #1
 8007036:	4652      	mov	r2, sl
 8007038:	4639      	mov	r1, r7
 800703a:	4630      	mov	r0, r6
 800703c:	47c0      	blx	r8
 800703e:	3001      	adds	r0, #1
 8007040:	d103      	bne.n	800704a <_printf_common+0xba>
 8007042:	f04f 30ff 	mov.w	r0, #4294967295
 8007046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800704a:	3501      	adds	r5, #1
 800704c:	e7c3      	b.n	8006fd6 <_printf_common+0x46>
 800704e:	18e1      	adds	r1, r4, r3
 8007050:	1c5a      	adds	r2, r3, #1
 8007052:	2030      	movs	r0, #48	; 0x30
 8007054:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007058:	4422      	add	r2, r4
 800705a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800705e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007062:	3302      	adds	r3, #2
 8007064:	e7c5      	b.n	8006ff2 <_printf_common+0x62>
 8007066:	2301      	movs	r3, #1
 8007068:	4622      	mov	r2, r4
 800706a:	4639      	mov	r1, r7
 800706c:	4630      	mov	r0, r6
 800706e:	47c0      	blx	r8
 8007070:	3001      	adds	r0, #1
 8007072:	d0e6      	beq.n	8007042 <_printf_common+0xb2>
 8007074:	f109 0901 	add.w	r9, r9, #1
 8007078:	e7d8      	b.n	800702c <_printf_common+0x9c>
	...

0800707c <_printf_i>:
 800707c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007080:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007084:	460c      	mov	r4, r1
 8007086:	7e09      	ldrb	r1, [r1, #24]
 8007088:	b085      	sub	sp, #20
 800708a:	296e      	cmp	r1, #110	; 0x6e
 800708c:	4617      	mov	r7, r2
 800708e:	4606      	mov	r6, r0
 8007090:	4698      	mov	r8, r3
 8007092:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007094:	f000 80b3 	beq.w	80071fe <_printf_i+0x182>
 8007098:	d822      	bhi.n	80070e0 <_printf_i+0x64>
 800709a:	2963      	cmp	r1, #99	; 0x63
 800709c:	d036      	beq.n	800710c <_printf_i+0x90>
 800709e:	d80a      	bhi.n	80070b6 <_printf_i+0x3a>
 80070a0:	2900      	cmp	r1, #0
 80070a2:	f000 80b9 	beq.w	8007218 <_printf_i+0x19c>
 80070a6:	2958      	cmp	r1, #88	; 0x58
 80070a8:	f000 8083 	beq.w	80071b2 <_printf_i+0x136>
 80070ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80070b4:	e032      	b.n	800711c <_printf_i+0xa0>
 80070b6:	2964      	cmp	r1, #100	; 0x64
 80070b8:	d001      	beq.n	80070be <_printf_i+0x42>
 80070ba:	2969      	cmp	r1, #105	; 0x69
 80070bc:	d1f6      	bne.n	80070ac <_printf_i+0x30>
 80070be:	6820      	ldr	r0, [r4, #0]
 80070c0:	6813      	ldr	r3, [r2, #0]
 80070c2:	0605      	lsls	r5, r0, #24
 80070c4:	f103 0104 	add.w	r1, r3, #4
 80070c8:	d52a      	bpl.n	8007120 <_printf_i+0xa4>
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6011      	str	r1, [r2, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	da03      	bge.n	80070da <_printf_i+0x5e>
 80070d2:	222d      	movs	r2, #45	; 0x2d
 80070d4:	425b      	negs	r3, r3
 80070d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80070da:	486f      	ldr	r0, [pc, #444]	; (8007298 <_printf_i+0x21c>)
 80070dc:	220a      	movs	r2, #10
 80070de:	e039      	b.n	8007154 <_printf_i+0xd8>
 80070e0:	2973      	cmp	r1, #115	; 0x73
 80070e2:	f000 809d 	beq.w	8007220 <_printf_i+0x1a4>
 80070e6:	d808      	bhi.n	80070fa <_printf_i+0x7e>
 80070e8:	296f      	cmp	r1, #111	; 0x6f
 80070ea:	d020      	beq.n	800712e <_printf_i+0xb2>
 80070ec:	2970      	cmp	r1, #112	; 0x70
 80070ee:	d1dd      	bne.n	80070ac <_printf_i+0x30>
 80070f0:	6823      	ldr	r3, [r4, #0]
 80070f2:	f043 0320 	orr.w	r3, r3, #32
 80070f6:	6023      	str	r3, [r4, #0]
 80070f8:	e003      	b.n	8007102 <_printf_i+0x86>
 80070fa:	2975      	cmp	r1, #117	; 0x75
 80070fc:	d017      	beq.n	800712e <_printf_i+0xb2>
 80070fe:	2978      	cmp	r1, #120	; 0x78
 8007100:	d1d4      	bne.n	80070ac <_printf_i+0x30>
 8007102:	2378      	movs	r3, #120	; 0x78
 8007104:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007108:	4864      	ldr	r0, [pc, #400]	; (800729c <_printf_i+0x220>)
 800710a:	e055      	b.n	80071b8 <_printf_i+0x13c>
 800710c:	6813      	ldr	r3, [r2, #0]
 800710e:	1d19      	adds	r1, r3, #4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6011      	str	r1, [r2, #0]
 8007114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800711c:	2301      	movs	r3, #1
 800711e:	e08c      	b.n	800723a <_printf_i+0x1be>
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6011      	str	r1, [r2, #0]
 8007124:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007128:	bf18      	it	ne
 800712a:	b21b      	sxthne	r3, r3
 800712c:	e7cf      	b.n	80070ce <_printf_i+0x52>
 800712e:	6813      	ldr	r3, [r2, #0]
 8007130:	6825      	ldr	r5, [r4, #0]
 8007132:	1d18      	adds	r0, r3, #4
 8007134:	6010      	str	r0, [r2, #0]
 8007136:	0628      	lsls	r0, r5, #24
 8007138:	d501      	bpl.n	800713e <_printf_i+0xc2>
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	e002      	b.n	8007144 <_printf_i+0xc8>
 800713e:	0668      	lsls	r0, r5, #25
 8007140:	d5fb      	bpl.n	800713a <_printf_i+0xbe>
 8007142:	881b      	ldrh	r3, [r3, #0]
 8007144:	4854      	ldr	r0, [pc, #336]	; (8007298 <_printf_i+0x21c>)
 8007146:	296f      	cmp	r1, #111	; 0x6f
 8007148:	bf14      	ite	ne
 800714a:	220a      	movne	r2, #10
 800714c:	2208      	moveq	r2, #8
 800714e:	2100      	movs	r1, #0
 8007150:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007154:	6865      	ldr	r5, [r4, #4]
 8007156:	60a5      	str	r5, [r4, #8]
 8007158:	2d00      	cmp	r5, #0
 800715a:	f2c0 8095 	blt.w	8007288 <_printf_i+0x20c>
 800715e:	6821      	ldr	r1, [r4, #0]
 8007160:	f021 0104 	bic.w	r1, r1, #4
 8007164:	6021      	str	r1, [r4, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d13d      	bne.n	80071e6 <_printf_i+0x16a>
 800716a:	2d00      	cmp	r5, #0
 800716c:	f040 808e 	bne.w	800728c <_printf_i+0x210>
 8007170:	4665      	mov	r5, ip
 8007172:	2a08      	cmp	r2, #8
 8007174:	d10b      	bne.n	800718e <_printf_i+0x112>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	07db      	lsls	r3, r3, #31
 800717a:	d508      	bpl.n	800718e <_printf_i+0x112>
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	6862      	ldr	r2, [r4, #4]
 8007180:	429a      	cmp	r2, r3
 8007182:	bfde      	ittt	le
 8007184:	2330      	movle	r3, #48	; 0x30
 8007186:	f805 3c01 	strble.w	r3, [r5, #-1]
 800718a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800718e:	ebac 0305 	sub.w	r3, ip, r5
 8007192:	6123      	str	r3, [r4, #16]
 8007194:	f8cd 8000 	str.w	r8, [sp]
 8007198:	463b      	mov	r3, r7
 800719a:	aa03      	add	r2, sp, #12
 800719c:	4621      	mov	r1, r4
 800719e:	4630      	mov	r0, r6
 80071a0:	f7ff fef6 	bl	8006f90 <_printf_common>
 80071a4:	3001      	adds	r0, #1
 80071a6:	d14d      	bne.n	8007244 <_printf_i+0x1c8>
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ac:	b005      	add	sp, #20
 80071ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071b2:	4839      	ldr	r0, [pc, #228]	; (8007298 <_printf_i+0x21c>)
 80071b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80071b8:	6813      	ldr	r3, [r2, #0]
 80071ba:	6821      	ldr	r1, [r4, #0]
 80071bc:	1d1d      	adds	r5, r3, #4
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6015      	str	r5, [r2, #0]
 80071c2:	060a      	lsls	r2, r1, #24
 80071c4:	d50b      	bpl.n	80071de <_printf_i+0x162>
 80071c6:	07ca      	lsls	r2, r1, #31
 80071c8:	bf44      	itt	mi
 80071ca:	f041 0120 	orrmi.w	r1, r1, #32
 80071ce:	6021      	strmi	r1, [r4, #0]
 80071d0:	b91b      	cbnz	r3, 80071da <_printf_i+0x15e>
 80071d2:	6822      	ldr	r2, [r4, #0]
 80071d4:	f022 0220 	bic.w	r2, r2, #32
 80071d8:	6022      	str	r2, [r4, #0]
 80071da:	2210      	movs	r2, #16
 80071dc:	e7b7      	b.n	800714e <_printf_i+0xd2>
 80071de:	064d      	lsls	r5, r1, #25
 80071e0:	bf48      	it	mi
 80071e2:	b29b      	uxthmi	r3, r3
 80071e4:	e7ef      	b.n	80071c6 <_printf_i+0x14a>
 80071e6:	4665      	mov	r5, ip
 80071e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80071ec:	fb02 3311 	mls	r3, r2, r1, r3
 80071f0:	5cc3      	ldrb	r3, [r0, r3]
 80071f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80071f6:	460b      	mov	r3, r1
 80071f8:	2900      	cmp	r1, #0
 80071fa:	d1f5      	bne.n	80071e8 <_printf_i+0x16c>
 80071fc:	e7b9      	b.n	8007172 <_printf_i+0xf6>
 80071fe:	6813      	ldr	r3, [r2, #0]
 8007200:	6825      	ldr	r5, [r4, #0]
 8007202:	6961      	ldr	r1, [r4, #20]
 8007204:	1d18      	adds	r0, r3, #4
 8007206:	6010      	str	r0, [r2, #0]
 8007208:	0628      	lsls	r0, r5, #24
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	d501      	bpl.n	8007212 <_printf_i+0x196>
 800720e:	6019      	str	r1, [r3, #0]
 8007210:	e002      	b.n	8007218 <_printf_i+0x19c>
 8007212:	066a      	lsls	r2, r5, #25
 8007214:	d5fb      	bpl.n	800720e <_printf_i+0x192>
 8007216:	8019      	strh	r1, [r3, #0]
 8007218:	2300      	movs	r3, #0
 800721a:	6123      	str	r3, [r4, #16]
 800721c:	4665      	mov	r5, ip
 800721e:	e7b9      	b.n	8007194 <_printf_i+0x118>
 8007220:	6813      	ldr	r3, [r2, #0]
 8007222:	1d19      	adds	r1, r3, #4
 8007224:	6011      	str	r1, [r2, #0]
 8007226:	681d      	ldr	r5, [r3, #0]
 8007228:	6862      	ldr	r2, [r4, #4]
 800722a:	2100      	movs	r1, #0
 800722c:	4628      	mov	r0, r5
 800722e:	f7f9 f8cf 	bl	80003d0 <memchr>
 8007232:	b108      	cbz	r0, 8007238 <_printf_i+0x1bc>
 8007234:	1b40      	subs	r0, r0, r5
 8007236:	6060      	str	r0, [r4, #4]
 8007238:	6863      	ldr	r3, [r4, #4]
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	2300      	movs	r3, #0
 800723e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007242:	e7a7      	b.n	8007194 <_printf_i+0x118>
 8007244:	6923      	ldr	r3, [r4, #16]
 8007246:	462a      	mov	r2, r5
 8007248:	4639      	mov	r1, r7
 800724a:	4630      	mov	r0, r6
 800724c:	47c0      	blx	r8
 800724e:	3001      	adds	r0, #1
 8007250:	d0aa      	beq.n	80071a8 <_printf_i+0x12c>
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	079b      	lsls	r3, r3, #30
 8007256:	d413      	bmi.n	8007280 <_printf_i+0x204>
 8007258:	68e0      	ldr	r0, [r4, #12]
 800725a:	9b03      	ldr	r3, [sp, #12]
 800725c:	4298      	cmp	r0, r3
 800725e:	bfb8      	it	lt
 8007260:	4618      	movlt	r0, r3
 8007262:	e7a3      	b.n	80071ac <_printf_i+0x130>
 8007264:	2301      	movs	r3, #1
 8007266:	464a      	mov	r2, r9
 8007268:	4639      	mov	r1, r7
 800726a:	4630      	mov	r0, r6
 800726c:	47c0      	blx	r8
 800726e:	3001      	adds	r0, #1
 8007270:	d09a      	beq.n	80071a8 <_printf_i+0x12c>
 8007272:	3501      	adds	r5, #1
 8007274:	68e3      	ldr	r3, [r4, #12]
 8007276:	9a03      	ldr	r2, [sp, #12]
 8007278:	1a9b      	subs	r3, r3, r2
 800727a:	42ab      	cmp	r3, r5
 800727c:	dcf2      	bgt.n	8007264 <_printf_i+0x1e8>
 800727e:	e7eb      	b.n	8007258 <_printf_i+0x1dc>
 8007280:	2500      	movs	r5, #0
 8007282:	f104 0919 	add.w	r9, r4, #25
 8007286:	e7f5      	b.n	8007274 <_printf_i+0x1f8>
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1ac      	bne.n	80071e6 <_printf_i+0x16a>
 800728c:	7803      	ldrb	r3, [r0, #0]
 800728e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007292:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007296:	e76c      	b.n	8007172 <_printf_i+0xf6>
 8007298:	0800b34e 	.word	0x0800b34e
 800729c:	0800b35f 	.word	0x0800b35f

080072a0 <_scanf_float>:
 80072a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a4:	469a      	mov	sl, r3
 80072a6:	688b      	ldr	r3, [r1, #8]
 80072a8:	4616      	mov	r6, r2
 80072aa:	1e5a      	subs	r2, r3, #1
 80072ac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80072b0:	b087      	sub	sp, #28
 80072b2:	bf83      	ittte	hi
 80072b4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80072b8:	189b      	addhi	r3, r3, r2
 80072ba:	9301      	strhi	r3, [sp, #4]
 80072bc:	2300      	movls	r3, #0
 80072be:	bf86      	itte	hi
 80072c0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80072c4:	608b      	strhi	r3, [r1, #8]
 80072c6:	9301      	strls	r3, [sp, #4]
 80072c8:	680b      	ldr	r3, [r1, #0]
 80072ca:	4688      	mov	r8, r1
 80072cc:	f04f 0b00 	mov.w	fp, #0
 80072d0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80072d4:	f848 3b1c 	str.w	r3, [r8], #28
 80072d8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80072dc:	4607      	mov	r7, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	4645      	mov	r5, r8
 80072e2:	465a      	mov	r2, fp
 80072e4:	46d9      	mov	r9, fp
 80072e6:	f8cd b008 	str.w	fp, [sp, #8]
 80072ea:	68a1      	ldr	r1, [r4, #8]
 80072ec:	b181      	cbz	r1, 8007310 <_scanf_float+0x70>
 80072ee:	6833      	ldr	r3, [r6, #0]
 80072f0:	781b      	ldrb	r3, [r3, #0]
 80072f2:	2b49      	cmp	r3, #73	; 0x49
 80072f4:	d071      	beq.n	80073da <_scanf_float+0x13a>
 80072f6:	d84d      	bhi.n	8007394 <_scanf_float+0xf4>
 80072f8:	2b39      	cmp	r3, #57	; 0x39
 80072fa:	d840      	bhi.n	800737e <_scanf_float+0xde>
 80072fc:	2b31      	cmp	r3, #49	; 0x31
 80072fe:	f080 8088 	bcs.w	8007412 <_scanf_float+0x172>
 8007302:	2b2d      	cmp	r3, #45	; 0x2d
 8007304:	f000 8090 	beq.w	8007428 <_scanf_float+0x188>
 8007308:	d815      	bhi.n	8007336 <_scanf_float+0x96>
 800730a:	2b2b      	cmp	r3, #43	; 0x2b
 800730c:	f000 808c 	beq.w	8007428 <_scanf_float+0x188>
 8007310:	f1b9 0f00 	cmp.w	r9, #0
 8007314:	d003      	beq.n	800731e <_scanf_float+0x7e>
 8007316:	6823      	ldr	r3, [r4, #0]
 8007318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	3a01      	subs	r2, #1
 8007320:	2a01      	cmp	r2, #1
 8007322:	f200 80ea 	bhi.w	80074fa <_scanf_float+0x25a>
 8007326:	4545      	cmp	r5, r8
 8007328:	f200 80dc 	bhi.w	80074e4 <_scanf_float+0x244>
 800732c:	2601      	movs	r6, #1
 800732e:	4630      	mov	r0, r6
 8007330:	b007      	add	sp, #28
 8007332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007336:	2b2e      	cmp	r3, #46	; 0x2e
 8007338:	f000 809f 	beq.w	800747a <_scanf_float+0x1da>
 800733c:	2b30      	cmp	r3, #48	; 0x30
 800733e:	d1e7      	bne.n	8007310 <_scanf_float+0x70>
 8007340:	6820      	ldr	r0, [r4, #0]
 8007342:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007346:	d064      	beq.n	8007412 <_scanf_float+0x172>
 8007348:	9b01      	ldr	r3, [sp, #4]
 800734a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800734e:	6020      	str	r0, [r4, #0]
 8007350:	f109 0901 	add.w	r9, r9, #1
 8007354:	b11b      	cbz	r3, 800735e <_scanf_float+0xbe>
 8007356:	3b01      	subs	r3, #1
 8007358:	3101      	adds	r1, #1
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	60a1      	str	r1, [r4, #8]
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	3b01      	subs	r3, #1
 8007362:	60a3      	str	r3, [r4, #8]
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	3301      	adds	r3, #1
 8007368:	6123      	str	r3, [r4, #16]
 800736a:	6873      	ldr	r3, [r6, #4]
 800736c:	3b01      	subs	r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	6073      	str	r3, [r6, #4]
 8007372:	f340 80ac 	ble.w	80074ce <_scanf_float+0x22e>
 8007376:	6833      	ldr	r3, [r6, #0]
 8007378:	3301      	adds	r3, #1
 800737a:	6033      	str	r3, [r6, #0]
 800737c:	e7b5      	b.n	80072ea <_scanf_float+0x4a>
 800737e:	2b45      	cmp	r3, #69	; 0x45
 8007380:	f000 8085 	beq.w	800748e <_scanf_float+0x1ee>
 8007384:	2b46      	cmp	r3, #70	; 0x46
 8007386:	d06a      	beq.n	800745e <_scanf_float+0x1be>
 8007388:	2b41      	cmp	r3, #65	; 0x41
 800738a:	d1c1      	bne.n	8007310 <_scanf_float+0x70>
 800738c:	2a01      	cmp	r2, #1
 800738e:	d1bf      	bne.n	8007310 <_scanf_float+0x70>
 8007390:	2202      	movs	r2, #2
 8007392:	e046      	b.n	8007422 <_scanf_float+0x182>
 8007394:	2b65      	cmp	r3, #101	; 0x65
 8007396:	d07a      	beq.n	800748e <_scanf_float+0x1ee>
 8007398:	d818      	bhi.n	80073cc <_scanf_float+0x12c>
 800739a:	2b54      	cmp	r3, #84	; 0x54
 800739c:	d066      	beq.n	800746c <_scanf_float+0x1cc>
 800739e:	d811      	bhi.n	80073c4 <_scanf_float+0x124>
 80073a0:	2b4e      	cmp	r3, #78	; 0x4e
 80073a2:	d1b5      	bne.n	8007310 <_scanf_float+0x70>
 80073a4:	2a00      	cmp	r2, #0
 80073a6:	d146      	bne.n	8007436 <_scanf_float+0x196>
 80073a8:	f1b9 0f00 	cmp.w	r9, #0
 80073ac:	d145      	bne.n	800743a <_scanf_float+0x19a>
 80073ae:	6821      	ldr	r1, [r4, #0]
 80073b0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80073b4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80073b8:	d13f      	bne.n	800743a <_scanf_float+0x19a>
 80073ba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80073be:	6021      	str	r1, [r4, #0]
 80073c0:	2201      	movs	r2, #1
 80073c2:	e02e      	b.n	8007422 <_scanf_float+0x182>
 80073c4:	2b59      	cmp	r3, #89	; 0x59
 80073c6:	d01e      	beq.n	8007406 <_scanf_float+0x166>
 80073c8:	2b61      	cmp	r3, #97	; 0x61
 80073ca:	e7de      	b.n	800738a <_scanf_float+0xea>
 80073cc:	2b6e      	cmp	r3, #110	; 0x6e
 80073ce:	d0e9      	beq.n	80073a4 <_scanf_float+0x104>
 80073d0:	d815      	bhi.n	80073fe <_scanf_float+0x15e>
 80073d2:	2b66      	cmp	r3, #102	; 0x66
 80073d4:	d043      	beq.n	800745e <_scanf_float+0x1be>
 80073d6:	2b69      	cmp	r3, #105	; 0x69
 80073d8:	d19a      	bne.n	8007310 <_scanf_float+0x70>
 80073da:	f1bb 0f00 	cmp.w	fp, #0
 80073de:	d138      	bne.n	8007452 <_scanf_float+0x1b2>
 80073e0:	f1b9 0f00 	cmp.w	r9, #0
 80073e4:	d197      	bne.n	8007316 <_scanf_float+0x76>
 80073e6:	6821      	ldr	r1, [r4, #0]
 80073e8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80073ec:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80073f0:	d195      	bne.n	800731e <_scanf_float+0x7e>
 80073f2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80073f6:	6021      	str	r1, [r4, #0]
 80073f8:	f04f 0b01 	mov.w	fp, #1
 80073fc:	e011      	b.n	8007422 <_scanf_float+0x182>
 80073fe:	2b74      	cmp	r3, #116	; 0x74
 8007400:	d034      	beq.n	800746c <_scanf_float+0x1cc>
 8007402:	2b79      	cmp	r3, #121	; 0x79
 8007404:	d184      	bne.n	8007310 <_scanf_float+0x70>
 8007406:	f1bb 0f07 	cmp.w	fp, #7
 800740a:	d181      	bne.n	8007310 <_scanf_float+0x70>
 800740c:	f04f 0b08 	mov.w	fp, #8
 8007410:	e007      	b.n	8007422 <_scanf_float+0x182>
 8007412:	eb12 0f0b 	cmn.w	r2, fp
 8007416:	f47f af7b 	bne.w	8007310 <_scanf_float+0x70>
 800741a:	6821      	ldr	r1, [r4, #0]
 800741c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007420:	6021      	str	r1, [r4, #0]
 8007422:	702b      	strb	r3, [r5, #0]
 8007424:	3501      	adds	r5, #1
 8007426:	e79a      	b.n	800735e <_scanf_float+0xbe>
 8007428:	6821      	ldr	r1, [r4, #0]
 800742a:	0608      	lsls	r0, r1, #24
 800742c:	f57f af70 	bpl.w	8007310 <_scanf_float+0x70>
 8007430:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007434:	e7f4      	b.n	8007420 <_scanf_float+0x180>
 8007436:	2a02      	cmp	r2, #2
 8007438:	d047      	beq.n	80074ca <_scanf_float+0x22a>
 800743a:	f1bb 0f01 	cmp.w	fp, #1
 800743e:	d003      	beq.n	8007448 <_scanf_float+0x1a8>
 8007440:	f1bb 0f04 	cmp.w	fp, #4
 8007444:	f47f af64 	bne.w	8007310 <_scanf_float+0x70>
 8007448:	f10b 0b01 	add.w	fp, fp, #1
 800744c:	fa5f fb8b 	uxtb.w	fp, fp
 8007450:	e7e7      	b.n	8007422 <_scanf_float+0x182>
 8007452:	f1bb 0f03 	cmp.w	fp, #3
 8007456:	d0f7      	beq.n	8007448 <_scanf_float+0x1a8>
 8007458:	f1bb 0f05 	cmp.w	fp, #5
 800745c:	e7f2      	b.n	8007444 <_scanf_float+0x1a4>
 800745e:	f1bb 0f02 	cmp.w	fp, #2
 8007462:	f47f af55 	bne.w	8007310 <_scanf_float+0x70>
 8007466:	f04f 0b03 	mov.w	fp, #3
 800746a:	e7da      	b.n	8007422 <_scanf_float+0x182>
 800746c:	f1bb 0f06 	cmp.w	fp, #6
 8007470:	f47f af4e 	bne.w	8007310 <_scanf_float+0x70>
 8007474:	f04f 0b07 	mov.w	fp, #7
 8007478:	e7d3      	b.n	8007422 <_scanf_float+0x182>
 800747a:	6821      	ldr	r1, [r4, #0]
 800747c:	0588      	lsls	r0, r1, #22
 800747e:	f57f af47 	bpl.w	8007310 <_scanf_float+0x70>
 8007482:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8007486:	6021      	str	r1, [r4, #0]
 8007488:	f8cd 9008 	str.w	r9, [sp, #8]
 800748c:	e7c9      	b.n	8007422 <_scanf_float+0x182>
 800748e:	6821      	ldr	r1, [r4, #0]
 8007490:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8007494:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007498:	d006      	beq.n	80074a8 <_scanf_float+0x208>
 800749a:	0548      	lsls	r0, r1, #21
 800749c:	f57f af38 	bpl.w	8007310 <_scanf_float+0x70>
 80074a0:	f1b9 0f00 	cmp.w	r9, #0
 80074a4:	f43f af3b 	beq.w	800731e <_scanf_float+0x7e>
 80074a8:	0588      	lsls	r0, r1, #22
 80074aa:	bf58      	it	pl
 80074ac:	9802      	ldrpl	r0, [sp, #8]
 80074ae:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80074b2:	bf58      	it	pl
 80074b4:	eba9 0000 	subpl.w	r0, r9, r0
 80074b8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80074bc:	bf58      	it	pl
 80074be:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80074c2:	6021      	str	r1, [r4, #0]
 80074c4:	f04f 0900 	mov.w	r9, #0
 80074c8:	e7ab      	b.n	8007422 <_scanf_float+0x182>
 80074ca:	2203      	movs	r2, #3
 80074cc:	e7a9      	b.n	8007422 <_scanf_float+0x182>
 80074ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80074d2:	9205      	str	r2, [sp, #20]
 80074d4:	4631      	mov	r1, r6
 80074d6:	4638      	mov	r0, r7
 80074d8:	4798      	blx	r3
 80074da:	9a05      	ldr	r2, [sp, #20]
 80074dc:	2800      	cmp	r0, #0
 80074de:	f43f af04 	beq.w	80072ea <_scanf_float+0x4a>
 80074e2:	e715      	b.n	8007310 <_scanf_float+0x70>
 80074e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074e8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80074ec:	4632      	mov	r2, r6
 80074ee:	4638      	mov	r0, r7
 80074f0:	4798      	blx	r3
 80074f2:	6923      	ldr	r3, [r4, #16]
 80074f4:	3b01      	subs	r3, #1
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	e715      	b.n	8007326 <_scanf_float+0x86>
 80074fa:	f10b 33ff 	add.w	r3, fp, #4294967295
 80074fe:	2b06      	cmp	r3, #6
 8007500:	d80a      	bhi.n	8007518 <_scanf_float+0x278>
 8007502:	f1bb 0f02 	cmp.w	fp, #2
 8007506:	d968      	bls.n	80075da <_scanf_float+0x33a>
 8007508:	f1ab 0b03 	sub.w	fp, fp, #3
 800750c:	fa5f fb8b 	uxtb.w	fp, fp
 8007510:	eba5 0b0b 	sub.w	fp, r5, fp
 8007514:	455d      	cmp	r5, fp
 8007516:	d14b      	bne.n	80075b0 <_scanf_float+0x310>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	05da      	lsls	r2, r3, #23
 800751c:	d51f      	bpl.n	800755e <_scanf_float+0x2be>
 800751e:	055b      	lsls	r3, r3, #21
 8007520:	d468      	bmi.n	80075f4 <_scanf_float+0x354>
 8007522:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007526:	6923      	ldr	r3, [r4, #16]
 8007528:	2965      	cmp	r1, #101	; 0x65
 800752a:	f103 33ff 	add.w	r3, r3, #4294967295
 800752e:	f105 3bff 	add.w	fp, r5, #4294967295
 8007532:	6123      	str	r3, [r4, #16]
 8007534:	d00d      	beq.n	8007552 <_scanf_float+0x2b2>
 8007536:	2945      	cmp	r1, #69	; 0x45
 8007538:	d00b      	beq.n	8007552 <_scanf_float+0x2b2>
 800753a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800753e:	4632      	mov	r2, r6
 8007540:	4638      	mov	r0, r7
 8007542:	4798      	blx	r3
 8007544:	6923      	ldr	r3, [r4, #16]
 8007546:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800754a:	3b01      	subs	r3, #1
 800754c:	f1a5 0b02 	sub.w	fp, r5, #2
 8007550:	6123      	str	r3, [r4, #16]
 8007552:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007556:	4632      	mov	r2, r6
 8007558:	4638      	mov	r0, r7
 800755a:	4798      	blx	r3
 800755c:	465d      	mov	r5, fp
 800755e:	6826      	ldr	r6, [r4, #0]
 8007560:	f016 0610 	ands.w	r6, r6, #16
 8007564:	d17a      	bne.n	800765c <_scanf_float+0x3bc>
 8007566:	702e      	strb	r6, [r5, #0]
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800756e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007572:	d142      	bne.n	80075fa <_scanf_float+0x35a>
 8007574:	9b02      	ldr	r3, [sp, #8]
 8007576:	eba9 0303 	sub.w	r3, r9, r3
 800757a:	425a      	negs	r2, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d149      	bne.n	8007614 <_scanf_float+0x374>
 8007580:	2200      	movs	r2, #0
 8007582:	4641      	mov	r1, r8
 8007584:	4638      	mov	r0, r7
 8007586:	f000 fea3 	bl	80082d0 <_strtod_r>
 800758a:	6825      	ldr	r5, [r4, #0]
 800758c:	f8da 3000 	ldr.w	r3, [sl]
 8007590:	f015 0f02 	tst.w	r5, #2
 8007594:	f103 0204 	add.w	r2, r3, #4
 8007598:	ec59 8b10 	vmov	r8, r9, d0
 800759c:	f8ca 2000 	str.w	r2, [sl]
 80075a0:	d043      	beq.n	800762a <_scanf_float+0x38a>
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	e9c3 8900 	strd	r8, r9, [r3]
 80075a8:	68e3      	ldr	r3, [r4, #12]
 80075aa:	3301      	adds	r3, #1
 80075ac:	60e3      	str	r3, [r4, #12]
 80075ae:	e6be      	b.n	800732e <_scanf_float+0x8e>
 80075b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075b4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80075b8:	4632      	mov	r2, r6
 80075ba:	4638      	mov	r0, r7
 80075bc:	4798      	blx	r3
 80075be:	6923      	ldr	r3, [r4, #16]
 80075c0:	3b01      	subs	r3, #1
 80075c2:	6123      	str	r3, [r4, #16]
 80075c4:	e7a6      	b.n	8007514 <_scanf_float+0x274>
 80075c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075ca:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80075ce:	4632      	mov	r2, r6
 80075d0:	4638      	mov	r0, r7
 80075d2:	4798      	blx	r3
 80075d4:	6923      	ldr	r3, [r4, #16]
 80075d6:	3b01      	subs	r3, #1
 80075d8:	6123      	str	r3, [r4, #16]
 80075da:	4545      	cmp	r5, r8
 80075dc:	d8f3      	bhi.n	80075c6 <_scanf_float+0x326>
 80075de:	e6a5      	b.n	800732c <_scanf_float+0x8c>
 80075e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075e4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80075e8:	4632      	mov	r2, r6
 80075ea:	4638      	mov	r0, r7
 80075ec:	4798      	blx	r3
 80075ee:	6923      	ldr	r3, [r4, #16]
 80075f0:	3b01      	subs	r3, #1
 80075f2:	6123      	str	r3, [r4, #16]
 80075f4:	4545      	cmp	r5, r8
 80075f6:	d8f3      	bhi.n	80075e0 <_scanf_float+0x340>
 80075f8:	e698      	b.n	800732c <_scanf_float+0x8c>
 80075fa:	9b03      	ldr	r3, [sp, #12]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d0bf      	beq.n	8007580 <_scanf_float+0x2e0>
 8007600:	9904      	ldr	r1, [sp, #16]
 8007602:	230a      	movs	r3, #10
 8007604:	4632      	mov	r2, r6
 8007606:	3101      	adds	r1, #1
 8007608:	4638      	mov	r0, r7
 800760a:	f000 feed 	bl	80083e8 <_strtol_r>
 800760e:	9b03      	ldr	r3, [sp, #12]
 8007610:	9d04      	ldr	r5, [sp, #16]
 8007612:	1ac2      	subs	r2, r0, r3
 8007614:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007618:	429d      	cmp	r5, r3
 800761a:	bf28      	it	cs
 800761c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007620:	490f      	ldr	r1, [pc, #60]	; (8007660 <_scanf_float+0x3c0>)
 8007622:	4628      	mov	r0, r5
 8007624:	f000 f824 	bl	8007670 <siprintf>
 8007628:	e7aa      	b.n	8007580 <_scanf_float+0x2e0>
 800762a:	f015 0504 	ands.w	r5, r5, #4
 800762e:	d1b8      	bne.n	80075a2 <_scanf_float+0x302>
 8007630:	681f      	ldr	r7, [r3, #0]
 8007632:	ee10 2a10 	vmov	r2, s0
 8007636:	464b      	mov	r3, r9
 8007638:	ee10 0a10 	vmov	r0, s0
 800763c:	4649      	mov	r1, r9
 800763e:	f7f9 fb6d 	bl	8000d1c <__aeabi_dcmpun>
 8007642:	b128      	cbz	r0, 8007650 <_scanf_float+0x3b0>
 8007644:	4628      	mov	r0, r5
 8007646:	f000 f80d 	bl	8007664 <nanf>
 800764a:	ed87 0a00 	vstr	s0, [r7]
 800764e:	e7ab      	b.n	80075a8 <_scanf_float+0x308>
 8007650:	4640      	mov	r0, r8
 8007652:	4649      	mov	r1, r9
 8007654:	f7f9 fbc0 	bl	8000dd8 <__aeabi_d2f>
 8007658:	6038      	str	r0, [r7, #0]
 800765a:	e7a5      	b.n	80075a8 <_scanf_float+0x308>
 800765c:	2600      	movs	r6, #0
 800765e:	e666      	b.n	800732e <_scanf_float+0x8e>
 8007660:	0800b370 	.word	0x0800b370

08007664 <nanf>:
 8007664:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800766c <nanf+0x8>
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	7fc00000 	.word	0x7fc00000

08007670 <siprintf>:
 8007670:	b40e      	push	{r1, r2, r3}
 8007672:	b500      	push	{lr}
 8007674:	b09c      	sub	sp, #112	; 0x70
 8007676:	ab1d      	add	r3, sp, #116	; 0x74
 8007678:	9002      	str	r0, [sp, #8]
 800767a:	9006      	str	r0, [sp, #24]
 800767c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007680:	4809      	ldr	r0, [pc, #36]	; (80076a8 <siprintf+0x38>)
 8007682:	9107      	str	r1, [sp, #28]
 8007684:	9104      	str	r1, [sp, #16]
 8007686:	4909      	ldr	r1, [pc, #36]	; (80076ac <siprintf+0x3c>)
 8007688:	f853 2b04 	ldr.w	r2, [r3], #4
 800768c:	9105      	str	r1, [sp, #20]
 800768e:	6800      	ldr	r0, [r0, #0]
 8007690:	9301      	str	r3, [sp, #4]
 8007692:	a902      	add	r1, sp, #8
 8007694:	f002 fd64 	bl	800a160 <_svfiprintf_r>
 8007698:	9b02      	ldr	r3, [sp, #8]
 800769a:	2200      	movs	r2, #0
 800769c:	701a      	strb	r2, [r3, #0]
 800769e:	b01c      	add	sp, #112	; 0x70
 80076a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076a4:	b003      	add	sp, #12
 80076a6:	4770      	bx	lr
 80076a8:	2000000c 	.word	0x2000000c
 80076ac:	ffff0208 	.word	0xffff0208

080076b0 <sulp>:
 80076b0:	b570      	push	{r4, r5, r6, lr}
 80076b2:	4604      	mov	r4, r0
 80076b4:	460d      	mov	r5, r1
 80076b6:	ec45 4b10 	vmov	d0, r4, r5
 80076ba:	4616      	mov	r6, r2
 80076bc:	f002 fb0c 	bl	8009cd8 <__ulp>
 80076c0:	ec51 0b10 	vmov	r0, r1, d0
 80076c4:	b17e      	cbz	r6, 80076e6 <sulp+0x36>
 80076c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80076ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	dd09      	ble.n	80076e6 <sulp+0x36>
 80076d2:	051b      	lsls	r3, r3, #20
 80076d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80076d8:	2400      	movs	r4, #0
 80076da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80076de:	4622      	mov	r2, r4
 80076e0:	462b      	mov	r3, r5
 80076e2:	f7f9 f881 	bl	80007e8 <__aeabi_dmul>
 80076e6:	bd70      	pop	{r4, r5, r6, pc}

080076e8 <_strtod_l>:
 80076e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ec:	461f      	mov	r7, r3
 80076ee:	b0a1      	sub	sp, #132	; 0x84
 80076f0:	2300      	movs	r3, #0
 80076f2:	4681      	mov	r9, r0
 80076f4:	4638      	mov	r0, r7
 80076f6:	460e      	mov	r6, r1
 80076f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80076fa:	931c      	str	r3, [sp, #112]	; 0x70
 80076fc:	f001 fff5 	bl	80096ea <__localeconv_l>
 8007700:	4680      	mov	r8, r0
 8007702:	6800      	ldr	r0, [r0, #0]
 8007704:	f7f8 fe57 	bl	80003b6 <strlen>
 8007708:	f04f 0a00 	mov.w	sl, #0
 800770c:	4604      	mov	r4, r0
 800770e:	f04f 0b00 	mov.w	fp, #0
 8007712:	961b      	str	r6, [sp, #108]	; 0x6c
 8007714:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007716:	781a      	ldrb	r2, [r3, #0]
 8007718:	2a0d      	cmp	r2, #13
 800771a:	d832      	bhi.n	8007782 <_strtod_l+0x9a>
 800771c:	2a09      	cmp	r2, #9
 800771e:	d236      	bcs.n	800778e <_strtod_l+0xa6>
 8007720:	2a00      	cmp	r2, #0
 8007722:	d03e      	beq.n	80077a2 <_strtod_l+0xba>
 8007724:	2300      	movs	r3, #0
 8007726:	930d      	str	r3, [sp, #52]	; 0x34
 8007728:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800772a:	782b      	ldrb	r3, [r5, #0]
 800772c:	2b30      	cmp	r3, #48	; 0x30
 800772e:	f040 80ac 	bne.w	800788a <_strtod_l+0x1a2>
 8007732:	786b      	ldrb	r3, [r5, #1]
 8007734:	2b58      	cmp	r3, #88	; 0x58
 8007736:	d001      	beq.n	800773c <_strtod_l+0x54>
 8007738:	2b78      	cmp	r3, #120	; 0x78
 800773a:	d167      	bne.n	800780c <_strtod_l+0x124>
 800773c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800773e:	9301      	str	r3, [sp, #4]
 8007740:	ab1c      	add	r3, sp, #112	; 0x70
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	9702      	str	r7, [sp, #8]
 8007746:	ab1d      	add	r3, sp, #116	; 0x74
 8007748:	4a88      	ldr	r2, [pc, #544]	; (800796c <_strtod_l+0x284>)
 800774a:	a91b      	add	r1, sp, #108	; 0x6c
 800774c:	4648      	mov	r0, r9
 800774e:	f001 fcf2 	bl	8009136 <__gethex>
 8007752:	f010 0407 	ands.w	r4, r0, #7
 8007756:	4606      	mov	r6, r0
 8007758:	d005      	beq.n	8007766 <_strtod_l+0x7e>
 800775a:	2c06      	cmp	r4, #6
 800775c:	d12b      	bne.n	80077b6 <_strtod_l+0xce>
 800775e:	3501      	adds	r5, #1
 8007760:	2300      	movs	r3, #0
 8007762:	951b      	str	r5, [sp, #108]	; 0x6c
 8007764:	930d      	str	r3, [sp, #52]	; 0x34
 8007766:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007768:	2b00      	cmp	r3, #0
 800776a:	f040 859a 	bne.w	80082a2 <_strtod_l+0xbba>
 800776e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007770:	b1e3      	cbz	r3, 80077ac <_strtod_l+0xc4>
 8007772:	4652      	mov	r2, sl
 8007774:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007778:	ec43 2b10 	vmov	d0, r2, r3
 800777c:	b021      	add	sp, #132	; 0x84
 800777e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007782:	2a2b      	cmp	r2, #43	; 0x2b
 8007784:	d015      	beq.n	80077b2 <_strtod_l+0xca>
 8007786:	2a2d      	cmp	r2, #45	; 0x2d
 8007788:	d004      	beq.n	8007794 <_strtod_l+0xac>
 800778a:	2a20      	cmp	r2, #32
 800778c:	d1ca      	bne.n	8007724 <_strtod_l+0x3c>
 800778e:	3301      	adds	r3, #1
 8007790:	931b      	str	r3, [sp, #108]	; 0x6c
 8007792:	e7bf      	b.n	8007714 <_strtod_l+0x2c>
 8007794:	2201      	movs	r2, #1
 8007796:	920d      	str	r2, [sp, #52]	; 0x34
 8007798:	1c5a      	adds	r2, r3, #1
 800779a:	921b      	str	r2, [sp, #108]	; 0x6c
 800779c:	785b      	ldrb	r3, [r3, #1]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1c2      	bne.n	8007728 <_strtod_l+0x40>
 80077a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f040 8579 	bne.w	800829e <_strtod_l+0xbb6>
 80077ac:	4652      	mov	r2, sl
 80077ae:	465b      	mov	r3, fp
 80077b0:	e7e2      	b.n	8007778 <_strtod_l+0x90>
 80077b2:	2200      	movs	r2, #0
 80077b4:	e7ef      	b.n	8007796 <_strtod_l+0xae>
 80077b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80077b8:	b13a      	cbz	r2, 80077ca <_strtod_l+0xe2>
 80077ba:	2135      	movs	r1, #53	; 0x35
 80077bc:	a81e      	add	r0, sp, #120	; 0x78
 80077be:	f002 fb83 	bl	8009ec8 <__copybits>
 80077c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80077c4:	4648      	mov	r0, r9
 80077c6:	f001 ffef 	bl	80097a8 <_Bfree>
 80077ca:	3c01      	subs	r4, #1
 80077cc:	2c04      	cmp	r4, #4
 80077ce:	d806      	bhi.n	80077de <_strtod_l+0xf6>
 80077d0:	e8df f004 	tbb	[pc, r4]
 80077d4:	1714030a 	.word	0x1714030a
 80077d8:	0a          	.byte	0x0a
 80077d9:	00          	.byte	0x00
 80077da:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80077de:	0730      	lsls	r0, r6, #28
 80077e0:	d5c1      	bpl.n	8007766 <_strtod_l+0x7e>
 80077e2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80077e6:	e7be      	b.n	8007766 <_strtod_l+0x7e>
 80077e8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80077ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80077ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80077f2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80077f6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80077fa:	e7f0      	b.n	80077de <_strtod_l+0xf6>
 80077fc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007970 <_strtod_l+0x288>
 8007800:	e7ed      	b.n	80077de <_strtod_l+0xf6>
 8007802:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007806:	f04f 3aff 	mov.w	sl, #4294967295
 800780a:	e7e8      	b.n	80077de <_strtod_l+0xf6>
 800780c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800780e:	1c5a      	adds	r2, r3, #1
 8007810:	921b      	str	r2, [sp, #108]	; 0x6c
 8007812:	785b      	ldrb	r3, [r3, #1]
 8007814:	2b30      	cmp	r3, #48	; 0x30
 8007816:	d0f9      	beq.n	800780c <_strtod_l+0x124>
 8007818:	2b00      	cmp	r3, #0
 800781a:	d0a4      	beq.n	8007766 <_strtod_l+0x7e>
 800781c:	2301      	movs	r3, #1
 800781e:	2500      	movs	r5, #0
 8007820:	9306      	str	r3, [sp, #24]
 8007822:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007824:	9308      	str	r3, [sp, #32]
 8007826:	9507      	str	r5, [sp, #28]
 8007828:	9505      	str	r5, [sp, #20]
 800782a:	220a      	movs	r2, #10
 800782c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800782e:	7807      	ldrb	r7, [r0, #0]
 8007830:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007834:	b2d9      	uxtb	r1, r3
 8007836:	2909      	cmp	r1, #9
 8007838:	d929      	bls.n	800788e <_strtod_l+0x1a6>
 800783a:	4622      	mov	r2, r4
 800783c:	f8d8 1000 	ldr.w	r1, [r8]
 8007840:	f002 fd96 	bl	800a370 <strncmp>
 8007844:	2800      	cmp	r0, #0
 8007846:	d031      	beq.n	80078ac <_strtod_l+0x1c4>
 8007848:	2000      	movs	r0, #0
 800784a:	9c05      	ldr	r4, [sp, #20]
 800784c:	9004      	str	r0, [sp, #16]
 800784e:	463b      	mov	r3, r7
 8007850:	4602      	mov	r2, r0
 8007852:	2b65      	cmp	r3, #101	; 0x65
 8007854:	d001      	beq.n	800785a <_strtod_l+0x172>
 8007856:	2b45      	cmp	r3, #69	; 0x45
 8007858:	d114      	bne.n	8007884 <_strtod_l+0x19c>
 800785a:	b924      	cbnz	r4, 8007866 <_strtod_l+0x17e>
 800785c:	b910      	cbnz	r0, 8007864 <_strtod_l+0x17c>
 800785e:	9b06      	ldr	r3, [sp, #24]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d09e      	beq.n	80077a2 <_strtod_l+0xba>
 8007864:	2400      	movs	r4, #0
 8007866:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007868:	1c73      	adds	r3, r6, #1
 800786a:	931b      	str	r3, [sp, #108]	; 0x6c
 800786c:	7873      	ldrb	r3, [r6, #1]
 800786e:	2b2b      	cmp	r3, #43	; 0x2b
 8007870:	d078      	beq.n	8007964 <_strtod_l+0x27c>
 8007872:	2b2d      	cmp	r3, #45	; 0x2d
 8007874:	d070      	beq.n	8007958 <_strtod_l+0x270>
 8007876:	f04f 0c00 	mov.w	ip, #0
 800787a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800787e:	2f09      	cmp	r7, #9
 8007880:	d97c      	bls.n	800797c <_strtod_l+0x294>
 8007882:	961b      	str	r6, [sp, #108]	; 0x6c
 8007884:	f04f 0e00 	mov.w	lr, #0
 8007888:	e09a      	b.n	80079c0 <_strtod_l+0x2d8>
 800788a:	2300      	movs	r3, #0
 800788c:	e7c7      	b.n	800781e <_strtod_l+0x136>
 800788e:	9905      	ldr	r1, [sp, #20]
 8007890:	2908      	cmp	r1, #8
 8007892:	bfdd      	ittte	le
 8007894:	9907      	ldrle	r1, [sp, #28]
 8007896:	fb02 3301 	mlale	r3, r2, r1, r3
 800789a:	9307      	strle	r3, [sp, #28]
 800789c:	fb02 3505 	mlagt	r5, r2, r5, r3
 80078a0:	9b05      	ldr	r3, [sp, #20]
 80078a2:	3001      	adds	r0, #1
 80078a4:	3301      	adds	r3, #1
 80078a6:	9305      	str	r3, [sp, #20]
 80078a8:	901b      	str	r0, [sp, #108]	; 0x6c
 80078aa:	e7bf      	b.n	800782c <_strtod_l+0x144>
 80078ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078ae:	191a      	adds	r2, r3, r4
 80078b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80078b2:	9a05      	ldr	r2, [sp, #20]
 80078b4:	5d1b      	ldrb	r3, [r3, r4]
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	d037      	beq.n	800792a <_strtod_l+0x242>
 80078ba:	9c05      	ldr	r4, [sp, #20]
 80078bc:	4602      	mov	r2, r0
 80078be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80078c2:	2909      	cmp	r1, #9
 80078c4:	d913      	bls.n	80078ee <_strtod_l+0x206>
 80078c6:	2101      	movs	r1, #1
 80078c8:	9104      	str	r1, [sp, #16]
 80078ca:	e7c2      	b.n	8007852 <_strtod_l+0x16a>
 80078cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80078ce:	1c5a      	adds	r2, r3, #1
 80078d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80078d2:	785b      	ldrb	r3, [r3, #1]
 80078d4:	3001      	adds	r0, #1
 80078d6:	2b30      	cmp	r3, #48	; 0x30
 80078d8:	d0f8      	beq.n	80078cc <_strtod_l+0x1e4>
 80078da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80078de:	2a08      	cmp	r2, #8
 80078e0:	f200 84e4 	bhi.w	80082ac <_strtod_l+0xbc4>
 80078e4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80078e6:	9208      	str	r2, [sp, #32]
 80078e8:	4602      	mov	r2, r0
 80078ea:	2000      	movs	r0, #0
 80078ec:	4604      	mov	r4, r0
 80078ee:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80078f2:	f100 0101 	add.w	r1, r0, #1
 80078f6:	d012      	beq.n	800791e <_strtod_l+0x236>
 80078f8:	440a      	add	r2, r1
 80078fa:	eb00 0c04 	add.w	ip, r0, r4
 80078fe:	4621      	mov	r1, r4
 8007900:	270a      	movs	r7, #10
 8007902:	458c      	cmp	ip, r1
 8007904:	d113      	bne.n	800792e <_strtod_l+0x246>
 8007906:	1821      	adds	r1, r4, r0
 8007908:	2908      	cmp	r1, #8
 800790a:	f104 0401 	add.w	r4, r4, #1
 800790e:	4404      	add	r4, r0
 8007910:	dc19      	bgt.n	8007946 <_strtod_l+0x25e>
 8007912:	9b07      	ldr	r3, [sp, #28]
 8007914:	210a      	movs	r1, #10
 8007916:	fb01 e303 	mla	r3, r1, r3, lr
 800791a:	9307      	str	r3, [sp, #28]
 800791c:	2100      	movs	r1, #0
 800791e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007920:	1c58      	adds	r0, r3, #1
 8007922:	901b      	str	r0, [sp, #108]	; 0x6c
 8007924:	785b      	ldrb	r3, [r3, #1]
 8007926:	4608      	mov	r0, r1
 8007928:	e7c9      	b.n	80078be <_strtod_l+0x1d6>
 800792a:	9805      	ldr	r0, [sp, #20]
 800792c:	e7d3      	b.n	80078d6 <_strtod_l+0x1ee>
 800792e:	2908      	cmp	r1, #8
 8007930:	f101 0101 	add.w	r1, r1, #1
 8007934:	dc03      	bgt.n	800793e <_strtod_l+0x256>
 8007936:	9b07      	ldr	r3, [sp, #28]
 8007938:	437b      	muls	r3, r7
 800793a:	9307      	str	r3, [sp, #28]
 800793c:	e7e1      	b.n	8007902 <_strtod_l+0x21a>
 800793e:	2910      	cmp	r1, #16
 8007940:	bfd8      	it	le
 8007942:	437d      	mulle	r5, r7
 8007944:	e7dd      	b.n	8007902 <_strtod_l+0x21a>
 8007946:	2c10      	cmp	r4, #16
 8007948:	bfdc      	itt	le
 800794a:	210a      	movle	r1, #10
 800794c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007950:	e7e4      	b.n	800791c <_strtod_l+0x234>
 8007952:	2301      	movs	r3, #1
 8007954:	9304      	str	r3, [sp, #16]
 8007956:	e781      	b.n	800785c <_strtod_l+0x174>
 8007958:	f04f 0c01 	mov.w	ip, #1
 800795c:	1cb3      	adds	r3, r6, #2
 800795e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007960:	78b3      	ldrb	r3, [r6, #2]
 8007962:	e78a      	b.n	800787a <_strtod_l+0x192>
 8007964:	f04f 0c00 	mov.w	ip, #0
 8007968:	e7f8      	b.n	800795c <_strtod_l+0x274>
 800796a:	bf00      	nop
 800796c:	0800b378 	.word	0x0800b378
 8007970:	7ff00000 	.word	0x7ff00000
 8007974:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007976:	1c5f      	adds	r7, r3, #1
 8007978:	971b      	str	r7, [sp, #108]	; 0x6c
 800797a:	785b      	ldrb	r3, [r3, #1]
 800797c:	2b30      	cmp	r3, #48	; 0x30
 800797e:	d0f9      	beq.n	8007974 <_strtod_l+0x28c>
 8007980:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007984:	2f08      	cmp	r7, #8
 8007986:	f63f af7d 	bhi.w	8007884 <_strtod_l+0x19c>
 800798a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800798e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007990:	930a      	str	r3, [sp, #40]	; 0x28
 8007992:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007994:	1c5f      	adds	r7, r3, #1
 8007996:	971b      	str	r7, [sp, #108]	; 0x6c
 8007998:	785b      	ldrb	r3, [r3, #1]
 800799a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800799e:	f1b8 0f09 	cmp.w	r8, #9
 80079a2:	d937      	bls.n	8007a14 <_strtod_l+0x32c>
 80079a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079a6:	1a7f      	subs	r7, r7, r1
 80079a8:	2f08      	cmp	r7, #8
 80079aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80079ae:	dc37      	bgt.n	8007a20 <_strtod_l+0x338>
 80079b0:	45be      	cmp	lr, r7
 80079b2:	bfa8      	it	ge
 80079b4:	46be      	movge	lr, r7
 80079b6:	f1bc 0f00 	cmp.w	ip, #0
 80079ba:	d001      	beq.n	80079c0 <_strtod_l+0x2d8>
 80079bc:	f1ce 0e00 	rsb	lr, lr, #0
 80079c0:	2c00      	cmp	r4, #0
 80079c2:	d151      	bne.n	8007a68 <_strtod_l+0x380>
 80079c4:	2800      	cmp	r0, #0
 80079c6:	f47f aece 	bne.w	8007766 <_strtod_l+0x7e>
 80079ca:	9a06      	ldr	r2, [sp, #24]
 80079cc:	2a00      	cmp	r2, #0
 80079ce:	f47f aeca 	bne.w	8007766 <_strtod_l+0x7e>
 80079d2:	9a04      	ldr	r2, [sp, #16]
 80079d4:	2a00      	cmp	r2, #0
 80079d6:	f47f aee4 	bne.w	80077a2 <_strtod_l+0xba>
 80079da:	2b4e      	cmp	r3, #78	; 0x4e
 80079dc:	d027      	beq.n	8007a2e <_strtod_l+0x346>
 80079de:	dc21      	bgt.n	8007a24 <_strtod_l+0x33c>
 80079e0:	2b49      	cmp	r3, #73	; 0x49
 80079e2:	f47f aede 	bne.w	80077a2 <_strtod_l+0xba>
 80079e6:	49a0      	ldr	r1, [pc, #640]	; (8007c68 <_strtod_l+0x580>)
 80079e8:	a81b      	add	r0, sp, #108	; 0x6c
 80079ea:	f001 fdd7 	bl	800959c <__match>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	f43f aed7 	beq.w	80077a2 <_strtod_l+0xba>
 80079f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079f6:	499d      	ldr	r1, [pc, #628]	; (8007c6c <_strtod_l+0x584>)
 80079f8:	3b01      	subs	r3, #1
 80079fa:	a81b      	add	r0, sp, #108	; 0x6c
 80079fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80079fe:	f001 fdcd 	bl	800959c <__match>
 8007a02:	b910      	cbnz	r0, 8007a0a <_strtod_l+0x322>
 8007a04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a06:	3301      	adds	r3, #1
 8007a08:	931b      	str	r3, [sp, #108]	; 0x6c
 8007a0a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007c80 <_strtod_l+0x598>
 8007a0e:	f04f 0a00 	mov.w	sl, #0
 8007a12:	e6a8      	b.n	8007766 <_strtod_l+0x7e>
 8007a14:	210a      	movs	r1, #10
 8007a16:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007a1a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007a1e:	e7b8      	b.n	8007992 <_strtod_l+0x2aa>
 8007a20:	46be      	mov	lr, r7
 8007a22:	e7c8      	b.n	80079b6 <_strtod_l+0x2ce>
 8007a24:	2b69      	cmp	r3, #105	; 0x69
 8007a26:	d0de      	beq.n	80079e6 <_strtod_l+0x2fe>
 8007a28:	2b6e      	cmp	r3, #110	; 0x6e
 8007a2a:	f47f aeba 	bne.w	80077a2 <_strtod_l+0xba>
 8007a2e:	4990      	ldr	r1, [pc, #576]	; (8007c70 <_strtod_l+0x588>)
 8007a30:	a81b      	add	r0, sp, #108	; 0x6c
 8007a32:	f001 fdb3 	bl	800959c <__match>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f43f aeb3 	beq.w	80077a2 <_strtod_l+0xba>
 8007a3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	2b28      	cmp	r3, #40	; 0x28
 8007a42:	d10e      	bne.n	8007a62 <_strtod_l+0x37a>
 8007a44:	aa1e      	add	r2, sp, #120	; 0x78
 8007a46:	498b      	ldr	r1, [pc, #556]	; (8007c74 <_strtod_l+0x58c>)
 8007a48:	a81b      	add	r0, sp, #108	; 0x6c
 8007a4a:	f001 fdbb 	bl	80095c4 <__hexnan>
 8007a4e:	2805      	cmp	r0, #5
 8007a50:	d107      	bne.n	8007a62 <_strtod_l+0x37a>
 8007a52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a54:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007a58:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007a5c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007a60:	e681      	b.n	8007766 <_strtod_l+0x7e>
 8007a62:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007c88 <_strtod_l+0x5a0>
 8007a66:	e7d2      	b.n	8007a0e <_strtod_l+0x326>
 8007a68:	ebae 0302 	sub.w	r3, lr, r2
 8007a6c:	9306      	str	r3, [sp, #24]
 8007a6e:	9b05      	ldr	r3, [sp, #20]
 8007a70:	9807      	ldr	r0, [sp, #28]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bf08      	it	eq
 8007a76:	4623      	moveq	r3, r4
 8007a78:	2c10      	cmp	r4, #16
 8007a7a:	9305      	str	r3, [sp, #20]
 8007a7c:	46a0      	mov	r8, r4
 8007a7e:	bfa8      	it	ge
 8007a80:	f04f 0810 	movge.w	r8, #16
 8007a84:	f7f8 fe36 	bl	80006f4 <__aeabi_ui2d>
 8007a88:	2c09      	cmp	r4, #9
 8007a8a:	4682      	mov	sl, r0
 8007a8c:	468b      	mov	fp, r1
 8007a8e:	dc13      	bgt.n	8007ab8 <_strtod_l+0x3d0>
 8007a90:	9b06      	ldr	r3, [sp, #24]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f43f ae67 	beq.w	8007766 <_strtod_l+0x7e>
 8007a98:	9b06      	ldr	r3, [sp, #24]
 8007a9a:	dd7a      	ble.n	8007b92 <_strtod_l+0x4aa>
 8007a9c:	2b16      	cmp	r3, #22
 8007a9e:	dc61      	bgt.n	8007b64 <_strtod_l+0x47c>
 8007aa0:	4a75      	ldr	r2, [pc, #468]	; (8007c78 <_strtod_l+0x590>)
 8007aa2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007aa6:	e9de 0100 	ldrd	r0, r1, [lr]
 8007aaa:	4652      	mov	r2, sl
 8007aac:	465b      	mov	r3, fp
 8007aae:	f7f8 fe9b 	bl	80007e8 <__aeabi_dmul>
 8007ab2:	4682      	mov	sl, r0
 8007ab4:	468b      	mov	fp, r1
 8007ab6:	e656      	b.n	8007766 <_strtod_l+0x7e>
 8007ab8:	4b6f      	ldr	r3, [pc, #444]	; (8007c78 <_strtod_l+0x590>)
 8007aba:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007abe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007ac2:	f7f8 fe91 	bl	80007e8 <__aeabi_dmul>
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	4628      	mov	r0, r5
 8007aca:	460f      	mov	r7, r1
 8007acc:	f7f8 fe12 	bl	80006f4 <__aeabi_ui2d>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f8 fcd0 	bl	800047c <__adddf3>
 8007adc:	2c0f      	cmp	r4, #15
 8007ade:	4682      	mov	sl, r0
 8007ae0:	468b      	mov	fp, r1
 8007ae2:	ddd5      	ble.n	8007a90 <_strtod_l+0x3a8>
 8007ae4:	9b06      	ldr	r3, [sp, #24]
 8007ae6:	eba4 0808 	sub.w	r8, r4, r8
 8007aea:	4498      	add	r8, r3
 8007aec:	f1b8 0f00 	cmp.w	r8, #0
 8007af0:	f340 8096 	ble.w	8007c20 <_strtod_l+0x538>
 8007af4:	f018 030f 	ands.w	r3, r8, #15
 8007af8:	d00a      	beq.n	8007b10 <_strtod_l+0x428>
 8007afa:	495f      	ldr	r1, [pc, #380]	; (8007c78 <_strtod_l+0x590>)
 8007afc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b00:	4652      	mov	r2, sl
 8007b02:	465b      	mov	r3, fp
 8007b04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b08:	f7f8 fe6e 	bl	80007e8 <__aeabi_dmul>
 8007b0c:	4682      	mov	sl, r0
 8007b0e:	468b      	mov	fp, r1
 8007b10:	f038 080f 	bics.w	r8, r8, #15
 8007b14:	d073      	beq.n	8007bfe <_strtod_l+0x516>
 8007b16:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007b1a:	dd47      	ble.n	8007bac <_strtod_l+0x4c4>
 8007b1c:	2400      	movs	r4, #0
 8007b1e:	46a0      	mov	r8, r4
 8007b20:	9407      	str	r4, [sp, #28]
 8007b22:	9405      	str	r4, [sp, #20]
 8007b24:	2322      	movs	r3, #34	; 0x22
 8007b26:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007c80 <_strtod_l+0x598>
 8007b2a:	f8c9 3000 	str.w	r3, [r9]
 8007b2e:	f04f 0a00 	mov.w	sl, #0
 8007b32:	9b07      	ldr	r3, [sp, #28]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f43f ae16 	beq.w	8007766 <_strtod_l+0x7e>
 8007b3a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	f001 fe33 	bl	80097a8 <_Bfree>
 8007b42:	9905      	ldr	r1, [sp, #20]
 8007b44:	4648      	mov	r0, r9
 8007b46:	f001 fe2f 	bl	80097a8 <_Bfree>
 8007b4a:	4641      	mov	r1, r8
 8007b4c:	4648      	mov	r0, r9
 8007b4e:	f001 fe2b 	bl	80097a8 <_Bfree>
 8007b52:	9907      	ldr	r1, [sp, #28]
 8007b54:	4648      	mov	r0, r9
 8007b56:	f001 fe27 	bl	80097a8 <_Bfree>
 8007b5a:	4621      	mov	r1, r4
 8007b5c:	4648      	mov	r0, r9
 8007b5e:	f001 fe23 	bl	80097a8 <_Bfree>
 8007b62:	e600      	b.n	8007766 <_strtod_l+0x7e>
 8007b64:	9a06      	ldr	r2, [sp, #24]
 8007b66:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	dbba      	blt.n	8007ae4 <_strtod_l+0x3fc>
 8007b6e:	4d42      	ldr	r5, [pc, #264]	; (8007c78 <_strtod_l+0x590>)
 8007b70:	f1c4 040f 	rsb	r4, r4, #15
 8007b74:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007b78:	4652      	mov	r2, sl
 8007b7a:	465b      	mov	r3, fp
 8007b7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b80:	f7f8 fe32 	bl	80007e8 <__aeabi_dmul>
 8007b84:	9b06      	ldr	r3, [sp, #24]
 8007b86:	1b1c      	subs	r4, r3, r4
 8007b88:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007b8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b90:	e78d      	b.n	8007aae <_strtod_l+0x3c6>
 8007b92:	f113 0f16 	cmn.w	r3, #22
 8007b96:	dba5      	blt.n	8007ae4 <_strtod_l+0x3fc>
 8007b98:	4a37      	ldr	r2, [pc, #220]	; (8007c78 <_strtod_l+0x590>)
 8007b9a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8007b9e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007ba2:	4650      	mov	r0, sl
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	f7f8 ff49 	bl	8000a3c <__aeabi_ddiv>
 8007baa:	e782      	b.n	8007ab2 <_strtod_l+0x3ca>
 8007bac:	2300      	movs	r3, #0
 8007bae:	4e33      	ldr	r6, [pc, #204]	; (8007c7c <_strtod_l+0x594>)
 8007bb0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007bb4:	4650      	mov	r0, sl
 8007bb6:	4659      	mov	r1, fp
 8007bb8:	461d      	mov	r5, r3
 8007bba:	f1b8 0f01 	cmp.w	r8, #1
 8007bbe:	dc21      	bgt.n	8007c04 <_strtod_l+0x51c>
 8007bc0:	b10b      	cbz	r3, 8007bc6 <_strtod_l+0x4de>
 8007bc2:	4682      	mov	sl, r0
 8007bc4:	468b      	mov	fp, r1
 8007bc6:	4b2d      	ldr	r3, [pc, #180]	; (8007c7c <_strtod_l+0x594>)
 8007bc8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007bcc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007bd0:	4652      	mov	r2, sl
 8007bd2:	465b      	mov	r3, fp
 8007bd4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007bd8:	f7f8 fe06 	bl	80007e8 <__aeabi_dmul>
 8007bdc:	4b28      	ldr	r3, [pc, #160]	; (8007c80 <_strtod_l+0x598>)
 8007bde:	460a      	mov	r2, r1
 8007be0:	400b      	ands	r3, r1
 8007be2:	4928      	ldr	r1, [pc, #160]	; (8007c84 <_strtod_l+0x59c>)
 8007be4:	428b      	cmp	r3, r1
 8007be6:	4682      	mov	sl, r0
 8007be8:	d898      	bhi.n	8007b1c <_strtod_l+0x434>
 8007bea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007bee:	428b      	cmp	r3, r1
 8007bf0:	bf86      	itte	hi
 8007bf2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007c8c <_strtod_l+0x5a4>
 8007bf6:	f04f 3aff 	movhi.w	sl, #4294967295
 8007bfa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	e077      	b.n	8007cf4 <_strtod_l+0x60c>
 8007c04:	f018 0f01 	tst.w	r8, #1
 8007c08:	d006      	beq.n	8007c18 <_strtod_l+0x530>
 8007c0a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c12:	f7f8 fde9 	bl	80007e8 <__aeabi_dmul>
 8007c16:	2301      	movs	r3, #1
 8007c18:	3501      	adds	r5, #1
 8007c1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007c1e:	e7cc      	b.n	8007bba <_strtod_l+0x4d2>
 8007c20:	d0ed      	beq.n	8007bfe <_strtod_l+0x516>
 8007c22:	f1c8 0800 	rsb	r8, r8, #0
 8007c26:	f018 020f 	ands.w	r2, r8, #15
 8007c2a:	d00a      	beq.n	8007c42 <_strtod_l+0x55a>
 8007c2c:	4b12      	ldr	r3, [pc, #72]	; (8007c78 <_strtod_l+0x590>)
 8007c2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c32:	4650      	mov	r0, sl
 8007c34:	4659      	mov	r1, fp
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f7f8 feff 	bl	8000a3c <__aeabi_ddiv>
 8007c3e:	4682      	mov	sl, r0
 8007c40:	468b      	mov	fp, r1
 8007c42:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007c46:	d0da      	beq.n	8007bfe <_strtod_l+0x516>
 8007c48:	f1b8 0f1f 	cmp.w	r8, #31
 8007c4c:	dd20      	ble.n	8007c90 <_strtod_l+0x5a8>
 8007c4e:	2400      	movs	r4, #0
 8007c50:	46a0      	mov	r8, r4
 8007c52:	9407      	str	r4, [sp, #28]
 8007c54:	9405      	str	r4, [sp, #20]
 8007c56:	2322      	movs	r3, #34	; 0x22
 8007c58:	f04f 0a00 	mov.w	sl, #0
 8007c5c:	f04f 0b00 	mov.w	fp, #0
 8007c60:	f8c9 3000 	str.w	r3, [r9]
 8007c64:	e765      	b.n	8007b32 <_strtod_l+0x44a>
 8007c66:	bf00      	nop
 8007c68:	0800b341 	.word	0x0800b341
 8007c6c:	0800b3cb 	.word	0x0800b3cb
 8007c70:	0800b349 	.word	0x0800b349
 8007c74:	0800b38c 	.word	0x0800b38c
 8007c78:	0800b408 	.word	0x0800b408
 8007c7c:	0800b3e0 	.word	0x0800b3e0
 8007c80:	7ff00000 	.word	0x7ff00000
 8007c84:	7ca00000 	.word	0x7ca00000
 8007c88:	fff80000 	.word	0xfff80000
 8007c8c:	7fefffff 	.word	0x7fefffff
 8007c90:	f018 0310 	ands.w	r3, r8, #16
 8007c94:	bf18      	it	ne
 8007c96:	236a      	movne	r3, #106	; 0x6a
 8007c98:	4da0      	ldr	r5, [pc, #640]	; (8007f1c <_strtod_l+0x834>)
 8007c9a:	9304      	str	r3, [sp, #16]
 8007c9c:	4650      	mov	r0, sl
 8007c9e:	4659      	mov	r1, fp
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	f1b8 0f00 	cmp.w	r8, #0
 8007ca6:	f300 810a 	bgt.w	8007ebe <_strtod_l+0x7d6>
 8007caa:	b10b      	cbz	r3, 8007cb0 <_strtod_l+0x5c8>
 8007cac:	4682      	mov	sl, r0
 8007cae:	468b      	mov	fp, r1
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	b1bb      	cbz	r3, 8007ce4 <_strtod_l+0x5fc>
 8007cb4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007cb8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	4659      	mov	r1, fp
 8007cc0:	dd10      	ble.n	8007ce4 <_strtod_l+0x5fc>
 8007cc2:	2b1f      	cmp	r3, #31
 8007cc4:	f340 8107 	ble.w	8007ed6 <_strtod_l+0x7ee>
 8007cc8:	2b34      	cmp	r3, #52	; 0x34
 8007cca:	bfde      	ittt	le
 8007ccc:	3b20      	suble	r3, #32
 8007cce:	f04f 32ff 	movle.w	r2, #4294967295
 8007cd2:	fa02 f303 	lslle.w	r3, r2, r3
 8007cd6:	f04f 0a00 	mov.w	sl, #0
 8007cda:	bfcc      	ite	gt
 8007cdc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007ce0:	ea03 0b01 	andle.w	fp, r3, r1
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	4650      	mov	r0, sl
 8007cea:	4659      	mov	r1, fp
 8007cec:	f7f8 ffe4 	bl	8000cb8 <__aeabi_dcmpeq>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d1ac      	bne.n	8007c4e <_strtod_l+0x566>
 8007cf4:	9b07      	ldr	r3, [sp, #28]
 8007cf6:	9300      	str	r3, [sp, #0]
 8007cf8:	9a05      	ldr	r2, [sp, #20]
 8007cfa:	9908      	ldr	r1, [sp, #32]
 8007cfc:	4623      	mov	r3, r4
 8007cfe:	4648      	mov	r0, r9
 8007d00:	f001 fda4 	bl	800984c <__s2b>
 8007d04:	9007      	str	r0, [sp, #28]
 8007d06:	2800      	cmp	r0, #0
 8007d08:	f43f af08 	beq.w	8007b1c <_strtod_l+0x434>
 8007d0c:	9a06      	ldr	r2, [sp, #24]
 8007d0e:	9b06      	ldr	r3, [sp, #24]
 8007d10:	2a00      	cmp	r2, #0
 8007d12:	f1c3 0300 	rsb	r3, r3, #0
 8007d16:	bfa8      	it	ge
 8007d18:	2300      	movge	r3, #0
 8007d1a:	930e      	str	r3, [sp, #56]	; 0x38
 8007d1c:	2400      	movs	r4, #0
 8007d1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d22:	9316      	str	r3, [sp, #88]	; 0x58
 8007d24:	46a0      	mov	r8, r4
 8007d26:	9b07      	ldr	r3, [sp, #28]
 8007d28:	4648      	mov	r0, r9
 8007d2a:	6859      	ldr	r1, [r3, #4]
 8007d2c:	f001 fd08 	bl	8009740 <_Balloc>
 8007d30:	9005      	str	r0, [sp, #20]
 8007d32:	2800      	cmp	r0, #0
 8007d34:	f43f aef6 	beq.w	8007b24 <_strtod_l+0x43c>
 8007d38:	9b07      	ldr	r3, [sp, #28]
 8007d3a:	691a      	ldr	r2, [r3, #16]
 8007d3c:	3202      	adds	r2, #2
 8007d3e:	f103 010c 	add.w	r1, r3, #12
 8007d42:	0092      	lsls	r2, r2, #2
 8007d44:	300c      	adds	r0, #12
 8007d46:	f7fe fe3b 	bl	80069c0 <memcpy>
 8007d4a:	aa1e      	add	r2, sp, #120	; 0x78
 8007d4c:	a91d      	add	r1, sp, #116	; 0x74
 8007d4e:	ec4b ab10 	vmov	d0, sl, fp
 8007d52:	4648      	mov	r0, r9
 8007d54:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007d58:	f002 f834 	bl	8009dc4 <__d2b>
 8007d5c:	901c      	str	r0, [sp, #112]	; 0x70
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f43f aee0 	beq.w	8007b24 <_strtod_l+0x43c>
 8007d64:	2101      	movs	r1, #1
 8007d66:	4648      	mov	r0, r9
 8007d68:	f001 fdfc 	bl	8009964 <__i2b>
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	f43f aed8 	beq.w	8007b24 <_strtod_l+0x43c>
 8007d74:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007d76:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007d78:	2e00      	cmp	r6, #0
 8007d7a:	bfab      	itete	ge
 8007d7c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007d7e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007d80:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007d82:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007d84:	bfac      	ite	ge
 8007d86:	18f7      	addge	r7, r6, r3
 8007d88:	1b9d      	sublt	r5, r3, r6
 8007d8a:	9b04      	ldr	r3, [sp, #16]
 8007d8c:	1af6      	subs	r6, r6, r3
 8007d8e:	4416      	add	r6, r2
 8007d90:	4b63      	ldr	r3, [pc, #396]	; (8007f20 <_strtod_l+0x838>)
 8007d92:	3e01      	subs	r6, #1
 8007d94:	429e      	cmp	r6, r3
 8007d96:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007d9a:	f280 80af 	bge.w	8007efc <_strtod_l+0x814>
 8007d9e:	1b9b      	subs	r3, r3, r6
 8007da0:	2b1f      	cmp	r3, #31
 8007da2:	eba2 0203 	sub.w	r2, r2, r3
 8007da6:	f04f 0101 	mov.w	r1, #1
 8007daa:	f300 809b 	bgt.w	8007ee4 <_strtod_l+0x7fc>
 8007dae:	fa01 f303 	lsl.w	r3, r1, r3
 8007db2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007db4:	2300      	movs	r3, #0
 8007db6:	930a      	str	r3, [sp, #40]	; 0x28
 8007db8:	18be      	adds	r6, r7, r2
 8007dba:	9b04      	ldr	r3, [sp, #16]
 8007dbc:	42b7      	cmp	r7, r6
 8007dbe:	4415      	add	r5, r2
 8007dc0:	441d      	add	r5, r3
 8007dc2:	463b      	mov	r3, r7
 8007dc4:	bfa8      	it	ge
 8007dc6:	4633      	movge	r3, r6
 8007dc8:	42ab      	cmp	r3, r5
 8007dca:	bfa8      	it	ge
 8007dcc:	462b      	movge	r3, r5
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	bfc2      	ittt	gt
 8007dd2:	1af6      	subgt	r6, r6, r3
 8007dd4:	1aed      	subgt	r5, r5, r3
 8007dd6:	1aff      	subgt	r7, r7, r3
 8007dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dda:	b1bb      	cbz	r3, 8007e0c <_strtod_l+0x724>
 8007ddc:	4641      	mov	r1, r8
 8007dde:	461a      	mov	r2, r3
 8007de0:	4648      	mov	r0, r9
 8007de2:	f001 fe5f 	bl	8009aa4 <__pow5mult>
 8007de6:	4680      	mov	r8, r0
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f43f ae9b 	beq.w	8007b24 <_strtod_l+0x43c>
 8007dee:	4601      	mov	r1, r0
 8007df0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007df2:	4648      	mov	r0, r9
 8007df4:	f001 fdbf 	bl	8009976 <__multiply>
 8007df8:	900c      	str	r0, [sp, #48]	; 0x30
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	f43f ae92 	beq.w	8007b24 <_strtod_l+0x43c>
 8007e00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007e02:	4648      	mov	r0, r9
 8007e04:	f001 fcd0 	bl	80097a8 <_Bfree>
 8007e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e0a:	931c      	str	r3, [sp, #112]	; 0x70
 8007e0c:	2e00      	cmp	r6, #0
 8007e0e:	dc7a      	bgt.n	8007f06 <_strtod_l+0x81e>
 8007e10:	9b06      	ldr	r3, [sp, #24]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dd08      	ble.n	8007e28 <_strtod_l+0x740>
 8007e16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007e18:	9905      	ldr	r1, [sp, #20]
 8007e1a:	4648      	mov	r0, r9
 8007e1c:	f001 fe42 	bl	8009aa4 <__pow5mult>
 8007e20:	9005      	str	r0, [sp, #20]
 8007e22:	2800      	cmp	r0, #0
 8007e24:	f43f ae7e 	beq.w	8007b24 <_strtod_l+0x43c>
 8007e28:	2d00      	cmp	r5, #0
 8007e2a:	dd08      	ble.n	8007e3e <_strtod_l+0x756>
 8007e2c:	462a      	mov	r2, r5
 8007e2e:	9905      	ldr	r1, [sp, #20]
 8007e30:	4648      	mov	r0, r9
 8007e32:	f001 fe85 	bl	8009b40 <__lshift>
 8007e36:	9005      	str	r0, [sp, #20]
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f43f ae73 	beq.w	8007b24 <_strtod_l+0x43c>
 8007e3e:	2f00      	cmp	r7, #0
 8007e40:	dd08      	ble.n	8007e54 <_strtod_l+0x76c>
 8007e42:	4641      	mov	r1, r8
 8007e44:	463a      	mov	r2, r7
 8007e46:	4648      	mov	r0, r9
 8007e48:	f001 fe7a 	bl	8009b40 <__lshift>
 8007e4c:	4680      	mov	r8, r0
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	f43f ae68 	beq.w	8007b24 <_strtod_l+0x43c>
 8007e54:	9a05      	ldr	r2, [sp, #20]
 8007e56:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007e58:	4648      	mov	r0, r9
 8007e5a:	f001 fedf 	bl	8009c1c <__mdiff>
 8007e5e:	4604      	mov	r4, r0
 8007e60:	2800      	cmp	r0, #0
 8007e62:	f43f ae5f 	beq.w	8007b24 <_strtod_l+0x43c>
 8007e66:	68c3      	ldr	r3, [r0, #12]
 8007e68:	930c      	str	r3, [sp, #48]	; 0x30
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60c3      	str	r3, [r0, #12]
 8007e6e:	4641      	mov	r1, r8
 8007e70:	f001 feba 	bl	8009be8 <__mcmp>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	da55      	bge.n	8007f24 <_strtod_l+0x83c>
 8007e78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e7a:	b9e3      	cbnz	r3, 8007eb6 <_strtod_l+0x7ce>
 8007e7c:	f1ba 0f00 	cmp.w	sl, #0
 8007e80:	d119      	bne.n	8007eb6 <_strtod_l+0x7ce>
 8007e82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e86:	b9b3      	cbnz	r3, 8007eb6 <_strtod_l+0x7ce>
 8007e88:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e8c:	0d1b      	lsrs	r3, r3, #20
 8007e8e:	051b      	lsls	r3, r3, #20
 8007e90:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007e94:	d90f      	bls.n	8007eb6 <_strtod_l+0x7ce>
 8007e96:	6963      	ldr	r3, [r4, #20]
 8007e98:	b913      	cbnz	r3, 8007ea0 <_strtod_l+0x7b8>
 8007e9a:	6923      	ldr	r3, [r4, #16]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	dd0a      	ble.n	8007eb6 <_strtod_l+0x7ce>
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	4648      	mov	r0, r9
 8007ea6:	f001 fe4b 	bl	8009b40 <__lshift>
 8007eaa:	4641      	mov	r1, r8
 8007eac:	4604      	mov	r4, r0
 8007eae:	f001 fe9b 	bl	8009be8 <__mcmp>
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	dc67      	bgt.n	8007f86 <_strtod_l+0x89e>
 8007eb6:	9b04      	ldr	r3, [sp, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d171      	bne.n	8007fa0 <_strtod_l+0x8b8>
 8007ebc:	e63d      	b.n	8007b3a <_strtod_l+0x452>
 8007ebe:	f018 0f01 	tst.w	r8, #1
 8007ec2:	d004      	beq.n	8007ece <_strtod_l+0x7e6>
 8007ec4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ec8:	f7f8 fc8e 	bl	80007e8 <__aeabi_dmul>
 8007ecc:	2301      	movs	r3, #1
 8007ece:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007ed2:	3508      	adds	r5, #8
 8007ed4:	e6e5      	b.n	8007ca2 <_strtod_l+0x5ba>
 8007ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eda:	fa02 f303 	lsl.w	r3, r2, r3
 8007ede:	ea03 0a0a 	and.w	sl, r3, sl
 8007ee2:	e6ff      	b.n	8007ce4 <_strtod_l+0x5fc>
 8007ee4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007ee8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007eec:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007ef0:	36e2      	adds	r6, #226	; 0xe2
 8007ef2:	fa01 f306 	lsl.w	r3, r1, r6
 8007ef6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ef8:	910f      	str	r1, [sp, #60]	; 0x3c
 8007efa:	e75d      	b.n	8007db8 <_strtod_l+0x6d0>
 8007efc:	2300      	movs	r3, #0
 8007efe:	930a      	str	r3, [sp, #40]	; 0x28
 8007f00:	2301      	movs	r3, #1
 8007f02:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f04:	e758      	b.n	8007db8 <_strtod_l+0x6d0>
 8007f06:	4632      	mov	r2, r6
 8007f08:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f0a:	4648      	mov	r0, r9
 8007f0c:	f001 fe18 	bl	8009b40 <__lshift>
 8007f10:	901c      	str	r0, [sp, #112]	; 0x70
 8007f12:	2800      	cmp	r0, #0
 8007f14:	f47f af7c 	bne.w	8007e10 <_strtod_l+0x728>
 8007f18:	e604      	b.n	8007b24 <_strtod_l+0x43c>
 8007f1a:	bf00      	nop
 8007f1c:	0800b3a0 	.word	0x0800b3a0
 8007f20:	fffffc02 	.word	0xfffffc02
 8007f24:	465d      	mov	r5, fp
 8007f26:	f040 8086 	bne.w	8008036 <_strtod_l+0x94e>
 8007f2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f30:	b32a      	cbz	r2, 8007f7e <_strtod_l+0x896>
 8007f32:	4aaf      	ldr	r2, [pc, #700]	; (80081f0 <_strtod_l+0xb08>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d153      	bne.n	8007fe0 <_strtod_l+0x8f8>
 8007f38:	9b04      	ldr	r3, [sp, #16]
 8007f3a:	4650      	mov	r0, sl
 8007f3c:	b1d3      	cbz	r3, 8007f74 <_strtod_l+0x88c>
 8007f3e:	4aad      	ldr	r2, [pc, #692]	; (80081f4 <_strtod_l+0xb0c>)
 8007f40:	402a      	ands	r2, r5
 8007f42:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007f46:	f04f 31ff 	mov.w	r1, #4294967295
 8007f4a:	d816      	bhi.n	8007f7a <_strtod_l+0x892>
 8007f4c:	0d12      	lsrs	r2, r2, #20
 8007f4e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007f52:	fa01 f303 	lsl.w	r3, r1, r3
 8007f56:	4298      	cmp	r0, r3
 8007f58:	d142      	bne.n	8007fe0 <_strtod_l+0x8f8>
 8007f5a:	4ba7      	ldr	r3, [pc, #668]	; (80081f8 <_strtod_l+0xb10>)
 8007f5c:	429d      	cmp	r5, r3
 8007f5e:	d102      	bne.n	8007f66 <_strtod_l+0x87e>
 8007f60:	3001      	adds	r0, #1
 8007f62:	f43f addf 	beq.w	8007b24 <_strtod_l+0x43c>
 8007f66:	4ba3      	ldr	r3, [pc, #652]	; (80081f4 <_strtod_l+0xb0c>)
 8007f68:	402b      	ands	r3, r5
 8007f6a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007f6e:	f04f 0a00 	mov.w	sl, #0
 8007f72:	e7a0      	b.n	8007eb6 <_strtod_l+0x7ce>
 8007f74:	f04f 33ff 	mov.w	r3, #4294967295
 8007f78:	e7ed      	b.n	8007f56 <_strtod_l+0x86e>
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	e7eb      	b.n	8007f56 <_strtod_l+0x86e>
 8007f7e:	bb7b      	cbnz	r3, 8007fe0 <_strtod_l+0x8f8>
 8007f80:	f1ba 0f00 	cmp.w	sl, #0
 8007f84:	d12c      	bne.n	8007fe0 <_strtod_l+0x8f8>
 8007f86:	9904      	ldr	r1, [sp, #16]
 8007f88:	4a9a      	ldr	r2, [pc, #616]	; (80081f4 <_strtod_l+0xb0c>)
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	b1f1      	cbz	r1, 8007fcc <_strtod_l+0x8e4>
 8007f8e:	ea02 010b 	and.w	r1, r2, fp
 8007f92:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f96:	dc19      	bgt.n	8007fcc <_strtod_l+0x8e4>
 8007f98:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007f9c:	f77f ae5b 	ble.w	8007c56 <_strtod_l+0x56e>
 8007fa0:	4a96      	ldr	r2, [pc, #600]	; (80081fc <_strtod_l+0xb14>)
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007fa8:	4650      	mov	r0, sl
 8007faa:	4659      	mov	r1, fp
 8007fac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007fb0:	f7f8 fc1a 	bl	80007e8 <__aeabi_dmul>
 8007fb4:	4682      	mov	sl, r0
 8007fb6:	468b      	mov	fp, r1
 8007fb8:	2900      	cmp	r1, #0
 8007fba:	f47f adbe 	bne.w	8007b3a <_strtod_l+0x452>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	f47f adbb 	bne.w	8007b3a <_strtod_l+0x452>
 8007fc4:	2322      	movs	r3, #34	; 0x22
 8007fc6:	f8c9 3000 	str.w	r3, [r9]
 8007fca:	e5b6      	b.n	8007b3a <_strtod_l+0x452>
 8007fcc:	4013      	ands	r3, r2
 8007fce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007fd2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007fd6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007fda:	f04f 3aff 	mov.w	sl, #4294967295
 8007fde:	e76a      	b.n	8007eb6 <_strtod_l+0x7ce>
 8007fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fe2:	b193      	cbz	r3, 800800a <_strtod_l+0x922>
 8007fe4:	422b      	tst	r3, r5
 8007fe6:	f43f af66 	beq.w	8007eb6 <_strtod_l+0x7ce>
 8007fea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fec:	9a04      	ldr	r2, [sp, #16]
 8007fee:	4650      	mov	r0, sl
 8007ff0:	4659      	mov	r1, fp
 8007ff2:	b173      	cbz	r3, 8008012 <_strtod_l+0x92a>
 8007ff4:	f7ff fb5c 	bl	80076b0 <sulp>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008000:	f7f8 fa3c 	bl	800047c <__adddf3>
 8008004:	4682      	mov	sl, r0
 8008006:	468b      	mov	fp, r1
 8008008:	e755      	b.n	8007eb6 <_strtod_l+0x7ce>
 800800a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800800c:	ea13 0f0a 	tst.w	r3, sl
 8008010:	e7e9      	b.n	8007fe6 <_strtod_l+0x8fe>
 8008012:	f7ff fb4d 	bl	80076b0 <sulp>
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800801e:	f7f8 fa2b 	bl	8000478 <__aeabi_dsub>
 8008022:	2200      	movs	r2, #0
 8008024:	2300      	movs	r3, #0
 8008026:	4682      	mov	sl, r0
 8008028:	468b      	mov	fp, r1
 800802a:	f7f8 fe45 	bl	8000cb8 <__aeabi_dcmpeq>
 800802e:	2800      	cmp	r0, #0
 8008030:	f47f ae11 	bne.w	8007c56 <_strtod_l+0x56e>
 8008034:	e73f      	b.n	8007eb6 <_strtod_l+0x7ce>
 8008036:	4641      	mov	r1, r8
 8008038:	4620      	mov	r0, r4
 800803a:	f001 ff12 	bl	8009e62 <__ratio>
 800803e:	ec57 6b10 	vmov	r6, r7, d0
 8008042:	2200      	movs	r2, #0
 8008044:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008048:	ee10 0a10 	vmov	r0, s0
 800804c:	4639      	mov	r1, r7
 800804e:	f7f8 fe47 	bl	8000ce0 <__aeabi_dcmple>
 8008052:	2800      	cmp	r0, #0
 8008054:	d077      	beq.n	8008146 <_strtod_l+0xa5e>
 8008056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008058:	2b00      	cmp	r3, #0
 800805a:	d04a      	beq.n	80080f2 <_strtod_l+0xa0a>
 800805c:	4b68      	ldr	r3, [pc, #416]	; (8008200 <_strtod_l+0xb18>)
 800805e:	2200      	movs	r2, #0
 8008060:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008064:	4f66      	ldr	r7, [pc, #408]	; (8008200 <_strtod_l+0xb18>)
 8008066:	2600      	movs	r6, #0
 8008068:	4b62      	ldr	r3, [pc, #392]	; (80081f4 <_strtod_l+0xb0c>)
 800806a:	402b      	ands	r3, r5
 800806c:	930f      	str	r3, [sp, #60]	; 0x3c
 800806e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008070:	4b64      	ldr	r3, [pc, #400]	; (8008204 <_strtod_l+0xb1c>)
 8008072:	429a      	cmp	r2, r3
 8008074:	f040 80ce 	bne.w	8008214 <_strtod_l+0xb2c>
 8008078:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800807c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008080:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8008084:	ec4b ab10 	vmov	d0, sl, fp
 8008088:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800808c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008090:	f001 fe22 	bl	8009cd8 <__ulp>
 8008094:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008098:	ec53 2b10 	vmov	r2, r3, d0
 800809c:	f7f8 fba4 	bl	80007e8 <__aeabi_dmul>
 80080a0:	4652      	mov	r2, sl
 80080a2:	465b      	mov	r3, fp
 80080a4:	f7f8 f9ea 	bl	800047c <__adddf3>
 80080a8:	460b      	mov	r3, r1
 80080aa:	4952      	ldr	r1, [pc, #328]	; (80081f4 <_strtod_l+0xb0c>)
 80080ac:	4a56      	ldr	r2, [pc, #344]	; (8008208 <_strtod_l+0xb20>)
 80080ae:	4019      	ands	r1, r3
 80080b0:	4291      	cmp	r1, r2
 80080b2:	4682      	mov	sl, r0
 80080b4:	d95b      	bls.n	800816e <_strtod_l+0xa86>
 80080b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80080bc:	4293      	cmp	r3, r2
 80080be:	d103      	bne.n	80080c8 <_strtod_l+0x9e0>
 80080c0:	9b08      	ldr	r3, [sp, #32]
 80080c2:	3301      	adds	r3, #1
 80080c4:	f43f ad2e 	beq.w	8007b24 <_strtod_l+0x43c>
 80080c8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80081f8 <_strtod_l+0xb10>
 80080cc:	f04f 3aff 	mov.w	sl, #4294967295
 80080d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80080d2:	4648      	mov	r0, r9
 80080d4:	f001 fb68 	bl	80097a8 <_Bfree>
 80080d8:	9905      	ldr	r1, [sp, #20]
 80080da:	4648      	mov	r0, r9
 80080dc:	f001 fb64 	bl	80097a8 <_Bfree>
 80080e0:	4641      	mov	r1, r8
 80080e2:	4648      	mov	r0, r9
 80080e4:	f001 fb60 	bl	80097a8 <_Bfree>
 80080e8:	4621      	mov	r1, r4
 80080ea:	4648      	mov	r0, r9
 80080ec:	f001 fb5c 	bl	80097a8 <_Bfree>
 80080f0:	e619      	b.n	8007d26 <_strtod_l+0x63e>
 80080f2:	f1ba 0f00 	cmp.w	sl, #0
 80080f6:	d11a      	bne.n	800812e <_strtod_l+0xa46>
 80080f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80080fc:	b9eb      	cbnz	r3, 800813a <_strtod_l+0xa52>
 80080fe:	2200      	movs	r2, #0
 8008100:	4b3f      	ldr	r3, [pc, #252]	; (8008200 <_strtod_l+0xb18>)
 8008102:	4630      	mov	r0, r6
 8008104:	4639      	mov	r1, r7
 8008106:	f7f8 fde1 	bl	8000ccc <__aeabi_dcmplt>
 800810a:	b9c8      	cbnz	r0, 8008140 <_strtod_l+0xa58>
 800810c:	4630      	mov	r0, r6
 800810e:	4639      	mov	r1, r7
 8008110:	2200      	movs	r2, #0
 8008112:	4b3e      	ldr	r3, [pc, #248]	; (800820c <_strtod_l+0xb24>)
 8008114:	f7f8 fb68 	bl	80007e8 <__aeabi_dmul>
 8008118:	4606      	mov	r6, r0
 800811a:	460f      	mov	r7, r1
 800811c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008120:	9618      	str	r6, [sp, #96]	; 0x60
 8008122:	9319      	str	r3, [sp, #100]	; 0x64
 8008124:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008128:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800812c:	e79c      	b.n	8008068 <_strtod_l+0x980>
 800812e:	f1ba 0f01 	cmp.w	sl, #1
 8008132:	d102      	bne.n	800813a <_strtod_l+0xa52>
 8008134:	2d00      	cmp	r5, #0
 8008136:	f43f ad8e 	beq.w	8007c56 <_strtod_l+0x56e>
 800813a:	2200      	movs	r2, #0
 800813c:	4b34      	ldr	r3, [pc, #208]	; (8008210 <_strtod_l+0xb28>)
 800813e:	e78f      	b.n	8008060 <_strtod_l+0x978>
 8008140:	2600      	movs	r6, #0
 8008142:	4f32      	ldr	r7, [pc, #200]	; (800820c <_strtod_l+0xb24>)
 8008144:	e7ea      	b.n	800811c <_strtod_l+0xa34>
 8008146:	4b31      	ldr	r3, [pc, #196]	; (800820c <_strtod_l+0xb24>)
 8008148:	4630      	mov	r0, r6
 800814a:	4639      	mov	r1, r7
 800814c:	2200      	movs	r2, #0
 800814e:	f7f8 fb4b 	bl	80007e8 <__aeabi_dmul>
 8008152:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008154:	4606      	mov	r6, r0
 8008156:	460f      	mov	r7, r1
 8008158:	b933      	cbnz	r3, 8008168 <_strtod_l+0xa80>
 800815a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800815e:	9010      	str	r0, [sp, #64]	; 0x40
 8008160:	9311      	str	r3, [sp, #68]	; 0x44
 8008162:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008166:	e7df      	b.n	8008128 <_strtod_l+0xa40>
 8008168:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800816c:	e7f9      	b.n	8008162 <_strtod_l+0xa7a>
 800816e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008172:	9b04      	ldr	r3, [sp, #16]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1ab      	bne.n	80080d0 <_strtod_l+0x9e8>
 8008178:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800817c:	0d1b      	lsrs	r3, r3, #20
 800817e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008180:	051b      	lsls	r3, r3, #20
 8008182:	429a      	cmp	r2, r3
 8008184:	465d      	mov	r5, fp
 8008186:	d1a3      	bne.n	80080d0 <_strtod_l+0x9e8>
 8008188:	4639      	mov	r1, r7
 800818a:	4630      	mov	r0, r6
 800818c:	f7f8 fddc 	bl	8000d48 <__aeabi_d2iz>
 8008190:	f7f8 fac0 	bl	8000714 <__aeabi_i2d>
 8008194:	460b      	mov	r3, r1
 8008196:	4602      	mov	r2, r0
 8008198:	4639      	mov	r1, r7
 800819a:	4630      	mov	r0, r6
 800819c:	f7f8 f96c 	bl	8000478 <__aeabi_dsub>
 80081a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081a2:	4606      	mov	r6, r0
 80081a4:	460f      	mov	r7, r1
 80081a6:	b933      	cbnz	r3, 80081b6 <_strtod_l+0xace>
 80081a8:	f1ba 0f00 	cmp.w	sl, #0
 80081ac:	d103      	bne.n	80081b6 <_strtod_l+0xace>
 80081ae:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80081b2:	2d00      	cmp	r5, #0
 80081b4:	d06d      	beq.n	8008292 <_strtod_l+0xbaa>
 80081b6:	a30a      	add	r3, pc, #40	; (adr r3, 80081e0 <_strtod_l+0xaf8>)
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	4630      	mov	r0, r6
 80081be:	4639      	mov	r1, r7
 80081c0:	f7f8 fd84 	bl	8000ccc <__aeabi_dcmplt>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	f47f acb8 	bne.w	8007b3a <_strtod_l+0x452>
 80081ca:	a307      	add	r3, pc, #28	; (adr r3, 80081e8 <_strtod_l+0xb00>)
 80081cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d0:	4630      	mov	r0, r6
 80081d2:	4639      	mov	r1, r7
 80081d4:	f7f8 fd98 	bl	8000d08 <__aeabi_dcmpgt>
 80081d8:	2800      	cmp	r0, #0
 80081da:	f43f af79 	beq.w	80080d0 <_strtod_l+0x9e8>
 80081de:	e4ac      	b.n	8007b3a <_strtod_l+0x452>
 80081e0:	94a03595 	.word	0x94a03595
 80081e4:	3fdfffff 	.word	0x3fdfffff
 80081e8:	35afe535 	.word	0x35afe535
 80081ec:	3fe00000 	.word	0x3fe00000
 80081f0:	000fffff 	.word	0x000fffff
 80081f4:	7ff00000 	.word	0x7ff00000
 80081f8:	7fefffff 	.word	0x7fefffff
 80081fc:	39500000 	.word	0x39500000
 8008200:	3ff00000 	.word	0x3ff00000
 8008204:	7fe00000 	.word	0x7fe00000
 8008208:	7c9fffff 	.word	0x7c9fffff
 800820c:	3fe00000 	.word	0x3fe00000
 8008210:	bff00000 	.word	0xbff00000
 8008214:	9b04      	ldr	r3, [sp, #16]
 8008216:	b333      	cbz	r3, 8008266 <_strtod_l+0xb7e>
 8008218:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800821a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800821e:	d822      	bhi.n	8008266 <_strtod_l+0xb7e>
 8008220:	a327      	add	r3, pc, #156	; (adr r3, 80082c0 <_strtod_l+0xbd8>)
 8008222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008226:	4630      	mov	r0, r6
 8008228:	4639      	mov	r1, r7
 800822a:	f7f8 fd59 	bl	8000ce0 <__aeabi_dcmple>
 800822e:	b1a0      	cbz	r0, 800825a <_strtod_l+0xb72>
 8008230:	4639      	mov	r1, r7
 8008232:	4630      	mov	r0, r6
 8008234:	f7f8 fdb0 	bl	8000d98 <__aeabi_d2uiz>
 8008238:	2800      	cmp	r0, #0
 800823a:	bf08      	it	eq
 800823c:	2001      	moveq	r0, #1
 800823e:	f7f8 fa59 	bl	80006f4 <__aeabi_ui2d>
 8008242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008244:	4606      	mov	r6, r0
 8008246:	460f      	mov	r7, r1
 8008248:	bb03      	cbnz	r3, 800828c <_strtod_l+0xba4>
 800824a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800824e:	9012      	str	r0, [sp, #72]	; 0x48
 8008250:	9313      	str	r3, [sp, #76]	; 0x4c
 8008252:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008256:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800825a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800825c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800825e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008262:	1a9b      	subs	r3, r3, r2
 8008264:	930b      	str	r3, [sp, #44]	; 0x2c
 8008266:	ed9d 0b08 	vldr	d0, [sp, #32]
 800826a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800826e:	f001 fd33 	bl	8009cd8 <__ulp>
 8008272:	4650      	mov	r0, sl
 8008274:	ec53 2b10 	vmov	r2, r3, d0
 8008278:	4659      	mov	r1, fp
 800827a:	f7f8 fab5 	bl	80007e8 <__aeabi_dmul>
 800827e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008282:	f7f8 f8fb 	bl	800047c <__adddf3>
 8008286:	4682      	mov	sl, r0
 8008288:	468b      	mov	fp, r1
 800828a:	e772      	b.n	8008172 <_strtod_l+0xa8a>
 800828c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008290:	e7df      	b.n	8008252 <_strtod_l+0xb6a>
 8008292:	a30d      	add	r3, pc, #52	; (adr r3, 80082c8 <_strtod_l+0xbe0>)
 8008294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008298:	f7f8 fd18 	bl	8000ccc <__aeabi_dcmplt>
 800829c:	e79c      	b.n	80081d8 <_strtod_l+0xaf0>
 800829e:	2300      	movs	r3, #0
 80082a0:	930d      	str	r3, [sp, #52]	; 0x34
 80082a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80082a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	f7ff ba61 	b.w	800776e <_strtod_l+0x86>
 80082ac:	2b65      	cmp	r3, #101	; 0x65
 80082ae:	f04f 0200 	mov.w	r2, #0
 80082b2:	f43f ab4e 	beq.w	8007952 <_strtod_l+0x26a>
 80082b6:	2101      	movs	r1, #1
 80082b8:	4614      	mov	r4, r2
 80082ba:	9104      	str	r1, [sp, #16]
 80082bc:	f7ff bacb 	b.w	8007856 <_strtod_l+0x16e>
 80082c0:	ffc00000 	.word	0xffc00000
 80082c4:	41dfffff 	.word	0x41dfffff
 80082c8:	94a03595 	.word	0x94a03595
 80082cc:	3fcfffff 	.word	0x3fcfffff

080082d0 <_strtod_r>:
 80082d0:	4b05      	ldr	r3, [pc, #20]	; (80082e8 <_strtod_r+0x18>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	b410      	push	{r4}
 80082d6:	6a1b      	ldr	r3, [r3, #32]
 80082d8:	4c04      	ldr	r4, [pc, #16]	; (80082ec <_strtod_r+0x1c>)
 80082da:	2b00      	cmp	r3, #0
 80082dc:	bf08      	it	eq
 80082de:	4623      	moveq	r3, r4
 80082e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082e4:	f7ff ba00 	b.w	80076e8 <_strtod_l>
 80082e8:	2000000c 	.word	0x2000000c
 80082ec:	20000070 	.word	0x20000070

080082f0 <_strtol_l.isra.0>:
 80082f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f4:	4680      	mov	r8, r0
 80082f6:	4689      	mov	r9, r1
 80082f8:	4692      	mov	sl, r2
 80082fa:	461e      	mov	r6, r3
 80082fc:	460f      	mov	r7, r1
 80082fe:	463d      	mov	r5, r7
 8008300:	9808      	ldr	r0, [sp, #32]
 8008302:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008306:	f001 f9ed 	bl	80096e4 <__locale_ctype_ptr_l>
 800830a:	4420      	add	r0, r4
 800830c:	7843      	ldrb	r3, [r0, #1]
 800830e:	f013 0308 	ands.w	r3, r3, #8
 8008312:	d132      	bne.n	800837a <_strtol_l.isra.0+0x8a>
 8008314:	2c2d      	cmp	r4, #45	; 0x2d
 8008316:	d132      	bne.n	800837e <_strtol_l.isra.0+0x8e>
 8008318:	787c      	ldrb	r4, [r7, #1]
 800831a:	1cbd      	adds	r5, r7, #2
 800831c:	2201      	movs	r2, #1
 800831e:	2e00      	cmp	r6, #0
 8008320:	d05d      	beq.n	80083de <_strtol_l.isra.0+0xee>
 8008322:	2e10      	cmp	r6, #16
 8008324:	d109      	bne.n	800833a <_strtol_l.isra.0+0x4a>
 8008326:	2c30      	cmp	r4, #48	; 0x30
 8008328:	d107      	bne.n	800833a <_strtol_l.isra.0+0x4a>
 800832a:	782b      	ldrb	r3, [r5, #0]
 800832c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008330:	2b58      	cmp	r3, #88	; 0x58
 8008332:	d14f      	bne.n	80083d4 <_strtol_l.isra.0+0xe4>
 8008334:	786c      	ldrb	r4, [r5, #1]
 8008336:	2610      	movs	r6, #16
 8008338:	3502      	adds	r5, #2
 800833a:	2a00      	cmp	r2, #0
 800833c:	bf14      	ite	ne
 800833e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008342:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008346:	2700      	movs	r7, #0
 8008348:	fbb1 fcf6 	udiv	ip, r1, r6
 800834c:	4638      	mov	r0, r7
 800834e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008352:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008356:	2b09      	cmp	r3, #9
 8008358:	d817      	bhi.n	800838a <_strtol_l.isra.0+0x9a>
 800835a:	461c      	mov	r4, r3
 800835c:	42a6      	cmp	r6, r4
 800835e:	dd23      	ble.n	80083a8 <_strtol_l.isra.0+0xb8>
 8008360:	1c7b      	adds	r3, r7, #1
 8008362:	d007      	beq.n	8008374 <_strtol_l.isra.0+0x84>
 8008364:	4584      	cmp	ip, r0
 8008366:	d31c      	bcc.n	80083a2 <_strtol_l.isra.0+0xb2>
 8008368:	d101      	bne.n	800836e <_strtol_l.isra.0+0x7e>
 800836a:	45a6      	cmp	lr, r4
 800836c:	db19      	blt.n	80083a2 <_strtol_l.isra.0+0xb2>
 800836e:	fb00 4006 	mla	r0, r0, r6, r4
 8008372:	2701      	movs	r7, #1
 8008374:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008378:	e7eb      	b.n	8008352 <_strtol_l.isra.0+0x62>
 800837a:	462f      	mov	r7, r5
 800837c:	e7bf      	b.n	80082fe <_strtol_l.isra.0+0xe>
 800837e:	2c2b      	cmp	r4, #43	; 0x2b
 8008380:	bf04      	itt	eq
 8008382:	1cbd      	addeq	r5, r7, #2
 8008384:	787c      	ldrbeq	r4, [r7, #1]
 8008386:	461a      	mov	r2, r3
 8008388:	e7c9      	b.n	800831e <_strtol_l.isra.0+0x2e>
 800838a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800838e:	2b19      	cmp	r3, #25
 8008390:	d801      	bhi.n	8008396 <_strtol_l.isra.0+0xa6>
 8008392:	3c37      	subs	r4, #55	; 0x37
 8008394:	e7e2      	b.n	800835c <_strtol_l.isra.0+0x6c>
 8008396:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800839a:	2b19      	cmp	r3, #25
 800839c:	d804      	bhi.n	80083a8 <_strtol_l.isra.0+0xb8>
 800839e:	3c57      	subs	r4, #87	; 0x57
 80083a0:	e7dc      	b.n	800835c <_strtol_l.isra.0+0x6c>
 80083a2:	f04f 37ff 	mov.w	r7, #4294967295
 80083a6:	e7e5      	b.n	8008374 <_strtol_l.isra.0+0x84>
 80083a8:	1c7b      	adds	r3, r7, #1
 80083aa:	d108      	bne.n	80083be <_strtol_l.isra.0+0xce>
 80083ac:	2322      	movs	r3, #34	; 0x22
 80083ae:	f8c8 3000 	str.w	r3, [r8]
 80083b2:	4608      	mov	r0, r1
 80083b4:	f1ba 0f00 	cmp.w	sl, #0
 80083b8:	d107      	bne.n	80083ca <_strtol_l.isra.0+0xda>
 80083ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083be:	b102      	cbz	r2, 80083c2 <_strtol_l.isra.0+0xd2>
 80083c0:	4240      	negs	r0, r0
 80083c2:	f1ba 0f00 	cmp.w	sl, #0
 80083c6:	d0f8      	beq.n	80083ba <_strtol_l.isra.0+0xca>
 80083c8:	b10f      	cbz	r7, 80083ce <_strtol_l.isra.0+0xde>
 80083ca:	f105 39ff 	add.w	r9, r5, #4294967295
 80083ce:	f8ca 9000 	str.w	r9, [sl]
 80083d2:	e7f2      	b.n	80083ba <_strtol_l.isra.0+0xca>
 80083d4:	2430      	movs	r4, #48	; 0x30
 80083d6:	2e00      	cmp	r6, #0
 80083d8:	d1af      	bne.n	800833a <_strtol_l.isra.0+0x4a>
 80083da:	2608      	movs	r6, #8
 80083dc:	e7ad      	b.n	800833a <_strtol_l.isra.0+0x4a>
 80083de:	2c30      	cmp	r4, #48	; 0x30
 80083e0:	d0a3      	beq.n	800832a <_strtol_l.isra.0+0x3a>
 80083e2:	260a      	movs	r6, #10
 80083e4:	e7a9      	b.n	800833a <_strtol_l.isra.0+0x4a>
	...

080083e8 <_strtol_r>:
 80083e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083ea:	4c06      	ldr	r4, [pc, #24]	; (8008404 <_strtol_r+0x1c>)
 80083ec:	4d06      	ldr	r5, [pc, #24]	; (8008408 <_strtol_r+0x20>)
 80083ee:	6824      	ldr	r4, [r4, #0]
 80083f0:	6a24      	ldr	r4, [r4, #32]
 80083f2:	2c00      	cmp	r4, #0
 80083f4:	bf08      	it	eq
 80083f6:	462c      	moveq	r4, r5
 80083f8:	9400      	str	r4, [sp, #0]
 80083fa:	f7ff ff79 	bl	80082f0 <_strtol_l.isra.0>
 80083fe:	b003      	add	sp, #12
 8008400:	bd30      	pop	{r4, r5, pc}
 8008402:	bf00      	nop
 8008404:	2000000c 	.word	0x2000000c
 8008408:	20000070 	.word	0x20000070

0800840c <quorem>:
 800840c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008410:	6903      	ldr	r3, [r0, #16]
 8008412:	690c      	ldr	r4, [r1, #16]
 8008414:	42a3      	cmp	r3, r4
 8008416:	4680      	mov	r8, r0
 8008418:	f2c0 8082 	blt.w	8008520 <quorem+0x114>
 800841c:	3c01      	subs	r4, #1
 800841e:	f101 0714 	add.w	r7, r1, #20
 8008422:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008426:	f100 0614 	add.w	r6, r0, #20
 800842a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800842e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008432:	eb06 030c 	add.w	r3, r6, ip
 8008436:	3501      	adds	r5, #1
 8008438:	eb07 090c 	add.w	r9, r7, ip
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008442:	b395      	cbz	r5, 80084aa <quorem+0x9e>
 8008444:	f04f 0a00 	mov.w	sl, #0
 8008448:	4638      	mov	r0, r7
 800844a:	46b6      	mov	lr, r6
 800844c:	46d3      	mov	fp, sl
 800844e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008452:	b293      	uxth	r3, r2
 8008454:	fb05 a303 	mla	r3, r5, r3, sl
 8008458:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800845c:	b29b      	uxth	r3, r3
 800845e:	ebab 0303 	sub.w	r3, fp, r3
 8008462:	0c12      	lsrs	r2, r2, #16
 8008464:	f8de b000 	ldr.w	fp, [lr]
 8008468:	fb05 a202 	mla	r2, r5, r2, sl
 800846c:	fa13 f38b 	uxtah	r3, r3, fp
 8008470:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008474:	fa1f fb82 	uxth.w	fp, r2
 8008478:	f8de 2000 	ldr.w	r2, [lr]
 800847c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008480:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008484:	b29b      	uxth	r3, r3
 8008486:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800848a:	4581      	cmp	r9, r0
 800848c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008490:	f84e 3b04 	str.w	r3, [lr], #4
 8008494:	d2db      	bcs.n	800844e <quorem+0x42>
 8008496:	f856 300c 	ldr.w	r3, [r6, ip]
 800849a:	b933      	cbnz	r3, 80084aa <quorem+0x9e>
 800849c:	9b01      	ldr	r3, [sp, #4]
 800849e:	3b04      	subs	r3, #4
 80084a0:	429e      	cmp	r6, r3
 80084a2:	461a      	mov	r2, r3
 80084a4:	d330      	bcc.n	8008508 <quorem+0xfc>
 80084a6:	f8c8 4010 	str.w	r4, [r8, #16]
 80084aa:	4640      	mov	r0, r8
 80084ac:	f001 fb9c 	bl	8009be8 <__mcmp>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	db25      	blt.n	8008500 <quorem+0xf4>
 80084b4:	3501      	adds	r5, #1
 80084b6:	4630      	mov	r0, r6
 80084b8:	f04f 0c00 	mov.w	ip, #0
 80084bc:	f857 2b04 	ldr.w	r2, [r7], #4
 80084c0:	f8d0 e000 	ldr.w	lr, [r0]
 80084c4:	b293      	uxth	r3, r2
 80084c6:	ebac 0303 	sub.w	r3, ip, r3
 80084ca:	0c12      	lsrs	r2, r2, #16
 80084cc:	fa13 f38e 	uxtah	r3, r3, lr
 80084d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80084d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084d8:	b29b      	uxth	r3, r3
 80084da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084de:	45b9      	cmp	r9, r7
 80084e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80084e4:	f840 3b04 	str.w	r3, [r0], #4
 80084e8:	d2e8      	bcs.n	80084bc <quorem+0xb0>
 80084ea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80084ee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80084f2:	b92a      	cbnz	r2, 8008500 <quorem+0xf4>
 80084f4:	3b04      	subs	r3, #4
 80084f6:	429e      	cmp	r6, r3
 80084f8:	461a      	mov	r2, r3
 80084fa:	d30b      	bcc.n	8008514 <quorem+0x108>
 80084fc:	f8c8 4010 	str.w	r4, [r8, #16]
 8008500:	4628      	mov	r0, r5
 8008502:	b003      	add	sp, #12
 8008504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008508:	6812      	ldr	r2, [r2, #0]
 800850a:	3b04      	subs	r3, #4
 800850c:	2a00      	cmp	r2, #0
 800850e:	d1ca      	bne.n	80084a6 <quorem+0x9a>
 8008510:	3c01      	subs	r4, #1
 8008512:	e7c5      	b.n	80084a0 <quorem+0x94>
 8008514:	6812      	ldr	r2, [r2, #0]
 8008516:	3b04      	subs	r3, #4
 8008518:	2a00      	cmp	r2, #0
 800851a:	d1ef      	bne.n	80084fc <quorem+0xf0>
 800851c:	3c01      	subs	r4, #1
 800851e:	e7ea      	b.n	80084f6 <quorem+0xea>
 8008520:	2000      	movs	r0, #0
 8008522:	e7ee      	b.n	8008502 <quorem+0xf6>
 8008524:	0000      	movs	r0, r0
	...

08008528 <_dtoa_r>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	ec57 6b10 	vmov	r6, r7, d0
 8008530:	b097      	sub	sp, #92	; 0x5c
 8008532:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008534:	9106      	str	r1, [sp, #24]
 8008536:	4604      	mov	r4, r0
 8008538:	920b      	str	r2, [sp, #44]	; 0x2c
 800853a:	9312      	str	r3, [sp, #72]	; 0x48
 800853c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008540:	e9cd 6700 	strd	r6, r7, [sp]
 8008544:	b93d      	cbnz	r5, 8008556 <_dtoa_r+0x2e>
 8008546:	2010      	movs	r0, #16
 8008548:	f001 f8e0 	bl	800970c <malloc>
 800854c:	6260      	str	r0, [r4, #36]	; 0x24
 800854e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008552:	6005      	str	r5, [r0, #0]
 8008554:	60c5      	str	r5, [r0, #12]
 8008556:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008558:	6819      	ldr	r1, [r3, #0]
 800855a:	b151      	cbz	r1, 8008572 <_dtoa_r+0x4a>
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	604a      	str	r2, [r1, #4]
 8008560:	2301      	movs	r3, #1
 8008562:	4093      	lsls	r3, r2
 8008564:	608b      	str	r3, [r1, #8]
 8008566:	4620      	mov	r0, r4
 8008568:	f001 f91e 	bl	80097a8 <_Bfree>
 800856c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800856e:	2200      	movs	r2, #0
 8008570:	601a      	str	r2, [r3, #0]
 8008572:	1e3b      	subs	r3, r7, #0
 8008574:	bfbb      	ittet	lt
 8008576:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800857a:	9301      	strlt	r3, [sp, #4]
 800857c:	2300      	movge	r3, #0
 800857e:	2201      	movlt	r2, #1
 8008580:	bfac      	ite	ge
 8008582:	f8c8 3000 	strge.w	r3, [r8]
 8008586:	f8c8 2000 	strlt.w	r2, [r8]
 800858a:	4baf      	ldr	r3, [pc, #700]	; (8008848 <_dtoa_r+0x320>)
 800858c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008590:	ea33 0308 	bics.w	r3, r3, r8
 8008594:	d114      	bne.n	80085c0 <_dtoa_r+0x98>
 8008596:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008598:	f242 730f 	movw	r3, #9999	; 0x270f
 800859c:	6013      	str	r3, [r2, #0]
 800859e:	9b00      	ldr	r3, [sp, #0]
 80085a0:	b923      	cbnz	r3, 80085ac <_dtoa_r+0x84>
 80085a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80085a6:	2800      	cmp	r0, #0
 80085a8:	f000 8542 	beq.w	8009030 <_dtoa_r+0xb08>
 80085ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800885c <_dtoa_r+0x334>
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 8544 	beq.w	8009040 <_dtoa_r+0xb18>
 80085b8:	f10b 0303 	add.w	r3, fp, #3
 80085bc:	f000 bd3e 	b.w	800903c <_dtoa_r+0xb14>
 80085c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80085c4:	2200      	movs	r2, #0
 80085c6:	2300      	movs	r3, #0
 80085c8:	4630      	mov	r0, r6
 80085ca:	4639      	mov	r1, r7
 80085cc:	f7f8 fb74 	bl	8000cb8 <__aeabi_dcmpeq>
 80085d0:	4681      	mov	r9, r0
 80085d2:	b168      	cbz	r0, 80085f0 <_dtoa_r+0xc8>
 80085d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085d6:	2301      	movs	r3, #1
 80085d8:	6013      	str	r3, [r2, #0]
 80085da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f000 8524 	beq.w	800902a <_dtoa_r+0xb02>
 80085e2:	4b9a      	ldr	r3, [pc, #616]	; (800884c <_dtoa_r+0x324>)
 80085e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80085e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80085ea:	6013      	str	r3, [r2, #0]
 80085ec:	f000 bd28 	b.w	8009040 <_dtoa_r+0xb18>
 80085f0:	aa14      	add	r2, sp, #80	; 0x50
 80085f2:	a915      	add	r1, sp, #84	; 0x54
 80085f4:	ec47 6b10 	vmov	d0, r6, r7
 80085f8:	4620      	mov	r0, r4
 80085fa:	f001 fbe3 	bl	8009dc4 <__d2b>
 80085fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008602:	9004      	str	r0, [sp, #16]
 8008604:	2d00      	cmp	r5, #0
 8008606:	d07c      	beq.n	8008702 <_dtoa_r+0x1da>
 8008608:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800860c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008610:	46b2      	mov	sl, r6
 8008612:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008616:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800861a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800861e:	2200      	movs	r2, #0
 8008620:	4b8b      	ldr	r3, [pc, #556]	; (8008850 <_dtoa_r+0x328>)
 8008622:	4650      	mov	r0, sl
 8008624:	4659      	mov	r1, fp
 8008626:	f7f7 ff27 	bl	8000478 <__aeabi_dsub>
 800862a:	a381      	add	r3, pc, #516	; (adr r3, 8008830 <_dtoa_r+0x308>)
 800862c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008630:	f7f8 f8da 	bl	80007e8 <__aeabi_dmul>
 8008634:	a380      	add	r3, pc, #512	; (adr r3, 8008838 <_dtoa_r+0x310>)
 8008636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863a:	f7f7 ff1f 	bl	800047c <__adddf3>
 800863e:	4606      	mov	r6, r0
 8008640:	4628      	mov	r0, r5
 8008642:	460f      	mov	r7, r1
 8008644:	f7f8 f866 	bl	8000714 <__aeabi_i2d>
 8008648:	a37d      	add	r3, pc, #500	; (adr r3, 8008840 <_dtoa_r+0x318>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	f7f8 f8cb 	bl	80007e8 <__aeabi_dmul>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	4630      	mov	r0, r6
 8008658:	4639      	mov	r1, r7
 800865a:	f7f7 ff0f 	bl	800047c <__adddf3>
 800865e:	4606      	mov	r6, r0
 8008660:	460f      	mov	r7, r1
 8008662:	f7f8 fb71 	bl	8000d48 <__aeabi_d2iz>
 8008666:	2200      	movs	r2, #0
 8008668:	4682      	mov	sl, r0
 800866a:	2300      	movs	r3, #0
 800866c:	4630      	mov	r0, r6
 800866e:	4639      	mov	r1, r7
 8008670:	f7f8 fb2c 	bl	8000ccc <__aeabi_dcmplt>
 8008674:	b148      	cbz	r0, 800868a <_dtoa_r+0x162>
 8008676:	4650      	mov	r0, sl
 8008678:	f7f8 f84c 	bl	8000714 <__aeabi_i2d>
 800867c:	4632      	mov	r2, r6
 800867e:	463b      	mov	r3, r7
 8008680:	f7f8 fb1a 	bl	8000cb8 <__aeabi_dcmpeq>
 8008684:	b908      	cbnz	r0, 800868a <_dtoa_r+0x162>
 8008686:	f10a 3aff 	add.w	sl, sl, #4294967295
 800868a:	f1ba 0f16 	cmp.w	sl, #22
 800868e:	d859      	bhi.n	8008744 <_dtoa_r+0x21c>
 8008690:	4970      	ldr	r1, [pc, #448]	; (8008854 <_dtoa_r+0x32c>)
 8008692:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008696:	e9dd 2300 	ldrd	r2, r3, [sp]
 800869a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800869e:	f7f8 fb33 	bl	8000d08 <__aeabi_dcmpgt>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d050      	beq.n	8008748 <_dtoa_r+0x220>
 80086a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086aa:	2300      	movs	r3, #0
 80086ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80086ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086b0:	1b5d      	subs	r5, r3, r5
 80086b2:	f1b5 0801 	subs.w	r8, r5, #1
 80086b6:	bf49      	itett	mi
 80086b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80086bc:	2300      	movpl	r3, #0
 80086be:	9305      	strmi	r3, [sp, #20]
 80086c0:	f04f 0800 	movmi.w	r8, #0
 80086c4:	bf58      	it	pl
 80086c6:	9305      	strpl	r3, [sp, #20]
 80086c8:	f1ba 0f00 	cmp.w	sl, #0
 80086cc:	db3e      	blt.n	800874c <_dtoa_r+0x224>
 80086ce:	2300      	movs	r3, #0
 80086d0:	44d0      	add	r8, sl
 80086d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80086d6:	9307      	str	r3, [sp, #28]
 80086d8:	9b06      	ldr	r3, [sp, #24]
 80086da:	2b09      	cmp	r3, #9
 80086dc:	f200 8090 	bhi.w	8008800 <_dtoa_r+0x2d8>
 80086e0:	2b05      	cmp	r3, #5
 80086e2:	bfc4      	itt	gt
 80086e4:	3b04      	subgt	r3, #4
 80086e6:	9306      	strgt	r3, [sp, #24]
 80086e8:	9b06      	ldr	r3, [sp, #24]
 80086ea:	f1a3 0302 	sub.w	r3, r3, #2
 80086ee:	bfcc      	ite	gt
 80086f0:	2500      	movgt	r5, #0
 80086f2:	2501      	movle	r5, #1
 80086f4:	2b03      	cmp	r3, #3
 80086f6:	f200 808f 	bhi.w	8008818 <_dtoa_r+0x2f0>
 80086fa:	e8df f003 	tbb	[pc, r3]
 80086fe:	7f7d      	.short	0x7f7d
 8008700:	7131      	.short	0x7131
 8008702:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008706:	441d      	add	r5, r3
 8008708:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800870c:	2820      	cmp	r0, #32
 800870e:	dd13      	ble.n	8008738 <_dtoa_r+0x210>
 8008710:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008714:	9b00      	ldr	r3, [sp, #0]
 8008716:	fa08 f800 	lsl.w	r8, r8, r0
 800871a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800871e:	fa23 f000 	lsr.w	r0, r3, r0
 8008722:	ea48 0000 	orr.w	r0, r8, r0
 8008726:	f7f7 ffe5 	bl	80006f4 <__aeabi_ui2d>
 800872a:	2301      	movs	r3, #1
 800872c:	4682      	mov	sl, r0
 800872e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008732:	3d01      	subs	r5, #1
 8008734:	9313      	str	r3, [sp, #76]	; 0x4c
 8008736:	e772      	b.n	800861e <_dtoa_r+0xf6>
 8008738:	9b00      	ldr	r3, [sp, #0]
 800873a:	f1c0 0020 	rsb	r0, r0, #32
 800873e:	fa03 f000 	lsl.w	r0, r3, r0
 8008742:	e7f0      	b.n	8008726 <_dtoa_r+0x1fe>
 8008744:	2301      	movs	r3, #1
 8008746:	e7b1      	b.n	80086ac <_dtoa_r+0x184>
 8008748:	900f      	str	r0, [sp, #60]	; 0x3c
 800874a:	e7b0      	b.n	80086ae <_dtoa_r+0x186>
 800874c:	9b05      	ldr	r3, [sp, #20]
 800874e:	eba3 030a 	sub.w	r3, r3, sl
 8008752:	9305      	str	r3, [sp, #20]
 8008754:	f1ca 0300 	rsb	r3, sl, #0
 8008758:	9307      	str	r3, [sp, #28]
 800875a:	2300      	movs	r3, #0
 800875c:	930e      	str	r3, [sp, #56]	; 0x38
 800875e:	e7bb      	b.n	80086d8 <_dtoa_r+0x1b0>
 8008760:	2301      	movs	r3, #1
 8008762:	930a      	str	r3, [sp, #40]	; 0x28
 8008764:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008766:	2b00      	cmp	r3, #0
 8008768:	dd59      	ble.n	800881e <_dtoa_r+0x2f6>
 800876a:	9302      	str	r3, [sp, #8]
 800876c:	4699      	mov	r9, r3
 800876e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008770:	2200      	movs	r2, #0
 8008772:	6072      	str	r2, [r6, #4]
 8008774:	2204      	movs	r2, #4
 8008776:	f102 0014 	add.w	r0, r2, #20
 800877a:	4298      	cmp	r0, r3
 800877c:	6871      	ldr	r1, [r6, #4]
 800877e:	d953      	bls.n	8008828 <_dtoa_r+0x300>
 8008780:	4620      	mov	r0, r4
 8008782:	f000 ffdd 	bl	8009740 <_Balloc>
 8008786:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008788:	6030      	str	r0, [r6, #0]
 800878a:	f1b9 0f0e 	cmp.w	r9, #14
 800878e:	f8d3 b000 	ldr.w	fp, [r3]
 8008792:	f200 80e6 	bhi.w	8008962 <_dtoa_r+0x43a>
 8008796:	2d00      	cmp	r5, #0
 8008798:	f000 80e3 	beq.w	8008962 <_dtoa_r+0x43a>
 800879c:	ed9d 7b00 	vldr	d7, [sp]
 80087a0:	f1ba 0f00 	cmp.w	sl, #0
 80087a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80087a8:	dd74      	ble.n	8008894 <_dtoa_r+0x36c>
 80087aa:	4a2a      	ldr	r2, [pc, #168]	; (8008854 <_dtoa_r+0x32c>)
 80087ac:	f00a 030f 	and.w	r3, sl, #15
 80087b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80087b4:	ed93 7b00 	vldr	d7, [r3]
 80087b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80087bc:	06f0      	lsls	r0, r6, #27
 80087be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80087c2:	d565      	bpl.n	8008890 <_dtoa_r+0x368>
 80087c4:	4b24      	ldr	r3, [pc, #144]	; (8008858 <_dtoa_r+0x330>)
 80087c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80087ce:	f7f8 f935 	bl	8000a3c <__aeabi_ddiv>
 80087d2:	e9cd 0100 	strd	r0, r1, [sp]
 80087d6:	f006 060f 	and.w	r6, r6, #15
 80087da:	2503      	movs	r5, #3
 80087dc:	4f1e      	ldr	r7, [pc, #120]	; (8008858 <_dtoa_r+0x330>)
 80087de:	e04c      	b.n	800887a <_dtoa_r+0x352>
 80087e0:	2301      	movs	r3, #1
 80087e2:	930a      	str	r3, [sp, #40]	; 0x28
 80087e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e6:	4453      	add	r3, sl
 80087e8:	f103 0901 	add.w	r9, r3, #1
 80087ec:	9302      	str	r3, [sp, #8]
 80087ee:	464b      	mov	r3, r9
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	bfb8      	it	lt
 80087f4:	2301      	movlt	r3, #1
 80087f6:	e7ba      	b.n	800876e <_dtoa_r+0x246>
 80087f8:	2300      	movs	r3, #0
 80087fa:	e7b2      	b.n	8008762 <_dtoa_r+0x23a>
 80087fc:	2300      	movs	r3, #0
 80087fe:	e7f0      	b.n	80087e2 <_dtoa_r+0x2ba>
 8008800:	2501      	movs	r5, #1
 8008802:	2300      	movs	r3, #0
 8008804:	9306      	str	r3, [sp, #24]
 8008806:	950a      	str	r5, [sp, #40]	; 0x28
 8008808:	f04f 33ff 	mov.w	r3, #4294967295
 800880c:	9302      	str	r3, [sp, #8]
 800880e:	4699      	mov	r9, r3
 8008810:	2200      	movs	r2, #0
 8008812:	2312      	movs	r3, #18
 8008814:	920b      	str	r2, [sp, #44]	; 0x2c
 8008816:	e7aa      	b.n	800876e <_dtoa_r+0x246>
 8008818:	2301      	movs	r3, #1
 800881a:	930a      	str	r3, [sp, #40]	; 0x28
 800881c:	e7f4      	b.n	8008808 <_dtoa_r+0x2e0>
 800881e:	2301      	movs	r3, #1
 8008820:	9302      	str	r3, [sp, #8]
 8008822:	4699      	mov	r9, r3
 8008824:	461a      	mov	r2, r3
 8008826:	e7f5      	b.n	8008814 <_dtoa_r+0x2ec>
 8008828:	3101      	adds	r1, #1
 800882a:	6071      	str	r1, [r6, #4]
 800882c:	0052      	lsls	r2, r2, #1
 800882e:	e7a2      	b.n	8008776 <_dtoa_r+0x24e>
 8008830:	636f4361 	.word	0x636f4361
 8008834:	3fd287a7 	.word	0x3fd287a7
 8008838:	8b60c8b3 	.word	0x8b60c8b3
 800883c:	3fc68a28 	.word	0x3fc68a28
 8008840:	509f79fb 	.word	0x509f79fb
 8008844:	3fd34413 	.word	0x3fd34413
 8008848:	7ff00000 	.word	0x7ff00000
 800884c:	0800b34d 	.word	0x0800b34d
 8008850:	3ff80000 	.word	0x3ff80000
 8008854:	0800b408 	.word	0x0800b408
 8008858:	0800b3e0 	.word	0x0800b3e0
 800885c:	0800b3d1 	.word	0x0800b3d1
 8008860:	07f1      	lsls	r1, r6, #31
 8008862:	d508      	bpl.n	8008876 <_dtoa_r+0x34e>
 8008864:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800886c:	f7f7 ffbc 	bl	80007e8 <__aeabi_dmul>
 8008870:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008874:	3501      	adds	r5, #1
 8008876:	1076      	asrs	r6, r6, #1
 8008878:	3708      	adds	r7, #8
 800887a:	2e00      	cmp	r6, #0
 800887c:	d1f0      	bne.n	8008860 <_dtoa_r+0x338>
 800887e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008886:	f7f8 f8d9 	bl	8000a3c <__aeabi_ddiv>
 800888a:	e9cd 0100 	strd	r0, r1, [sp]
 800888e:	e01a      	b.n	80088c6 <_dtoa_r+0x39e>
 8008890:	2502      	movs	r5, #2
 8008892:	e7a3      	b.n	80087dc <_dtoa_r+0x2b4>
 8008894:	f000 80a0 	beq.w	80089d8 <_dtoa_r+0x4b0>
 8008898:	f1ca 0600 	rsb	r6, sl, #0
 800889c:	4b9f      	ldr	r3, [pc, #636]	; (8008b1c <_dtoa_r+0x5f4>)
 800889e:	4fa0      	ldr	r7, [pc, #640]	; (8008b20 <_dtoa_r+0x5f8>)
 80088a0:	f006 020f 	and.w	r2, r6, #15
 80088a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088b0:	f7f7 ff9a 	bl	80007e8 <__aeabi_dmul>
 80088b4:	e9cd 0100 	strd	r0, r1, [sp]
 80088b8:	1136      	asrs	r6, r6, #4
 80088ba:	2300      	movs	r3, #0
 80088bc:	2502      	movs	r5, #2
 80088be:	2e00      	cmp	r6, #0
 80088c0:	d17f      	bne.n	80089c2 <_dtoa_r+0x49a>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1e1      	bne.n	800888a <_dtoa_r+0x362>
 80088c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	f000 8087 	beq.w	80089dc <_dtoa_r+0x4b4>
 80088ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80088d2:	2200      	movs	r2, #0
 80088d4:	4b93      	ldr	r3, [pc, #588]	; (8008b24 <_dtoa_r+0x5fc>)
 80088d6:	4630      	mov	r0, r6
 80088d8:	4639      	mov	r1, r7
 80088da:	f7f8 f9f7 	bl	8000ccc <__aeabi_dcmplt>
 80088de:	2800      	cmp	r0, #0
 80088e0:	d07c      	beq.n	80089dc <_dtoa_r+0x4b4>
 80088e2:	f1b9 0f00 	cmp.w	r9, #0
 80088e6:	d079      	beq.n	80089dc <_dtoa_r+0x4b4>
 80088e8:	9b02      	ldr	r3, [sp, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	dd35      	ble.n	800895a <_dtoa_r+0x432>
 80088ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80088f2:	9308      	str	r3, [sp, #32]
 80088f4:	4639      	mov	r1, r7
 80088f6:	2200      	movs	r2, #0
 80088f8:	4b8b      	ldr	r3, [pc, #556]	; (8008b28 <_dtoa_r+0x600>)
 80088fa:	4630      	mov	r0, r6
 80088fc:	f7f7 ff74 	bl	80007e8 <__aeabi_dmul>
 8008900:	e9cd 0100 	strd	r0, r1, [sp]
 8008904:	9f02      	ldr	r7, [sp, #8]
 8008906:	3501      	adds	r5, #1
 8008908:	4628      	mov	r0, r5
 800890a:	f7f7 ff03 	bl	8000714 <__aeabi_i2d>
 800890e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008912:	f7f7 ff69 	bl	80007e8 <__aeabi_dmul>
 8008916:	2200      	movs	r2, #0
 8008918:	4b84      	ldr	r3, [pc, #528]	; (8008b2c <_dtoa_r+0x604>)
 800891a:	f7f7 fdaf 	bl	800047c <__adddf3>
 800891e:	4605      	mov	r5, r0
 8008920:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008924:	2f00      	cmp	r7, #0
 8008926:	d15d      	bne.n	80089e4 <_dtoa_r+0x4bc>
 8008928:	2200      	movs	r2, #0
 800892a:	4b81      	ldr	r3, [pc, #516]	; (8008b30 <_dtoa_r+0x608>)
 800892c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008930:	f7f7 fda2 	bl	8000478 <__aeabi_dsub>
 8008934:	462a      	mov	r2, r5
 8008936:	4633      	mov	r3, r6
 8008938:	e9cd 0100 	strd	r0, r1, [sp]
 800893c:	f7f8 f9e4 	bl	8000d08 <__aeabi_dcmpgt>
 8008940:	2800      	cmp	r0, #0
 8008942:	f040 8288 	bne.w	8008e56 <_dtoa_r+0x92e>
 8008946:	462a      	mov	r2, r5
 8008948:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800894c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008950:	f7f8 f9bc 	bl	8000ccc <__aeabi_dcmplt>
 8008954:	2800      	cmp	r0, #0
 8008956:	f040 827c 	bne.w	8008e52 <_dtoa_r+0x92a>
 800895a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800895e:	e9cd 2300 	strd	r2, r3, [sp]
 8008962:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008964:	2b00      	cmp	r3, #0
 8008966:	f2c0 8150 	blt.w	8008c0a <_dtoa_r+0x6e2>
 800896a:	f1ba 0f0e 	cmp.w	sl, #14
 800896e:	f300 814c 	bgt.w	8008c0a <_dtoa_r+0x6e2>
 8008972:	4b6a      	ldr	r3, [pc, #424]	; (8008b1c <_dtoa_r+0x5f4>)
 8008974:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008978:	ed93 7b00 	vldr	d7, [r3]
 800897c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800897e:	2b00      	cmp	r3, #0
 8008980:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008984:	f280 80d8 	bge.w	8008b38 <_dtoa_r+0x610>
 8008988:	f1b9 0f00 	cmp.w	r9, #0
 800898c:	f300 80d4 	bgt.w	8008b38 <_dtoa_r+0x610>
 8008990:	f040 825e 	bne.w	8008e50 <_dtoa_r+0x928>
 8008994:	2200      	movs	r2, #0
 8008996:	4b66      	ldr	r3, [pc, #408]	; (8008b30 <_dtoa_r+0x608>)
 8008998:	ec51 0b17 	vmov	r0, r1, d7
 800899c:	f7f7 ff24 	bl	80007e8 <__aeabi_dmul>
 80089a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089a4:	f7f8 f9a6 	bl	8000cf4 <__aeabi_dcmpge>
 80089a8:	464f      	mov	r7, r9
 80089aa:	464e      	mov	r6, r9
 80089ac:	2800      	cmp	r0, #0
 80089ae:	f040 8234 	bne.w	8008e1a <_dtoa_r+0x8f2>
 80089b2:	2331      	movs	r3, #49	; 0x31
 80089b4:	f10b 0501 	add.w	r5, fp, #1
 80089b8:	f88b 3000 	strb.w	r3, [fp]
 80089bc:	f10a 0a01 	add.w	sl, sl, #1
 80089c0:	e22f      	b.n	8008e22 <_dtoa_r+0x8fa>
 80089c2:	07f2      	lsls	r2, r6, #31
 80089c4:	d505      	bpl.n	80089d2 <_dtoa_r+0x4aa>
 80089c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089ca:	f7f7 ff0d 	bl	80007e8 <__aeabi_dmul>
 80089ce:	3501      	adds	r5, #1
 80089d0:	2301      	movs	r3, #1
 80089d2:	1076      	asrs	r6, r6, #1
 80089d4:	3708      	adds	r7, #8
 80089d6:	e772      	b.n	80088be <_dtoa_r+0x396>
 80089d8:	2502      	movs	r5, #2
 80089da:	e774      	b.n	80088c6 <_dtoa_r+0x39e>
 80089dc:	f8cd a020 	str.w	sl, [sp, #32]
 80089e0:	464f      	mov	r7, r9
 80089e2:	e791      	b.n	8008908 <_dtoa_r+0x3e0>
 80089e4:	4b4d      	ldr	r3, [pc, #308]	; (8008b1c <_dtoa_r+0x5f4>)
 80089e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80089ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d047      	beq.n	8008a84 <_dtoa_r+0x55c>
 80089f4:	4602      	mov	r2, r0
 80089f6:	460b      	mov	r3, r1
 80089f8:	2000      	movs	r0, #0
 80089fa:	494e      	ldr	r1, [pc, #312]	; (8008b34 <_dtoa_r+0x60c>)
 80089fc:	f7f8 f81e 	bl	8000a3c <__aeabi_ddiv>
 8008a00:	462a      	mov	r2, r5
 8008a02:	4633      	mov	r3, r6
 8008a04:	f7f7 fd38 	bl	8000478 <__aeabi_dsub>
 8008a08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008a0c:	465d      	mov	r5, fp
 8008a0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a12:	f7f8 f999 	bl	8000d48 <__aeabi_d2iz>
 8008a16:	4606      	mov	r6, r0
 8008a18:	f7f7 fe7c 	bl	8000714 <__aeabi_i2d>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	460b      	mov	r3, r1
 8008a20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a24:	f7f7 fd28 	bl	8000478 <__aeabi_dsub>
 8008a28:	3630      	adds	r6, #48	; 0x30
 8008a2a:	f805 6b01 	strb.w	r6, [r5], #1
 8008a2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a32:	e9cd 0100 	strd	r0, r1, [sp]
 8008a36:	f7f8 f949 	bl	8000ccc <__aeabi_dcmplt>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d163      	bne.n	8008b06 <_dtoa_r+0x5de>
 8008a3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a42:	2000      	movs	r0, #0
 8008a44:	4937      	ldr	r1, [pc, #220]	; (8008b24 <_dtoa_r+0x5fc>)
 8008a46:	f7f7 fd17 	bl	8000478 <__aeabi_dsub>
 8008a4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a4e:	f7f8 f93d 	bl	8000ccc <__aeabi_dcmplt>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	f040 80b7 	bne.w	8008bc6 <_dtoa_r+0x69e>
 8008a58:	eba5 030b 	sub.w	r3, r5, fp
 8008a5c:	429f      	cmp	r7, r3
 8008a5e:	f77f af7c 	ble.w	800895a <_dtoa_r+0x432>
 8008a62:	2200      	movs	r2, #0
 8008a64:	4b30      	ldr	r3, [pc, #192]	; (8008b28 <_dtoa_r+0x600>)
 8008a66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a6a:	f7f7 febd 	bl	80007e8 <__aeabi_dmul>
 8008a6e:	2200      	movs	r2, #0
 8008a70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008a74:	4b2c      	ldr	r3, [pc, #176]	; (8008b28 <_dtoa_r+0x600>)
 8008a76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a7a:	f7f7 feb5 	bl	80007e8 <__aeabi_dmul>
 8008a7e:	e9cd 0100 	strd	r0, r1, [sp]
 8008a82:	e7c4      	b.n	8008a0e <_dtoa_r+0x4e6>
 8008a84:	462a      	mov	r2, r5
 8008a86:	4633      	mov	r3, r6
 8008a88:	f7f7 feae 	bl	80007e8 <__aeabi_dmul>
 8008a8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008a90:	eb0b 0507 	add.w	r5, fp, r7
 8008a94:	465e      	mov	r6, fp
 8008a96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a9a:	f7f8 f955 	bl	8000d48 <__aeabi_d2iz>
 8008a9e:	4607      	mov	r7, r0
 8008aa0:	f7f7 fe38 	bl	8000714 <__aeabi_i2d>
 8008aa4:	3730      	adds	r7, #48	; 0x30
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008aae:	f7f7 fce3 	bl	8000478 <__aeabi_dsub>
 8008ab2:	f806 7b01 	strb.w	r7, [r6], #1
 8008ab6:	42ae      	cmp	r6, r5
 8008ab8:	e9cd 0100 	strd	r0, r1, [sp]
 8008abc:	f04f 0200 	mov.w	r2, #0
 8008ac0:	d126      	bne.n	8008b10 <_dtoa_r+0x5e8>
 8008ac2:	4b1c      	ldr	r3, [pc, #112]	; (8008b34 <_dtoa_r+0x60c>)
 8008ac4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ac8:	f7f7 fcd8 	bl	800047c <__adddf3>
 8008acc:	4602      	mov	r2, r0
 8008ace:	460b      	mov	r3, r1
 8008ad0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ad4:	f7f8 f918 	bl	8000d08 <__aeabi_dcmpgt>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d174      	bne.n	8008bc6 <_dtoa_r+0x69e>
 8008adc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	4914      	ldr	r1, [pc, #80]	; (8008b34 <_dtoa_r+0x60c>)
 8008ae4:	f7f7 fcc8 	bl	8000478 <__aeabi_dsub>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	460b      	mov	r3, r1
 8008aec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008af0:	f7f8 f8ec 	bl	8000ccc <__aeabi_dcmplt>
 8008af4:	2800      	cmp	r0, #0
 8008af6:	f43f af30 	beq.w	800895a <_dtoa_r+0x432>
 8008afa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008afe:	2b30      	cmp	r3, #48	; 0x30
 8008b00:	f105 32ff 	add.w	r2, r5, #4294967295
 8008b04:	d002      	beq.n	8008b0c <_dtoa_r+0x5e4>
 8008b06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008b0a:	e04a      	b.n	8008ba2 <_dtoa_r+0x67a>
 8008b0c:	4615      	mov	r5, r2
 8008b0e:	e7f4      	b.n	8008afa <_dtoa_r+0x5d2>
 8008b10:	4b05      	ldr	r3, [pc, #20]	; (8008b28 <_dtoa_r+0x600>)
 8008b12:	f7f7 fe69 	bl	80007e8 <__aeabi_dmul>
 8008b16:	e9cd 0100 	strd	r0, r1, [sp]
 8008b1a:	e7bc      	b.n	8008a96 <_dtoa_r+0x56e>
 8008b1c:	0800b408 	.word	0x0800b408
 8008b20:	0800b3e0 	.word	0x0800b3e0
 8008b24:	3ff00000 	.word	0x3ff00000
 8008b28:	40240000 	.word	0x40240000
 8008b2c:	401c0000 	.word	0x401c0000
 8008b30:	40140000 	.word	0x40140000
 8008b34:	3fe00000 	.word	0x3fe00000
 8008b38:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008b3c:	465d      	mov	r5, fp
 8008b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b42:	4630      	mov	r0, r6
 8008b44:	4639      	mov	r1, r7
 8008b46:	f7f7 ff79 	bl	8000a3c <__aeabi_ddiv>
 8008b4a:	f7f8 f8fd 	bl	8000d48 <__aeabi_d2iz>
 8008b4e:	4680      	mov	r8, r0
 8008b50:	f7f7 fde0 	bl	8000714 <__aeabi_i2d>
 8008b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b58:	f7f7 fe46 	bl	80007e8 <__aeabi_dmul>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4630      	mov	r0, r6
 8008b62:	4639      	mov	r1, r7
 8008b64:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008b68:	f7f7 fc86 	bl	8000478 <__aeabi_dsub>
 8008b6c:	f805 6b01 	strb.w	r6, [r5], #1
 8008b70:	eba5 060b 	sub.w	r6, r5, fp
 8008b74:	45b1      	cmp	r9, r6
 8008b76:	4602      	mov	r2, r0
 8008b78:	460b      	mov	r3, r1
 8008b7a:	d139      	bne.n	8008bf0 <_dtoa_r+0x6c8>
 8008b7c:	f7f7 fc7e 	bl	800047c <__adddf3>
 8008b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b84:	4606      	mov	r6, r0
 8008b86:	460f      	mov	r7, r1
 8008b88:	f7f8 f8be 	bl	8000d08 <__aeabi_dcmpgt>
 8008b8c:	b9c8      	cbnz	r0, 8008bc2 <_dtoa_r+0x69a>
 8008b8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b92:	4630      	mov	r0, r6
 8008b94:	4639      	mov	r1, r7
 8008b96:	f7f8 f88f 	bl	8000cb8 <__aeabi_dcmpeq>
 8008b9a:	b110      	cbz	r0, 8008ba2 <_dtoa_r+0x67a>
 8008b9c:	f018 0f01 	tst.w	r8, #1
 8008ba0:	d10f      	bne.n	8008bc2 <_dtoa_r+0x69a>
 8008ba2:	9904      	ldr	r1, [sp, #16]
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	f000 fdff 	bl	80097a8 <_Bfree>
 8008baa:	2300      	movs	r3, #0
 8008bac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bae:	702b      	strb	r3, [r5, #0]
 8008bb0:	f10a 0301 	add.w	r3, sl, #1
 8008bb4:	6013      	str	r3, [r2, #0]
 8008bb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8241 	beq.w	8009040 <_dtoa_r+0xb18>
 8008bbe:	601d      	str	r5, [r3, #0]
 8008bc0:	e23e      	b.n	8009040 <_dtoa_r+0xb18>
 8008bc2:	f8cd a020 	str.w	sl, [sp, #32]
 8008bc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008bca:	2a39      	cmp	r2, #57	; 0x39
 8008bcc:	f105 33ff 	add.w	r3, r5, #4294967295
 8008bd0:	d108      	bne.n	8008be4 <_dtoa_r+0x6bc>
 8008bd2:	459b      	cmp	fp, r3
 8008bd4:	d10a      	bne.n	8008bec <_dtoa_r+0x6c4>
 8008bd6:	9b08      	ldr	r3, [sp, #32]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	9308      	str	r3, [sp, #32]
 8008bdc:	2330      	movs	r3, #48	; 0x30
 8008bde:	f88b 3000 	strb.w	r3, [fp]
 8008be2:	465b      	mov	r3, fp
 8008be4:	781a      	ldrb	r2, [r3, #0]
 8008be6:	3201      	adds	r2, #1
 8008be8:	701a      	strb	r2, [r3, #0]
 8008bea:	e78c      	b.n	8008b06 <_dtoa_r+0x5de>
 8008bec:	461d      	mov	r5, r3
 8008bee:	e7ea      	b.n	8008bc6 <_dtoa_r+0x69e>
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	4b9b      	ldr	r3, [pc, #620]	; (8008e60 <_dtoa_r+0x938>)
 8008bf4:	f7f7 fdf8 	bl	80007e8 <__aeabi_dmul>
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	460f      	mov	r7, r1
 8008c00:	f7f8 f85a 	bl	8000cb8 <__aeabi_dcmpeq>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d09a      	beq.n	8008b3e <_dtoa_r+0x616>
 8008c08:	e7cb      	b.n	8008ba2 <_dtoa_r+0x67a>
 8008c0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c0c:	2a00      	cmp	r2, #0
 8008c0e:	f000 808b 	beq.w	8008d28 <_dtoa_r+0x800>
 8008c12:	9a06      	ldr	r2, [sp, #24]
 8008c14:	2a01      	cmp	r2, #1
 8008c16:	dc6e      	bgt.n	8008cf6 <_dtoa_r+0x7ce>
 8008c18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c1a:	2a00      	cmp	r2, #0
 8008c1c:	d067      	beq.n	8008cee <_dtoa_r+0x7c6>
 8008c1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008c22:	9f07      	ldr	r7, [sp, #28]
 8008c24:	9d05      	ldr	r5, [sp, #20]
 8008c26:	9a05      	ldr	r2, [sp, #20]
 8008c28:	2101      	movs	r1, #1
 8008c2a:	441a      	add	r2, r3
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	9205      	str	r2, [sp, #20]
 8008c30:	4498      	add	r8, r3
 8008c32:	f000 fe97 	bl	8009964 <__i2b>
 8008c36:	4606      	mov	r6, r0
 8008c38:	2d00      	cmp	r5, #0
 8008c3a:	dd0c      	ble.n	8008c56 <_dtoa_r+0x72e>
 8008c3c:	f1b8 0f00 	cmp.w	r8, #0
 8008c40:	dd09      	ble.n	8008c56 <_dtoa_r+0x72e>
 8008c42:	4545      	cmp	r5, r8
 8008c44:	9a05      	ldr	r2, [sp, #20]
 8008c46:	462b      	mov	r3, r5
 8008c48:	bfa8      	it	ge
 8008c4a:	4643      	movge	r3, r8
 8008c4c:	1ad2      	subs	r2, r2, r3
 8008c4e:	9205      	str	r2, [sp, #20]
 8008c50:	1aed      	subs	r5, r5, r3
 8008c52:	eba8 0803 	sub.w	r8, r8, r3
 8008c56:	9b07      	ldr	r3, [sp, #28]
 8008c58:	b1eb      	cbz	r3, 8008c96 <_dtoa_r+0x76e>
 8008c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d067      	beq.n	8008d30 <_dtoa_r+0x808>
 8008c60:	b18f      	cbz	r7, 8008c86 <_dtoa_r+0x75e>
 8008c62:	4631      	mov	r1, r6
 8008c64:	463a      	mov	r2, r7
 8008c66:	4620      	mov	r0, r4
 8008c68:	f000 ff1c 	bl	8009aa4 <__pow5mult>
 8008c6c:	9a04      	ldr	r2, [sp, #16]
 8008c6e:	4601      	mov	r1, r0
 8008c70:	4606      	mov	r6, r0
 8008c72:	4620      	mov	r0, r4
 8008c74:	f000 fe7f 	bl	8009976 <__multiply>
 8008c78:	9904      	ldr	r1, [sp, #16]
 8008c7a:	9008      	str	r0, [sp, #32]
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	f000 fd93 	bl	80097a8 <_Bfree>
 8008c82:	9b08      	ldr	r3, [sp, #32]
 8008c84:	9304      	str	r3, [sp, #16]
 8008c86:	9b07      	ldr	r3, [sp, #28]
 8008c88:	1bda      	subs	r2, r3, r7
 8008c8a:	d004      	beq.n	8008c96 <_dtoa_r+0x76e>
 8008c8c:	9904      	ldr	r1, [sp, #16]
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f000 ff08 	bl	8009aa4 <__pow5mult>
 8008c94:	9004      	str	r0, [sp, #16]
 8008c96:	2101      	movs	r1, #1
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f000 fe63 	bl	8009964 <__i2b>
 8008c9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ca0:	4607      	mov	r7, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	f000 81d0 	beq.w	8009048 <_dtoa_r+0xb20>
 8008ca8:	461a      	mov	r2, r3
 8008caa:	4601      	mov	r1, r0
 8008cac:	4620      	mov	r0, r4
 8008cae:	f000 fef9 	bl	8009aa4 <__pow5mult>
 8008cb2:	9b06      	ldr	r3, [sp, #24]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	4607      	mov	r7, r0
 8008cb8:	dc40      	bgt.n	8008d3c <_dtoa_r+0x814>
 8008cba:	9b00      	ldr	r3, [sp, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d139      	bne.n	8008d34 <_dtoa_r+0x80c>
 8008cc0:	9b01      	ldr	r3, [sp, #4]
 8008cc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d136      	bne.n	8008d38 <_dtoa_r+0x810>
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cd0:	0d1b      	lsrs	r3, r3, #20
 8008cd2:	051b      	lsls	r3, r3, #20
 8008cd4:	b12b      	cbz	r3, 8008ce2 <_dtoa_r+0x7ba>
 8008cd6:	9b05      	ldr	r3, [sp, #20]
 8008cd8:	3301      	adds	r3, #1
 8008cda:	9305      	str	r3, [sp, #20]
 8008cdc:	f108 0801 	add.w	r8, r8, #1
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d12a      	bne.n	8008d40 <_dtoa_r+0x818>
 8008cea:	2001      	movs	r0, #1
 8008cec:	e030      	b.n	8008d50 <_dtoa_r+0x828>
 8008cee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cf0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008cf4:	e795      	b.n	8008c22 <_dtoa_r+0x6fa>
 8008cf6:	9b07      	ldr	r3, [sp, #28]
 8008cf8:	f109 37ff 	add.w	r7, r9, #4294967295
 8008cfc:	42bb      	cmp	r3, r7
 8008cfe:	bfbf      	itttt	lt
 8008d00:	9b07      	ldrlt	r3, [sp, #28]
 8008d02:	9707      	strlt	r7, [sp, #28]
 8008d04:	1afa      	sublt	r2, r7, r3
 8008d06:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008d08:	bfbb      	ittet	lt
 8008d0a:	189b      	addlt	r3, r3, r2
 8008d0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008d0e:	1bdf      	subge	r7, r3, r7
 8008d10:	2700      	movlt	r7, #0
 8008d12:	f1b9 0f00 	cmp.w	r9, #0
 8008d16:	bfb5      	itete	lt
 8008d18:	9b05      	ldrlt	r3, [sp, #20]
 8008d1a:	9d05      	ldrge	r5, [sp, #20]
 8008d1c:	eba3 0509 	sublt.w	r5, r3, r9
 8008d20:	464b      	movge	r3, r9
 8008d22:	bfb8      	it	lt
 8008d24:	2300      	movlt	r3, #0
 8008d26:	e77e      	b.n	8008c26 <_dtoa_r+0x6fe>
 8008d28:	9f07      	ldr	r7, [sp, #28]
 8008d2a:	9d05      	ldr	r5, [sp, #20]
 8008d2c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008d2e:	e783      	b.n	8008c38 <_dtoa_r+0x710>
 8008d30:	9a07      	ldr	r2, [sp, #28]
 8008d32:	e7ab      	b.n	8008c8c <_dtoa_r+0x764>
 8008d34:	2300      	movs	r3, #0
 8008d36:	e7d4      	b.n	8008ce2 <_dtoa_r+0x7ba>
 8008d38:	9b00      	ldr	r3, [sp, #0]
 8008d3a:	e7d2      	b.n	8008ce2 <_dtoa_r+0x7ba>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	9307      	str	r3, [sp, #28]
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008d46:	6918      	ldr	r0, [r3, #16]
 8008d48:	f000 fdbe 	bl	80098c8 <__hi0bits>
 8008d4c:	f1c0 0020 	rsb	r0, r0, #32
 8008d50:	4440      	add	r0, r8
 8008d52:	f010 001f 	ands.w	r0, r0, #31
 8008d56:	d047      	beq.n	8008de8 <_dtoa_r+0x8c0>
 8008d58:	f1c0 0320 	rsb	r3, r0, #32
 8008d5c:	2b04      	cmp	r3, #4
 8008d5e:	dd3b      	ble.n	8008dd8 <_dtoa_r+0x8b0>
 8008d60:	9b05      	ldr	r3, [sp, #20]
 8008d62:	f1c0 001c 	rsb	r0, r0, #28
 8008d66:	4403      	add	r3, r0
 8008d68:	9305      	str	r3, [sp, #20]
 8008d6a:	4405      	add	r5, r0
 8008d6c:	4480      	add	r8, r0
 8008d6e:	9b05      	ldr	r3, [sp, #20]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	dd05      	ble.n	8008d80 <_dtoa_r+0x858>
 8008d74:	461a      	mov	r2, r3
 8008d76:	9904      	ldr	r1, [sp, #16]
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f000 fee1 	bl	8009b40 <__lshift>
 8008d7e:	9004      	str	r0, [sp, #16]
 8008d80:	f1b8 0f00 	cmp.w	r8, #0
 8008d84:	dd05      	ble.n	8008d92 <_dtoa_r+0x86a>
 8008d86:	4639      	mov	r1, r7
 8008d88:	4642      	mov	r2, r8
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f000 fed8 	bl	8009b40 <__lshift>
 8008d90:	4607      	mov	r7, r0
 8008d92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d94:	b353      	cbz	r3, 8008dec <_dtoa_r+0x8c4>
 8008d96:	4639      	mov	r1, r7
 8008d98:	9804      	ldr	r0, [sp, #16]
 8008d9a:	f000 ff25 	bl	8009be8 <__mcmp>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	da24      	bge.n	8008dec <_dtoa_r+0x8c4>
 8008da2:	2300      	movs	r3, #0
 8008da4:	220a      	movs	r2, #10
 8008da6:	9904      	ldr	r1, [sp, #16]
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 fd14 	bl	80097d6 <__multadd>
 8008dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008db0:	9004      	str	r0, [sp, #16]
 8008db2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 814d 	beq.w	8009056 <_dtoa_r+0xb2e>
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	220a      	movs	r2, #10
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 fd07 	bl	80097d6 <__multadd>
 8008dc8:	9b02      	ldr	r3, [sp, #8]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	4606      	mov	r6, r0
 8008dce:	dc4f      	bgt.n	8008e70 <_dtoa_r+0x948>
 8008dd0:	9b06      	ldr	r3, [sp, #24]
 8008dd2:	2b02      	cmp	r3, #2
 8008dd4:	dd4c      	ble.n	8008e70 <_dtoa_r+0x948>
 8008dd6:	e011      	b.n	8008dfc <_dtoa_r+0x8d4>
 8008dd8:	d0c9      	beq.n	8008d6e <_dtoa_r+0x846>
 8008dda:	9a05      	ldr	r2, [sp, #20]
 8008ddc:	331c      	adds	r3, #28
 8008dde:	441a      	add	r2, r3
 8008de0:	9205      	str	r2, [sp, #20]
 8008de2:	441d      	add	r5, r3
 8008de4:	4498      	add	r8, r3
 8008de6:	e7c2      	b.n	8008d6e <_dtoa_r+0x846>
 8008de8:	4603      	mov	r3, r0
 8008dea:	e7f6      	b.n	8008dda <_dtoa_r+0x8b2>
 8008dec:	f1b9 0f00 	cmp.w	r9, #0
 8008df0:	dc38      	bgt.n	8008e64 <_dtoa_r+0x93c>
 8008df2:	9b06      	ldr	r3, [sp, #24]
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	dd35      	ble.n	8008e64 <_dtoa_r+0x93c>
 8008df8:	f8cd 9008 	str.w	r9, [sp, #8]
 8008dfc:	9b02      	ldr	r3, [sp, #8]
 8008dfe:	b963      	cbnz	r3, 8008e1a <_dtoa_r+0x8f2>
 8008e00:	4639      	mov	r1, r7
 8008e02:	2205      	movs	r2, #5
 8008e04:	4620      	mov	r0, r4
 8008e06:	f000 fce6 	bl	80097d6 <__multadd>
 8008e0a:	4601      	mov	r1, r0
 8008e0c:	4607      	mov	r7, r0
 8008e0e:	9804      	ldr	r0, [sp, #16]
 8008e10:	f000 feea 	bl	8009be8 <__mcmp>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	f73f adcc 	bgt.w	80089b2 <_dtoa_r+0x48a>
 8008e1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e1c:	465d      	mov	r5, fp
 8008e1e:	ea6f 0a03 	mvn.w	sl, r3
 8008e22:	f04f 0900 	mov.w	r9, #0
 8008e26:	4639      	mov	r1, r7
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f000 fcbd 	bl	80097a8 <_Bfree>
 8008e2e:	2e00      	cmp	r6, #0
 8008e30:	f43f aeb7 	beq.w	8008ba2 <_dtoa_r+0x67a>
 8008e34:	f1b9 0f00 	cmp.w	r9, #0
 8008e38:	d005      	beq.n	8008e46 <_dtoa_r+0x91e>
 8008e3a:	45b1      	cmp	r9, r6
 8008e3c:	d003      	beq.n	8008e46 <_dtoa_r+0x91e>
 8008e3e:	4649      	mov	r1, r9
 8008e40:	4620      	mov	r0, r4
 8008e42:	f000 fcb1 	bl	80097a8 <_Bfree>
 8008e46:	4631      	mov	r1, r6
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fcad 	bl	80097a8 <_Bfree>
 8008e4e:	e6a8      	b.n	8008ba2 <_dtoa_r+0x67a>
 8008e50:	2700      	movs	r7, #0
 8008e52:	463e      	mov	r6, r7
 8008e54:	e7e1      	b.n	8008e1a <_dtoa_r+0x8f2>
 8008e56:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008e5a:	463e      	mov	r6, r7
 8008e5c:	e5a9      	b.n	80089b2 <_dtoa_r+0x48a>
 8008e5e:	bf00      	nop
 8008e60:	40240000 	.word	0x40240000
 8008e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e66:	f8cd 9008 	str.w	r9, [sp, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 80fa 	beq.w	8009064 <_dtoa_r+0xb3c>
 8008e70:	2d00      	cmp	r5, #0
 8008e72:	dd05      	ble.n	8008e80 <_dtoa_r+0x958>
 8008e74:	4631      	mov	r1, r6
 8008e76:	462a      	mov	r2, r5
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f000 fe61 	bl	8009b40 <__lshift>
 8008e7e:	4606      	mov	r6, r0
 8008e80:	9b07      	ldr	r3, [sp, #28]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d04c      	beq.n	8008f20 <_dtoa_r+0x9f8>
 8008e86:	6871      	ldr	r1, [r6, #4]
 8008e88:	4620      	mov	r0, r4
 8008e8a:	f000 fc59 	bl	8009740 <_Balloc>
 8008e8e:	6932      	ldr	r2, [r6, #16]
 8008e90:	3202      	adds	r2, #2
 8008e92:	4605      	mov	r5, r0
 8008e94:	0092      	lsls	r2, r2, #2
 8008e96:	f106 010c 	add.w	r1, r6, #12
 8008e9a:	300c      	adds	r0, #12
 8008e9c:	f7fd fd90 	bl	80069c0 <memcpy>
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	4629      	mov	r1, r5
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	f000 fe4b 	bl	8009b40 <__lshift>
 8008eaa:	9b00      	ldr	r3, [sp, #0]
 8008eac:	f8cd b014 	str.w	fp, [sp, #20]
 8008eb0:	f003 0301 	and.w	r3, r3, #1
 8008eb4:	46b1      	mov	r9, r6
 8008eb6:	9307      	str	r3, [sp, #28]
 8008eb8:	4606      	mov	r6, r0
 8008eba:	4639      	mov	r1, r7
 8008ebc:	9804      	ldr	r0, [sp, #16]
 8008ebe:	f7ff faa5 	bl	800840c <quorem>
 8008ec2:	4649      	mov	r1, r9
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008eca:	9804      	ldr	r0, [sp, #16]
 8008ecc:	f000 fe8c 	bl	8009be8 <__mcmp>
 8008ed0:	4632      	mov	r2, r6
 8008ed2:	9000      	str	r0, [sp, #0]
 8008ed4:	4639      	mov	r1, r7
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	f000 fea0 	bl	8009c1c <__mdiff>
 8008edc:	68c3      	ldr	r3, [r0, #12]
 8008ede:	4602      	mov	r2, r0
 8008ee0:	bb03      	cbnz	r3, 8008f24 <_dtoa_r+0x9fc>
 8008ee2:	4601      	mov	r1, r0
 8008ee4:	9008      	str	r0, [sp, #32]
 8008ee6:	9804      	ldr	r0, [sp, #16]
 8008ee8:	f000 fe7e 	bl	8009be8 <__mcmp>
 8008eec:	9a08      	ldr	r2, [sp, #32]
 8008eee:	4603      	mov	r3, r0
 8008ef0:	4611      	mov	r1, r2
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	9308      	str	r3, [sp, #32]
 8008ef6:	f000 fc57 	bl	80097a8 <_Bfree>
 8008efa:	9b08      	ldr	r3, [sp, #32]
 8008efc:	b9a3      	cbnz	r3, 8008f28 <_dtoa_r+0xa00>
 8008efe:	9a06      	ldr	r2, [sp, #24]
 8008f00:	b992      	cbnz	r2, 8008f28 <_dtoa_r+0xa00>
 8008f02:	9a07      	ldr	r2, [sp, #28]
 8008f04:	b982      	cbnz	r2, 8008f28 <_dtoa_r+0xa00>
 8008f06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008f0a:	d029      	beq.n	8008f60 <_dtoa_r+0xa38>
 8008f0c:	9b00      	ldr	r3, [sp, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	dd01      	ble.n	8008f16 <_dtoa_r+0x9ee>
 8008f12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008f16:	9b05      	ldr	r3, [sp, #20]
 8008f18:	1c5d      	adds	r5, r3, #1
 8008f1a:	f883 8000 	strb.w	r8, [r3]
 8008f1e:	e782      	b.n	8008e26 <_dtoa_r+0x8fe>
 8008f20:	4630      	mov	r0, r6
 8008f22:	e7c2      	b.n	8008eaa <_dtoa_r+0x982>
 8008f24:	2301      	movs	r3, #1
 8008f26:	e7e3      	b.n	8008ef0 <_dtoa_r+0x9c8>
 8008f28:	9a00      	ldr	r2, [sp, #0]
 8008f2a:	2a00      	cmp	r2, #0
 8008f2c:	db04      	blt.n	8008f38 <_dtoa_r+0xa10>
 8008f2e:	d125      	bne.n	8008f7c <_dtoa_r+0xa54>
 8008f30:	9a06      	ldr	r2, [sp, #24]
 8008f32:	bb1a      	cbnz	r2, 8008f7c <_dtoa_r+0xa54>
 8008f34:	9a07      	ldr	r2, [sp, #28]
 8008f36:	bb0a      	cbnz	r2, 8008f7c <_dtoa_r+0xa54>
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	ddec      	ble.n	8008f16 <_dtoa_r+0x9ee>
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	9904      	ldr	r1, [sp, #16]
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 fdfd 	bl	8009b40 <__lshift>
 8008f46:	4639      	mov	r1, r7
 8008f48:	9004      	str	r0, [sp, #16]
 8008f4a:	f000 fe4d 	bl	8009be8 <__mcmp>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	dc03      	bgt.n	8008f5a <_dtoa_r+0xa32>
 8008f52:	d1e0      	bne.n	8008f16 <_dtoa_r+0x9ee>
 8008f54:	f018 0f01 	tst.w	r8, #1
 8008f58:	d0dd      	beq.n	8008f16 <_dtoa_r+0x9ee>
 8008f5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008f5e:	d1d8      	bne.n	8008f12 <_dtoa_r+0x9ea>
 8008f60:	9b05      	ldr	r3, [sp, #20]
 8008f62:	9a05      	ldr	r2, [sp, #20]
 8008f64:	1c5d      	adds	r5, r3, #1
 8008f66:	2339      	movs	r3, #57	; 0x39
 8008f68:	7013      	strb	r3, [r2, #0]
 8008f6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f6e:	2b39      	cmp	r3, #57	; 0x39
 8008f70:	f105 32ff 	add.w	r2, r5, #4294967295
 8008f74:	d04f      	beq.n	8009016 <_dtoa_r+0xaee>
 8008f76:	3301      	adds	r3, #1
 8008f78:	7013      	strb	r3, [r2, #0]
 8008f7a:	e754      	b.n	8008e26 <_dtoa_r+0x8fe>
 8008f7c:	9a05      	ldr	r2, [sp, #20]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f102 0501 	add.w	r5, r2, #1
 8008f84:	dd06      	ble.n	8008f94 <_dtoa_r+0xa6c>
 8008f86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008f8a:	d0e9      	beq.n	8008f60 <_dtoa_r+0xa38>
 8008f8c:	f108 0801 	add.w	r8, r8, #1
 8008f90:	9b05      	ldr	r3, [sp, #20]
 8008f92:	e7c2      	b.n	8008f1a <_dtoa_r+0x9f2>
 8008f94:	9a02      	ldr	r2, [sp, #8]
 8008f96:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008f9a:	eba5 030b 	sub.w	r3, r5, fp
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d021      	beq.n	8008fe6 <_dtoa_r+0xabe>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	9904      	ldr	r1, [sp, #16]
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 fc14 	bl	80097d6 <__multadd>
 8008fae:	45b1      	cmp	r9, r6
 8008fb0:	9004      	str	r0, [sp, #16]
 8008fb2:	f04f 0300 	mov.w	r3, #0
 8008fb6:	f04f 020a 	mov.w	r2, #10
 8008fba:	4649      	mov	r1, r9
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	d105      	bne.n	8008fcc <_dtoa_r+0xaa4>
 8008fc0:	f000 fc09 	bl	80097d6 <__multadd>
 8008fc4:	4681      	mov	r9, r0
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	9505      	str	r5, [sp, #20]
 8008fca:	e776      	b.n	8008eba <_dtoa_r+0x992>
 8008fcc:	f000 fc03 	bl	80097d6 <__multadd>
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4681      	mov	r9, r0
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	220a      	movs	r2, #10
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f000 fbfc 	bl	80097d6 <__multadd>
 8008fde:	4606      	mov	r6, r0
 8008fe0:	e7f2      	b.n	8008fc8 <_dtoa_r+0xaa0>
 8008fe2:	f04f 0900 	mov.w	r9, #0
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	9904      	ldr	r1, [sp, #16]
 8008fea:	4620      	mov	r0, r4
 8008fec:	f000 fda8 	bl	8009b40 <__lshift>
 8008ff0:	4639      	mov	r1, r7
 8008ff2:	9004      	str	r0, [sp, #16]
 8008ff4:	f000 fdf8 	bl	8009be8 <__mcmp>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	dcb6      	bgt.n	8008f6a <_dtoa_r+0xa42>
 8008ffc:	d102      	bne.n	8009004 <_dtoa_r+0xadc>
 8008ffe:	f018 0f01 	tst.w	r8, #1
 8009002:	d1b2      	bne.n	8008f6a <_dtoa_r+0xa42>
 8009004:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009008:	2b30      	cmp	r3, #48	; 0x30
 800900a:	f105 32ff 	add.w	r2, r5, #4294967295
 800900e:	f47f af0a 	bne.w	8008e26 <_dtoa_r+0x8fe>
 8009012:	4615      	mov	r5, r2
 8009014:	e7f6      	b.n	8009004 <_dtoa_r+0xadc>
 8009016:	4593      	cmp	fp, r2
 8009018:	d105      	bne.n	8009026 <_dtoa_r+0xafe>
 800901a:	2331      	movs	r3, #49	; 0x31
 800901c:	f10a 0a01 	add.w	sl, sl, #1
 8009020:	f88b 3000 	strb.w	r3, [fp]
 8009024:	e6ff      	b.n	8008e26 <_dtoa_r+0x8fe>
 8009026:	4615      	mov	r5, r2
 8009028:	e79f      	b.n	8008f6a <_dtoa_r+0xa42>
 800902a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009090 <_dtoa_r+0xb68>
 800902e:	e007      	b.n	8009040 <_dtoa_r+0xb18>
 8009030:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009032:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009094 <_dtoa_r+0xb6c>
 8009036:	b11b      	cbz	r3, 8009040 <_dtoa_r+0xb18>
 8009038:	f10b 0308 	add.w	r3, fp, #8
 800903c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800903e:	6013      	str	r3, [r2, #0]
 8009040:	4658      	mov	r0, fp
 8009042:	b017      	add	sp, #92	; 0x5c
 8009044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009048:	9b06      	ldr	r3, [sp, #24]
 800904a:	2b01      	cmp	r3, #1
 800904c:	f77f ae35 	ble.w	8008cba <_dtoa_r+0x792>
 8009050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009052:	9307      	str	r3, [sp, #28]
 8009054:	e649      	b.n	8008cea <_dtoa_r+0x7c2>
 8009056:	9b02      	ldr	r3, [sp, #8]
 8009058:	2b00      	cmp	r3, #0
 800905a:	dc03      	bgt.n	8009064 <_dtoa_r+0xb3c>
 800905c:	9b06      	ldr	r3, [sp, #24]
 800905e:	2b02      	cmp	r3, #2
 8009060:	f73f aecc 	bgt.w	8008dfc <_dtoa_r+0x8d4>
 8009064:	465d      	mov	r5, fp
 8009066:	4639      	mov	r1, r7
 8009068:	9804      	ldr	r0, [sp, #16]
 800906a:	f7ff f9cf 	bl	800840c <quorem>
 800906e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009072:	f805 8b01 	strb.w	r8, [r5], #1
 8009076:	9a02      	ldr	r2, [sp, #8]
 8009078:	eba5 030b 	sub.w	r3, r5, fp
 800907c:	429a      	cmp	r2, r3
 800907e:	ddb0      	ble.n	8008fe2 <_dtoa_r+0xaba>
 8009080:	2300      	movs	r3, #0
 8009082:	220a      	movs	r2, #10
 8009084:	9904      	ldr	r1, [sp, #16]
 8009086:	4620      	mov	r0, r4
 8009088:	f000 fba5 	bl	80097d6 <__multadd>
 800908c:	9004      	str	r0, [sp, #16]
 800908e:	e7ea      	b.n	8009066 <_dtoa_r+0xb3e>
 8009090:	0800b34c 	.word	0x0800b34c
 8009094:	0800b3c8 	.word	0x0800b3c8

08009098 <rshift>:
 8009098:	b5f0      	push	{r4, r5, r6, r7, lr}
 800909a:	6906      	ldr	r6, [r0, #16]
 800909c:	114b      	asrs	r3, r1, #5
 800909e:	429e      	cmp	r6, r3
 80090a0:	f100 0414 	add.w	r4, r0, #20
 80090a4:	dd30      	ble.n	8009108 <rshift+0x70>
 80090a6:	f011 011f 	ands.w	r1, r1, #31
 80090aa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80090ae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80090b2:	d108      	bne.n	80090c6 <rshift+0x2e>
 80090b4:	4621      	mov	r1, r4
 80090b6:	42b2      	cmp	r2, r6
 80090b8:	460b      	mov	r3, r1
 80090ba:	d211      	bcs.n	80090e0 <rshift+0x48>
 80090bc:	f852 3b04 	ldr.w	r3, [r2], #4
 80090c0:	f841 3b04 	str.w	r3, [r1], #4
 80090c4:	e7f7      	b.n	80090b6 <rshift+0x1e>
 80090c6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80090ca:	f1c1 0c20 	rsb	ip, r1, #32
 80090ce:	40cd      	lsrs	r5, r1
 80090d0:	3204      	adds	r2, #4
 80090d2:	4623      	mov	r3, r4
 80090d4:	42b2      	cmp	r2, r6
 80090d6:	4617      	mov	r7, r2
 80090d8:	d30c      	bcc.n	80090f4 <rshift+0x5c>
 80090da:	601d      	str	r5, [r3, #0]
 80090dc:	b105      	cbz	r5, 80090e0 <rshift+0x48>
 80090de:	3304      	adds	r3, #4
 80090e0:	1b1a      	subs	r2, r3, r4
 80090e2:	42a3      	cmp	r3, r4
 80090e4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80090e8:	bf08      	it	eq
 80090ea:	2300      	moveq	r3, #0
 80090ec:	6102      	str	r2, [r0, #16]
 80090ee:	bf08      	it	eq
 80090f0:	6143      	streq	r3, [r0, #20]
 80090f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090f4:	683f      	ldr	r7, [r7, #0]
 80090f6:	fa07 f70c 	lsl.w	r7, r7, ip
 80090fa:	433d      	orrs	r5, r7
 80090fc:	f843 5b04 	str.w	r5, [r3], #4
 8009100:	f852 5b04 	ldr.w	r5, [r2], #4
 8009104:	40cd      	lsrs	r5, r1
 8009106:	e7e5      	b.n	80090d4 <rshift+0x3c>
 8009108:	4623      	mov	r3, r4
 800910a:	e7e9      	b.n	80090e0 <rshift+0x48>

0800910c <__hexdig_fun>:
 800910c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009110:	2b09      	cmp	r3, #9
 8009112:	d802      	bhi.n	800911a <__hexdig_fun+0xe>
 8009114:	3820      	subs	r0, #32
 8009116:	b2c0      	uxtb	r0, r0
 8009118:	4770      	bx	lr
 800911a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800911e:	2b05      	cmp	r3, #5
 8009120:	d801      	bhi.n	8009126 <__hexdig_fun+0x1a>
 8009122:	3847      	subs	r0, #71	; 0x47
 8009124:	e7f7      	b.n	8009116 <__hexdig_fun+0xa>
 8009126:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800912a:	2b05      	cmp	r3, #5
 800912c:	d801      	bhi.n	8009132 <__hexdig_fun+0x26>
 800912e:	3827      	subs	r0, #39	; 0x27
 8009130:	e7f1      	b.n	8009116 <__hexdig_fun+0xa>
 8009132:	2000      	movs	r0, #0
 8009134:	4770      	bx	lr

08009136 <__gethex>:
 8009136:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	b08b      	sub	sp, #44	; 0x2c
 800913c:	468a      	mov	sl, r1
 800913e:	9002      	str	r0, [sp, #8]
 8009140:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009142:	9306      	str	r3, [sp, #24]
 8009144:	4690      	mov	r8, r2
 8009146:	f000 fad0 	bl	80096ea <__localeconv_l>
 800914a:	6803      	ldr	r3, [r0, #0]
 800914c:	9303      	str	r3, [sp, #12]
 800914e:	4618      	mov	r0, r3
 8009150:	f7f7 f931 	bl	80003b6 <strlen>
 8009154:	9b03      	ldr	r3, [sp, #12]
 8009156:	9001      	str	r0, [sp, #4]
 8009158:	4403      	add	r3, r0
 800915a:	f04f 0b00 	mov.w	fp, #0
 800915e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009162:	9307      	str	r3, [sp, #28]
 8009164:	f8da 3000 	ldr.w	r3, [sl]
 8009168:	3302      	adds	r3, #2
 800916a:	461f      	mov	r7, r3
 800916c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009170:	2830      	cmp	r0, #48	; 0x30
 8009172:	d06c      	beq.n	800924e <__gethex+0x118>
 8009174:	f7ff ffca 	bl	800910c <__hexdig_fun>
 8009178:	4604      	mov	r4, r0
 800917a:	2800      	cmp	r0, #0
 800917c:	d16a      	bne.n	8009254 <__gethex+0x11e>
 800917e:	9a01      	ldr	r2, [sp, #4]
 8009180:	9903      	ldr	r1, [sp, #12]
 8009182:	4638      	mov	r0, r7
 8009184:	f001 f8f4 	bl	800a370 <strncmp>
 8009188:	2800      	cmp	r0, #0
 800918a:	d166      	bne.n	800925a <__gethex+0x124>
 800918c:	9b01      	ldr	r3, [sp, #4]
 800918e:	5cf8      	ldrb	r0, [r7, r3]
 8009190:	18fe      	adds	r6, r7, r3
 8009192:	f7ff ffbb 	bl	800910c <__hexdig_fun>
 8009196:	2800      	cmp	r0, #0
 8009198:	d062      	beq.n	8009260 <__gethex+0x12a>
 800919a:	4633      	mov	r3, r6
 800919c:	7818      	ldrb	r0, [r3, #0]
 800919e:	2830      	cmp	r0, #48	; 0x30
 80091a0:	461f      	mov	r7, r3
 80091a2:	f103 0301 	add.w	r3, r3, #1
 80091a6:	d0f9      	beq.n	800919c <__gethex+0x66>
 80091a8:	f7ff ffb0 	bl	800910c <__hexdig_fun>
 80091ac:	fab0 f580 	clz	r5, r0
 80091b0:	096d      	lsrs	r5, r5, #5
 80091b2:	4634      	mov	r4, r6
 80091b4:	f04f 0b01 	mov.w	fp, #1
 80091b8:	463a      	mov	r2, r7
 80091ba:	4616      	mov	r6, r2
 80091bc:	3201      	adds	r2, #1
 80091be:	7830      	ldrb	r0, [r6, #0]
 80091c0:	f7ff ffa4 	bl	800910c <__hexdig_fun>
 80091c4:	2800      	cmp	r0, #0
 80091c6:	d1f8      	bne.n	80091ba <__gethex+0x84>
 80091c8:	9a01      	ldr	r2, [sp, #4]
 80091ca:	9903      	ldr	r1, [sp, #12]
 80091cc:	4630      	mov	r0, r6
 80091ce:	f001 f8cf 	bl	800a370 <strncmp>
 80091d2:	b950      	cbnz	r0, 80091ea <__gethex+0xb4>
 80091d4:	b954      	cbnz	r4, 80091ec <__gethex+0xb6>
 80091d6:	9b01      	ldr	r3, [sp, #4]
 80091d8:	18f4      	adds	r4, r6, r3
 80091da:	4622      	mov	r2, r4
 80091dc:	4616      	mov	r6, r2
 80091de:	3201      	adds	r2, #1
 80091e0:	7830      	ldrb	r0, [r6, #0]
 80091e2:	f7ff ff93 	bl	800910c <__hexdig_fun>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	d1f8      	bne.n	80091dc <__gethex+0xa6>
 80091ea:	b10c      	cbz	r4, 80091f0 <__gethex+0xba>
 80091ec:	1ba4      	subs	r4, r4, r6
 80091ee:	00a4      	lsls	r4, r4, #2
 80091f0:	7833      	ldrb	r3, [r6, #0]
 80091f2:	2b50      	cmp	r3, #80	; 0x50
 80091f4:	d001      	beq.n	80091fa <__gethex+0xc4>
 80091f6:	2b70      	cmp	r3, #112	; 0x70
 80091f8:	d140      	bne.n	800927c <__gethex+0x146>
 80091fa:	7873      	ldrb	r3, [r6, #1]
 80091fc:	2b2b      	cmp	r3, #43	; 0x2b
 80091fe:	d031      	beq.n	8009264 <__gethex+0x12e>
 8009200:	2b2d      	cmp	r3, #45	; 0x2d
 8009202:	d033      	beq.n	800926c <__gethex+0x136>
 8009204:	1c71      	adds	r1, r6, #1
 8009206:	f04f 0900 	mov.w	r9, #0
 800920a:	7808      	ldrb	r0, [r1, #0]
 800920c:	f7ff ff7e 	bl	800910c <__hexdig_fun>
 8009210:	1e43      	subs	r3, r0, #1
 8009212:	b2db      	uxtb	r3, r3
 8009214:	2b18      	cmp	r3, #24
 8009216:	d831      	bhi.n	800927c <__gethex+0x146>
 8009218:	f1a0 0210 	sub.w	r2, r0, #16
 800921c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009220:	f7ff ff74 	bl	800910c <__hexdig_fun>
 8009224:	1e43      	subs	r3, r0, #1
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b18      	cmp	r3, #24
 800922a:	d922      	bls.n	8009272 <__gethex+0x13c>
 800922c:	f1b9 0f00 	cmp.w	r9, #0
 8009230:	d000      	beq.n	8009234 <__gethex+0xfe>
 8009232:	4252      	negs	r2, r2
 8009234:	4414      	add	r4, r2
 8009236:	f8ca 1000 	str.w	r1, [sl]
 800923a:	b30d      	cbz	r5, 8009280 <__gethex+0x14a>
 800923c:	f1bb 0f00 	cmp.w	fp, #0
 8009240:	bf0c      	ite	eq
 8009242:	2706      	moveq	r7, #6
 8009244:	2700      	movne	r7, #0
 8009246:	4638      	mov	r0, r7
 8009248:	b00b      	add	sp, #44	; 0x2c
 800924a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800924e:	f10b 0b01 	add.w	fp, fp, #1
 8009252:	e78a      	b.n	800916a <__gethex+0x34>
 8009254:	2500      	movs	r5, #0
 8009256:	462c      	mov	r4, r5
 8009258:	e7ae      	b.n	80091b8 <__gethex+0x82>
 800925a:	463e      	mov	r6, r7
 800925c:	2501      	movs	r5, #1
 800925e:	e7c7      	b.n	80091f0 <__gethex+0xba>
 8009260:	4604      	mov	r4, r0
 8009262:	e7fb      	b.n	800925c <__gethex+0x126>
 8009264:	f04f 0900 	mov.w	r9, #0
 8009268:	1cb1      	adds	r1, r6, #2
 800926a:	e7ce      	b.n	800920a <__gethex+0xd4>
 800926c:	f04f 0901 	mov.w	r9, #1
 8009270:	e7fa      	b.n	8009268 <__gethex+0x132>
 8009272:	230a      	movs	r3, #10
 8009274:	fb03 0202 	mla	r2, r3, r2, r0
 8009278:	3a10      	subs	r2, #16
 800927a:	e7cf      	b.n	800921c <__gethex+0xe6>
 800927c:	4631      	mov	r1, r6
 800927e:	e7da      	b.n	8009236 <__gethex+0x100>
 8009280:	1bf3      	subs	r3, r6, r7
 8009282:	3b01      	subs	r3, #1
 8009284:	4629      	mov	r1, r5
 8009286:	2b07      	cmp	r3, #7
 8009288:	dc49      	bgt.n	800931e <__gethex+0x1e8>
 800928a:	9802      	ldr	r0, [sp, #8]
 800928c:	f000 fa58 	bl	8009740 <_Balloc>
 8009290:	9b01      	ldr	r3, [sp, #4]
 8009292:	f100 0914 	add.w	r9, r0, #20
 8009296:	f04f 0b00 	mov.w	fp, #0
 800929a:	f1c3 0301 	rsb	r3, r3, #1
 800929e:	4605      	mov	r5, r0
 80092a0:	f8cd 9010 	str.w	r9, [sp, #16]
 80092a4:	46da      	mov	sl, fp
 80092a6:	9308      	str	r3, [sp, #32]
 80092a8:	42b7      	cmp	r7, r6
 80092aa:	d33b      	bcc.n	8009324 <__gethex+0x1ee>
 80092ac:	9804      	ldr	r0, [sp, #16]
 80092ae:	f840 ab04 	str.w	sl, [r0], #4
 80092b2:	eba0 0009 	sub.w	r0, r0, r9
 80092b6:	1080      	asrs	r0, r0, #2
 80092b8:	6128      	str	r0, [r5, #16]
 80092ba:	0147      	lsls	r7, r0, #5
 80092bc:	4650      	mov	r0, sl
 80092be:	f000 fb03 	bl	80098c8 <__hi0bits>
 80092c2:	f8d8 6000 	ldr.w	r6, [r8]
 80092c6:	1a3f      	subs	r7, r7, r0
 80092c8:	42b7      	cmp	r7, r6
 80092ca:	dd64      	ble.n	8009396 <__gethex+0x260>
 80092cc:	1bbf      	subs	r7, r7, r6
 80092ce:	4639      	mov	r1, r7
 80092d0:	4628      	mov	r0, r5
 80092d2:	f000 fe13 	bl	8009efc <__any_on>
 80092d6:	4682      	mov	sl, r0
 80092d8:	b178      	cbz	r0, 80092fa <__gethex+0x1c4>
 80092da:	1e7b      	subs	r3, r7, #1
 80092dc:	1159      	asrs	r1, r3, #5
 80092de:	f003 021f 	and.w	r2, r3, #31
 80092e2:	f04f 0a01 	mov.w	sl, #1
 80092e6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80092ea:	fa0a f202 	lsl.w	r2, sl, r2
 80092ee:	420a      	tst	r2, r1
 80092f0:	d003      	beq.n	80092fa <__gethex+0x1c4>
 80092f2:	4553      	cmp	r3, sl
 80092f4:	dc46      	bgt.n	8009384 <__gethex+0x24e>
 80092f6:	f04f 0a02 	mov.w	sl, #2
 80092fa:	4639      	mov	r1, r7
 80092fc:	4628      	mov	r0, r5
 80092fe:	f7ff fecb 	bl	8009098 <rshift>
 8009302:	443c      	add	r4, r7
 8009304:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009308:	42a3      	cmp	r3, r4
 800930a:	da52      	bge.n	80093b2 <__gethex+0x27c>
 800930c:	4629      	mov	r1, r5
 800930e:	9802      	ldr	r0, [sp, #8]
 8009310:	f000 fa4a 	bl	80097a8 <_Bfree>
 8009314:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009316:	2300      	movs	r3, #0
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	27a3      	movs	r7, #163	; 0xa3
 800931c:	e793      	b.n	8009246 <__gethex+0x110>
 800931e:	3101      	adds	r1, #1
 8009320:	105b      	asrs	r3, r3, #1
 8009322:	e7b0      	b.n	8009286 <__gethex+0x150>
 8009324:	1e73      	subs	r3, r6, #1
 8009326:	9305      	str	r3, [sp, #20]
 8009328:	9a07      	ldr	r2, [sp, #28]
 800932a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800932e:	4293      	cmp	r3, r2
 8009330:	d018      	beq.n	8009364 <__gethex+0x22e>
 8009332:	f1bb 0f20 	cmp.w	fp, #32
 8009336:	d107      	bne.n	8009348 <__gethex+0x212>
 8009338:	9b04      	ldr	r3, [sp, #16]
 800933a:	f8c3 a000 	str.w	sl, [r3]
 800933e:	3304      	adds	r3, #4
 8009340:	f04f 0a00 	mov.w	sl, #0
 8009344:	9304      	str	r3, [sp, #16]
 8009346:	46d3      	mov	fp, sl
 8009348:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800934c:	f7ff fede 	bl	800910c <__hexdig_fun>
 8009350:	f000 000f 	and.w	r0, r0, #15
 8009354:	fa00 f00b 	lsl.w	r0, r0, fp
 8009358:	ea4a 0a00 	orr.w	sl, sl, r0
 800935c:	f10b 0b04 	add.w	fp, fp, #4
 8009360:	9b05      	ldr	r3, [sp, #20]
 8009362:	e00d      	b.n	8009380 <__gethex+0x24a>
 8009364:	9b05      	ldr	r3, [sp, #20]
 8009366:	9a08      	ldr	r2, [sp, #32]
 8009368:	4413      	add	r3, r2
 800936a:	42bb      	cmp	r3, r7
 800936c:	d3e1      	bcc.n	8009332 <__gethex+0x1fc>
 800936e:	4618      	mov	r0, r3
 8009370:	9a01      	ldr	r2, [sp, #4]
 8009372:	9903      	ldr	r1, [sp, #12]
 8009374:	9309      	str	r3, [sp, #36]	; 0x24
 8009376:	f000 fffb 	bl	800a370 <strncmp>
 800937a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937c:	2800      	cmp	r0, #0
 800937e:	d1d8      	bne.n	8009332 <__gethex+0x1fc>
 8009380:	461e      	mov	r6, r3
 8009382:	e791      	b.n	80092a8 <__gethex+0x172>
 8009384:	1eb9      	subs	r1, r7, #2
 8009386:	4628      	mov	r0, r5
 8009388:	f000 fdb8 	bl	8009efc <__any_on>
 800938c:	2800      	cmp	r0, #0
 800938e:	d0b2      	beq.n	80092f6 <__gethex+0x1c0>
 8009390:	f04f 0a03 	mov.w	sl, #3
 8009394:	e7b1      	b.n	80092fa <__gethex+0x1c4>
 8009396:	da09      	bge.n	80093ac <__gethex+0x276>
 8009398:	1bf7      	subs	r7, r6, r7
 800939a:	4629      	mov	r1, r5
 800939c:	463a      	mov	r2, r7
 800939e:	9802      	ldr	r0, [sp, #8]
 80093a0:	f000 fbce 	bl	8009b40 <__lshift>
 80093a4:	1be4      	subs	r4, r4, r7
 80093a6:	4605      	mov	r5, r0
 80093a8:	f100 0914 	add.w	r9, r0, #20
 80093ac:	f04f 0a00 	mov.w	sl, #0
 80093b0:	e7a8      	b.n	8009304 <__gethex+0x1ce>
 80093b2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80093b6:	42a0      	cmp	r0, r4
 80093b8:	dd6a      	ble.n	8009490 <__gethex+0x35a>
 80093ba:	1b04      	subs	r4, r0, r4
 80093bc:	42a6      	cmp	r6, r4
 80093be:	dc2e      	bgt.n	800941e <__gethex+0x2e8>
 80093c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	d022      	beq.n	800940e <__gethex+0x2d8>
 80093c8:	2b03      	cmp	r3, #3
 80093ca:	d024      	beq.n	8009416 <__gethex+0x2e0>
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d115      	bne.n	80093fc <__gethex+0x2c6>
 80093d0:	42a6      	cmp	r6, r4
 80093d2:	d113      	bne.n	80093fc <__gethex+0x2c6>
 80093d4:	2e01      	cmp	r6, #1
 80093d6:	dc0b      	bgt.n	80093f0 <__gethex+0x2ba>
 80093d8:	9a06      	ldr	r2, [sp, #24]
 80093da:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80093de:	6013      	str	r3, [r2, #0]
 80093e0:	2301      	movs	r3, #1
 80093e2:	612b      	str	r3, [r5, #16]
 80093e4:	f8c9 3000 	str.w	r3, [r9]
 80093e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80093ea:	2762      	movs	r7, #98	; 0x62
 80093ec:	601d      	str	r5, [r3, #0]
 80093ee:	e72a      	b.n	8009246 <__gethex+0x110>
 80093f0:	1e71      	subs	r1, r6, #1
 80093f2:	4628      	mov	r0, r5
 80093f4:	f000 fd82 	bl	8009efc <__any_on>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	d1ed      	bne.n	80093d8 <__gethex+0x2a2>
 80093fc:	4629      	mov	r1, r5
 80093fe:	9802      	ldr	r0, [sp, #8]
 8009400:	f000 f9d2 	bl	80097a8 <_Bfree>
 8009404:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009406:	2300      	movs	r3, #0
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	2750      	movs	r7, #80	; 0x50
 800940c:	e71b      	b.n	8009246 <__gethex+0x110>
 800940e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009410:	2b00      	cmp	r3, #0
 8009412:	d0e1      	beq.n	80093d8 <__gethex+0x2a2>
 8009414:	e7f2      	b.n	80093fc <__gethex+0x2c6>
 8009416:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1dd      	bne.n	80093d8 <__gethex+0x2a2>
 800941c:	e7ee      	b.n	80093fc <__gethex+0x2c6>
 800941e:	1e67      	subs	r7, r4, #1
 8009420:	f1ba 0f00 	cmp.w	sl, #0
 8009424:	d131      	bne.n	800948a <__gethex+0x354>
 8009426:	b127      	cbz	r7, 8009432 <__gethex+0x2fc>
 8009428:	4639      	mov	r1, r7
 800942a:	4628      	mov	r0, r5
 800942c:	f000 fd66 	bl	8009efc <__any_on>
 8009430:	4682      	mov	sl, r0
 8009432:	117a      	asrs	r2, r7, #5
 8009434:	2301      	movs	r3, #1
 8009436:	f007 071f 	and.w	r7, r7, #31
 800943a:	fa03 f707 	lsl.w	r7, r3, r7
 800943e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009442:	4621      	mov	r1, r4
 8009444:	421f      	tst	r7, r3
 8009446:	4628      	mov	r0, r5
 8009448:	bf18      	it	ne
 800944a:	f04a 0a02 	orrne.w	sl, sl, #2
 800944e:	1b36      	subs	r6, r6, r4
 8009450:	f7ff fe22 	bl	8009098 <rshift>
 8009454:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009458:	2702      	movs	r7, #2
 800945a:	f1ba 0f00 	cmp.w	sl, #0
 800945e:	d048      	beq.n	80094f2 <__gethex+0x3bc>
 8009460:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009464:	2b02      	cmp	r3, #2
 8009466:	d015      	beq.n	8009494 <__gethex+0x35e>
 8009468:	2b03      	cmp	r3, #3
 800946a:	d017      	beq.n	800949c <__gethex+0x366>
 800946c:	2b01      	cmp	r3, #1
 800946e:	d109      	bne.n	8009484 <__gethex+0x34e>
 8009470:	f01a 0f02 	tst.w	sl, #2
 8009474:	d006      	beq.n	8009484 <__gethex+0x34e>
 8009476:	f8d9 3000 	ldr.w	r3, [r9]
 800947a:	ea4a 0a03 	orr.w	sl, sl, r3
 800947e:	f01a 0f01 	tst.w	sl, #1
 8009482:	d10e      	bne.n	80094a2 <__gethex+0x36c>
 8009484:	f047 0710 	orr.w	r7, r7, #16
 8009488:	e033      	b.n	80094f2 <__gethex+0x3bc>
 800948a:	f04f 0a01 	mov.w	sl, #1
 800948e:	e7d0      	b.n	8009432 <__gethex+0x2fc>
 8009490:	2701      	movs	r7, #1
 8009492:	e7e2      	b.n	800945a <__gethex+0x324>
 8009494:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009496:	f1c3 0301 	rsb	r3, r3, #1
 800949a:	9315      	str	r3, [sp, #84]	; 0x54
 800949c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d0f0      	beq.n	8009484 <__gethex+0x34e>
 80094a2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80094a6:	f105 0314 	add.w	r3, r5, #20
 80094aa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80094ae:	eb03 010a 	add.w	r1, r3, sl
 80094b2:	f04f 0c00 	mov.w	ip, #0
 80094b6:	4618      	mov	r0, r3
 80094b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80094bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80094c0:	d01c      	beq.n	80094fc <__gethex+0x3c6>
 80094c2:	3201      	adds	r2, #1
 80094c4:	6002      	str	r2, [r0, #0]
 80094c6:	2f02      	cmp	r7, #2
 80094c8:	f105 0314 	add.w	r3, r5, #20
 80094cc:	d138      	bne.n	8009540 <__gethex+0x40a>
 80094ce:	f8d8 2000 	ldr.w	r2, [r8]
 80094d2:	3a01      	subs	r2, #1
 80094d4:	42b2      	cmp	r2, r6
 80094d6:	d10a      	bne.n	80094ee <__gethex+0x3b8>
 80094d8:	1171      	asrs	r1, r6, #5
 80094da:	2201      	movs	r2, #1
 80094dc:	f006 061f 	and.w	r6, r6, #31
 80094e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80094e4:	fa02 f606 	lsl.w	r6, r2, r6
 80094e8:	421e      	tst	r6, r3
 80094ea:	bf18      	it	ne
 80094ec:	4617      	movne	r7, r2
 80094ee:	f047 0720 	orr.w	r7, r7, #32
 80094f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094f4:	601d      	str	r5, [r3, #0]
 80094f6:	9b06      	ldr	r3, [sp, #24]
 80094f8:	601c      	str	r4, [r3, #0]
 80094fa:	e6a4      	b.n	8009246 <__gethex+0x110>
 80094fc:	4299      	cmp	r1, r3
 80094fe:	f843 cc04 	str.w	ip, [r3, #-4]
 8009502:	d8d8      	bhi.n	80094b6 <__gethex+0x380>
 8009504:	68ab      	ldr	r3, [r5, #8]
 8009506:	4599      	cmp	r9, r3
 8009508:	db12      	blt.n	8009530 <__gethex+0x3fa>
 800950a:	6869      	ldr	r1, [r5, #4]
 800950c:	9802      	ldr	r0, [sp, #8]
 800950e:	3101      	adds	r1, #1
 8009510:	f000 f916 	bl	8009740 <_Balloc>
 8009514:	692a      	ldr	r2, [r5, #16]
 8009516:	3202      	adds	r2, #2
 8009518:	f105 010c 	add.w	r1, r5, #12
 800951c:	4683      	mov	fp, r0
 800951e:	0092      	lsls	r2, r2, #2
 8009520:	300c      	adds	r0, #12
 8009522:	f7fd fa4d 	bl	80069c0 <memcpy>
 8009526:	4629      	mov	r1, r5
 8009528:	9802      	ldr	r0, [sp, #8]
 800952a:	f000 f93d 	bl	80097a8 <_Bfree>
 800952e:	465d      	mov	r5, fp
 8009530:	692b      	ldr	r3, [r5, #16]
 8009532:	1c5a      	adds	r2, r3, #1
 8009534:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009538:	612a      	str	r2, [r5, #16]
 800953a:	2201      	movs	r2, #1
 800953c:	615a      	str	r2, [r3, #20]
 800953e:	e7c2      	b.n	80094c6 <__gethex+0x390>
 8009540:	692a      	ldr	r2, [r5, #16]
 8009542:	454a      	cmp	r2, r9
 8009544:	dd0b      	ble.n	800955e <__gethex+0x428>
 8009546:	2101      	movs	r1, #1
 8009548:	4628      	mov	r0, r5
 800954a:	f7ff fda5 	bl	8009098 <rshift>
 800954e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009552:	3401      	adds	r4, #1
 8009554:	42a3      	cmp	r3, r4
 8009556:	f6ff aed9 	blt.w	800930c <__gethex+0x1d6>
 800955a:	2701      	movs	r7, #1
 800955c:	e7c7      	b.n	80094ee <__gethex+0x3b8>
 800955e:	f016 061f 	ands.w	r6, r6, #31
 8009562:	d0fa      	beq.n	800955a <__gethex+0x424>
 8009564:	449a      	add	sl, r3
 8009566:	f1c6 0620 	rsb	r6, r6, #32
 800956a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800956e:	f000 f9ab 	bl	80098c8 <__hi0bits>
 8009572:	42b0      	cmp	r0, r6
 8009574:	dbe7      	blt.n	8009546 <__gethex+0x410>
 8009576:	e7f0      	b.n	800955a <__gethex+0x424>

08009578 <L_shift>:
 8009578:	f1c2 0208 	rsb	r2, r2, #8
 800957c:	0092      	lsls	r2, r2, #2
 800957e:	b570      	push	{r4, r5, r6, lr}
 8009580:	f1c2 0620 	rsb	r6, r2, #32
 8009584:	6843      	ldr	r3, [r0, #4]
 8009586:	6804      	ldr	r4, [r0, #0]
 8009588:	fa03 f506 	lsl.w	r5, r3, r6
 800958c:	432c      	orrs	r4, r5
 800958e:	40d3      	lsrs	r3, r2
 8009590:	6004      	str	r4, [r0, #0]
 8009592:	f840 3f04 	str.w	r3, [r0, #4]!
 8009596:	4288      	cmp	r0, r1
 8009598:	d3f4      	bcc.n	8009584 <L_shift+0xc>
 800959a:	bd70      	pop	{r4, r5, r6, pc}

0800959c <__match>:
 800959c:	b530      	push	{r4, r5, lr}
 800959e:	6803      	ldr	r3, [r0, #0]
 80095a0:	3301      	adds	r3, #1
 80095a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095a6:	b914      	cbnz	r4, 80095ae <__match+0x12>
 80095a8:	6003      	str	r3, [r0, #0]
 80095aa:	2001      	movs	r0, #1
 80095ac:	bd30      	pop	{r4, r5, pc}
 80095ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80095b6:	2d19      	cmp	r5, #25
 80095b8:	bf98      	it	ls
 80095ba:	3220      	addls	r2, #32
 80095bc:	42a2      	cmp	r2, r4
 80095be:	d0f0      	beq.n	80095a2 <__match+0x6>
 80095c0:	2000      	movs	r0, #0
 80095c2:	e7f3      	b.n	80095ac <__match+0x10>

080095c4 <__hexnan>:
 80095c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c8:	680b      	ldr	r3, [r1, #0]
 80095ca:	6801      	ldr	r1, [r0, #0]
 80095cc:	115f      	asrs	r7, r3, #5
 80095ce:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80095d2:	f013 031f 	ands.w	r3, r3, #31
 80095d6:	b087      	sub	sp, #28
 80095d8:	bf18      	it	ne
 80095da:	3704      	addne	r7, #4
 80095dc:	2500      	movs	r5, #0
 80095de:	1f3e      	subs	r6, r7, #4
 80095e0:	4682      	mov	sl, r0
 80095e2:	4690      	mov	r8, r2
 80095e4:	9301      	str	r3, [sp, #4]
 80095e6:	f847 5c04 	str.w	r5, [r7, #-4]
 80095ea:	46b1      	mov	r9, r6
 80095ec:	4634      	mov	r4, r6
 80095ee:	9502      	str	r5, [sp, #8]
 80095f0:	46ab      	mov	fp, r5
 80095f2:	784a      	ldrb	r2, [r1, #1]
 80095f4:	1c4b      	adds	r3, r1, #1
 80095f6:	9303      	str	r3, [sp, #12]
 80095f8:	b342      	cbz	r2, 800964c <__hexnan+0x88>
 80095fa:	4610      	mov	r0, r2
 80095fc:	9105      	str	r1, [sp, #20]
 80095fe:	9204      	str	r2, [sp, #16]
 8009600:	f7ff fd84 	bl	800910c <__hexdig_fun>
 8009604:	2800      	cmp	r0, #0
 8009606:	d143      	bne.n	8009690 <__hexnan+0xcc>
 8009608:	9a04      	ldr	r2, [sp, #16]
 800960a:	9905      	ldr	r1, [sp, #20]
 800960c:	2a20      	cmp	r2, #32
 800960e:	d818      	bhi.n	8009642 <__hexnan+0x7e>
 8009610:	9b02      	ldr	r3, [sp, #8]
 8009612:	459b      	cmp	fp, r3
 8009614:	dd13      	ble.n	800963e <__hexnan+0x7a>
 8009616:	454c      	cmp	r4, r9
 8009618:	d206      	bcs.n	8009628 <__hexnan+0x64>
 800961a:	2d07      	cmp	r5, #7
 800961c:	dc04      	bgt.n	8009628 <__hexnan+0x64>
 800961e:	462a      	mov	r2, r5
 8009620:	4649      	mov	r1, r9
 8009622:	4620      	mov	r0, r4
 8009624:	f7ff ffa8 	bl	8009578 <L_shift>
 8009628:	4544      	cmp	r4, r8
 800962a:	d944      	bls.n	80096b6 <__hexnan+0xf2>
 800962c:	2300      	movs	r3, #0
 800962e:	f1a4 0904 	sub.w	r9, r4, #4
 8009632:	f844 3c04 	str.w	r3, [r4, #-4]
 8009636:	f8cd b008 	str.w	fp, [sp, #8]
 800963a:	464c      	mov	r4, r9
 800963c:	461d      	mov	r5, r3
 800963e:	9903      	ldr	r1, [sp, #12]
 8009640:	e7d7      	b.n	80095f2 <__hexnan+0x2e>
 8009642:	2a29      	cmp	r2, #41	; 0x29
 8009644:	d14a      	bne.n	80096dc <__hexnan+0x118>
 8009646:	3102      	adds	r1, #2
 8009648:	f8ca 1000 	str.w	r1, [sl]
 800964c:	f1bb 0f00 	cmp.w	fp, #0
 8009650:	d044      	beq.n	80096dc <__hexnan+0x118>
 8009652:	454c      	cmp	r4, r9
 8009654:	d206      	bcs.n	8009664 <__hexnan+0xa0>
 8009656:	2d07      	cmp	r5, #7
 8009658:	dc04      	bgt.n	8009664 <__hexnan+0xa0>
 800965a:	462a      	mov	r2, r5
 800965c:	4649      	mov	r1, r9
 800965e:	4620      	mov	r0, r4
 8009660:	f7ff ff8a 	bl	8009578 <L_shift>
 8009664:	4544      	cmp	r4, r8
 8009666:	d928      	bls.n	80096ba <__hexnan+0xf6>
 8009668:	4643      	mov	r3, r8
 800966a:	f854 2b04 	ldr.w	r2, [r4], #4
 800966e:	f843 2b04 	str.w	r2, [r3], #4
 8009672:	42a6      	cmp	r6, r4
 8009674:	d2f9      	bcs.n	800966a <__hexnan+0xa6>
 8009676:	2200      	movs	r2, #0
 8009678:	f843 2b04 	str.w	r2, [r3], #4
 800967c:	429e      	cmp	r6, r3
 800967e:	d2fb      	bcs.n	8009678 <__hexnan+0xb4>
 8009680:	6833      	ldr	r3, [r6, #0]
 8009682:	b91b      	cbnz	r3, 800968c <__hexnan+0xc8>
 8009684:	4546      	cmp	r6, r8
 8009686:	d127      	bne.n	80096d8 <__hexnan+0x114>
 8009688:	2301      	movs	r3, #1
 800968a:	6033      	str	r3, [r6, #0]
 800968c:	2005      	movs	r0, #5
 800968e:	e026      	b.n	80096de <__hexnan+0x11a>
 8009690:	3501      	adds	r5, #1
 8009692:	2d08      	cmp	r5, #8
 8009694:	f10b 0b01 	add.w	fp, fp, #1
 8009698:	dd06      	ble.n	80096a8 <__hexnan+0xe4>
 800969a:	4544      	cmp	r4, r8
 800969c:	d9cf      	bls.n	800963e <__hexnan+0x7a>
 800969e:	2300      	movs	r3, #0
 80096a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80096a4:	2501      	movs	r5, #1
 80096a6:	3c04      	subs	r4, #4
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	f000 000f 	and.w	r0, r0, #15
 80096ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80096b2:	6020      	str	r0, [r4, #0]
 80096b4:	e7c3      	b.n	800963e <__hexnan+0x7a>
 80096b6:	2508      	movs	r5, #8
 80096b8:	e7c1      	b.n	800963e <__hexnan+0x7a>
 80096ba:	9b01      	ldr	r3, [sp, #4]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d0df      	beq.n	8009680 <__hexnan+0xbc>
 80096c0:	f04f 32ff 	mov.w	r2, #4294967295
 80096c4:	f1c3 0320 	rsb	r3, r3, #32
 80096c8:	fa22 f303 	lsr.w	r3, r2, r3
 80096cc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80096d0:	401a      	ands	r2, r3
 80096d2:	f847 2c04 	str.w	r2, [r7, #-4]
 80096d6:	e7d3      	b.n	8009680 <__hexnan+0xbc>
 80096d8:	3e04      	subs	r6, #4
 80096da:	e7d1      	b.n	8009680 <__hexnan+0xbc>
 80096dc:	2004      	movs	r0, #4
 80096de:	b007      	add	sp, #28
 80096e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080096e4 <__locale_ctype_ptr_l>:
 80096e4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80096e8:	4770      	bx	lr

080096ea <__localeconv_l>:
 80096ea:	30f0      	adds	r0, #240	; 0xf0
 80096ec:	4770      	bx	lr
	...

080096f0 <_localeconv_r>:
 80096f0:	4b04      	ldr	r3, [pc, #16]	; (8009704 <_localeconv_r+0x14>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	6a18      	ldr	r0, [r3, #32]
 80096f6:	4b04      	ldr	r3, [pc, #16]	; (8009708 <_localeconv_r+0x18>)
 80096f8:	2800      	cmp	r0, #0
 80096fa:	bf08      	it	eq
 80096fc:	4618      	moveq	r0, r3
 80096fe:	30f0      	adds	r0, #240	; 0xf0
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	2000000c 	.word	0x2000000c
 8009708:	20000070 	.word	0x20000070

0800970c <malloc>:
 800970c:	4b02      	ldr	r3, [pc, #8]	; (8009718 <malloc+0xc>)
 800970e:	4601      	mov	r1, r0
 8009710:	6818      	ldr	r0, [r3, #0]
 8009712:	f000 bc71 	b.w	8009ff8 <_malloc_r>
 8009716:	bf00      	nop
 8009718:	2000000c 	.word	0x2000000c

0800971c <__ascii_mbtowc>:
 800971c:	b082      	sub	sp, #8
 800971e:	b901      	cbnz	r1, 8009722 <__ascii_mbtowc+0x6>
 8009720:	a901      	add	r1, sp, #4
 8009722:	b142      	cbz	r2, 8009736 <__ascii_mbtowc+0x1a>
 8009724:	b14b      	cbz	r3, 800973a <__ascii_mbtowc+0x1e>
 8009726:	7813      	ldrb	r3, [r2, #0]
 8009728:	600b      	str	r3, [r1, #0]
 800972a:	7812      	ldrb	r2, [r2, #0]
 800972c:	1c10      	adds	r0, r2, #0
 800972e:	bf18      	it	ne
 8009730:	2001      	movne	r0, #1
 8009732:	b002      	add	sp, #8
 8009734:	4770      	bx	lr
 8009736:	4610      	mov	r0, r2
 8009738:	e7fb      	b.n	8009732 <__ascii_mbtowc+0x16>
 800973a:	f06f 0001 	mvn.w	r0, #1
 800973e:	e7f8      	b.n	8009732 <__ascii_mbtowc+0x16>

08009740 <_Balloc>:
 8009740:	b570      	push	{r4, r5, r6, lr}
 8009742:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009744:	4604      	mov	r4, r0
 8009746:	460e      	mov	r6, r1
 8009748:	b93d      	cbnz	r5, 800975a <_Balloc+0x1a>
 800974a:	2010      	movs	r0, #16
 800974c:	f7ff ffde 	bl	800970c <malloc>
 8009750:	6260      	str	r0, [r4, #36]	; 0x24
 8009752:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009756:	6005      	str	r5, [r0, #0]
 8009758:	60c5      	str	r5, [r0, #12]
 800975a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800975c:	68eb      	ldr	r3, [r5, #12]
 800975e:	b183      	cbz	r3, 8009782 <_Balloc+0x42>
 8009760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009762:	68db      	ldr	r3, [r3, #12]
 8009764:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009768:	b9b8      	cbnz	r0, 800979a <_Balloc+0x5a>
 800976a:	2101      	movs	r1, #1
 800976c:	fa01 f506 	lsl.w	r5, r1, r6
 8009770:	1d6a      	adds	r2, r5, #5
 8009772:	0092      	lsls	r2, r2, #2
 8009774:	4620      	mov	r0, r4
 8009776:	f000 fbe2 	bl	8009f3e <_calloc_r>
 800977a:	b160      	cbz	r0, 8009796 <_Balloc+0x56>
 800977c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009780:	e00e      	b.n	80097a0 <_Balloc+0x60>
 8009782:	2221      	movs	r2, #33	; 0x21
 8009784:	2104      	movs	r1, #4
 8009786:	4620      	mov	r0, r4
 8009788:	f000 fbd9 	bl	8009f3e <_calloc_r>
 800978c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800978e:	60e8      	str	r0, [r5, #12]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d1e4      	bne.n	8009760 <_Balloc+0x20>
 8009796:	2000      	movs	r0, #0
 8009798:	bd70      	pop	{r4, r5, r6, pc}
 800979a:	6802      	ldr	r2, [r0, #0]
 800979c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80097a0:	2300      	movs	r3, #0
 80097a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097a6:	e7f7      	b.n	8009798 <_Balloc+0x58>

080097a8 <_Bfree>:
 80097a8:	b570      	push	{r4, r5, r6, lr}
 80097aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80097ac:	4606      	mov	r6, r0
 80097ae:	460d      	mov	r5, r1
 80097b0:	b93c      	cbnz	r4, 80097c2 <_Bfree+0x1a>
 80097b2:	2010      	movs	r0, #16
 80097b4:	f7ff ffaa 	bl	800970c <malloc>
 80097b8:	6270      	str	r0, [r6, #36]	; 0x24
 80097ba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097be:	6004      	str	r4, [r0, #0]
 80097c0:	60c4      	str	r4, [r0, #12]
 80097c2:	b13d      	cbz	r5, 80097d4 <_Bfree+0x2c>
 80097c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80097c6:	686a      	ldr	r2, [r5, #4]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097ce:	6029      	str	r1, [r5, #0]
 80097d0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80097d4:	bd70      	pop	{r4, r5, r6, pc}

080097d6 <__multadd>:
 80097d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097da:	690d      	ldr	r5, [r1, #16]
 80097dc:	461f      	mov	r7, r3
 80097de:	4606      	mov	r6, r0
 80097e0:	460c      	mov	r4, r1
 80097e2:	f101 0c14 	add.w	ip, r1, #20
 80097e6:	2300      	movs	r3, #0
 80097e8:	f8dc 0000 	ldr.w	r0, [ip]
 80097ec:	b281      	uxth	r1, r0
 80097ee:	fb02 7101 	mla	r1, r2, r1, r7
 80097f2:	0c0f      	lsrs	r7, r1, #16
 80097f4:	0c00      	lsrs	r0, r0, #16
 80097f6:	fb02 7000 	mla	r0, r2, r0, r7
 80097fa:	b289      	uxth	r1, r1
 80097fc:	3301      	adds	r3, #1
 80097fe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009802:	429d      	cmp	r5, r3
 8009804:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009808:	f84c 1b04 	str.w	r1, [ip], #4
 800980c:	dcec      	bgt.n	80097e8 <__multadd+0x12>
 800980e:	b1d7      	cbz	r7, 8009846 <__multadd+0x70>
 8009810:	68a3      	ldr	r3, [r4, #8]
 8009812:	42ab      	cmp	r3, r5
 8009814:	dc12      	bgt.n	800983c <__multadd+0x66>
 8009816:	6861      	ldr	r1, [r4, #4]
 8009818:	4630      	mov	r0, r6
 800981a:	3101      	adds	r1, #1
 800981c:	f7ff ff90 	bl	8009740 <_Balloc>
 8009820:	6922      	ldr	r2, [r4, #16]
 8009822:	3202      	adds	r2, #2
 8009824:	f104 010c 	add.w	r1, r4, #12
 8009828:	4680      	mov	r8, r0
 800982a:	0092      	lsls	r2, r2, #2
 800982c:	300c      	adds	r0, #12
 800982e:	f7fd f8c7 	bl	80069c0 <memcpy>
 8009832:	4621      	mov	r1, r4
 8009834:	4630      	mov	r0, r6
 8009836:	f7ff ffb7 	bl	80097a8 <_Bfree>
 800983a:	4644      	mov	r4, r8
 800983c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009840:	3501      	adds	r5, #1
 8009842:	615f      	str	r7, [r3, #20]
 8009844:	6125      	str	r5, [r4, #16]
 8009846:	4620      	mov	r0, r4
 8009848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800984c <__s2b>:
 800984c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009850:	460c      	mov	r4, r1
 8009852:	4615      	mov	r5, r2
 8009854:	461f      	mov	r7, r3
 8009856:	2209      	movs	r2, #9
 8009858:	3308      	adds	r3, #8
 800985a:	4606      	mov	r6, r0
 800985c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009860:	2100      	movs	r1, #0
 8009862:	2201      	movs	r2, #1
 8009864:	429a      	cmp	r2, r3
 8009866:	db20      	blt.n	80098aa <__s2b+0x5e>
 8009868:	4630      	mov	r0, r6
 800986a:	f7ff ff69 	bl	8009740 <_Balloc>
 800986e:	9b08      	ldr	r3, [sp, #32]
 8009870:	6143      	str	r3, [r0, #20]
 8009872:	2d09      	cmp	r5, #9
 8009874:	f04f 0301 	mov.w	r3, #1
 8009878:	6103      	str	r3, [r0, #16]
 800987a:	dd19      	ble.n	80098b0 <__s2b+0x64>
 800987c:	f104 0809 	add.w	r8, r4, #9
 8009880:	46c1      	mov	r9, r8
 8009882:	442c      	add	r4, r5
 8009884:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009888:	4601      	mov	r1, r0
 800988a:	3b30      	subs	r3, #48	; 0x30
 800988c:	220a      	movs	r2, #10
 800988e:	4630      	mov	r0, r6
 8009890:	f7ff ffa1 	bl	80097d6 <__multadd>
 8009894:	45a1      	cmp	r9, r4
 8009896:	d1f5      	bne.n	8009884 <__s2b+0x38>
 8009898:	eb08 0405 	add.w	r4, r8, r5
 800989c:	3c08      	subs	r4, #8
 800989e:	1b2d      	subs	r5, r5, r4
 80098a0:	1963      	adds	r3, r4, r5
 80098a2:	42bb      	cmp	r3, r7
 80098a4:	db07      	blt.n	80098b6 <__s2b+0x6a>
 80098a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098aa:	0052      	lsls	r2, r2, #1
 80098ac:	3101      	adds	r1, #1
 80098ae:	e7d9      	b.n	8009864 <__s2b+0x18>
 80098b0:	340a      	adds	r4, #10
 80098b2:	2509      	movs	r5, #9
 80098b4:	e7f3      	b.n	800989e <__s2b+0x52>
 80098b6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098ba:	4601      	mov	r1, r0
 80098bc:	3b30      	subs	r3, #48	; 0x30
 80098be:	220a      	movs	r2, #10
 80098c0:	4630      	mov	r0, r6
 80098c2:	f7ff ff88 	bl	80097d6 <__multadd>
 80098c6:	e7eb      	b.n	80098a0 <__s2b+0x54>

080098c8 <__hi0bits>:
 80098c8:	0c02      	lsrs	r2, r0, #16
 80098ca:	0412      	lsls	r2, r2, #16
 80098cc:	4603      	mov	r3, r0
 80098ce:	b9b2      	cbnz	r2, 80098fe <__hi0bits+0x36>
 80098d0:	0403      	lsls	r3, r0, #16
 80098d2:	2010      	movs	r0, #16
 80098d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80098d8:	bf04      	itt	eq
 80098da:	021b      	lsleq	r3, r3, #8
 80098dc:	3008      	addeq	r0, #8
 80098de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80098e2:	bf04      	itt	eq
 80098e4:	011b      	lsleq	r3, r3, #4
 80098e6:	3004      	addeq	r0, #4
 80098e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80098ec:	bf04      	itt	eq
 80098ee:	009b      	lsleq	r3, r3, #2
 80098f0:	3002      	addeq	r0, #2
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	db06      	blt.n	8009904 <__hi0bits+0x3c>
 80098f6:	005b      	lsls	r3, r3, #1
 80098f8:	d503      	bpl.n	8009902 <__hi0bits+0x3a>
 80098fa:	3001      	adds	r0, #1
 80098fc:	4770      	bx	lr
 80098fe:	2000      	movs	r0, #0
 8009900:	e7e8      	b.n	80098d4 <__hi0bits+0xc>
 8009902:	2020      	movs	r0, #32
 8009904:	4770      	bx	lr

08009906 <__lo0bits>:
 8009906:	6803      	ldr	r3, [r0, #0]
 8009908:	f013 0207 	ands.w	r2, r3, #7
 800990c:	4601      	mov	r1, r0
 800990e:	d00b      	beq.n	8009928 <__lo0bits+0x22>
 8009910:	07da      	lsls	r2, r3, #31
 8009912:	d423      	bmi.n	800995c <__lo0bits+0x56>
 8009914:	0798      	lsls	r0, r3, #30
 8009916:	bf49      	itett	mi
 8009918:	085b      	lsrmi	r3, r3, #1
 800991a:	089b      	lsrpl	r3, r3, #2
 800991c:	2001      	movmi	r0, #1
 800991e:	600b      	strmi	r3, [r1, #0]
 8009920:	bf5c      	itt	pl
 8009922:	600b      	strpl	r3, [r1, #0]
 8009924:	2002      	movpl	r0, #2
 8009926:	4770      	bx	lr
 8009928:	b298      	uxth	r0, r3
 800992a:	b9a8      	cbnz	r0, 8009958 <__lo0bits+0x52>
 800992c:	0c1b      	lsrs	r3, r3, #16
 800992e:	2010      	movs	r0, #16
 8009930:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009934:	bf04      	itt	eq
 8009936:	0a1b      	lsreq	r3, r3, #8
 8009938:	3008      	addeq	r0, #8
 800993a:	071a      	lsls	r2, r3, #28
 800993c:	bf04      	itt	eq
 800993e:	091b      	lsreq	r3, r3, #4
 8009940:	3004      	addeq	r0, #4
 8009942:	079a      	lsls	r2, r3, #30
 8009944:	bf04      	itt	eq
 8009946:	089b      	lsreq	r3, r3, #2
 8009948:	3002      	addeq	r0, #2
 800994a:	07da      	lsls	r2, r3, #31
 800994c:	d402      	bmi.n	8009954 <__lo0bits+0x4e>
 800994e:	085b      	lsrs	r3, r3, #1
 8009950:	d006      	beq.n	8009960 <__lo0bits+0x5a>
 8009952:	3001      	adds	r0, #1
 8009954:	600b      	str	r3, [r1, #0]
 8009956:	4770      	bx	lr
 8009958:	4610      	mov	r0, r2
 800995a:	e7e9      	b.n	8009930 <__lo0bits+0x2a>
 800995c:	2000      	movs	r0, #0
 800995e:	4770      	bx	lr
 8009960:	2020      	movs	r0, #32
 8009962:	4770      	bx	lr

08009964 <__i2b>:
 8009964:	b510      	push	{r4, lr}
 8009966:	460c      	mov	r4, r1
 8009968:	2101      	movs	r1, #1
 800996a:	f7ff fee9 	bl	8009740 <_Balloc>
 800996e:	2201      	movs	r2, #1
 8009970:	6144      	str	r4, [r0, #20]
 8009972:	6102      	str	r2, [r0, #16]
 8009974:	bd10      	pop	{r4, pc}

08009976 <__multiply>:
 8009976:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997a:	4614      	mov	r4, r2
 800997c:	690a      	ldr	r2, [r1, #16]
 800997e:	6923      	ldr	r3, [r4, #16]
 8009980:	429a      	cmp	r2, r3
 8009982:	bfb8      	it	lt
 8009984:	460b      	movlt	r3, r1
 8009986:	4688      	mov	r8, r1
 8009988:	bfbc      	itt	lt
 800998a:	46a0      	movlt	r8, r4
 800998c:	461c      	movlt	r4, r3
 800998e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009992:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009996:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800999a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800999e:	eb07 0609 	add.w	r6, r7, r9
 80099a2:	42b3      	cmp	r3, r6
 80099a4:	bfb8      	it	lt
 80099a6:	3101      	addlt	r1, #1
 80099a8:	f7ff feca 	bl	8009740 <_Balloc>
 80099ac:	f100 0514 	add.w	r5, r0, #20
 80099b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80099b4:	462b      	mov	r3, r5
 80099b6:	2200      	movs	r2, #0
 80099b8:	4573      	cmp	r3, lr
 80099ba:	d316      	bcc.n	80099ea <__multiply+0x74>
 80099bc:	f104 0214 	add.w	r2, r4, #20
 80099c0:	f108 0114 	add.w	r1, r8, #20
 80099c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80099c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	9b00      	ldr	r3, [sp, #0]
 80099d0:	9201      	str	r2, [sp, #4]
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d80c      	bhi.n	80099f0 <__multiply+0x7a>
 80099d6:	2e00      	cmp	r6, #0
 80099d8:	dd03      	ble.n	80099e2 <__multiply+0x6c>
 80099da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d05d      	beq.n	8009a9e <__multiply+0x128>
 80099e2:	6106      	str	r6, [r0, #16]
 80099e4:	b003      	add	sp, #12
 80099e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ea:	f843 2b04 	str.w	r2, [r3], #4
 80099ee:	e7e3      	b.n	80099b8 <__multiply+0x42>
 80099f0:	f8b2 b000 	ldrh.w	fp, [r2]
 80099f4:	f1bb 0f00 	cmp.w	fp, #0
 80099f8:	d023      	beq.n	8009a42 <__multiply+0xcc>
 80099fa:	4689      	mov	r9, r1
 80099fc:	46ac      	mov	ip, r5
 80099fe:	f04f 0800 	mov.w	r8, #0
 8009a02:	f859 4b04 	ldr.w	r4, [r9], #4
 8009a06:	f8dc a000 	ldr.w	sl, [ip]
 8009a0a:	b2a3      	uxth	r3, r4
 8009a0c:	fa1f fa8a 	uxth.w	sl, sl
 8009a10:	fb0b a303 	mla	r3, fp, r3, sl
 8009a14:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009a18:	f8dc 4000 	ldr.w	r4, [ip]
 8009a1c:	4443      	add	r3, r8
 8009a1e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009a22:	fb0b 840a 	mla	r4, fp, sl, r8
 8009a26:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009a2a:	46e2      	mov	sl, ip
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009a32:	454f      	cmp	r7, r9
 8009a34:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009a38:	f84a 3b04 	str.w	r3, [sl], #4
 8009a3c:	d82b      	bhi.n	8009a96 <__multiply+0x120>
 8009a3e:	f8cc 8004 	str.w	r8, [ip, #4]
 8009a42:	9b01      	ldr	r3, [sp, #4]
 8009a44:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009a48:	3204      	adds	r2, #4
 8009a4a:	f1ba 0f00 	cmp.w	sl, #0
 8009a4e:	d020      	beq.n	8009a92 <__multiply+0x11c>
 8009a50:	682b      	ldr	r3, [r5, #0]
 8009a52:	4689      	mov	r9, r1
 8009a54:	46a8      	mov	r8, r5
 8009a56:	f04f 0b00 	mov.w	fp, #0
 8009a5a:	f8b9 c000 	ldrh.w	ip, [r9]
 8009a5e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009a62:	fb0a 440c 	mla	r4, sl, ip, r4
 8009a66:	445c      	add	r4, fp
 8009a68:	46c4      	mov	ip, r8
 8009a6a:	b29b      	uxth	r3, r3
 8009a6c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009a70:	f84c 3b04 	str.w	r3, [ip], #4
 8009a74:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a78:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009a7c:	0c1b      	lsrs	r3, r3, #16
 8009a7e:	fb0a b303 	mla	r3, sl, r3, fp
 8009a82:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009a86:	454f      	cmp	r7, r9
 8009a88:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009a8c:	d805      	bhi.n	8009a9a <__multiply+0x124>
 8009a8e:	f8c8 3004 	str.w	r3, [r8, #4]
 8009a92:	3504      	adds	r5, #4
 8009a94:	e79b      	b.n	80099ce <__multiply+0x58>
 8009a96:	46d4      	mov	ip, sl
 8009a98:	e7b3      	b.n	8009a02 <__multiply+0x8c>
 8009a9a:	46e0      	mov	r8, ip
 8009a9c:	e7dd      	b.n	8009a5a <__multiply+0xe4>
 8009a9e:	3e01      	subs	r6, #1
 8009aa0:	e799      	b.n	80099d6 <__multiply+0x60>
	...

08009aa4 <__pow5mult>:
 8009aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009aa8:	4615      	mov	r5, r2
 8009aaa:	f012 0203 	ands.w	r2, r2, #3
 8009aae:	4606      	mov	r6, r0
 8009ab0:	460f      	mov	r7, r1
 8009ab2:	d007      	beq.n	8009ac4 <__pow5mult+0x20>
 8009ab4:	3a01      	subs	r2, #1
 8009ab6:	4c21      	ldr	r4, [pc, #132]	; (8009b3c <__pow5mult+0x98>)
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009abe:	f7ff fe8a 	bl	80097d6 <__multadd>
 8009ac2:	4607      	mov	r7, r0
 8009ac4:	10ad      	asrs	r5, r5, #2
 8009ac6:	d035      	beq.n	8009b34 <__pow5mult+0x90>
 8009ac8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009aca:	b93c      	cbnz	r4, 8009adc <__pow5mult+0x38>
 8009acc:	2010      	movs	r0, #16
 8009ace:	f7ff fe1d 	bl	800970c <malloc>
 8009ad2:	6270      	str	r0, [r6, #36]	; 0x24
 8009ad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ad8:	6004      	str	r4, [r0, #0]
 8009ada:	60c4      	str	r4, [r0, #12]
 8009adc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ae4:	b94c      	cbnz	r4, 8009afa <__pow5mult+0x56>
 8009ae6:	f240 2171 	movw	r1, #625	; 0x271
 8009aea:	4630      	mov	r0, r6
 8009aec:	f7ff ff3a 	bl	8009964 <__i2b>
 8009af0:	2300      	movs	r3, #0
 8009af2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009af6:	4604      	mov	r4, r0
 8009af8:	6003      	str	r3, [r0, #0]
 8009afa:	f04f 0800 	mov.w	r8, #0
 8009afe:	07eb      	lsls	r3, r5, #31
 8009b00:	d50a      	bpl.n	8009b18 <__pow5mult+0x74>
 8009b02:	4639      	mov	r1, r7
 8009b04:	4622      	mov	r2, r4
 8009b06:	4630      	mov	r0, r6
 8009b08:	f7ff ff35 	bl	8009976 <__multiply>
 8009b0c:	4639      	mov	r1, r7
 8009b0e:	4681      	mov	r9, r0
 8009b10:	4630      	mov	r0, r6
 8009b12:	f7ff fe49 	bl	80097a8 <_Bfree>
 8009b16:	464f      	mov	r7, r9
 8009b18:	106d      	asrs	r5, r5, #1
 8009b1a:	d00b      	beq.n	8009b34 <__pow5mult+0x90>
 8009b1c:	6820      	ldr	r0, [r4, #0]
 8009b1e:	b938      	cbnz	r0, 8009b30 <__pow5mult+0x8c>
 8009b20:	4622      	mov	r2, r4
 8009b22:	4621      	mov	r1, r4
 8009b24:	4630      	mov	r0, r6
 8009b26:	f7ff ff26 	bl	8009976 <__multiply>
 8009b2a:	6020      	str	r0, [r4, #0]
 8009b2c:	f8c0 8000 	str.w	r8, [r0]
 8009b30:	4604      	mov	r4, r0
 8009b32:	e7e4      	b.n	8009afe <__pow5mult+0x5a>
 8009b34:	4638      	mov	r0, r7
 8009b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b3a:	bf00      	nop
 8009b3c:	0800b4d0 	.word	0x0800b4d0

08009b40 <__lshift>:
 8009b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b44:	460c      	mov	r4, r1
 8009b46:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b4a:	6923      	ldr	r3, [r4, #16]
 8009b4c:	6849      	ldr	r1, [r1, #4]
 8009b4e:	eb0a 0903 	add.w	r9, sl, r3
 8009b52:	68a3      	ldr	r3, [r4, #8]
 8009b54:	4607      	mov	r7, r0
 8009b56:	4616      	mov	r6, r2
 8009b58:	f109 0501 	add.w	r5, r9, #1
 8009b5c:	42ab      	cmp	r3, r5
 8009b5e:	db32      	blt.n	8009bc6 <__lshift+0x86>
 8009b60:	4638      	mov	r0, r7
 8009b62:	f7ff fded 	bl	8009740 <_Balloc>
 8009b66:	2300      	movs	r3, #0
 8009b68:	4680      	mov	r8, r0
 8009b6a:	f100 0114 	add.w	r1, r0, #20
 8009b6e:	461a      	mov	r2, r3
 8009b70:	4553      	cmp	r3, sl
 8009b72:	db2b      	blt.n	8009bcc <__lshift+0x8c>
 8009b74:	6920      	ldr	r0, [r4, #16]
 8009b76:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b7a:	f104 0314 	add.w	r3, r4, #20
 8009b7e:	f016 021f 	ands.w	r2, r6, #31
 8009b82:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b86:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b8a:	d025      	beq.n	8009bd8 <__lshift+0x98>
 8009b8c:	f1c2 0e20 	rsb	lr, r2, #32
 8009b90:	2000      	movs	r0, #0
 8009b92:	681e      	ldr	r6, [r3, #0]
 8009b94:	468a      	mov	sl, r1
 8009b96:	4096      	lsls	r6, r2
 8009b98:	4330      	orrs	r0, r6
 8009b9a:	f84a 0b04 	str.w	r0, [sl], #4
 8009b9e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009ba2:	459c      	cmp	ip, r3
 8009ba4:	fa20 f00e 	lsr.w	r0, r0, lr
 8009ba8:	d814      	bhi.n	8009bd4 <__lshift+0x94>
 8009baa:	6048      	str	r0, [r1, #4]
 8009bac:	b108      	cbz	r0, 8009bb2 <__lshift+0x72>
 8009bae:	f109 0502 	add.w	r5, r9, #2
 8009bb2:	3d01      	subs	r5, #1
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f8c8 5010 	str.w	r5, [r8, #16]
 8009bba:	4621      	mov	r1, r4
 8009bbc:	f7ff fdf4 	bl	80097a8 <_Bfree>
 8009bc0:	4640      	mov	r0, r8
 8009bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc6:	3101      	adds	r1, #1
 8009bc8:	005b      	lsls	r3, r3, #1
 8009bca:	e7c7      	b.n	8009b5c <__lshift+0x1c>
 8009bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	e7cd      	b.n	8009b70 <__lshift+0x30>
 8009bd4:	4651      	mov	r1, sl
 8009bd6:	e7dc      	b.n	8009b92 <__lshift+0x52>
 8009bd8:	3904      	subs	r1, #4
 8009bda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bde:	f841 2f04 	str.w	r2, [r1, #4]!
 8009be2:	459c      	cmp	ip, r3
 8009be4:	d8f9      	bhi.n	8009bda <__lshift+0x9a>
 8009be6:	e7e4      	b.n	8009bb2 <__lshift+0x72>

08009be8 <__mcmp>:
 8009be8:	6903      	ldr	r3, [r0, #16]
 8009bea:	690a      	ldr	r2, [r1, #16]
 8009bec:	1a9b      	subs	r3, r3, r2
 8009bee:	b530      	push	{r4, r5, lr}
 8009bf0:	d10c      	bne.n	8009c0c <__mcmp+0x24>
 8009bf2:	0092      	lsls	r2, r2, #2
 8009bf4:	3014      	adds	r0, #20
 8009bf6:	3114      	adds	r1, #20
 8009bf8:	1884      	adds	r4, r0, r2
 8009bfa:	4411      	add	r1, r2
 8009bfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c04:	4295      	cmp	r5, r2
 8009c06:	d003      	beq.n	8009c10 <__mcmp+0x28>
 8009c08:	d305      	bcc.n	8009c16 <__mcmp+0x2e>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	bd30      	pop	{r4, r5, pc}
 8009c10:	42a0      	cmp	r0, r4
 8009c12:	d3f3      	bcc.n	8009bfc <__mcmp+0x14>
 8009c14:	e7fa      	b.n	8009c0c <__mcmp+0x24>
 8009c16:	f04f 33ff 	mov.w	r3, #4294967295
 8009c1a:	e7f7      	b.n	8009c0c <__mcmp+0x24>

08009c1c <__mdiff>:
 8009c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c20:	460d      	mov	r5, r1
 8009c22:	4607      	mov	r7, r0
 8009c24:	4611      	mov	r1, r2
 8009c26:	4628      	mov	r0, r5
 8009c28:	4614      	mov	r4, r2
 8009c2a:	f7ff ffdd 	bl	8009be8 <__mcmp>
 8009c2e:	1e06      	subs	r6, r0, #0
 8009c30:	d108      	bne.n	8009c44 <__mdiff+0x28>
 8009c32:	4631      	mov	r1, r6
 8009c34:	4638      	mov	r0, r7
 8009c36:	f7ff fd83 	bl	8009740 <_Balloc>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c44:	bfa4      	itt	ge
 8009c46:	4623      	movge	r3, r4
 8009c48:	462c      	movge	r4, r5
 8009c4a:	4638      	mov	r0, r7
 8009c4c:	6861      	ldr	r1, [r4, #4]
 8009c4e:	bfa6      	itte	ge
 8009c50:	461d      	movge	r5, r3
 8009c52:	2600      	movge	r6, #0
 8009c54:	2601      	movlt	r6, #1
 8009c56:	f7ff fd73 	bl	8009740 <_Balloc>
 8009c5a:	692b      	ldr	r3, [r5, #16]
 8009c5c:	60c6      	str	r6, [r0, #12]
 8009c5e:	6926      	ldr	r6, [r4, #16]
 8009c60:	f105 0914 	add.w	r9, r5, #20
 8009c64:	f104 0214 	add.w	r2, r4, #20
 8009c68:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009c6c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009c70:	f100 0514 	add.w	r5, r0, #20
 8009c74:	f04f 0e00 	mov.w	lr, #0
 8009c78:	f852 ab04 	ldr.w	sl, [r2], #4
 8009c7c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009c80:	fa1e f18a 	uxtah	r1, lr, sl
 8009c84:	b2a3      	uxth	r3, r4
 8009c86:	1ac9      	subs	r1, r1, r3
 8009c88:	0c23      	lsrs	r3, r4, #16
 8009c8a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009c8e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009c92:	b289      	uxth	r1, r1
 8009c94:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009c98:	45c8      	cmp	r8, r9
 8009c9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009c9e:	4694      	mov	ip, r2
 8009ca0:	f845 3b04 	str.w	r3, [r5], #4
 8009ca4:	d8e8      	bhi.n	8009c78 <__mdiff+0x5c>
 8009ca6:	45bc      	cmp	ip, r7
 8009ca8:	d304      	bcc.n	8009cb4 <__mdiff+0x98>
 8009caa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009cae:	b183      	cbz	r3, 8009cd2 <__mdiff+0xb6>
 8009cb0:	6106      	str	r6, [r0, #16]
 8009cb2:	e7c5      	b.n	8009c40 <__mdiff+0x24>
 8009cb4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009cb8:	fa1e f381 	uxtah	r3, lr, r1
 8009cbc:	141a      	asrs	r2, r3, #16
 8009cbe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cc8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009ccc:	f845 3b04 	str.w	r3, [r5], #4
 8009cd0:	e7e9      	b.n	8009ca6 <__mdiff+0x8a>
 8009cd2:	3e01      	subs	r6, #1
 8009cd4:	e7e9      	b.n	8009caa <__mdiff+0x8e>
	...

08009cd8 <__ulp>:
 8009cd8:	4b12      	ldr	r3, [pc, #72]	; (8009d24 <__ulp+0x4c>)
 8009cda:	ee10 2a90 	vmov	r2, s1
 8009cde:	401a      	ands	r2, r3
 8009ce0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	dd04      	ble.n	8009cf2 <__ulp+0x1a>
 8009ce8:	2000      	movs	r0, #0
 8009cea:	4619      	mov	r1, r3
 8009cec:	ec41 0b10 	vmov	d0, r0, r1
 8009cf0:	4770      	bx	lr
 8009cf2:	425b      	negs	r3, r3
 8009cf4:	151b      	asrs	r3, r3, #20
 8009cf6:	2b13      	cmp	r3, #19
 8009cf8:	f04f 0000 	mov.w	r0, #0
 8009cfc:	f04f 0100 	mov.w	r1, #0
 8009d00:	dc04      	bgt.n	8009d0c <__ulp+0x34>
 8009d02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009d06:	fa42 f103 	asr.w	r1, r2, r3
 8009d0a:	e7ef      	b.n	8009cec <__ulp+0x14>
 8009d0c:	3b14      	subs	r3, #20
 8009d0e:	2b1e      	cmp	r3, #30
 8009d10:	f04f 0201 	mov.w	r2, #1
 8009d14:	bfda      	itte	le
 8009d16:	f1c3 031f 	rsble	r3, r3, #31
 8009d1a:	fa02 f303 	lslle.w	r3, r2, r3
 8009d1e:	4613      	movgt	r3, r2
 8009d20:	4618      	mov	r0, r3
 8009d22:	e7e3      	b.n	8009cec <__ulp+0x14>
 8009d24:	7ff00000 	.word	0x7ff00000

08009d28 <__b2d>:
 8009d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d2a:	6905      	ldr	r5, [r0, #16]
 8009d2c:	f100 0714 	add.w	r7, r0, #20
 8009d30:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009d34:	1f2e      	subs	r6, r5, #4
 8009d36:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	f7ff fdc4 	bl	80098c8 <__hi0bits>
 8009d40:	f1c0 0320 	rsb	r3, r0, #32
 8009d44:	280a      	cmp	r0, #10
 8009d46:	600b      	str	r3, [r1, #0]
 8009d48:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009dc0 <__b2d+0x98>
 8009d4c:	dc14      	bgt.n	8009d78 <__b2d+0x50>
 8009d4e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009d52:	fa24 f10e 	lsr.w	r1, r4, lr
 8009d56:	42b7      	cmp	r7, r6
 8009d58:	ea41 030c 	orr.w	r3, r1, ip
 8009d5c:	bf34      	ite	cc
 8009d5e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009d62:	2100      	movcs	r1, #0
 8009d64:	3015      	adds	r0, #21
 8009d66:	fa04 f000 	lsl.w	r0, r4, r0
 8009d6a:	fa21 f10e 	lsr.w	r1, r1, lr
 8009d6e:	ea40 0201 	orr.w	r2, r0, r1
 8009d72:	ec43 2b10 	vmov	d0, r2, r3
 8009d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d78:	42b7      	cmp	r7, r6
 8009d7a:	bf3a      	itte	cc
 8009d7c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009d80:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009d84:	2100      	movcs	r1, #0
 8009d86:	380b      	subs	r0, #11
 8009d88:	d015      	beq.n	8009db6 <__b2d+0x8e>
 8009d8a:	4084      	lsls	r4, r0
 8009d8c:	f1c0 0520 	rsb	r5, r0, #32
 8009d90:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009d94:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009d98:	42be      	cmp	r6, r7
 8009d9a:	fa21 fc05 	lsr.w	ip, r1, r5
 8009d9e:	ea44 030c 	orr.w	r3, r4, ip
 8009da2:	bf8c      	ite	hi
 8009da4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009da8:	2400      	movls	r4, #0
 8009daa:	fa01 f000 	lsl.w	r0, r1, r0
 8009dae:	40ec      	lsrs	r4, r5
 8009db0:	ea40 0204 	orr.w	r2, r0, r4
 8009db4:	e7dd      	b.n	8009d72 <__b2d+0x4a>
 8009db6:	ea44 030c 	orr.w	r3, r4, ip
 8009dba:	460a      	mov	r2, r1
 8009dbc:	e7d9      	b.n	8009d72 <__b2d+0x4a>
 8009dbe:	bf00      	nop
 8009dc0:	3ff00000 	.word	0x3ff00000

08009dc4 <__d2b>:
 8009dc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009dc8:	460e      	mov	r6, r1
 8009dca:	2101      	movs	r1, #1
 8009dcc:	ec59 8b10 	vmov	r8, r9, d0
 8009dd0:	4615      	mov	r5, r2
 8009dd2:	f7ff fcb5 	bl	8009740 <_Balloc>
 8009dd6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009dda:	4607      	mov	r7, r0
 8009ddc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009de0:	bb34      	cbnz	r4, 8009e30 <__d2b+0x6c>
 8009de2:	9301      	str	r3, [sp, #4]
 8009de4:	f1b8 0300 	subs.w	r3, r8, #0
 8009de8:	d027      	beq.n	8009e3a <__d2b+0x76>
 8009dea:	a802      	add	r0, sp, #8
 8009dec:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009df0:	f7ff fd89 	bl	8009906 <__lo0bits>
 8009df4:	9900      	ldr	r1, [sp, #0]
 8009df6:	b1f0      	cbz	r0, 8009e36 <__d2b+0x72>
 8009df8:	9a01      	ldr	r2, [sp, #4]
 8009dfa:	f1c0 0320 	rsb	r3, r0, #32
 8009dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8009e02:	430b      	orrs	r3, r1
 8009e04:	40c2      	lsrs	r2, r0
 8009e06:	617b      	str	r3, [r7, #20]
 8009e08:	9201      	str	r2, [sp, #4]
 8009e0a:	9b01      	ldr	r3, [sp, #4]
 8009e0c:	61bb      	str	r3, [r7, #24]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	bf14      	ite	ne
 8009e12:	2102      	movne	r1, #2
 8009e14:	2101      	moveq	r1, #1
 8009e16:	6139      	str	r1, [r7, #16]
 8009e18:	b1c4      	cbz	r4, 8009e4c <__d2b+0x88>
 8009e1a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009e1e:	4404      	add	r4, r0
 8009e20:	6034      	str	r4, [r6, #0]
 8009e22:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e26:	6028      	str	r0, [r5, #0]
 8009e28:	4638      	mov	r0, r7
 8009e2a:	b003      	add	sp, #12
 8009e2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e34:	e7d5      	b.n	8009de2 <__d2b+0x1e>
 8009e36:	6179      	str	r1, [r7, #20]
 8009e38:	e7e7      	b.n	8009e0a <__d2b+0x46>
 8009e3a:	a801      	add	r0, sp, #4
 8009e3c:	f7ff fd63 	bl	8009906 <__lo0bits>
 8009e40:	9b01      	ldr	r3, [sp, #4]
 8009e42:	617b      	str	r3, [r7, #20]
 8009e44:	2101      	movs	r1, #1
 8009e46:	6139      	str	r1, [r7, #16]
 8009e48:	3020      	adds	r0, #32
 8009e4a:	e7e5      	b.n	8009e18 <__d2b+0x54>
 8009e4c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009e50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e54:	6030      	str	r0, [r6, #0]
 8009e56:	6918      	ldr	r0, [r3, #16]
 8009e58:	f7ff fd36 	bl	80098c8 <__hi0bits>
 8009e5c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009e60:	e7e1      	b.n	8009e26 <__d2b+0x62>

08009e62 <__ratio>:
 8009e62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e66:	4688      	mov	r8, r1
 8009e68:	4669      	mov	r1, sp
 8009e6a:	4681      	mov	r9, r0
 8009e6c:	f7ff ff5c 	bl	8009d28 <__b2d>
 8009e70:	a901      	add	r1, sp, #4
 8009e72:	4640      	mov	r0, r8
 8009e74:	ec57 6b10 	vmov	r6, r7, d0
 8009e78:	f7ff ff56 	bl	8009d28 <__b2d>
 8009e7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e80:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009e84:	eba3 0c02 	sub.w	ip, r3, r2
 8009e88:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009e8c:	1a9b      	subs	r3, r3, r2
 8009e8e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009e92:	ec5b ab10 	vmov	sl, fp, d0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	bfce      	itee	gt
 8009e9a:	463a      	movgt	r2, r7
 8009e9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009ea0:	465a      	movle	r2, fp
 8009ea2:	4659      	mov	r1, fp
 8009ea4:	463d      	mov	r5, r7
 8009ea6:	bfd4      	ite	le
 8009ea8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009eac:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	ee10 2a10 	vmov	r2, s0
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	4629      	mov	r1, r5
 8009eba:	f7f6 fdbf 	bl	8000a3c <__aeabi_ddiv>
 8009ebe:	ec41 0b10 	vmov	d0, r0, r1
 8009ec2:	b003      	add	sp, #12
 8009ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ec8 <__copybits>:
 8009ec8:	3901      	subs	r1, #1
 8009eca:	b510      	push	{r4, lr}
 8009ecc:	1149      	asrs	r1, r1, #5
 8009ece:	6914      	ldr	r4, [r2, #16]
 8009ed0:	3101      	adds	r1, #1
 8009ed2:	f102 0314 	add.w	r3, r2, #20
 8009ed6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009eda:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ede:	42a3      	cmp	r3, r4
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	d303      	bcc.n	8009eec <__copybits+0x24>
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	428a      	cmp	r2, r1
 8009ee8:	d305      	bcc.n	8009ef6 <__copybits+0x2e>
 8009eea:	bd10      	pop	{r4, pc}
 8009eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ef0:	f840 2b04 	str.w	r2, [r0], #4
 8009ef4:	e7f3      	b.n	8009ede <__copybits+0x16>
 8009ef6:	f842 3b04 	str.w	r3, [r2], #4
 8009efa:	e7f4      	b.n	8009ee6 <__copybits+0x1e>

08009efc <__any_on>:
 8009efc:	f100 0214 	add.w	r2, r0, #20
 8009f00:	6900      	ldr	r0, [r0, #16]
 8009f02:	114b      	asrs	r3, r1, #5
 8009f04:	4298      	cmp	r0, r3
 8009f06:	b510      	push	{r4, lr}
 8009f08:	db11      	blt.n	8009f2e <__any_on+0x32>
 8009f0a:	dd0a      	ble.n	8009f22 <__any_on+0x26>
 8009f0c:	f011 011f 	ands.w	r1, r1, #31
 8009f10:	d007      	beq.n	8009f22 <__any_on+0x26>
 8009f12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f16:	fa24 f001 	lsr.w	r0, r4, r1
 8009f1a:	fa00 f101 	lsl.w	r1, r0, r1
 8009f1e:	428c      	cmp	r4, r1
 8009f20:	d10b      	bne.n	8009f3a <__any_on+0x3e>
 8009f22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d803      	bhi.n	8009f32 <__any_on+0x36>
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	bd10      	pop	{r4, pc}
 8009f2e:	4603      	mov	r3, r0
 8009f30:	e7f7      	b.n	8009f22 <__any_on+0x26>
 8009f32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f36:	2900      	cmp	r1, #0
 8009f38:	d0f5      	beq.n	8009f26 <__any_on+0x2a>
 8009f3a:	2001      	movs	r0, #1
 8009f3c:	e7f6      	b.n	8009f2c <__any_on+0x30>

08009f3e <_calloc_r>:
 8009f3e:	b538      	push	{r3, r4, r5, lr}
 8009f40:	fb02 f401 	mul.w	r4, r2, r1
 8009f44:	4621      	mov	r1, r4
 8009f46:	f000 f857 	bl	8009ff8 <_malloc_r>
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	b118      	cbz	r0, 8009f56 <_calloc_r+0x18>
 8009f4e:	4622      	mov	r2, r4
 8009f50:	2100      	movs	r1, #0
 8009f52:	f7fc fd40 	bl	80069d6 <memset>
 8009f56:	4628      	mov	r0, r5
 8009f58:	bd38      	pop	{r3, r4, r5, pc}
	...

08009f5c <_free_r>:
 8009f5c:	b538      	push	{r3, r4, r5, lr}
 8009f5e:	4605      	mov	r5, r0
 8009f60:	2900      	cmp	r1, #0
 8009f62:	d045      	beq.n	8009ff0 <_free_r+0x94>
 8009f64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f68:	1f0c      	subs	r4, r1, #4
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	bfb8      	it	lt
 8009f6e:	18e4      	addlt	r4, r4, r3
 8009f70:	f000 fa36 	bl	800a3e0 <__malloc_lock>
 8009f74:	4a1f      	ldr	r2, [pc, #124]	; (8009ff4 <_free_r+0x98>)
 8009f76:	6813      	ldr	r3, [r2, #0]
 8009f78:	4610      	mov	r0, r2
 8009f7a:	b933      	cbnz	r3, 8009f8a <_free_r+0x2e>
 8009f7c:	6063      	str	r3, [r4, #4]
 8009f7e:	6014      	str	r4, [r2, #0]
 8009f80:	4628      	mov	r0, r5
 8009f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f86:	f000 ba2c 	b.w	800a3e2 <__malloc_unlock>
 8009f8a:	42a3      	cmp	r3, r4
 8009f8c:	d90c      	bls.n	8009fa8 <_free_r+0x4c>
 8009f8e:	6821      	ldr	r1, [r4, #0]
 8009f90:	1862      	adds	r2, r4, r1
 8009f92:	4293      	cmp	r3, r2
 8009f94:	bf04      	itt	eq
 8009f96:	681a      	ldreq	r2, [r3, #0]
 8009f98:	685b      	ldreq	r3, [r3, #4]
 8009f9a:	6063      	str	r3, [r4, #4]
 8009f9c:	bf04      	itt	eq
 8009f9e:	1852      	addeq	r2, r2, r1
 8009fa0:	6022      	streq	r2, [r4, #0]
 8009fa2:	6004      	str	r4, [r0, #0]
 8009fa4:	e7ec      	b.n	8009f80 <_free_r+0x24>
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	685a      	ldr	r2, [r3, #4]
 8009faa:	b10a      	cbz	r2, 8009fb0 <_free_r+0x54>
 8009fac:	42a2      	cmp	r2, r4
 8009fae:	d9fa      	bls.n	8009fa6 <_free_r+0x4a>
 8009fb0:	6819      	ldr	r1, [r3, #0]
 8009fb2:	1858      	adds	r0, r3, r1
 8009fb4:	42a0      	cmp	r0, r4
 8009fb6:	d10b      	bne.n	8009fd0 <_free_r+0x74>
 8009fb8:	6820      	ldr	r0, [r4, #0]
 8009fba:	4401      	add	r1, r0
 8009fbc:	1858      	adds	r0, r3, r1
 8009fbe:	4282      	cmp	r2, r0
 8009fc0:	6019      	str	r1, [r3, #0]
 8009fc2:	d1dd      	bne.n	8009f80 <_free_r+0x24>
 8009fc4:	6810      	ldr	r0, [r2, #0]
 8009fc6:	6852      	ldr	r2, [r2, #4]
 8009fc8:	605a      	str	r2, [r3, #4]
 8009fca:	4401      	add	r1, r0
 8009fcc:	6019      	str	r1, [r3, #0]
 8009fce:	e7d7      	b.n	8009f80 <_free_r+0x24>
 8009fd0:	d902      	bls.n	8009fd8 <_free_r+0x7c>
 8009fd2:	230c      	movs	r3, #12
 8009fd4:	602b      	str	r3, [r5, #0]
 8009fd6:	e7d3      	b.n	8009f80 <_free_r+0x24>
 8009fd8:	6820      	ldr	r0, [r4, #0]
 8009fda:	1821      	adds	r1, r4, r0
 8009fdc:	428a      	cmp	r2, r1
 8009fde:	bf04      	itt	eq
 8009fe0:	6811      	ldreq	r1, [r2, #0]
 8009fe2:	6852      	ldreq	r2, [r2, #4]
 8009fe4:	6062      	str	r2, [r4, #4]
 8009fe6:	bf04      	itt	eq
 8009fe8:	1809      	addeq	r1, r1, r0
 8009fea:	6021      	streq	r1, [r4, #0]
 8009fec:	605c      	str	r4, [r3, #4]
 8009fee:	e7c7      	b.n	8009f80 <_free_r+0x24>
 8009ff0:	bd38      	pop	{r3, r4, r5, pc}
 8009ff2:	bf00      	nop
 8009ff4:	20000200 	.word	0x20000200

08009ff8 <_malloc_r>:
 8009ff8:	b570      	push	{r4, r5, r6, lr}
 8009ffa:	1ccd      	adds	r5, r1, #3
 8009ffc:	f025 0503 	bic.w	r5, r5, #3
 800a000:	3508      	adds	r5, #8
 800a002:	2d0c      	cmp	r5, #12
 800a004:	bf38      	it	cc
 800a006:	250c      	movcc	r5, #12
 800a008:	2d00      	cmp	r5, #0
 800a00a:	4606      	mov	r6, r0
 800a00c:	db01      	blt.n	800a012 <_malloc_r+0x1a>
 800a00e:	42a9      	cmp	r1, r5
 800a010:	d903      	bls.n	800a01a <_malloc_r+0x22>
 800a012:	230c      	movs	r3, #12
 800a014:	6033      	str	r3, [r6, #0]
 800a016:	2000      	movs	r0, #0
 800a018:	bd70      	pop	{r4, r5, r6, pc}
 800a01a:	f000 f9e1 	bl	800a3e0 <__malloc_lock>
 800a01e:	4a21      	ldr	r2, [pc, #132]	; (800a0a4 <_malloc_r+0xac>)
 800a020:	6814      	ldr	r4, [r2, #0]
 800a022:	4621      	mov	r1, r4
 800a024:	b991      	cbnz	r1, 800a04c <_malloc_r+0x54>
 800a026:	4c20      	ldr	r4, [pc, #128]	; (800a0a8 <_malloc_r+0xb0>)
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	b91b      	cbnz	r3, 800a034 <_malloc_r+0x3c>
 800a02c:	4630      	mov	r0, r6
 800a02e:	f000 f98f 	bl	800a350 <_sbrk_r>
 800a032:	6020      	str	r0, [r4, #0]
 800a034:	4629      	mov	r1, r5
 800a036:	4630      	mov	r0, r6
 800a038:	f000 f98a 	bl	800a350 <_sbrk_r>
 800a03c:	1c43      	adds	r3, r0, #1
 800a03e:	d124      	bne.n	800a08a <_malloc_r+0x92>
 800a040:	230c      	movs	r3, #12
 800a042:	6033      	str	r3, [r6, #0]
 800a044:	4630      	mov	r0, r6
 800a046:	f000 f9cc 	bl	800a3e2 <__malloc_unlock>
 800a04a:	e7e4      	b.n	800a016 <_malloc_r+0x1e>
 800a04c:	680b      	ldr	r3, [r1, #0]
 800a04e:	1b5b      	subs	r3, r3, r5
 800a050:	d418      	bmi.n	800a084 <_malloc_r+0x8c>
 800a052:	2b0b      	cmp	r3, #11
 800a054:	d90f      	bls.n	800a076 <_malloc_r+0x7e>
 800a056:	600b      	str	r3, [r1, #0]
 800a058:	50cd      	str	r5, [r1, r3]
 800a05a:	18cc      	adds	r4, r1, r3
 800a05c:	4630      	mov	r0, r6
 800a05e:	f000 f9c0 	bl	800a3e2 <__malloc_unlock>
 800a062:	f104 000b 	add.w	r0, r4, #11
 800a066:	1d23      	adds	r3, r4, #4
 800a068:	f020 0007 	bic.w	r0, r0, #7
 800a06c:	1ac3      	subs	r3, r0, r3
 800a06e:	d0d3      	beq.n	800a018 <_malloc_r+0x20>
 800a070:	425a      	negs	r2, r3
 800a072:	50e2      	str	r2, [r4, r3]
 800a074:	e7d0      	b.n	800a018 <_malloc_r+0x20>
 800a076:	428c      	cmp	r4, r1
 800a078:	684b      	ldr	r3, [r1, #4]
 800a07a:	bf16      	itet	ne
 800a07c:	6063      	strne	r3, [r4, #4]
 800a07e:	6013      	streq	r3, [r2, #0]
 800a080:	460c      	movne	r4, r1
 800a082:	e7eb      	b.n	800a05c <_malloc_r+0x64>
 800a084:	460c      	mov	r4, r1
 800a086:	6849      	ldr	r1, [r1, #4]
 800a088:	e7cc      	b.n	800a024 <_malloc_r+0x2c>
 800a08a:	1cc4      	adds	r4, r0, #3
 800a08c:	f024 0403 	bic.w	r4, r4, #3
 800a090:	42a0      	cmp	r0, r4
 800a092:	d005      	beq.n	800a0a0 <_malloc_r+0xa8>
 800a094:	1a21      	subs	r1, r4, r0
 800a096:	4630      	mov	r0, r6
 800a098:	f000 f95a 	bl	800a350 <_sbrk_r>
 800a09c:	3001      	adds	r0, #1
 800a09e:	d0cf      	beq.n	800a040 <_malloc_r+0x48>
 800a0a0:	6025      	str	r5, [r4, #0]
 800a0a2:	e7db      	b.n	800a05c <_malloc_r+0x64>
 800a0a4:	20000200 	.word	0x20000200
 800a0a8:	20000204 	.word	0x20000204

0800a0ac <__ssputs_r>:
 800a0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b0:	688e      	ldr	r6, [r1, #8]
 800a0b2:	429e      	cmp	r6, r3
 800a0b4:	4682      	mov	sl, r0
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	4690      	mov	r8, r2
 800a0ba:	4699      	mov	r9, r3
 800a0bc:	d837      	bhi.n	800a12e <__ssputs_r+0x82>
 800a0be:	898a      	ldrh	r2, [r1, #12]
 800a0c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a0c4:	d031      	beq.n	800a12a <__ssputs_r+0x7e>
 800a0c6:	6825      	ldr	r5, [r4, #0]
 800a0c8:	6909      	ldr	r1, [r1, #16]
 800a0ca:	1a6f      	subs	r7, r5, r1
 800a0cc:	6965      	ldr	r5, [r4, #20]
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0d4:	fb95 f5f3 	sdiv	r5, r5, r3
 800a0d8:	f109 0301 	add.w	r3, r9, #1
 800a0dc:	443b      	add	r3, r7
 800a0de:	429d      	cmp	r5, r3
 800a0e0:	bf38      	it	cc
 800a0e2:	461d      	movcc	r5, r3
 800a0e4:	0553      	lsls	r3, r2, #21
 800a0e6:	d530      	bpl.n	800a14a <__ssputs_r+0x9e>
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	f7ff ff85 	bl	8009ff8 <_malloc_r>
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	b950      	cbnz	r0, 800a108 <__ssputs_r+0x5c>
 800a0f2:	230c      	movs	r3, #12
 800a0f4:	f8ca 3000 	str.w	r3, [sl]
 800a0f8:	89a3      	ldrh	r3, [r4, #12]
 800a0fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0fe:	81a3      	strh	r3, [r4, #12]
 800a100:	f04f 30ff 	mov.w	r0, #4294967295
 800a104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a108:	463a      	mov	r2, r7
 800a10a:	6921      	ldr	r1, [r4, #16]
 800a10c:	f7fc fc58 	bl	80069c0 <memcpy>
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a116:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a11a:	81a3      	strh	r3, [r4, #12]
 800a11c:	6126      	str	r6, [r4, #16]
 800a11e:	6165      	str	r5, [r4, #20]
 800a120:	443e      	add	r6, r7
 800a122:	1bed      	subs	r5, r5, r7
 800a124:	6026      	str	r6, [r4, #0]
 800a126:	60a5      	str	r5, [r4, #8]
 800a128:	464e      	mov	r6, r9
 800a12a:	454e      	cmp	r6, r9
 800a12c:	d900      	bls.n	800a130 <__ssputs_r+0x84>
 800a12e:	464e      	mov	r6, r9
 800a130:	4632      	mov	r2, r6
 800a132:	4641      	mov	r1, r8
 800a134:	6820      	ldr	r0, [r4, #0]
 800a136:	f000 f93a 	bl	800a3ae <memmove>
 800a13a:	68a3      	ldr	r3, [r4, #8]
 800a13c:	1b9b      	subs	r3, r3, r6
 800a13e:	60a3      	str	r3, [r4, #8]
 800a140:	6823      	ldr	r3, [r4, #0]
 800a142:	441e      	add	r6, r3
 800a144:	6026      	str	r6, [r4, #0]
 800a146:	2000      	movs	r0, #0
 800a148:	e7dc      	b.n	800a104 <__ssputs_r+0x58>
 800a14a:	462a      	mov	r2, r5
 800a14c:	f000 f94a 	bl	800a3e4 <_realloc_r>
 800a150:	4606      	mov	r6, r0
 800a152:	2800      	cmp	r0, #0
 800a154:	d1e2      	bne.n	800a11c <__ssputs_r+0x70>
 800a156:	6921      	ldr	r1, [r4, #16]
 800a158:	4650      	mov	r0, sl
 800a15a:	f7ff feff 	bl	8009f5c <_free_r>
 800a15e:	e7c8      	b.n	800a0f2 <__ssputs_r+0x46>

0800a160 <_svfiprintf_r>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	461d      	mov	r5, r3
 800a166:	898b      	ldrh	r3, [r1, #12]
 800a168:	061f      	lsls	r7, r3, #24
 800a16a:	b09d      	sub	sp, #116	; 0x74
 800a16c:	4680      	mov	r8, r0
 800a16e:	460c      	mov	r4, r1
 800a170:	4616      	mov	r6, r2
 800a172:	d50f      	bpl.n	800a194 <_svfiprintf_r+0x34>
 800a174:	690b      	ldr	r3, [r1, #16]
 800a176:	b96b      	cbnz	r3, 800a194 <_svfiprintf_r+0x34>
 800a178:	2140      	movs	r1, #64	; 0x40
 800a17a:	f7ff ff3d 	bl	8009ff8 <_malloc_r>
 800a17e:	6020      	str	r0, [r4, #0]
 800a180:	6120      	str	r0, [r4, #16]
 800a182:	b928      	cbnz	r0, 800a190 <_svfiprintf_r+0x30>
 800a184:	230c      	movs	r3, #12
 800a186:	f8c8 3000 	str.w	r3, [r8]
 800a18a:	f04f 30ff 	mov.w	r0, #4294967295
 800a18e:	e0c8      	b.n	800a322 <_svfiprintf_r+0x1c2>
 800a190:	2340      	movs	r3, #64	; 0x40
 800a192:	6163      	str	r3, [r4, #20]
 800a194:	2300      	movs	r3, #0
 800a196:	9309      	str	r3, [sp, #36]	; 0x24
 800a198:	2320      	movs	r3, #32
 800a19a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a19e:	2330      	movs	r3, #48	; 0x30
 800a1a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a1a4:	9503      	str	r5, [sp, #12]
 800a1a6:	f04f 0b01 	mov.w	fp, #1
 800a1aa:	4637      	mov	r7, r6
 800a1ac:	463d      	mov	r5, r7
 800a1ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a1b2:	b10b      	cbz	r3, 800a1b8 <_svfiprintf_r+0x58>
 800a1b4:	2b25      	cmp	r3, #37	; 0x25
 800a1b6:	d13e      	bne.n	800a236 <_svfiprintf_r+0xd6>
 800a1b8:	ebb7 0a06 	subs.w	sl, r7, r6
 800a1bc:	d00b      	beq.n	800a1d6 <_svfiprintf_r+0x76>
 800a1be:	4653      	mov	r3, sl
 800a1c0:	4632      	mov	r2, r6
 800a1c2:	4621      	mov	r1, r4
 800a1c4:	4640      	mov	r0, r8
 800a1c6:	f7ff ff71 	bl	800a0ac <__ssputs_r>
 800a1ca:	3001      	adds	r0, #1
 800a1cc:	f000 80a4 	beq.w	800a318 <_svfiprintf_r+0x1b8>
 800a1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1d2:	4453      	add	r3, sl
 800a1d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d6:	783b      	ldrb	r3, [r7, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	f000 809d 	beq.w	800a318 <_svfiprintf_r+0x1b8>
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a1e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1e8:	9304      	str	r3, [sp, #16]
 800a1ea:	9307      	str	r3, [sp, #28]
 800a1ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1f0:	931a      	str	r3, [sp, #104]	; 0x68
 800a1f2:	462f      	mov	r7, r5
 800a1f4:	2205      	movs	r2, #5
 800a1f6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a1fa:	4850      	ldr	r0, [pc, #320]	; (800a33c <_svfiprintf_r+0x1dc>)
 800a1fc:	f7f6 f8e8 	bl	80003d0 <memchr>
 800a200:	9b04      	ldr	r3, [sp, #16]
 800a202:	b9d0      	cbnz	r0, 800a23a <_svfiprintf_r+0xda>
 800a204:	06d9      	lsls	r1, r3, #27
 800a206:	bf44      	itt	mi
 800a208:	2220      	movmi	r2, #32
 800a20a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a20e:	071a      	lsls	r2, r3, #28
 800a210:	bf44      	itt	mi
 800a212:	222b      	movmi	r2, #43	; 0x2b
 800a214:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a218:	782a      	ldrb	r2, [r5, #0]
 800a21a:	2a2a      	cmp	r2, #42	; 0x2a
 800a21c:	d015      	beq.n	800a24a <_svfiprintf_r+0xea>
 800a21e:	9a07      	ldr	r2, [sp, #28]
 800a220:	462f      	mov	r7, r5
 800a222:	2000      	movs	r0, #0
 800a224:	250a      	movs	r5, #10
 800a226:	4639      	mov	r1, r7
 800a228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a22c:	3b30      	subs	r3, #48	; 0x30
 800a22e:	2b09      	cmp	r3, #9
 800a230:	d94d      	bls.n	800a2ce <_svfiprintf_r+0x16e>
 800a232:	b1b8      	cbz	r0, 800a264 <_svfiprintf_r+0x104>
 800a234:	e00f      	b.n	800a256 <_svfiprintf_r+0xf6>
 800a236:	462f      	mov	r7, r5
 800a238:	e7b8      	b.n	800a1ac <_svfiprintf_r+0x4c>
 800a23a:	4a40      	ldr	r2, [pc, #256]	; (800a33c <_svfiprintf_r+0x1dc>)
 800a23c:	1a80      	subs	r0, r0, r2
 800a23e:	fa0b f000 	lsl.w	r0, fp, r0
 800a242:	4318      	orrs	r0, r3
 800a244:	9004      	str	r0, [sp, #16]
 800a246:	463d      	mov	r5, r7
 800a248:	e7d3      	b.n	800a1f2 <_svfiprintf_r+0x92>
 800a24a:	9a03      	ldr	r2, [sp, #12]
 800a24c:	1d11      	adds	r1, r2, #4
 800a24e:	6812      	ldr	r2, [r2, #0]
 800a250:	9103      	str	r1, [sp, #12]
 800a252:	2a00      	cmp	r2, #0
 800a254:	db01      	blt.n	800a25a <_svfiprintf_r+0xfa>
 800a256:	9207      	str	r2, [sp, #28]
 800a258:	e004      	b.n	800a264 <_svfiprintf_r+0x104>
 800a25a:	4252      	negs	r2, r2
 800a25c:	f043 0302 	orr.w	r3, r3, #2
 800a260:	9207      	str	r2, [sp, #28]
 800a262:	9304      	str	r3, [sp, #16]
 800a264:	783b      	ldrb	r3, [r7, #0]
 800a266:	2b2e      	cmp	r3, #46	; 0x2e
 800a268:	d10c      	bne.n	800a284 <_svfiprintf_r+0x124>
 800a26a:	787b      	ldrb	r3, [r7, #1]
 800a26c:	2b2a      	cmp	r3, #42	; 0x2a
 800a26e:	d133      	bne.n	800a2d8 <_svfiprintf_r+0x178>
 800a270:	9b03      	ldr	r3, [sp, #12]
 800a272:	1d1a      	adds	r2, r3, #4
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	9203      	str	r2, [sp, #12]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	bfb8      	it	lt
 800a27c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a280:	3702      	adds	r7, #2
 800a282:	9305      	str	r3, [sp, #20]
 800a284:	4d2e      	ldr	r5, [pc, #184]	; (800a340 <_svfiprintf_r+0x1e0>)
 800a286:	7839      	ldrb	r1, [r7, #0]
 800a288:	2203      	movs	r2, #3
 800a28a:	4628      	mov	r0, r5
 800a28c:	f7f6 f8a0 	bl	80003d0 <memchr>
 800a290:	b138      	cbz	r0, 800a2a2 <_svfiprintf_r+0x142>
 800a292:	2340      	movs	r3, #64	; 0x40
 800a294:	1b40      	subs	r0, r0, r5
 800a296:	fa03 f000 	lsl.w	r0, r3, r0
 800a29a:	9b04      	ldr	r3, [sp, #16]
 800a29c:	4303      	orrs	r3, r0
 800a29e:	3701      	adds	r7, #1
 800a2a0:	9304      	str	r3, [sp, #16]
 800a2a2:	7839      	ldrb	r1, [r7, #0]
 800a2a4:	4827      	ldr	r0, [pc, #156]	; (800a344 <_svfiprintf_r+0x1e4>)
 800a2a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2aa:	2206      	movs	r2, #6
 800a2ac:	1c7e      	adds	r6, r7, #1
 800a2ae:	f7f6 f88f 	bl	80003d0 <memchr>
 800a2b2:	2800      	cmp	r0, #0
 800a2b4:	d038      	beq.n	800a328 <_svfiprintf_r+0x1c8>
 800a2b6:	4b24      	ldr	r3, [pc, #144]	; (800a348 <_svfiprintf_r+0x1e8>)
 800a2b8:	bb13      	cbnz	r3, 800a300 <_svfiprintf_r+0x1a0>
 800a2ba:	9b03      	ldr	r3, [sp, #12]
 800a2bc:	3307      	adds	r3, #7
 800a2be:	f023 0307 	bic.w	r3, r3, #7
 800a2c2:	3308      	adds	r3, #8
 800a2c4:	9303      	str	r3, [sp, #12]
 800a2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2c8:	444b      	add	r3, r9
 800a2ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a2cc:	e76d      	b.n	800a1aa <_svfiprintf_r+0x4a>
 800a2ce:	fb05 3202 	mla	r2, r5, r2, r3
 800a2d2:	2001      	movs	r0, #1
 800a2d4:	460f      	mov	r7, r1
 800a2d6:	e7a6      	b.n	800a226 <_svfiprintf_r+0xc6>
 800a2d8:	2300      	movs	r3, #0
 800a2da:	3701      	adds	r7, #1
 800a2dc:	9305      	str	r3, [sp, #20]
 800a2de:	4619      	mov	r1, r3
 800a2e0:	250a      	movs	r5, #10
 800a2e2:	4638      	mov	r0, r7
 800a2e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2e8:	3a30      	subs	r2, #48	; 0x30
 800a2ea:	2a09      	cmp	r2, #9
 800a2ec:	d903      	bls.n	800a2f6 <_svfiprintf_r+0x196>
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d0c8      	beq.n	800a284 <_svfiprintf_r+0x124>
 800a2f2:	9105      	str	r1, [sp, #20]
 800a2f4:	e7c6      	b.n	800a284 <_svfiprintf_r+0x124>
 800a2f6:	fb05 2101 	mla	r1, r5, r1, r2
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	e7f0      	b.n	800a2e2 <_svfiprintf_r+0x182>
 800a300:	ab03      	add	r3, sp, #12
 800a302:	9300      	str	r3, [sp, #0]
 800a304:	4622      	mov	r2, r4
 800a306:	4b11      	ldr	r3, [pc, #68]	; (800a34c <_svfiprintf_r+0x1ec>)
 800a308:	a904      	add	r1, sp, #16
 800a30a:	4640      	mov	r0, r8
 800a30c:	f7fc fc00 	bl	8006b10 <_printf_float>
 800a310:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a314:	4681      	mov	r9, r0
 800a316:	d1d6      	bne.n	800a2c6 <_svfiprintf_r+0x166>
 800a318:	89a3      	ldrh	r3, [r4, #12]
 800a31a:	065b      	lsls	r3, r3, #25
 800a31c:	f53f af35 	bmi.w	800a18a <_svfiprintf_r+0x2a>
 800a320:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a322:	b01d      	add	sp, #116	; 0x74
 800a324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a328:	ab03      	add	r3, sp, #12
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	4622      	mov	r2, r4
 800a32e:	4b07      	ldr	r3, [pc, #28]	; (800a34c <_svfiprintf_r+0x1ec>)
 800a330:	a904      	add	r1, sp, #16
 800a332:	4640      	mov	r0, r8
 800a334:	f7fc fea2 	bl	800707c <_printf_i>
 800a338:	e7ea      	b.n	800a310 <_svfiprintf_r+0x1b0>
 800a33a:	bf00      	nop
 800a33c:	0800b4dc 	.word	0x0800b4dc
 800a340:	0800b4e2 	.word	0x0800b4e2
 800a344:	0800b4e6 	.word	0x0800b4e6
 800a348:	08006b11 	.word	0x08006b11
 800a34c:	0800a0ad 	.word	0x0800a0ad

0800a350 <_sbrk_r>:
 800a350:	b538      	push	{r3, r4, r5, lr}
 800a352:	4c06      	ldr	r4, [pc, #24]	; (800a36c <_sbrk_r+0x1c>)
 800a354:	2300      	movs	r3, #0
 800a356:	4605      	mov	r5, r0
 800a358:	4608      	mov	r0, r1
 800a35a:	6023      	str	r3, [r4, #0]
 800a35c:	f7f8 f996 	bl	800268c <_sbrk>
 800a360:	1c43      	adds	r3, r0, #1
 800a362:	d102      	bne.n	800a36a <_sbrk_r+0x1a>
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	b103      	cbz	r3, 800a36a <_sbrk_r+0x1a>
 800a368:	602b      	str	r3, [r5, #0]
 800a36a:	bd38      	pop	{r3, r4, r5, pc}
 800a36c:	200002e4 	.word	0x200002e4

0800a370 <strncmp>:
 800a370:	b510      	push	{r4, lr}
 800a372:	b16a      	cbz	r2, 800a390 <strncmp+0x20>
 800a374:	3901      	subs	r1, #1
 800a376:	1884      	adds	r4, r0, r2
 800a378:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a37c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a380:	4293      	cmp	r3, r2
 800a382:	d103      	bne.n	800a38c <strncmp+0x1c>
 800a384:	42a0      	cmp	r0, r4
 800a386:	d001      	beq.n	800a38c <strncmp+0x1c>
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d1f5      	bne.n	800a378 <strncmp+0x8>
 800a38c:	1a98      	subs	r0, r3, r2
 800a38e:	bd10      	pop	{r4, pc}
 800a390:	4610      	mov	r0, r2
 800a392:	e7fc      	b.n	800a38e <strncmp+0x1e>

0800a394 <__ascii_wctomb>:
 800a394:	b149      	cbz	r1, 800a3aa <__ascii_wctomb+0x16>
 800a396:	2aff      	cmp	r2, #255	; 0xff
 800a398:	bf85      	ittet	hi
 800a39a:	238a      	movhi	r3, #138	; 0x8a
 800a39c:	6003      	strhi	r3, [r0, #0]
 800a39e:	700a      	strbls	r2, [r1, #0]
 800a3a0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a3a4:	bf98      	it	ls
 800a3a6:	2001      	movls	r0, #1
 800a3a8:	4770      	bx	lr
 800a3aa:	4608      	mov	r0, r1
 800a3ac:	4770      	bx	lr

0800a3ae <memmove>:
 800a3ae:	4288      	cmp	r0, r1
 800a3b0:	b510      	push	{r4, lr}
 800a3b2:	eb01 0302 	add.w	r3, r1, r2
 800a3b6:	d807      	bhi.n	800a3c8 <memmove+0x1a>
 800a3b8:	1e42      	subs	r2, r0, #1
 800a3ba:	4299      	cmp	r1, r3
 800a3bc:	d00a      	beq.n	800a3d4 <memmove+0x26>
 800a3be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a3c6:	e7f8      	b.n	800a3ba <memmove+0xc>
 800a3c8:	4283      	cmp	r3, r0
 800a3ca:	d9f5      	bls.n	800a3b8 <memmove+0xa>
 800a3cc:	1881      	adds	r1, r0, r2
 800a3ce:	1ad2      	subs	r2, r2, r3
 800a3d0:	42d3      	cmn	r3, r2
 800a3d2:	d100      	bne.n	800a3d6 <memmove+0x28>
 800a3d4:	bd10      	pop	{r4, pc}
 800a3d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3da:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a3de:	e7f7      	b.n	800a3d0 <memmove+0x22>

0800a3e0 <__malloc_lock>:
 800a3e0:	4770      	bx	lr

0800a3e2 <__malloc_unlock>:
 800a3e2:	4770      	bx	lr

0800a3e4 <_realloc_r>:
 800a3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e6:	4607      	mov	r7, r0
 800a3e8:	4614      	mov	r4, r2
 800a3ea:	460e      	mov	r6, r1
 800a3ec:	b921      	cbnz	r1, 800a3f8 <_realloc_r+0x14>
 800a3ee:	4611      	mov	r1, r2
 800a3f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a3f4:	f7ff be00 	b.w	8009ff8 <_malloc_r>
 800a3f8:	b922      	cbnz	r2, 800a404 <_realloc_r+0x20>
 800a3fa:	f7ff fdaf 	bl	8009f5c <_free_r>
 800a3fe:	4625      	mov	r5, r4
 800a400:	4628      	mov	r0, r5
 800a402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a404:	f000 f814 	bl	800a430 <_malloc_usable_size_r>
 800a408:	42a0      	cmp	r0, r4
 800a40a:	d20f      	bcs.n	800a42c <_realloc_r+0x48>
 800a40c:	4621      	mov	r1, r4
 800a40e:	4638      	mov	r0, r7
 800a410:	f7ff fdf2 	bl	8009ff8 <_malloc_r>
 800a414:	4605      	mov	r5, r0
 800a416:	2800      	cmp	r0, #0
 800a418:	d0f2      	beq.n	800a400 <_realloc_r+0x1c>
 800a41a:	4631      	mov	r1, r6
 800a41c:	4622      	mov	r2, r4
 800a41e:	f7fc facf 	bl	80069c0 <memcpy>
 800a422:	4631      	mov	r1, r6
 800a424:	4638      	mov	r0, r7
 800a426:	f7ff fd99 	bl	8009f5c <_free_r>
 800a42a:	e7e9      	b.n	800a400 <_realloc_r+0x1c>
 800a42c:	4635      	mov	r5, r6
 800a42e:	e7e7      	b.n	800a400 <_realloc_r+0x1c>

0800a430 <_malloc_usable_size_r>:
 800a430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a434:	1f18      	subs	r0, r3, #4
 800a436:	2b00      	cmp	r3, #0
 800a438:	bfbc      	itt	lt
 800a43a:	580b      	ldrlt	r3, [r1, r0]
 800a43c:	18c0      	addlt	r0, r0, r3
 800a43e:	4770      	bx	lr

0800a440 <sqrt>:
 800a440:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a444:	ed2d 8b02 	vpush	{d8}
 800a448:	b08b      	sub	sp, #44	; 0x2c
 800a44a:	ec55 4b10 	vmov	r4, r5, d0
 800a44e:	f000 fa05 	bl	800a85c <__ieee754_sqrt>
 800a452:	4b26      	ldr	r3, [pc, #152]	; (800a4ec <sqrt+0xac>)
 800a454:	eeb0 8a40 	vmov.f32	s16, s0
 800a458:	eef0 8a60 	vmov.f32	s17, s1
 800a45c:	f993 6000 	ldrsb.w	r6, [r3]
 800a460:	1c73      	adds	r3, r6, #1
 800a462:	d02a      	beq.n	800a4ba <sqrt+0x7a>
 800a464:	4622      	mov	r2, r4
 800a466:	462b      	mov	r3, r5
 800a468:	4620      	mov	r0, r4
 800a46a:	4629      	mov	r1, r5
 800a46c:	f7f6 fc56 	bl	8000d1c <__aeabi_dcmpun>
 800a470:	4607      	mov	r7, r0
 800a472:	bb10      	cbnz	r0, 800a4ba <sqrt+0x7a>
 800a474:	f04f 0800 	mov.w	r8, #0
 800a478:	f04f 0900 	mov.w	r9, #0
 800a47c:	4642      	mov	r2, r8
 800a47e:	464b      	mov	r3, r9
 800a480:	4620      	mov	r0, r4
 800a482:	4629      	mov	r1, r5
 800a484:	f7f6 fc22 	bl	8000ccc <__aeabi_dcmplt>
 800a488:	b1b8      	cbz	r0, 800a4ba <sqrt+0x7a>
 800a48a:	2301      	movs	r3, #1
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	4b18      	ldr	r3, [pc, #96]	; (800a4f0 <sqrt+0xb0>)
 800a490:	9301      	str	r3, [sp, #4]
 800a492:	9708      	str	r7, [sp, #32]
 800a494:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a498:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a49c:	b9b6      	cbnz	r6, 800a4cc <sqrt+0x8c>
 800a49e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800a4a2:	4668      	mov	r0, sp
 800a4a4:	f000 fd4d 	bl	800af42 <matherr>
 800a4a8:	b1d0      	cbz	r0, 800a4e0 <sqrt+0xa0>
 800a4aa:	9b08      	ldr	r3, [sp, #32]
 800a4ac:	b11b      	cbz	r3, 800a4b6 <sqrt+0x76>
 800a4ae:	f7fc fa5d 	bl	800696c <__errno>
 800a4b2:	9b08      	ldr	r3, [sp, #32]
 800a4b4:	6003      	str	r3, [r0, #0]
 800a4b6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a4ba:	eeb0 0a48 	vmov.f32	s0, s16
 800a4be:	eef0 0a68 	vmov.f32	s1, s17
 800a4c2:	b00b      	add	sp, #44	; 0x2c
 800a4c4:	ecbd 8b02 	vpop	{d8}
 800a4c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4cc:	4642      	mov	r2, r8
 800a4ce:	464b      	mov	r3, r9
 800a4d0:	4640      	mov	r0, r8
 800a4d2:	4649      	mov	r1, r9
 800a4d4:	f7f6 fab2 	bl	8000a3c <__aeabi_ddiv>
 800a4d8:	2e02      	cmp	r6, #2
 800a4da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4de:	d1e0      	bne.n	800a4a2 <sqrt+0x62>
 800a4e0:	f7fc fa44 	bl	800696c <__errno>
 800a4e4:	2321      	movs	r3, #33	; 0x21
 800a4e6:	6003      	str	r3, [r0, #0]
 800a4e8:	e7df      	b.n	800a4aa <sqrt+0x6a>
 800a4ea:	bf00      	nop
 800a4ec:	200001dc 	.word	0x200001dc
 800a4f0:	0800b5ee 	.word	0x0800b5ee

0800a4f4 <powf>:
 800a4f4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800a4f8:	ed2d 8b04 	vpush	{d8-d9}
 800a4fc:	4ca7      	ldr	r4, [pc, #668]	; (800a79c <powf+0x2a8>)
 800a4fe:	b08a      	sub	sp, #40	; 0x28
 800a500:	eef0 8a40 	vmov.f32	s17, s0
 800a504:	eeb0 8a60 	vmov.f32	s16, s1
 800a508:	f000 fa58 	bl	800a9bc <__ieee754_powf>
 800a50c:	f994 5000 	ldrsb.w	r5, [r4]
 800a510:	1c6b      	adds	r3, r5, #1
 800a512:	eeb0 9a40 	vmov.f32	s18, s0
 800a516:	4626      	mov	r6, r4
 800a518:	d05f      	beq.n	800a5da <powf+0xe6>
 800a51a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a522:	d65a      	bvs.n	800a5da <powf+0xe6>
 800a524:	eef4 8a68 	vcmp.f32	s17, s17
 800a528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a52c:	d721      	bvc.n	800a572 <powf+0x7e>
 800a52e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a536:	d150      	bne.n	800a5da <powf+0xe6>
 800a538:	2301      	movs	r3, #1
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	4b98      	ldr	r3, [pc, #608]	; (800a7a0 <powf+0x2ac>)
 800a53e:	9301      	str	r3, [sp, #4]
 800a540:	ee18 0a90 	vmov	r0, s17
 800a544:	2300      	movs	r3, #0
 800a546:	9308      	str	r3, [sp, #32]
 800a548:	f7f6 f8f6 	bl	8000738 <__aeabi_f2d>
 800a54c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a550:	ee18 0a10 	vmov	r0, s16
 800a554:	f7f6 f8f0 	bl	8000738 <__aeabi_f2d>
 800a558:	4b92      	ldr	r3, [pc, #584]	; (800a7a4 <powf+0x2b0>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	2d02      	cmp	r5, #2
 800a55e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a562:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a566:	d032      	beq.n	800a5ce <powf+0xda>
 800a568:	4668      	mov	r0, sp
 800a56a:	f000 fcea 	bl	800af42 <matherr>
 800a56e:	bb40      	cbnz	r0, 800a5c2 <powf+0xce>
 800a570:	e065      	b.n	800a63e <powf+0x14a>
 800a572:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800a7a8 <powf+0x2b4>
 800a576:	eef4 8a69 	vcmp.f32	s17, s19
 800a57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a57e:	d163      	bne.n	800a648 <powf+0x154>
 800a580:	eeb4 8a69 	vcmp.f32	s16, s19
 800a584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a588:	d12e      	bne.n	800a5e8 <powf+0xf4>
 800a58a:	2301      	movs	r3, #1
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	4b84      	ldr	r3, [pc, #528]	; (800a7a0 <powf+0x2ac>)
 800a590:	9301      	str	r3, [sp, #4]
 800a592:	ee18 0a90 	vmov	r0, s17
 800a596:	2300      	movs	r3, #0
 800a598:	9308      	str	r3, [sp, #32]
 800a59a:	f7f6 f8cd 	bl	8000738 <__aeabi_f2d>
 800a59e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5a2:	ee18 0a10 	vmov	r0, s16
 800a5a6:	f7f6 f8c7 	bl	8000738 <__aeabi_f2d>
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	d0d6      	beq.n	800a568 <powf+0x74>
 800a5ba:	4b7a      	ldr	r3, [pc, #488]	; (800a7a4 <powf+0x2b0>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a5c2:	9b08      	ldr	r3, [sp, #32]
 800a5c4:	b11b      	cbz	r3, 800a5ce <powf+0xda>
 800a5c6:	f7fc f9d1 	bl	800696c <__errno>
 800a5ca:	9b08      	ldr	r3, [sp, #32]
 800a5cc:	6003      	str	r3, [r0, #0]
 800a5ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5d2:	f7f6 fc01 	bl	8000dd8 <__aeabi_d2f>
 800a5d6:	ee09 0a10 	vmov	s18, r0
 800a5da:	eeb0 0a49 	vmov.f32	s0, s18
 800a5de:	b00a      	add	sp, #40	; 0x28
 800a5e0:	ecbd 8b04 	vpop	{d8-d9}
 800a5e4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a5e8:	eeb0 0a48 	vmov.f32	s0, s16
 800a5ec:	f000 fcb2 	bl	800af54 <finitef>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d0f2      	beq.n	800a5da <powf+0xe6>
 800a5f4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5fc:	d5ed      	bpl.n	800a5da <powf+0xe6>
 800a5fe:	2301      	movs	r3, #1
 800a600:	9300      	str	r3, [sp, #0]
 800a602:	4b67      	ldr	r3, [pc, #412]	; (800a7a0 <powf+0x2ac>)
 800a604:	9301      	str	r3, [sp, #4]
 800a606:	ee18 0a90 	vmov	r0, s17
 800a60a:	2300      	movs	r3, #0
 800a60c:	9308      	str	r3, [sp, #32]
 800a60e:	f7f6 f893 	bl	8000738 <__aeabi_f2d>
 800a612:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a616:	ee18 0a10 	vmov	r0, s16
 800a61a:	f7f6 f88d 	bl	8000738 <__aeabi_f2d>
 800a61e:	f994 3000 	ldrsb.w	r3, [r4]
 800a622:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a626:	b923      	cbnz	r3, 800a632 <powf+0x13e>
 800a628:	2200      	movs	r2, #0
 800a62a:	2300      	movs	r3, #0
 800a62c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a630:	e79a      	b.n	800a568 <powf+0x74>
 800a632:	495e      	ldr	r1, [pc, #376]	; (800a7ac <powf+0x2b8>)
 800a634:	2000      	movs	r0, #0
 800a636:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a63a:	2b02      	cmp	r3, #2
 800a63c:	d194      	bne.n	800a568 <powf+0x74>
 800a63e:	f7fc f995 	bl	800696c <__errno>
 800a642:	2321      	movs	r3, #33	; 0x21
 800a644:	6003      	str	r3, [r0, #0]
 800a646:	e7bc      	b.n	800a5c2 <powf+0xce>
 800a648:	f000 fc84 	bl	800af54 <finitef>
 800a64c:	4605      	mov	r5, r0
 800a64e:	2800      	cmp	r0, #0
 800a650:	d173      	bne.n	800a73a <powf+0x246>
 800a652:	eeb0 0a68 	vmov.f32	s0, s17
 800a656:	f000 fc7d 	bl	800af54 <finitef>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d06d      	beq.n	800a73a <powf+0x246>
 800a65e:	eeb0 0a48 	vmov.f32	s0, s16
 800a662:	f000 fc77 	bl	800af54 <finitef>
 800a666:	2800      	cmp	r0, #0
 800a668:	d067      	beq.n	800a73a <powf+0x246>
 800a66a:	ee18 0a90 	vmov	r0, s17
 800a66e:	f7f6 f863 	bl	8000738 <__aeabi_f2d>
 800a672:	4680      	mov	r8, r0
 800a674:	ee18 0a10 	vmov	r0, s16
 800a678:	4689      	mov	r9, r1
 800a67a:	f7f6 f85d 	bl	8000738 <__aeabi_f2d>
 800a67e:	eeb4 9a49 	vcmp.f32	s18, s18
 800a682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a686:	f994 4000 	ldrsb.w	r4, [r4]
 800a68a:	4b45      	ldr	r3, [pc, #276]	; (800a7a0 <powf+0x2ac>)
 800a68c:	d713      	bvc.n	800a6b6 <powf+0x1c2>
 800a68e:	2201      	movs	r2, #1
 800a690:	e9cd 2300 	strd	r2, r3, [sp]
 800a694:	9508      	str	r5, [sp, #32]
 800a696:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a69a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a69e:	2c00      	cmp	r4, #0
 800a6a0:	d0c2      	beq.n	800a628 <powf+0x134>
 800a6a2:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800a6a6:	ee17 0a90 	vmov	r0, s15
 800a6aa:	f7f6 f845 	bl	8000738 <__aeabi_f2d>
 800a6ae:	2c02      	cmp	r4, #2
 800a6b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a6b4:	e7c2      	b.n	800a63c <powf+0x148>
 800a6b6:	2203      	movs	r2, #3
 800a6b8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a6bc:	e9cd 2300 	strd	r2, r3, [sp]
 800a6c0:	9508      	str	r5, [sp, #32]
 800a6c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a6c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6ca:	ee28 8a27 	vmul.f32	s16, s16, s15
 800a6ce:	b9fc      	cbnz	r4, 800a710 <powf+0x21c>
 800a6d0:	4b37      	ldr	r3, [pc, #220]	; (800a7b0 <powf+0x2bc>)
 800a6d2:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800a6d6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a6e2:	d553      	bpl.n	800a78c <powf+0x298>
 800a6e4:	eeb0 0a48 	vmov.f32	s0, s16
 800a6e8:	f000 fc3e 	bl	800af68 <rintf>
 800a6ec:	eeb4 0a48 	vcmp.f32	s0, s16
 800a6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f4:	d004      	beq.n	800a700 <powf+0x20c>
 800a6f6:	4b2f      	ldr	r3, [pc, #188]	; (800a7b4 <powf+0x2c0>)
 800a6f8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a6fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a700:	f996 3000 	ldrsb.w	r3, [r6]
 800a704:	2b02      	cmp	r3, #2
 800a706:	d141      	bne.n	800a78c <powf+0x298>
 800a708:	f7fc f930 	bl	800696c <__errno>
 800a70c:	2322      	movs	r3, #34	; 0x22
 800a70e:	e799      	b.n	800a644 <powf+0x150>
 800a710:	4b29      	ldr	r3, [pc, #164]	; (800a7b8 <powf+0x2c4>)
 800a712:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800a716:	2200      	movs	r2, #0
 800a718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a71c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a720:	d5ee      	bpl.n	800a700 <powf+0x20c>
 800a722:	eeb0 0a48 	vmov.f32	s0, s16
 800a726:	f000 fc1f 	bl	800af68 <rintf>
 800a72a:	eeb4 0a48 	vcmp.f32	s0, s16
 800a72e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a732:	d0e5      	beq.n	800a700 <powf+0x20c>
 800a734:	2200      	movs	r2, #0
 800a736:	4b1d      	ldr	r3, [pc, #116]	; (800a7ac <powf+0x2b8>)
 800a738:	e7e0      	b.n	800a6fc <powf+0x208>
 800a73a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800a73e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a742:	f47f af4a 	bne.w	800a5da <powf+0xe6>
 800a746:	eeb0 0a68 	vmov.f32	s0, s17
 800a74a:	f000 fc03 	bl	800af54 <finitef>
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f af43 	beq.w	800a5da <powf+0xe6>
 800a754:	eeb0 0a48 	vmov.f32	s0, s16
 800a758:	f000 fbfc 	bl	800af54 <finitef>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	f43f af3c 	beq.w	800a5da <powf+0xe6>
 800a762:	2304      	movs	r3, #4
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	4b0e      	ldr	r3, [pc, #56]	; (800a7a0 <powf+0x2ac>)
 800a768:	9301      	str	r3, [sp, #4]
 800a76a:	ee18 0a90 	vmov	r0, s17
 800a76e:	2300      	movs	r3, #0
 800a770:	9308      	str	r3, [sp, #32]
 800a772:	f7f5 ffe1 	bl	8000738 <__aeabi_f2d>
 800a776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a77a:	ee18 0a10 	vmov	r0, s16
 800a77e:	f7f5 ffdb 	bl	8000738 <__aeabi_f2d>
 800a782:	2200      	movs	r2, #0
 800a784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a788:	2300      	movs	r3, #0
 800a78a:	e7b7      	b.n	800a6fc <powf+0x208>
 800a78c:	4668      	mov	r0, sp
 800a78e:	f000 fbd8 	bl	800af42 <matherr>
 800a792:	2800      	cmp	r0, #0
 800a794:	f47f af15 	bne.w	800a5c2 <powf+0xce>
 800a798:	e7b6      	b.n	800a708 <powf+0x214>
 800a79a:	bf00      	nop
 800a79c:	200001dc 	.word	0x200001dc
 800a7a0:	0800b5f3 	.word	0x0800b5f3
 800a7a4:	3ff00000 	.word	0x3ff00000
 800a7a8:	00000000 	.word	0x00000000
 800a7ac:	fff00000 	.word	0xfff00000
 800a7b0:	47efffff 	.word	0x47efffff
 800a7b4:	c7efffff 	.word	0xc7efffff
 800a7b8:	7ff00000 	.word	0x7ff00000

0800a7bc <sqrtf>:
 800a7bc:	b510      	push	{r4, lr}
 800a7be:	ed2d 8b02 	vpush	{d8}
 800a7c2:	b08a      	sub	sp, #40	; 0x28
 800a7c4:	eeb0 8a40 	vmov.f32	s16, s0
 800a7c8:	f000 fbb8 	bl	800af3c <__ieee754_sqrtf>
 800a7cc:	4b21      	ldr	r3, [pc, #132]	; (800a854 <sqrtf+0x98>)
 800a7ce:	f993 4000 	ldrsb.w	r4, [r3]
 800a7d2:	1c63      	adds	r3, r4, #1
 800a7d4:	d02c      	beq.n	800a830 <sqrtf+0x74>
 800a7d6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7de:	d627      	bvs.n	800a830 <sqrtf+0x74>
 800a7e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e8:	d522      	bpl.n	800a830 <sqrtf+0x74>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	4b1a      	ldr	r3, [pc, #104]	; (800a858 <sqrtf+0x9c>)
 800a7f0:	9301      	str	r3, [sp, #4]
 800a7f2:	ee18 0a10 	vmov	r0, s16
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	9308      	str	r3, [sp, #32]
 800a7fa:	f7f5 ff9d 	bl	8000738 <__aeabi_f2d>
 800a7fe:	2200      	movs	r2, #0
 800a800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a804:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a808:	2300      	movs	r3, #0
 800a80a:	b9ac      	cbnz	r4, 800a838 <sqrtf+0x7c>
 800a80c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a810:	4668      	mov	r0, sp
 800a812:	f000 fb96 	bl	800af42 <matherr>
 800a816:	b1b8      	cbz	r0, 800a848 <sqrtf+0x8c>
 800a818:	9b08      	ldr	r3, [sp, #32]
 800a81a:	b11b      	cbz	r3, 800a824 <sqrtf+0x68>
 800a81c:	f7fc f8a6 	bl	800696c <__errno>
 800a820:	9b08      	ldr	r3, [sp, #32]
 800a822:	6003      	str	r3, [r0, #0]
 800a824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a828:	f7f6 fad6 	bl	8000dd8 <__aeabi_d2f>
 800a82c:	ee00 0a10 	vmov	s0, r0
 800a830:	b00a      	add	sp, #40	; 0x28
 800a832:	ecbd 8b02 	vpop	{d8}
 800a836:	bd10      	pop	{r4, pc}
 800a838:	4610      	mov	r0, r2
 800a83a:	4619      	mov	r1, r3
 800a83c:	f7f6 f8fe 	bl	8000a3c <__aeabi_ddiv>
 800a840:	2c02      	cmp	r4, #2
 800a842:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a846:	d1e3      	bne.n	800a810 <sqrtf+0x54>
 800a848:	f7fc f890 	bl	800696c <__errno>
 800a84c:	2321      	movs	r3, #33	; 0x21
 800a84e:	6003      	str	r3, [r0, #0]
 800a850:	e7e2      	b.n	800a818 <sqrtf+0x5c>
 800a852:	bf00      	nop
 800a854:	200001dc 	.word	0x200001dc
 800a858:	0800b5f8 	.word	0x0800b5f8

0800a85c <__ieee754_sqrt>:
 800a85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a860:	4955      	ldr	r1, [pc, #340]	; (800a9b8 <__ieee754_sqrt+0x15c>)
 800a862:	ec55 4b10 	vmov	r4, r5, d0
 800a866:	43a9      	bics	r1, r5
 800a868:	462b      	mov	r3, r5
 800a86a:	462a      	mov	r2, r5
 800a86c:	d112      	bne.n	800a894 <__ieee754_sqrt+0x38>
 800a86e:	ee10 2a10 	vmov	r2, s0
 800a872:	ee10 0a10 	vmov	r0, s0
 800a876:	4629      	mov	r1, r5
 800a878:	f7f5 ffb6 	bl	80007e8 <__aeabi_dmul>
 800a87c:	4602      	mov	r2, r0
 800a87e:	460b      	mov	r3, r1
 800a880:	4620      	mov	r0, r4
 800a882:	4629      	mov	r1, r5
 800a884:	f7f5 fdfa 	bl	800047c <__adddf3>
 800a888:	4604      	mov	r4, r0
 800a88a:	460d      	mov	r5, r1
 800a88c:	ec45 4b10 	vmov	d0, r4, r5
 800a890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a894:	2d00      	cmp	r5, #0
 800a896:	ee10 0a10 	vmov	r0, s0
 800a89a:	4621      	mov	r1, r4
 800a89c:	dc0f      	bgt.n	800a8be <__ieee754_sqrt+0x62>
 800a89e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a8a2:	4330      	orrs	r0, r6
 800a8a4:	d0f2      	beq.n	800a88c <__ieee754_sqrt+0x30>
 800a8a6:	b155      	cbz	r5, 800a8be <__ieee754_sqrt+0x62>
 800a8a8:	ee10 2a10 	vmov	r2, s0
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	f7f5 fde2 	bl	8000478 <__aeabi_dsub>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	460b      	mov	r3, r1
 800a8b8:	f7f6 f8c0 	bl	8000a3c <__aeabi_ddiv>
 800a8bc:	e7e4      	b.n	800a888 <__ieee754_sqrt+0x2c>
 800a8be:	151b      	asrs	r3, r3, #20
 800a8c0:	d073      	beq.n	800a9aa <__ieee754_sqrt+0x14e>
 800a8c2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a8c6:	07dd      	lsls	r5, r3, #31
 800a8c8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a8cc:	bf48      	it	mi
 800a8ce:	0fc8      	lsrmi	r0, r1, #31
 800a8d0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a8d4:	bf44      	itt	mi
 800a8d6:	0049      	lslmi	r1, r1, #1
 800a8d8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a8dc:	2500      	movs	r5, #0
 800a8de:	1058      	asrs	r0, r3, #1
 800a8e0:	0fcb      	lsrs	r3, r1, #31
 800a8e2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a8e6:	0049      	lsls	r1, r1, #1
 800a8e8:	2316      	movs	r3, #22
 800a8ea:	462c      	mov	r4, r5
 800a8ec:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a8f0:	19a7      	adds	r7, r4, r6
 800a8f2:	4297      	cmp	r7, r2
 800a8f4:	bfde      	ittt	le
 800a8f6:	19bc      	addle	r4, r7, r6
 800a8f8:	1bd2      	suble	r2, r2, r7
 800a8fa:	19ad      	addle	r5, r5, r6
 800a8fc:	0fcf      	lsrs	r7, r1, #31
 800a8fe:	3b01      	subs	r3, #1
 800a900:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a904:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a908:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a90c:	d1f0      	bne.n	800a8f0 <__ieee754_sqrt+0x94>
 800a90e:	f04f 0c20 	mov.w	ip, #32
 800a912:	469e      	mov	lr, r3
 800a914:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a918:	42a2      	cmp	r2, r4
 800a91a:	eb06 070e 	add.w	r7, r6, lr
 800a91e:	dc02      	bgt.n	800a926 <__ieee754_sqrt+0xca>
 800a920:	d112      	bne.n	800a948 <__ieee754_sqrt+0xec>
 800a922:	428f      	cmp	r7, r1
 800a924:	d810      	bhi.n	800a948 <__ieee754_sqrt+0xec>
 800a926:	2f00      	cmp	r7, #0
 800a928:	eb07 0e06 	add.w	lr, r7, r6
 800a92c:	da42      	bge.n	800a9b4 <__ieee754_sqrt+0x158>
 800a92e:	f1be 0f00 	cmp.w	lr, #0
 800a932:	db3f      	blt.n	800a9b4 <__ieee754_sqrt+0x158>
 800a934:	f104 0801 	add.w	r8, r4, #1
 800a938:	1b12      	subs	r2, r2, r4
 800a93a:	428f      	cmp	r7, r1
 800a93c:	bf88      	it	hi
 800a93e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a942:	1bc9      	subs	r1, r1, r7
 800a944:	4433      	add	r3, r6
 800a946:	4644      	mov	r4, r8
 800a948:	0052      	lsls	r2, r2, #1
 800a94a:	f1bc 0c01 	subs.w	ip, ip, #1
 800a94e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a952:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a956:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a95a:	d1dd      	bne.n	800a918 <__ieee754_sqrt+0xbc>
 800a95c:	430a      	orrs	r2, r1
 800a95e:	d006      	beq.n	800a96e <__ieee754_sqrt+0x112>
 800a960:	1c5c      	adds	r4, r3, #1
 800a962:	bf13      	iteet	ne
 800a964:	3301      	addne	r3, #1
 800a966:	3501      	addeq	r5, #1
 800a968:	4663      	moveq	r3, ip
 800a96a:	f023 0301 	bicne.w	r3, r3, #1
 800a96e:	106a      	asrs	r2, r5, #1
 800a970:	085b      	lsrs	r3, r3, #1
 800a972:	07e9      	lsls	r1, r5, #31
 800a974:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a978:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a97c:	bf48      	it	mi
 800a97e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a982:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a986:	461c      	mov	r4, r3
 800a988:	e780      	b.n	800a88c <__ieee754_sqrt+0x30>
 800a98a:	0aca      	lsrs	r2, r1, #11
 800a98c:	3815      	subs	r0, #21
 800a98e:	0549      	lsls	r1, r1, #21
 800a990:	2a00      	cmp	r2, #0
 800a992:	d0fa      	beq.n	800a98a <__ieee754_sqrt+0x12e>
 800a994:	02d6      	lsls	r6, r2, #11
 800a996:	d50a      	bpl.n	800a9ae <__ieee754_sqrt+0x152>
 800a998:	f1c3 0420 	rsb	r4, r3, #32
 800a99c:	fa21 f404 	lsr.w	r4, r1, r4
 800a9a0:	1e5d      	subs	r5, r3, #1
 800a9a2:	4099      	lsls	r1, r3
 800a9a4:	4322      	orrs	r2, r4
 800a9a6:	1b43      	subs	r3, r0, r5
 800a9a8:	e78b      	b.n	800a8c2 <__ieee754_sqrt+0x66>
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	e7f0      	b.n	800a990 <__ieee754_sqrt+0x134>
 800a9ae:	0052      	lsls	r2, r2, #1
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	e7ef      	b.n	800a994 <__ieee754_sqrt+0x138>
 800a9b4:	46a0      	mov	r8, r4
 800a9b6:	e7bf      	b.n	800a938 <__ieee754_sqrt+0xdc>
 800a9b8:	7ff00000 	.word	0x7ff00000

0800a9bc <__ieee754_powf>:
 800a9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c0:	ee10 5a90 	vmov	r5, s1
 800a9c4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800a9c8:	ed2d 8b02 	vpush	{d8}
 800a9cc:	eeb0 8a40 	vmov.f32	s16, s0
 800a9d0:	eef0 8a60 	vmov.f32	s17, s1
 800a9d4:	f000 8293 	beq.w	800aefe <__ieee754_powf+0x542>
 800a9d8:	ee10 8a10 	vmov	r8, s0
 800a9dc:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800a9e0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a9e4:	dc06      	bgt.n	800a9f4 <__ieee754_powf+0x38>
 800a9e6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800a9ea:	dd0a      	ble.n	800aa02 <__ieee754_powf+0x46>
 800a9ec:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800a9f0:	f000 8285 	beq.w	800aefe <__ieee754_powf+0x542>
 800a9f4:	ecbd 8b02 	vpop	{d8}
 800a9f8:	48d9      	ldr	r0, [pc, #868]	; (800ad60 <__ieee754_powf+0x3a4>)
 800a9fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9fe:	f7fc be31 	b.w	8007664 <nanf>
 800aa02:	f1b8 0f00 	cmp.w	r8, #0
 800aa06:	da1d      	bge.n	800aa44 <__ieee754_powf+0x88>
 800aa08:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800aa0c:	da2c      	bge.n	800aa68 <__ieee754_powf+0xac>
 800aa0e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800aa12:	db30      	blt.n	800aa76 <__ieee754_powf+0xba>
 800aa14:	15fb      	asrs	r3, r7, #23
 800aa16:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800aa1a:	fa47 f603 	asr.w	r6, r7, r3
 800aa1e:	fa06 f303 	lsl.w	r3, r6, r3
 800aa22:	42bb      	cmp	r3, r7
 800aa24:	d127      	bne.n	800aa76 <__ieee754_powf+0xba>
 800aa26:	f006 0601 	and.w	r6, r6, #1
 800aa2a:	f1c6 0602 	rsb	r6, r6, #2
 800aa2e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800aa32:	d122      	bne.n	800aa7a <__ieee754_powf+0xbe>
 800aa34:	2d00      	cmp	r5, #0
 800aa36:	f280 8268 	bge.w	800af0a <__ieee754_powf+0x54e>
 800aa3a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800aa3e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800aa42:	e00d      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aa44:	2600      	movs	r6, #0
 800aa46:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800aa4a:	d1f0      	bne.n	800aa2e <__ieee754_powf+0x72>
 800aa4c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800aa50:	f000 8255 	beq.w	800aefe <__ieee754_powf+0x542>
 800aa54:	dd0a      	ble.n	800aa6c <__ieee754_powf+0xb0>
 800aa56:	2d00      	cmp	r5, #0
 800aa58:	f280 8254 	bge.w	800af04 <__ieee754_powf+0x548>
 800aa5c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800ad64 <__ieee754_powf+0x3a8>
 800aa60:	ecbd 8b02 	vpop	{d8}
 800aa64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa68:	2602      	movs	r6, #2
 800aa6a:	e7ec      	b.n	800aa46 <__ieee754_powf+0x8a>
 800aa6c:	2d00      	cmp	r5, #0
 800aa6e:	daf5      	bge.n	800aa5c <__ieee754_powf+0xa0>
 800aa70:	eeb1 0a68 	vneg.f32	s0, s17
 800aa74:	e7f4      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aa76:	2600      	movs	r6, #0
 800aa78:	e7d9      	b.n	800aa2e <__ieee754_powf+0x72>
 800aa7a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800aa7e:	d102      	bne.n	800aa86 <__ieee754_powf+0xca>
 800aa80:	ee28 0a08 	vmul.f32	s0, s16, s16
 800aa84:	e7ec      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aa86:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800aa8a:	eeb0 0a48 	vmov.f32	s0, s16
 800aa8e:	d108      	bne.n	800aaa2 <__ieee754_powf+0xe6>
 800aa90:	f1b8 0f00 	cmp.w	r8, #0
 800aa94:	db05      	blt.n	800aaa2 <__ieee754_powf+0xe6>
 800aa96:	ecbd 8b02 	vpop	{d8}
 800aa9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa9e:	f000 ba4d 	b.w	800af3c <__ieee754_sqrtf>
 800aaa2:	f000 fa50 	bl	800af46 <fabsf>
 800aaa6:	b124      	cbz	r4, 800aab2 <__ieee754_powf+0xf6>
 800aaa8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800aaac:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800aab0:	d117      	bne.n	800aae2 <__ieee754_powf+0x126>
 800aab2:	2d00      	cmp	r5, #0
 800aab4:	bfbc      	itt	lt
 800aab6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800aaba:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800aabe:	f1b8 0f00 	cmp.w	r8, #0
 800aac2:	dacd      	bge.n	800aa60 <__ieee754_powf+0xa4>
 800aac4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800aac8:	ea54 0306 	orrs.w	r3, r4, r6
 800aacc:	d104      	bne.n	800aad8 <__ieee754_powf+0x11c>
 800aace:	ee70 7a40 	vsub.f32	s15, s0, s0
 800aad2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800aad6:	e7c3      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aad8:	2e01      	cmp	r6, #1
 800aada:	d1c1      	bne.n	800aa60 <__ieee754_powf+0xa4>
 800aadc:	eeb1 0a40 	vneg.f32	s0, s0
 800aae0:	e7be      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aae2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800aae6:	3801      	subs	r0, #1
 800aae8:	ea56 0300 	orrs.w	r3, r6, r0
 800aaec:	d104      	bne.n	800aaf8 <__ieee754_powf+0x13c>
 800aaee:	ee38 8a48 	vsub.f32	s16, s16, s16
 800aaf2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800aaf6:	e7b3      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aaf8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800aafc:	dd6d      	ble.n	800abda <__ieee754_powf+0x21e>
 800aafe:	4b9a      	ldr	r3, [pc, #616]	; (800ad68 <__ieee754_powf+0x3ac>)
 800ab00:	429c      	cmp	r4, r3
 800ab02:	dc06      	bgt.n	800ab12 <__ieee754_powf+0x156>
 800ab04:	2d00      	cmp	r5, #0
 800ab06:	daa9      	bge.n	800aa5c <__ieee754_powf+0xa0>
 800ab08:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800ad6c <__ieee754_powf+0x3b0>
 800ab0c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ab10:	e7a6      	b.n	800aa60 <__ieee754_powf+0xa4>
 800ab12:	4b97      	ldr	r3, [pc, #604]	; (800ad70 <__ieee754_powf+0x3b4>)
 800ab14:	429c      	cmp	r4, r3
 800ab16:	dd02      	ble.n	800ab1e <__ieee754_powf+0x162>
 800ab18:	2d00      	cmp	r5, #0
 800ab1a:	dcf5      	bgt.n	800ab08 <__ieee754_powf+0x14c>
 800ab1c:	e79e      	b.n	800aa5c <__ieee754_powf+0xa0>
 800ab1e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ab22:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ab26:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800ad74 <__ieee754_powf+0x3b8>
 800ab2a:	eef1 6a40 	vneg.f32	s13, s0
 800ab2e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800ab32:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ab36:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ab3a:	eee7 7a40 	vfms.f32	s15, s14, s0
 800ab3e:	ee60 0a00 	vmul.f32	s1, s0, s0
 800ab42:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800ad78 <__ieee754_powf+0x3bc>
 800ab46:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800ab4a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800ad7c <__ieee754_powf+0x3c0>
 800ab4e:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800ab52:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ab56:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800ad80 <__ieee754_powf+0x3c4>
 800ab5a:	eeb0 6a67 	vmov.f32	s12, s15
 800ab5e:	eea0 6a07 	vfma.f32	s12, s0, s14
 800ab62:	ee16 3a10 	vmov	r3, s12
 800ab66:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ab6a:	f023 030f 	bic.w	r3, r3, #15
 800ab6e:	ee00 3a90 	vmov	s1, r3
 800ab72:	eee6 0a87 	vfma.f32	s1, s13, s14
 800ab76:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ab7a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800ab7e:	f025 050f 	bic.w	r5, r5, #15
 800ab82:	ee07 5a10 	vmov	s14, r5
 800ab86:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800ab8a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800ab8e:	ee07 3a90 	vmov	s15, r3
 800ab92:	eee7 0a27 	vfma.f32	s1, s14, s15
 800ab96:	3e01      	subs	r6, #1
 800ab98:	ea56 0200 	orrs.w	r2, r6, r0
 800ab9c:	ee07 5a10 	vmov	s14, r5
 800aba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aba4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800aba8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800abac:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800abb0:	ee17 4a10 	vmov	r4, s14
 800abb4:	bf08      	it	eq
 800abb6:	eeb0 8a40 	vmoveq.f32	s16, s0
 800abba:	2c00      	cmp	r4, #0
 800abbc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800abc0:	f340 8184 	ble.w	800aecc <__ieee754_powf+0x510>
 800abc4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800abc8:	f340 80fc 	ble.w	800adc4 <__ieee754_powf+0x408>
 800abcc:	eddf 7a67 	vldr	s15, [pc, #412]	; 800ad6c <__ieee754_powf+0x3b0>
 800abd0:	ee28 0a27 	vmul.f32	s0, s16, s15
 800abd4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800abd8:	e742      	b.n	800aa60 <__ieee754_powf+0xa4>
 800abda:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800abde:	bfbf      	itttt	lt
 800abe0:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800ad84 <__ieee754_powf+0x3c8>
 800abe4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800abe8:	f06f 0217 	mvnlt.w	r2, #23
 800abec:	ee17 4a90 	vmovlt	r4, s15
 800abf0:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800abf4:	bfa8      	it	ge
 800abf6:	2200      	movge	r2, #0
 800abf8:	3b7f      	subs	r3, #127	; 0x7f
 800abfa:	4413      	add	r3, r2
 800abfc:	4a62      	ldr	r2, [pc, #392]	; (800ad88 <__ieee754_powf+0x3cc>)
 800abfe:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800ac02:	4294      	cmp	r4, r2
 800ac04:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800ac08:	dd06      	ble.n	800ac18 <__ieee754_powf+0x25c>
 800ac0a:	4a60      	ldr	r2, [pc, #384]	; (800ad8c <__ieee754_powf+0x3d0>)
 800ac0c:	4294      	cmp	r4, r2
 800ac0e:	f340 80a5 	ble.w	800ad5c <__ieee754_powf+0x3a0>
 800ac12:	3301      	adds	r3, #1
 800ac14:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800ac18:	2400      	movs	r4, #0
 800ac1a:	4a5d      	ldr	r2, [pc, #372]	; (800ad90 <__ieee754_powf+0x3d4>)
 800ac1c:	00a7      	lsls	r7, r4, #2
 800ac1e:	443a      	add	r2, r7
 800ac20:	ee07 1a90 	vmov	s15, r1
 800ac24:	ed92 7a00 	vldr	s14, [r2]
 800ac28:	4a5a      	ldr	r2, [pc, #360]	; (800ad94 <__ieee754_powf+0x3d8>)
 800ac2a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800ac2e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800ac32:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800ac36:	1049      	asrs	r1, r1, #1
 800ac38:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800ac3c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800ac40:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800ac44:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800ac48:	ee06 1a10 	vmov	s12, r1
 800ac4c:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800ac50:	ee14 ca90 	vmov	ip, s9
 800ac54:	ea02 0c0c 	and.w	ip, r2, ip
 800ac58:	ee05 ca10 	vmov	s10, ip
 800ac5c:	eeb1 4a45 	vneg.f32	s8, s10
 800ac60:	eee4 5a06 	vfma.f32	s11, s8, s12
 800ac64:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ac68:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800ad98 <__ieee754_powf+0x3dc>
 800ac6c:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800ac70:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800ac74:	eee4 5a06 	vfma.f32	s11, s8, s12
 800ac78:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800ac7c:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800ac80:	eddf 5a46 	vldr	s11, [pc, #280]	; 800ad9c <__ieee754_powf+0x3e0>
 800ac84:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ac88:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ada0 <__ieee754_powf+0x3e4>
 800ac8c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ac90:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ad74 <__ieee754_powf+0x3b8>
 800ac94:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ac98:	eddf 5a42 	vldr	s11, [pc, #264]	; 800ada4 <__ieee754_powf+0x3e8>
 800ac9c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800aca0:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800ada8 <__ieee754_powf+0x3ec>
 800aca4:	ee75 6a24 	vadd.f32	s13, s10, s9
 800aca8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800acac:	ee66 6a86 	vmul.f32	s13, s13, s12
 800acb0:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800acb4:	eef0 7a65 	vmov.f32	s15, s11
 800acb8:	eee3 6a87 	vfma.f32	s13, s7, s14
 800acbc:	eee5 7a05 	vfma.f32	s15, s10, s10
 800acc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acc4:	ee17 1a90 	vmov	r1, s15
 800acc8:	4011      	ands	r1, r2
 800acca:	ee07 1a90 	vmov	s15, r1
 800acce:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800acd2:	eddf 5a36 	vldr	s11, [pc, #216]	; 800adac <__ieee754_powf+0x3f0>
 800acd6:	eea4 7a05 	vfma.f32	s14, s8, s10
 800acda:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800acde:	ee27 7a24 	vmul.f32	s14, s14, s9
 800ace2:	eea7 7a86 	vfma.f32	s14, s15, s12
 800ace6:	eeb0 6a47 	vmov.f32	s12, s14
 800acea:	eea5 6a27 	vfma.f32	s12, s10, s15
 800acee:	ee16 1a10 	vmov	r1, s12
 800acf2:	4011      	ands	r1, r2
 800acf4:	ee06 1a90 	vmov	s13, r1
 800acf8:	eee4 6a27 	vfma.f32	s13, s8, s15
 800acfc:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800adb0 <__ieee754_powf+0x3f4>
 800ad00:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ad04:	ee06 1a10 	vmov	s12, r1
 800ad08:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ad0c:	eddf 7a29 	vldr	s15, [pc, #164]	; 800adb4 <__ieee754_powf+0x3f8>
 800ad10:	4929      	ldr	r1, [pc, #164]	; (800adb8 <__ieee754_powf+0x3fc>)
 800ad12:	eea6 7a27 	vfma.f32	s14, s12, s15
 800ad16:	4439      	add	r1, r7
 800ad18:	edd1 7a00 	vldr	s15, [r1]
 800ad1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ad20:	ee07 3a90 	vmov	s15, r3
 800ad24:	eef0 0a47 	vmov.f32	s1, s14
 800ad28:	4b24      	ldr	r3, [pc, #144]	; (800adbc <__ieee754_powf+0x400>)
 800ad2a:	eee6 0a25 	vfma.f32	s1, s12, s11
 800ad2e:	443b      	add	r3, r7
 800ad30:	ed93 5a00 	vldr	s10, [r3]
 800ad34:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ad38:	ee70 0a85 	vadd.f32	s1, s1, s10
 800ad3c:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800ad40:	ee17 3a90 	vmov	r3, s15
 800ad44:	4013      	ands	r3, r2
 800ad46:	ee07 3a90 	vmov	s15, r3
 800ad4a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ad4e:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800ad52:	eee6 7a65 	vfms.f32	s15, s12, s11
 800ad56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad5a:	e70e      	b.n	800ab7a <__ieee754_powf+0x1be>
 800ad5c:	2401      	movs	r4, #1
 800ad5e:	e75c      	b.n	800ac1a <__ieee754_powf+0x25e>
 800ad60:	0800b4e1 	.word	0x0800b4e1
 800ad64:	00000000 	.word	0x00000000
 800ad68:	3f7ffff7 	.word	0x3f7ffff7
 800ad6c:	7149f2ca 	.word	0x7149f2ca
 800ad70:	3f800007 	.word	0x3f800007
 800ad74:	3eaaaaab 	.word	0x3eaaaaab
 800ad78:	36eca570 	.word	0x36eca570
 800ad7c:	3fb8aa3b 	.word	0x3fb8aa3b
 800ad80:	3fb8aa00 	.word	0x3fb8aa00
 800ad84:	4b800000 	.word	0x4b800000
 800ad88:	001cc471 	.word	0x001cc471
 800ad8c:	005db3d6 	.word	0x005db3d6
 800ad90:	0800b600 	.word	0x0800b600
 800ad94:	fffff000 	.word	0xfffff000
 800ad98:	3e6c3255 	.word	0x3e6c3255
 800ad9c:	3e53f142 	.word	0x3e53f142
 800ada0:	3e8ba305 	.word	0x3e8ba305
 800ada4:	3edb6db7 	.word	0x3edb6db7
 800ada8:	3f19999a 	.word	0x3f19999a
 800adac:	3f763800 	.word	0x3f763800
 800adb0:	3f76384f 	.word	0x3f76384f
 800adb4:	369dc3a0 	.word	0x369dc3a0
 800adb8:	0800b610 	.word	0x0800b610
 800adbc:	0800b608 	.word	0x0800b608
 800adc0:	3338aa3c 	.word	0x3338aa3c
 800adc4:	f040 8092 	bne.w	800aeec <__ieee754_powf+0x530>
 800adc8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800adc0 <__ieee754_powf+0x404>
 800adcc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800add0:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800add4:	eef4 6ac7 	vcmpe.f32	s13, s14
 800add8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800addc:	f73f aef6 	bgt.w	800abcc <__ieee754_powf+0x210>
 800ade0:	15db      	asrs	r3, r3, #23
 800ade2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800ade6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800adea:	4103      	asrs	r3, r0
 800adec:	4423      	add	r3, r4
 800adee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800adf2:	4947      	ldr	r1, [pc, #284]	; (800af10 <__ieee754_powf+0x554>)
 800adf4:	3a7f      	subs	r2, #127	; 0x7f
 800adf6:	4111      	asrs	r1, r2
 800adf8:	ea23 0101 	bic.w	r1, r3, r1
 800adfc:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800ae00:	ee07 1a10 	vmov	s14, r1
 800ae04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800ae08:	f1c2 0217 	rsb	r2, r2, #23
 800ae0c:	4110      	asrs	r0, r2
 800ae0e:	2c00      	cmp	r4, #0
 800ae10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae14:	bfb8      	it	lt
 800ae16:	4240      	neglt	r0, r0
 800ae18:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800ae1c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800af14 <__ieee754_powf+0x558>
 800ae20:	ee17 3a10 	vmov	r3, s14
 800ae24:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ae28:	f023 030f 	bic.w	r3, r3, #15
 800ae2c:	ee07 3a10 	vmov	s14, r3
 800ae30:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae34:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ae38:	eddf 7a37 	vldr	s15, [pc, #220]	; 800af18 <__ieee754_powf+0x55c>
 800ae3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae40:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800ae44:	eddf 6a35 	vldr	s13, [pc, #212]	; 800af1c <__ieee754_powf+0x560>
 800ae48:	eeb0 0a67 	vmov.f32	s0, s15
 800ae4c:	eea7 0a26 	vfma.f32	s0, s14, s13
 800ae50:	eeb0 6a40 	vmov.f32	s12, s0
 800ae54:	eea7 6a66 	vfms.f32	s12, s14, s13
 800ae58:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ae5c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ae60:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800af20 <__ieee754_powf+0x564>
 800ae64:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800af24 <__ieee754_powf+0x568>
 800ae68:	eea7 6a26 	vfma.f32	s12, s14, s13
 800ae6c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800af28 <__ieee754_powf+0x56c>
 800ae70:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ae74:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800af2c <__ieee754_powf+0x570>
 800ae78:	eea6 6a87 	vfma.f32	s12, s13, s14
 800ae7c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800af30 <__ieee754_powf+0x574>
 800ae80:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ae84:	eeb0 6a40 	vmov.f32	s12, s0
 800ae88:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800ae8c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ae90:	eeb0 7a46 	vmov.f32	s14, s12
 800ae94:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ae98:	ee20 6a06 	vmul.f32	s12, s0, s12
 800ae9c:	eee0 7a27 	vfma.f32	s15, s0, s15
 800aea0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800aea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aea8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800aeac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800aeb0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800aeb4:	ee10 3a10 	vmov	r3, s0
 800aeb8:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800aebc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aec0:	da1a      	bge.n	800aef8 <__ieee754_powf+0x53c>
 800aec2:	f000 f8ab 	bl	800b01c <scalbnf>
 800aec6:	ee20 0a08 	vmul.f32	s0, s0, s16
 800aeca:	e5c9      	b.n	800aa60 <__ieee754_powf+0xa4>
 800aecc:	4a19      	ldr	r2, [pc, #100]	; (800af34 <__ieee754_powf+0x578>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	dd02      	ble.n	800aed8 <__ieee754_powf+0x51c>
 800aed2:	eddf 7a19 	vldr	s15, [pc, #100]	; 800af38 <__ieee754_powf+0x57c>
 800aed6:	e67b      	b.n	800abd0 <__ieee754_powf+0x214>
 800aed8:	d108      	bne.n	800aeec <__ieee754_powf+0x530>
 800aeda:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aede:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800aee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee6:	f6ff af7b 	blt.w	800ade0 <__ieee754_powf+0x424>
 800aeea:	e7f2      	b.n	800aed2 <__ieee754_powf+0x516>
 800aeec:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800aef0:	f73f af76 	bgt.w	800ade0 <__ieee754_powf+0x424>
 800aef4:	2000      	movs	r0, #0
 800aef6:	e78f      	b.n	800ae18 <__ieee754_powf+0x45c>
 800aef8:	ee00 3a10 	vmov	s0, r3
 800aefc:	e7e3      	b.n	800aec6 <__ieee754_powf+0x50a>
 800aefe:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800af02:	e5ad      	b.n	800aa60 <__ieee754_powf+0xa4>
 800af04:	eeb0 0a68 	vmov.f32	s0, s17
 800af08:	e5aa      	b.n	800aa60 <__ieee754_powf+0xa4>
 800af0a:	eeb0 0a48 	vmov.f32	s0, s16
 800af0e:	e5a7      	b.n	800aa60 <__ieee754_powf+0xa4>
 800af10:	007fffff 	.word	0x007fffff
 800af14:	3f317218 	.word	0x3f317218
 800af18:	35bfbe8c 	.word	0x35bfbe8c
 800af1c:	3f317200 	.word	0x3f317200
 800af20:	3331bb4c 	.word	0x3331bb4c
 800af24:	b5ddea0e 	.word	0xb5ddea0e
 800af28:	388ab355 	.word	0x388ab355
 800af2c:	bb360b61 	.word	0xbb360b61
 800af30:	3e2aaaab 	.word	0x3e2aaaab
 800af34:	43160000 	.word	0x43160000
 800af38:	0da24260 	.word	0x0da24260

0800af3c <__ieee754_sqrtf>:
 800af3c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800af40:	4770      	bx	lr

0800af42 <matherr>:
 800af42:	2000      	movs	r0, #0
 800af44:	4770      	bx	lr

0800af46 <fabsf>:
 800af46:	ee10 3a10 	vmov	r3, s0
 800af4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af4e:	ee00 3a10 	vmov	s0, r3
 800af52:	4770      	bx	lr

0800af54 <finitef>:
 800af54:	ee10 3a10 	vmov	r3, s0
 800af58:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800af5c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800af60:	bfac      	ite	ge
 800af62:	2000      	movge	r0, #0
 800af64:	2001      	movlt	r0, #1
 800af66:	4770      	bx	lr

0800af68 <rintf>:
 800af68:	b513      	push	{r0, r1, r4, lr}
 800af6a:	ee10 1a10 	vmov	r1, s0
 800af6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af72:	0ddc      	lsrs	r4, r3, #23
 800af74:	3c7f      	subs	r4, #127	; 0x7f
 800af76:	2c16      	cmp	r4, #22
 800af78:	dc46      	bgt.n	800b008 <rintf+0xa0>
 800af7a:	b32b      	cbz	r3, 800afc8 <rintf+0x60>
 800af7c:	2c00      	cmp	r4, #0
 800af7e:	ee10 2a10 	vmov	r2, s0
 800af82:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800af86:	da21      	bge.n	800afcc <rintf+0x64>
 800af88:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800af8c:	425b      	negs	r3, r3
 800af8e:	4a21      	ldr	r2, [pc, #132]	; (800b014 <rintf+0xac>)
 800af90:	0a5b      	lsrs	r3, r3, #9
 800af92:	0d09      	lsrs	r1, r1, #20
 800af94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af98:	0509      	lsls	r1, r1, #20
 800af9a:	430b      	orrs	r3, r1
 800af9c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800afa0:	ee07 3a90 	vmov	s15, r3
 800afa4:	edd2 6a00 	vldr	s13, [r2]
 800afa8:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800afac:	ed8d 7a01 	vstr	s14, [sp, #4]
 800afb0:	eddd 7a01 	vldr	s15, [sp, #4]
 800afb4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800afb8:	ee17 3a90 	vmov	r3, s15
 800afbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afc0:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800afc4:	ee00 3a10 	vmov	s0, r3
 800afc8:	b002      	add	sp, #8
 800afca:	bd10      	pop	{r4, pc}
 800afcc:	4b12      	ldr	r3, [pc, #72]	; (800b018 <rintf+0xb0>)
 800afce:	4123      	asrs	r3, r4
 800afd0:	4219      	tst	r1, r3
 800afd2:	d0f9      	beq.n	800afc8 <rintf+0x60>
 800afd4:	085b      	lsrs	r3, r3, #1
 800afd6:	4219      	tst	r1, r3
 800afd8:	d006      	beq.n	800afe8 <rintf+0x80>
 800afda:	ea21 0203 	bic.w	r2, r1, r3
 800afde:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800afe2:	fa43 f404 	asr.w	r4, r3, r4
 800afe6:	4322      	orrs	r2, r4
 800afe8:	4b0a      	ldr	r3, [pc, #40]	; (800b014 <rintf+0xac>)
 800afea:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800afee:	ed90 7a00 	vldr	s14, [r0]
 800aff2:	ee07 2a90 	vmov	s15, r2
 800aff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800affa:	edcd 7a01 	vstr	s15, [sp, #4]
 800affe:	ed9d 0a01 	vldr	s0, [sp, #4]
 800b002:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b006:	e7df      	b.n	800afc8 <rintf+0x60>
 800b008:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b00c:	d3dc      	bcc.n	800afc8 <rintf+0x60>
 800b00e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b012:	e7d9      	b.n	800afc8 <rintf+0x60>
 800b014:	0800b618 	.word	0x0800b618
 800b018:	007fffff 	.word	0x007fffff

0800b01c <scalbnf>:
 800b01c:	b508      	push	{r3, lr}
 800b01e:	ee10 2a10 	vmov	r2, s0
 800b022:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800b026:	ed2d 8b02 	vpush	{d8}
 800b02a:	eef0 0a40 	vmov.f32	s1, s0
 800b02e:	d004      	beq.n	800b03a <scalbnf+0x1e>
 800b030:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b034:	d306      	bcc.n	800b044 <scalbnf+0x28>
 800b036:	ee70 0a00 	vadd.f32	s1, s0, s0
 800b03a:	ecbd 8b02 	vpop	{d8}
 800b03e:	eeb0 0a60 	vmov.f32	s0, s1
 800b042:	bd08      	pop	{r3, pc}
 800b044:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b048:	d21c      	bcs.n	800b084 <scalbnf+0x68>
 800b04a:	4b1f      	ldr	r3, [pc, #124]	; (800b0c8 <scalbnf+0xac>)
 800b04c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b0cc <scalbnf+0xb0>
 800b050:	4298      	cmp	r0, r3
 800b052:	ee60 0a27 	vmul.f32	s1, s0, s15
 800b056:	db10      	blt.n	800b07a <scalbnf+0x5e>
 800b058:	ee10 2a90 	vmov	r2, s1
 800b05c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800b060:	3b19      	subs	r3, #25
 800b062:	4403      	add	r3, r0
 800b064:	2bfe      	cmp	r3, #254	; 0xfe
 800b066:	dd0f      	ble.n	800b088 <scalbnf+0x6c>
 800b068:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800b0d0 <scalbnf+0xb4>
 800b06c:	eeb0 0a48 	vmov.f32	s0, s16
 800b070:	f000 f834 	bl	800b0dc <copysignf>
 800b074:	ee60 0a08 	vmul.f32	s1, s0, s16
 800b078:	e7df      	b.n	800b03a <scalbnf+0x1e>
 800b07a:	eddf 7a16 	vldr	s15, [pc, #88]	; 800b0d4 <scalbnf+0xb8>
 800b07e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b082:	e7da      	b.n	800b03a <scalbnf+0x1e>
 800b084:	0ddb      	lsrs	r3, r3, #23
 800b086:	e7ec      	b.n	800b062 <scalbnf+0x46>
 800b088:	2b00      	cmp	r3, #0
 800b08a:	dd06      	ble.n	800b09a <scalbnf+0x7e>
 800b08c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b090:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b094:	ee00 3a90 	vmov	s1, r3
 800b098:	e7cf      	b.n	800b03a <scalbnf+0x1e>
 800b09a:	f113 0f16 	cmn.w	r3, #22
 800b09e:	da06      	bge.n	800b0ae <scalbnf+0x92>
 800b0a0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b0a4:	4298      	cmp	r0, r3
 800b0a6:	dcdf      	bgt.n	800b068 <scalbnf+0x4c>
 800b0a8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800b0d4 <scalbnf+0xb8>
 800b0ac:	e7de      	b.n	800b06c <scalbnf+0x50>
 800b0ae:	3319      	adds	r3, #25
 800b0b0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b0b4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b0b8:	eddf 7a07 	vldr	s15, [pc, #28]	; 800b0d8 <scalbnf+0xbc>
 800b0bc:	ee07 3a10 	vmov	s14, r3
 800b0c0:	ee67 0a27 	vmul.f32	s1, s14, s15
 800b0c4:	e7b9      	b.n	800b03a <scalbnf+0x1e>
 800b0c6:	bf00      	nop
 800b0c8:	ffff3cb0 	.word	0xffff3cb0
 800b0cc:	4c000000 	.word	0x4c000000
 800b0d0:	7149f2ca 	.word	0x7149f2ca
 800b0d4:	0da24260 	.word	0x0da24260
 800b0d8:	33000000 	.word	0x33000000

0800b0dc <copysignf>:
 800b0dc:	ee10 3a10 	vmov	r3, s0
 800b0e0:	ee10 2a90 	vmov	r2, s1
 800b0e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0e8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	ee00 3a10 	vmov	s0, r3
 800b0f2:	4770      	bx	lr

0800b0f4 <_init>:
 800b0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f6:	bf00      	nop
 800b0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0fa:	bc08      	pop	{r3}
 800b0fc:	469e      	mov	lr, r3
 800b0fe:	4770      	bx	lr

0800b100 <_fini>:
 800b100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b102:	bf00      	nop
 800b104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b106:	bc08      	pop	{r3}
 800b108:	469e      	mov	lr, r3
 800b10a:	4770      	bx	lr
