`timescale 1ns/1ns
module counter_tb;
reg clk_in;
reg rst;
reg [3:0] cnt;
counter cnt1(.clk_in(clk_in), .rst(rst), .cnt(cnt));
initial
begin
	rst = 0;
	clk_in = 0;
	#130 rst = 1;
end

always #5 clk_in <= ~clk_in;
endmodule
