==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.gitsha1dcubc_check.c_ubc_check_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:09:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14743 ; free virtual = 44189
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:09:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14743 ; free virtual = 44189
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:09:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14742 ; free virtual = 44188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:09:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14742 ; free virtual = 44188
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:09:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14721 ; free virtual = 44166
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:09:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14721 ; free virtual = 44166
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ubc_check' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ubc_check' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 549 seconds; current allocated memory: 97.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 97.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ubc_check' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ubc_check/W' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ubc_check/dvmask' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ubc_check' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ubc_check/W_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ubc_check/W_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ubc_check'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 97.716 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:09:10 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14720 ; free virtual = 44166
INFO: [VHDL 208-304] Generating VHDL RTL for ubc_check.
INFO: [VLOG 209-307] Generating Verilog RTL for ubc_check.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.kittyglfwcontext.c__glfwChooseFBConfig_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.kittyglfwcontext.c__glfwChooseFBConfig_with_main.c/sol'.
