{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655078064720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655078064721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 02:54:24 2022 " "Processing started: Mon Jun 13 02:54:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655078064721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655078064721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_FSM -c FIBO_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_FSM -c FIBO_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655078064721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655078065110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm_deco/fsm_deco.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm_deco/fsm_deco.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_DECO " "Found entity 1: FSM_DECO" {  } { { "../FSM_DECO/FSM_DECO.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM_DECO/FSM_DECO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078065184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078065184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078065240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078065240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_FSM.v(5) " "Verilog HDL Declaration information at FIBO_FSM.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655078065246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_FSM " "Found entity 1: FIBO_FSM" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078065247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078065247 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "clk FIBO_FSM.v(17) " "Verilog HDL Continuous Assignment error at FIBO_FSM.v(17): object \"clk\" on left-hand side of assignment must have a net type" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 17 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1655078065247 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655078065496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 13 02:54:25 2022 " "Processing ended: Mon Jun 13 02:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655078065496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655078065496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655078065496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655078065496 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655078066200 ""}
