<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='401' type='bool'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='982' u='w' c='_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='984' u='r' c='_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='997' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='999' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1101' u='r' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1264' u='r' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1271' u='r' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1400' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1401' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1434' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1435' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<offset>22792</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='394' u='r' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='396' u='r' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
