Reading netlist file: "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\gwsynthesis\BinaryLED.vg"
Parsing netlist file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\gwsynthesis\BinaryLED.vg" completed
Processing netlist completed
Reading constraint file: "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\src\BinaryLED.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'CLK' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\pnr\BinaryLED.power.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\pnr\BinaryLED.pin.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\pnr\BinaryLED.rpt.html" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\pnr\BinaryLED.rpt.txt" completed
Generate file "D:\Work\Tang9k-FPGA\Tang-nano-9K-FPGA\src\miniproject_pract\BinaryLED\impl\pnr\BinaryLED.tr.html" completed
Thu Jun 19 17:06:08 2025

