Index: git/arch/arm/boot/dts/imx6dl-seco_A62-hdmi.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6dl-seco_A62-hdmi.dts
@@ -0,0 +1,38 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * Author: Fabio Estevam <fabio.estevam@freescale.com>
+ * Author: Ettore Chimenti <ettore.chimenti@udoo.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+/dts-v1/;
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 DualLite SBC (A62) Board";
+	compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "hdmi";
+		interface_pix_fmt = "RGB24";
+		mode_str ="1920x1080M@60";
+		default_bpp = <32>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "okay";
+	};
+};
+
+&mxcfb2 {
+	status = "disabled";
+};
+
Index: git/arch/arm/boot/dts/imx6dl-seco_A62-lvds15.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6dl-seco_A62-lvds15.dts
@@ -0,0 +1,68 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 DualLite SBC (A62) Board";
+	compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB24";
+	mode_str ="LDB-1366x768";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "disable";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <24>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-1366x768 {
+				clock-frequency = <72000000>;
+				hactive = <1368>;
+				vactive = <768>;
+				hback-porch = <93>;
+				hfront-porch = <33>;
+				vback-porch = <22>;
+				vfront-porch = <7>;
+				hsync-len = <40>;
+				vsync-len = <4>;
+			};
+		};
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1"; 
+	};
+};
Index: git/arch/arm/boot/dts/imx6dl-seco_A62-lvds7.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6dl-seco_A62-lvds7.dts
@@ -0,0 +1,64 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 DualLite SBC (A62) Board";
+	compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB666";
+	mode_str ="LDB-800x480";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "disabled";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <18>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-800x480 {
+				clock-frequency = <38000000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <56>;
+				hfront-porch = <50>;
+				vback-porch = <20>;
+				vfront-porch = <23>;
+				hsync-len = <150>;
+				vsync-len = <60>;
+			};
+		};
+	};
+};
Index: git/arch/arm/boot/dts/imx6dl-seco_A62-lvds7hdmi.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6dl-seco_A62-lvds7hdmi.dts
@@ -0,0 +1,68 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 DualLite SBC (A62) Board";
+	compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB666";
+	mode_str ="LDB-800x480";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <18>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-800x480 {
+				clock-frequency = <38000000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <56>;
+				hfront-porch = <50>;
+				vback-porch = <20>;
+				vfront-porch = <23>;
+				hsync-len = <150>;
+				vsync-len = <60>;
+			};
+		};
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1"; 
+	};
+};
Index: git/arch/arm/boot/dts/imx6dl-seco_A62.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6dl-seco_A62.dts
@@ -0,0 +1,42 @@
+/*
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6dl.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 DualLite SBC (A62) Board";
+	compatible = "fsl,imx6dl-SBC_A62", "fsl,imx6dl";
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu1-di1";
+	};
+
+	lvds-channel@1 {
+		//crtc = "ipu1-di0"; /* in use by hdmi */
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "okay";
+};
+
+
+
Index: git/arch/arm/boot/dts/imx6q-seco_A62-hdmi.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6q-seco_A62-hdmi.dts
@@ -0,0 +1,38 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * Author: Fabio Estevam <fabio.estevam@freescale.com>
+ * Author: Ettore Chimenti <ettore.chimenti@udoo.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 Quad SBC (A62) Board";
+	compatible = "fsl,imx6q-SBC_A62", "fsl,imx6q";
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "hdmi";
+		interface_pix_fmt = "RGB24";
+		mode_str ="1920x1080M@60";
+		default_bpp = <32>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "okay";
+	};
+};
+
+&mxcfb2 {
+	status = "disabled";
+};
+
Index: git/arch/arm/boot/dts/imx6q-seco_A62-lvds15.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6q-seco_A62-lvds15.dts
@@ -0,0 +1,69 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 Quad SBC (A62) Board";
+	compatible = "fsl,imx6q-SBC_A62", "fsl,imx6q";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB24";
+	mode_str ="LDB-1280P60";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "disable";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <24>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-1280P60 {
+				clock-frequency = <71000000>;
+				hactive = <1280>;
+				vactive = <800>;
+				hback-porch = <35>;
+				hfront-porch = <35>;
+				vback-porch = <4>;
+				vfront-porch = <4>;
+				hsync-len = <10>;
+				vsync-len = <2>;
+			};
+			
+		};
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1"; 
+	};
+};
Index: git/arch/arm/boot/dts/imx6q-seco_A62-lvds7.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6q-seco_A62-lvds7.dts
@@ -0,0 +1,64 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 Quad SBC (A62) Board";
+	compatible = "fsl,imx6q-SBC_A62", "fsl,imx6q";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB666";
+	mode_str ="LDB-800x480";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "disabled";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <18>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-800x480 {
+				clock-frequency = <38000000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <56>;
+				hfront-porch = <50>;
+				vback-porch = <20>;
+				vfront-porch = <23>;
+				hsync-len = <150>;
+				vsync-len = <60>;
+			};
+		};
+	};
+};
Index: git/arch/arm/boot/dts/imx6q-seco_A62-lvds7hdmi.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6q-seco_A62-lvds7hdmi.dts
@@ -0,0 +1,68 @@
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Copyright 2015 Aidilab, Srl.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 Quad SBC (A62) Board";
+	compatible = "fsl,imx6q-SBC_A62", "fsl,imx6q";
+
+	regulators {
+		reg_lcd0_pwr: regulator@3 {
+			status = "okay";
+		};
+	};
+	
+	backlight {
+		status = "okay";
+	};
+};
+
+&mxcfb1 {
+	interface_pix_fmt = "RGB666";
+	mode_str ="LDB-800x480";
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+	lvds-channel@0 {     
+		status = "okay";
+		fsl,data-width = <18>;
+		crtc = "ipu2-di0";
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: LDB-800x480 {
+				clock-frequency = <38000000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <56>;
+				hfront-porch = <50>;
+				vback-porch = <20>;
+				vfront-porch = <23>;
+				hsync-len = <150>;
+				vsync-len = <60>;
+			};
+		};
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1"; 
+	};
+};
Index: git/arch/arm/boot/dts/imx6q-seco_A62.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6q-seco_A62.dts
@@ -0,0 +1,42 @@
+/*
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include "imx6q.dtsi"
+#include "imx6qdl-seco_A62.dtsi"
+
+/ {
+	model = "SECO i.MX6 Quad SBC (A62) Board";
+	compatible = "fsl,imx6q-SBC_A62", "fsl,imx6q";
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu2-di0";
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu2-di1"; 
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&mxcfb2 {
+	status = "okay";
+};
+
+
+
Index: git/arch/arm/boot/dts/imx6qdl-seco_A62.dtsi
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6qdl-seco_A62.dtsi
@@ -0,0 +1,826 @@
+/*
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+// #include <dt-bindings/input/input.h>
+// #include <dt-bindings/seco/ectrl.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+
+
+/ {
+        aliases {
+                mmc0 = &usdhc4;   /* eMMC */ /* check an appropriate alias for eMMC and uSD on your board */ 
+		mmc1 = &usdhc3;   /* uSD */  /* or make changes in files: a62_6dq.mk and fstab.freescale for appropriate mmcblkX*/  
+                mxcfb0 = &mxcfb1;
+		mxcfb1 = &mxcfb2;
+		mxcfb2 = &mxcfb3;
+		mxcfb3 = &mxcfb4;
+		spi0 = &ecspi2;
+	};
+
+	memory {
+		reg = <0x10000000 0x40000000>;
+	};
+	
+/*  __________________________________________________________________________
+ * |_______________________________ CLOCKING _________________________________|
+ */
+
+	clocks {
+		codec_osc: anaclk2 {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <24576000>;
+		};
+	};
+
+	external_clocks {
+		clocks =  <&clks IMX6QDL_CLK_CKO2>;
+			#clock-cells = <0>;
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_usb_otg_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio3 22 0>;
+			enable-active-high;
+		};
+
+		reg_usb_h1_vbus: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "usb_h1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+		};
+
+		reg_fec_3v3: regulator@2 {
+			compatible = "regulator-fixed";
+			reg = <2>;
+			regulator-name = "fec-3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio4 10 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_lcd0_pwr: regulator@3 {
+			compatible = "regulator-fixed", "udoo,lvds-power";
+			reg = <3>;
+			regulator-name = "LCD0 POWER";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+			regulator-boot-on;
+			regulator-always-on;
+			status = "disabled";
+		};
+
+	};
+
+/*  __________________________________________________________________________
+ * |____________________________ AUDIO ALC655 ________________________________|
+ */
+    codec_alc655: codec_alc655 {
+		compatible = "realtek,alc655";
+		status     = "okay";
+	};
+
+	sound_alc655: sound_alc655 {
+		compatible     = "fsl,alc655-audio";
+		model          = "fsl,alc655-audio";
+		ssi-controller = <&ssi1>;
+		audio-codec    = <&codec_alc655>;
+		mux-int-port   = <1>;
+		mux-ext-port   = <6>;
+		status         = "okay";
+	};
+
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+	sound-hdmi {
+		compatible = "fsl,imx6q-audio-hdmi",
+			     "fsl,imx-audio-hdmi";
+		model = "imx-audio-hdmi";
+		hdmi-controller = <&hdmi_audio>;
+	};
+/*  __________________________________________________________________________
+ * |____________________________ FRAME BUFFER ________________________________|
+ */
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		mode_str = "LDB-WVGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb2: fb@1 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "hdmi";
+		interface_pix_fmt = "RGB24";
+		mode_str ="1920x1080M@60";
+		default_bpp = <24>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};	
+
+	mxcfb3: fb@2 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "lcd";
+		interface_pix_fmt = "RGB565";
+		mode_str ="CLAA-WVGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb4: fb@3 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 50000>;
+		brightness-levels = <
+			0  /*1  2  3  4  5  6*/  7  8  9
+			10 11 12 13 14 15 16 17 18 19
+			20 21 22 23 24 25 26 27 28 29
+			30 31 32 33 34 35 36 37 38 39
+			40 41 42 43 44 45 46 47 48 49
+			50 51 52 53 54 55 56 57 58 59
+			60 61 62 63 64 65 66 67 68 69
+			70 71 72 73 74 75 76 77 78 79
+			80 81 82 83 84 85 86 87 88 89
+			90 91 92 93 94 95 96 97 98 99
+			100
+			>;
+		default-brightness-level = <94>;
+		enable-gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	v4l2_cap_0 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <0>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l2_cap_1 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <1>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l2_out {
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	/*mipi_dsi_reset: mipi-dsi-reset {
+		compatible = "gpio-reset";
+		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
+		reset-delay-us = <50>; 
+		#reset-cells = <0>;
+	};*/
+	
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
+			  <&clks IMX6QDL_PLL4_BYPASS>,
+			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
+
+	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
+				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
+	assigned-clock-rates = <0>, <0>, <24576000>;
+};
+
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                    IOMUX                                 |
+ * |__________________________________________________________________________|
+ */
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6qdl-A62 {
+
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12    	0x80000000	/*USB-HUB reset*/				
+				
+				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16   	0x80000000	/*GPIO*/
+				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17   	0x80000000	/*GPIO*/
+				MX6QDL_PAD_SD1_CMD__GPIO1_IO18	  	0x80000000	/*GPIO*/
+				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19   	0x80000000	/*GPIO*/
+				MX6QDL_PAD_SD1_CLK__GPIO1_IO20	  	0x80000000	/*GPIO*/
+				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21   	0x80000000	/*GPIO*/
+				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14  	0x80000000	/*GPIO*/
+
+				MX6QDL_PAD_NANDF_D4__GPIO2_IO04	  	0x80000000	/* ON_OFF */
+				MX6QDL_PAD_NANDF_D3__GPIO2_IO03   	0x80000000      /* POWER ON */
+				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 	0x80000000	/*GPIO*/
+				MX6QDL_PAD_GPIO_18__GPIO7_IO13	  	0x80000000	/*GPIO*/
+				MX6QDL_PAD_GPIO_19__GPIO4_IO05	  	0x80000000	/*GPIO*/				
+				//MX6QDL_PAD_GPIO_7__GPIO1_IO07	  	0x80000000	/*FLEXCAN1 TX*/
+				//MX6QDL_PAD_GPIO_8__GPIO1_IO08	  	0x80000000      /*FLEXCAN1 RX*/
+
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00     	0x80000000    	/* EXP_GPIO_27  */
+				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22  	0x80000000    	/* EXP_GPIO_28  */
+				//MX6QDL_PAD_SD2_DAT2__GPIO1_IO13   	0x80000000      /* touch interrupt */
+				//MX6QDL_PAD_SD2_DAT0__GPIO1_IO15   	0x80000000      /* touch reset */
+				MX6QDL_PAD_KEY_COL2__GPIO4_IO10   	0x80000000      /* Ethernet Power on */
+
+				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 	0x1f071      /* Camera Power Enable */
+				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 	0x1f071	/* Camera Reset */
+				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1			0x130b0		// CSI master clock (CN11)
+
+				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11  	0x80000000    	/* SATA led activity */ 	
+				MX6QDL_PAD_EIM_A25__GPIO5_IO02    	0x80000000     	/* HDMI - check */
+				//MX6QDL_PAD_EIM_D30__USB_H1_OC     	0x80000000     	/*USB Over Current*/
+				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x80000000     	/*WIFI Tx antenna enable*/	
+				
+			>;
+		};
+/*  __________________________________________________________________________
+ * |________________________________ PWM ____________________________________|
+ */
+		pinctrl_pwm_bl: pwm_blgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT		0x1b0b1
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02     	0x80000000   /*panel ON*/
+				MX6QDL_PAD_GPIO_4__GPIO1_IO04     	0x80000000   /*BL ON*/
+			>;
+		};
+
+/*  __________________________________________________________________________
+ * |________________________________ UART ____________________________________|
+ */
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1   
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1   
+			>;
+		};
+		/* UART5 */
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	     0x1b0b1
+				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	     0x1b0b1
+			>;
+		};
+
+
+/*  __________________________________________________________________________
+ * |_________________________________ I2C ____________________________________|
+ */
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D21__I2C1_SCL                0x4001b8b1
+				MX6QDL_PAD_EIM_D28__I2C1_SDA                0x4001b8b1
+			 >;
+		};
+		
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
+			>;
+		};
+		
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
+				MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1
+			>;
+		};
+/*  __________________________________________________________________________
+* |________________________________ TOUCH ___________________________________|
+*/
+		pinctrl_gt928: gt928grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13              0x80000000		// Touch Interrupt
+				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15              0x80000000		// Touch Reset
+                        >;
+ 		};
+/*  __________________________________________________________________________
+ * |_________________________________ SPI ____________________________________|
+ */
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
+				
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1  
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1  
+				/*  CS SPI 1  */
+				MX6QDL_PAD_EIM_EB2__GPIO2_IO30          0x80000000  
+
+			>;
+		};
+		
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_OE__ECSPI2_MISO           0x100b1
+				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI          0x100b1
+				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK          0x100b1
+				/*  CS SPI 2  */
+				MX6QDL_PAD_EIM_D29__GPIO3_IO29           0x80000000
+
+			>;
+		};
+		
+		pinctrl_ecspi3: ecspi3grp {
+			fsl,pins = <
+			        MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO      0x100b1
+				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI      0x100b1
+				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK      0x100b1
+				/*  CS SPI 2  */
+				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x80000000
+			>;
+		};
+/*  __________________________________________________________________________
+ * |________________________________ USDHC ___________________________________|
+ */
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
+				MX6QDL_PAD_NANDF_D5__GPIO2_IO05         0x17059  
+			>;
+		};
+
+		pinctrl_usdhc4: usdhc4grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
+				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
+				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
+				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
+				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
+				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
+				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
+				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
+				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
+				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07         0x1f071 
+			>;
+		};
+
+
+/*  __________________________________________________________________________
+ * |______________________________ ETHERNET __________________________________|
+ */
+		pinctrl_enet: enetgrp {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO              0x1b0b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC                0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0              0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1              0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2              0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3              0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL        0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0              0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1              0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2              0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3              0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL        0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC              0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC	             0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK         0x1b0b0
+
+				/*  Phy Interrupt  */
+				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28            0x1f071
+				/*  ENET RESET */
+				MX6QDL_PAD_EIM_D23__GPIO3_IO23               0x1f071
+			>;
+		};
+
+/*  __________________________________________________________________________
+ * |__________________________________ USB ___________________________________|
+ */
+		pinctrl_usbh1: usbh1grp {
+			fsl,pins = <
+				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2         0x130b0
+			>;
+		};
+
+		pinctrl_usbotg: usbotggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_1__USB_OTG_ID 		0x17059
+			>;
+		};
+
+/*  __________________________________________________________________________
+ * |_____________________________ AUDIO AC97 _________________________________|
+ */
+		ac97link_running: ac97link_runninggrp {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
+				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
+				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
+				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
+			 >;
+		};
+
+		ac97link_reset: ac97link_resetgrp {
+			fsl,pins = <
+				/*  AUD_SYNC  */
+				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x1f071
+				/*  AUD_SDO  */
+				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18              0x1f071
+				/*  RESET  */
+				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
+			>;
+		};
+
+		ac97link_warm_reset: ac97link_warm_resetgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x80000000
+			>;
+		};
+
+
+		pinctrl_audmux: audmuxgrp {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
+				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
+				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
+				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
+				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
+			>;
+		};
+
+/*  __________________________________________________________________________
+ * |________________________________ CAN ___________________________________|
+ */
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x80000000
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x80000000
+			>;
+		};
+	};
+};
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                    UART                                  |
+ * |__________________________________________________________________________|
+ */
+
+&uart5 {
+	pinctrl-names  = "default";
+	pinctrl-0      = <&pinctrl_uart5>;
+	status         = "okay";
+};
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                   USDHC                                  |
+ * |__________________________________________________________________________|
+ */
+
+&usdhc3 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc3>;
+        cd-gpios = <&gpio7 0 0>;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        no-1-8-v;
+        status = "okay";
+};
+
+&usdhc4 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc4>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        status = "okay";
+};
+
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                            SPI INTERFACE/DEVICE                          |
+ * |__________________________________________________________________________|
+ */
+&ecspi1 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio2 30 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1>;
+	status = "okay";
+
+
+	flash: m25p80@0 {
+	
+		#address-cells = <1>;
+		#size-cells = <0>;
+ 
+		compatible = "spansion,s25fl208k";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+
+		partition@0 {
+			label = "bootloader";
+			reg = <0x00000000 0x00004000>;
+		};
+       };
+
+
+};
+
+&ecspi2 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 29  0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2>;
+	status = "okay";
+	spidev0: spi@0 {
+		compatible = "spidev";
+		reg = <0>;
+		spi-max-frequency = <2000000>;
+	};
+};
+
+
+&ecspi3 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio4 24  0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3>;
+	status = "okay";
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                            I2C INTERFACE/DEVICE                          |
+ * |__________________________________________________________________________|
+ */
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>; 
+	status = "okay";
+	
+	hdmi: edid@50 {
+		compatible = "fsl,imx6-hdmi-i2c";
+		reg = <0x50>;
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "okay";
+
+	ov5640_mipi: ov5640_mipi@3c {
+		compatible = "ovti,ov5640_mipi";
+		reg = <0x3c>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
+		clock-names = "csi_mclk";
+		pwn-gpios = <&gpio6 4 GPIO_ACTIVE_LOW>;
+		rst-gpios = <&gpio6 5 GPIO_ACTIVE_HIGH>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+	};
+
+	//touchscreen@55 {
+ 		//compatible = "sitronix,st1232";
+ 		//reg = <0x55>;
+                //pinctrl-names    = "default";
+		//pinctrl-0        = <&pinctrl_st1232>;
+ 		//interrupt-parent = <&gpio1>;
+ 		//interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
+ 		//gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+ 	//};
+        gt928@5d {
+		compatible       = "goodix,gt928";
+		reg              = <0x5d>;
+                touchscreen-inverted-y;
+		pinctrl-names    = "default";
+		pinctrl-0        = <&pinctrl_gt928>;
+		interrupt-parent = <&gpio1>;
+		interrupts       = <13 IRQ_TYPE_LEVEL_LOW>;
+		irq-gpio         = <&gpio1 13 GPIO_ACTIVE_LOW>;
+		reset-gpio       = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	};
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                     USB                                  |
+ * |__________________________________________________________________________|
+ */
+&usbh1 {	
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbh1>;
+        clocks = <&clks 201>;
+	clock-names = "phy";
+	vbus-supply = <&reg_usb_h1_vbus>;
+	status = "okay";
+};
+
+&usbotg {	
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg>;
+	vbus-supply = <&reg_usb_otg_vbus>;
+	disable-over-current;
+	status = "okay";
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                  ETHERNET                                |
+ * |__________________________________________________________________________|
+ */
+&fec {
+	status = "okay";
+	pinctrl-names = "default"; 
+	pinctrl-0 = <&pinctrl_enet>;
+	phy-mode = "rgmii";
+	phy-supply = <&reg_fec_3v3>;
+	phy-reset-gpios = <&gpio3 23 0>;
+	phy-reset-duration = <10>;
+	fsl,magic-packet;
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                 VIDEO OUTPUT                             |
+ * |__________________________________________________________________________|
+ */
+&hdmi_audio {
+	status = "okay";
+};
+
+&hdmi_core {
+	ipu_id = <0>;
+	disp_id = <0>;
+	status = "okay";
+};
+
+&hdmi_video {
+	fsl,phy_reg_vlev = <0x0294>;
+	fsl,phy_reg_cksymtx = <0x800d>;
+	status = "okay";
+};
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                    AUDIO                                 |
+ * |__________________________________________________________________________|
+ */
+&ssi1 {
+	fsl,mode      = "ac97-slave";
+	pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
+	pinctrl-0     = <&ac97link_running>;
+	pinctrl-1     = <&ac97link_running>;
+	pinctrl-2     = <&ac97link_reset>;
+	pinctrl-3     = <&ac97link_warm_reset>;
+	/* sync, sdata (output), reset */
+	ac97-gpios    = <&gpio4 19 0 &gpio4 18 0 &gpio2 31 0>;
+	status        = "okay";
+};
+
+&audmux {
+	status = "okay";
+};
+
+&mipi_csi {
+   status = "okay";
+   ipu_id = <0>;
+   csi_id = <0>;
+   v_channel = <0>;
+   lanes = <2>;
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm_bl>;
+	status = "okay";
+};
+
+/*  __________________________________________________________________________
+ * |__________________________________CAN________________________________________|
+ */
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                 VIDEO OUTPUT                             |
+ * |__________________________________________________________________________|
+ */
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		reg = <0>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		status = "okay";
+		primary;
+	};
+
+	lvds-channel@1 {
+		reg = <1>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		status = "disabled";
+	};
+
+};
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
+
+
Index: git/arch/arm/boot/dts/imx6sx-seco-b08-lcdif.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6sx-seco-b08-lcdif.dts
@@ -0,0 +1,14 @@
+/*
+* Author: Giuseppe Pagano <giuseppe.pagano@seco.com>
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 as
+* published by the Free Software Foundation.
+*
+*
+*/
+
+/dts-v1/;
+
+#include "imx6sx-seco-b08.dtsi" 
+#include "imx6sx-seco-b08-lcdif.dtsi"
Index: git/arch/arm/boot/dts/imx6sx-seco-b08-lcdif.dtsi
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6sx-seco-b08-lcdif.dtsi
@@ -0,0 +1,43 @@
+/*
+ * Copyright (C) 2016 Seco s.r.l.
+ * Author: Giuseppe Pagano <giuseppe.pagano@seco.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+&lcdif1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_lcdif_dat_0
+        &pinctrl_lcdif_ctrl_0>;
+        lcd-supply = <&vgen5_reg>;
+        display = <&display0>;
+        status = "okay";
+
+        display0: display {
+                bits-per-pixel = <32>;
+                bus-width = <24>;
+
+                display-timings {
+                        native-mode = <&timing0>;
+                        timing0: timing0 {
+                                clock-frequency = <38000000>;
+                                hactive = <800>;
+                                vactive = <480>;
+                                hback-porch = <56>;
+                                hfront-porch = <50>;
+                                vback-porch = <20>;
+                                vfront-porch = <53>;
+                                hsync-len = <180>;
+                                vsync-len = <30>;
+
+                                hsync-active = <0>;
+                                vsync-active = <1>;
+                                de-active = <1>;
+                                pixelclk-active = <0>;
+                        };
+                };
+        };
+};
+
Index: git/arch/arm/boot/dts/imx6sx-seco-b08-lvds7.dts
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6sx-seco-b08-lvds7.dts
@@ -0,0 +1,16 @@
+/*
+* Author: Giuseppe Pagano <giuseppe.pagano@seco.com>
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 as
+* published by the Free Software Foundation.
+*
+*
+*/
+
+/dts-v1/;
+
+// #include "imx6sx-udoo-neo.dtsi" 
+#include "imx6sx-seco-b08.dtsi" 
+// #include "imx6sx-seco-b08-externalpins.dtsi"                                     
+#include "imx6sx-seco-b08-lvds7.dtsi"
Index: git/arch/arm/boot/dts/imx6sx-seco-b08-lvds7.dtsi
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6sx-seco-b08-lvds7.dtsi
@@ -0,0 +1,82 @@
+/*
+ * Copyright (C) 2015 Jasbir Matharu
+ * Author: Giuseppe Pagano <giuseppe.pagano@seco.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+// / {
+//         regulators {
+//                reg_lcd_bl: lcd_bl {
+//                        status = "okay";
+//                };
+//
+//		reg_lcd_panel_on: lcd_pon {
+//			status = "okay";
+//		};
+//         };
+// };
+
+&lcdif2 {
+	display = <&display1>;
+	disp-dev = "ldb";
+	lcd-supply = <&reg_lcd_panel_on>;
+	status = "okay";
+
+	display1: display {
+		bits-per-pixel = <16>;
+		bus-width = <18>;
+	};
+};
+
+//	lcd-supply = <&reg_lcd_bl
+//                      &reg_lcd_panel_on>;
+
+&ldb {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ldb_0>;
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		crtc = "lcdif2";
+		status = "okay";
+		
+		display-timings {
+			native-mode = <&timing2>;
+			timing2: LDB-WVGA {
+				clock-frequency = <33660000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <56>;
+				hfront-porch = <50>;
+				vback-porch = <23>;
+				vfront-porch = <20>;
+				hsync-len = <150>;
+				vsync-len = <2>;
+			};
+		};
+	};
+};
+
+&i2c1 {
+	touchscreen: st1232@55 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_st1232>;
+		compatible = "sitronix,st1232";
+		reg = <0x55>;
+		interrupt-parent = <&gpio6>;
+		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
+		gpios = <&gpio6 5 GPIO_ACTIVE_LOW>;
+	};
+};
+
+
+&dcic2 {
+	dcic_id = <1>;
+	dcic_mux = "dcic-lvds";
+	status = "okay";
+};
Index: git/arch/arm/boot/dts/imx6sx-seco-b08.dtsi
===================================================================
--- /dev/null
+++ git/arch/arm/boot/dts/imx6sx-seco-b08.dtsi
@@ -0,0 +1,917 @@
+/*
+ * Copyright (C) 2016 Seco s.r.l.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+
+#include <dt-bindings/gpio/gpio.h>
+#include "imx6sx.dtsi"
+
+
+/ {
+	model = "SECO B08 (based on iMX.6 SoloX)";
+	compatible = "fsl,imx6sx-seco-b08", "fsl,imx6sx-sdb", "fsl,imx6sx";
+
+	memory {
+		linux,usable-memory = <0x80000000 0x3f800000>;
+		reg = <0x80000000 0x40000000>;
+	};
+	
+	aliases {
+		mmc0 = &usdhc2;
+		mmc1 = &usdhc4;
+		mmc2 = &usdhc3;
+	};
+
+	pxp_v4l2_out {
+		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
+		status = "disabled";
+	};
+
+	regulators {
+		compatible = "simple-bus";
+
+		reg_vref_3v3: regulator@0 {
+			compatible = "regulator-fixed";
+			regulator-name = "vref-3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+
+		reg_psu_5v: psu_5v0 {
+			compatible = "regulator-fixed";
+			regulator-name = "PSU-5V0";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-boot-on;
+		};
+
+		reg_usb_otg1_vbus: usb_otg1_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg2_vbus: usb_otg2_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg2_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio4 12 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg3_vbus: usb_otg3_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg3_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio4 8 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+			regulator-boot-on;
+		};
+
+		reg_usb_otg4_vbus: usb_otg4_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg4_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio4 9 1>;
+			enable-active-high;
+			regulator-boot-on;
+		};
+
+	        reg_lcd_panel_on: lcd_pon {
+			compatible = "regulator-fixed";
+			regulator-name = "LCD PANEL_ON";
+                	gpio = <&gpio4 18 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+        	};
+
+		vmmc_usd: fixedregulator@1 {
+			compatible = "regulator-fixed";
+			regulator-name = "vmmc_uSD";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio6 1 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		wlan_en_reg: fixedregulator@2 {
+			compatible = "regulator-fixed";
+			regulator-name = "wlan-en-regulator";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+
+			/* WLAN_EN GPIO for this board - KEY_COL2  Bank2, pin12 */
+			gpio = <&gpio2 12 GPIO_ACTIVE_LOW>;
+			/* WLAN card specific delay */
+			startup-delay-us = <70000>;
+			enable-active-high;
+		};
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		led0: led0 {
+			label = "led0";
+			gpios = <&gpio6 0 0>;
+			default-state = "off";
+			linux,default-trigger = "mmc0";
+		};
+
+	};
+
+        backlight_lcd {
+                compatible = "gpio-backlight";
+                gpios = <&gpio6 3 GPIO_ACTIVE_HIGH>;
+                default-on;
+                status = "okay";
+        };
+
+// sii902x_reset: gpio-reset {
+//         compatible = "gpio-reset";
+//         reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
+//         reset-delay-us = <10000>;
+//         initially-in-reset;
+//         #reset-cells = <0>;
+// };
+
+	emmc_reset: gpio-reset {
+		compatible = "gpio-reset";
+		gpios = "eMMC RESET_N";
+		gpio = <&gpio6 22 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	kim {
+	        compatible = "kim";
+	        nshutdown_gpio = <49>;  // GPIO2_17 The wl8 driver expects gpio to be an integer, so gpio2_17 is (2-1)*32+17=49
+	        dev_name = "/dev/ttymxc2";
+	        flow_cntrl = <1>;
+	        baud_rate = <921600>;
+	};
+
+	/*btwilink {
+	        compatible = "btwilink";
+	};*/
+
+        sound-spdif {
+                compatible = "fsl,imx-audio-spdif";
+                model = "imx-spdif";
+                spdif-controller = <&spdif>;
+                spdif-out;
+                status = "disabled";
+        };
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6x-seco-b08 {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6SX_PAD_NAND_RE_B__GPIO4_IO_12	0x80000000 // USB_VCC_SW_J3
+				MX6SX_PAD_QSPI1A_DATA0__USB_OTG2_OC	0x17059	   // USB_VCC_SW_J3_OC
+
+				MX6SX_PAD_NAND_DATA04__GPIO4_IO_8	0x80000000 // USB_VCC_SW_J5_hub_port1
+				MX6SX_PAD_NAND_DATA05__GPIO4_IO_9	0x80000000 // USB_VCC_SW_J4_hub_port2
+				MX6SX_PAD_KEY_COL1__GPIO2_IO_11		0x80000000 // HUB USB INT
+				MX6SX_PAD_KEY_COL3__GPIO2_IO_13		0x80000000 // HUB USB RESET
+				
+				MX6SX_PAD_NAND_DATA06__GPIO4_IO_10	0x80000000 // INT1_FXOS8700CQ
+				MX6SX_PAD_NAND_DATA07__GPIO4_IO_11	0x80000000 // INT2_FXOS8700CQ
+				MX6SX_PAD_QSPI1B_DATA2__GPIO4_IO_26 	0x80000000 // INT3_FXAS21002CQR1
+				
+				MX6SX_PAD_NAND_WE_B__GPIO4_IO_14	0x80000000 // ALERT#
+
+				MX6SX_PAD_CSI_DATA02__GPIO1_IO_16       0x80000000 // GPIO 19 EXT
+				MX6SX_PAD_CSI_DATA03__GPIO1_IO_17       0x80000000 // GPIO 20 EXT
+
+				MX6SX_PAD_SD1_CLK__GPIO6_IO_0       	0x80000000 // LED
+
+				MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24	0x80000000	// {{external-gpio-23}}	
+
+			>;
+		};
+//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16   0x8000E038
+//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
+
+                pinctrl_audmux: audmuxgrp {
+                        fsl,pins = <
+				MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD		0x130b0		// {{external-gpio-24}}
+				MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD		0x120b0		// {{external-gpio-25}}
+				MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC		0x130b0		// {{external-gpio-26}}
+				MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS		0x130b0		// {{external-gpio-27}}
+                        >;
+                };
+
+                pinctrl_flexcan1: flexcan1grp {
+                        fsl,pins = <
+                                MX6SX_PAD_QSPI1B_DQS__CAN1_TX           0x80000000
+                                MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX         0x80000000
+                        >;
+                };
+
+                pinctrl_flexcan2: flexcan2grp {
+                        fsl,pins = <
+                                MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX         0x80000000
+                                MX6SX_PAD_QSPI1A_DQS__CAN2_TX           0x80000000
+                        >;
+                };
+
+
+		pinctrl_uart1: uart1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO04__UART1_TX          0x1b0b1
+				MX6SX_PAD_GPIO1_IO05__UART1_RX          0x1b0b1
+			>;
+		};
+
+		pinctrl_uart2: uart2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO07__UART2_RX          0x1b0b1
+				MX6SX_PAD_GPIO1_IO06__UART2_TX          0x1b0b1
+			>;
+		};
+
+		pinctrl_uart6: uart6grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_DATA07__UART6_CTS_B       0x1b0b1
+				MX6SX_PAD_CSI_DATA06__UART6_RTS_B       0x1b0b1
+				MX6SX_PAD_CSI_DATA05__UART6_TX          0x1b0b1
+				MX6SX_PAD_CSI_DATA04__UART6_RX          0x1b0b1
+			>;
+		};
+
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_CSI_MCLK__OSC32K_32K_OUT	0x10059
+				MX6SX_PAD_SD3_DATA4__UART3_RX		0x13059
+				MX6SX_PAD_SD3_DATA5__UART3_TX		0x13059
+				MX6SX_PAD_SD3_DATA6__UART3_RTS_B	0x13059
+				MX6SX_PAD_SD3_DATA7__UART3_CTS_B	0x13059
+				MX6SX_PAD_KEY_ROW2__GPIO2_IO_17		0x15059
+			>;
+		};
+
+		pinctrl_usbotg1_1: usbotg1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9	0x80000000 // USB_VCC_SW_J2
+				MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC	0x17059  // USB_VCC_SW_J2_OC
+				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	0x17059
+			>;
+		};
+
+                pinctrl_ecspi3_1: ecspi3grp-1 {
+                        fsl,pins = <
+                                MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK 	0x100b1
+                                MX6SX_PAD_QSPI1B_SS0_B__ECSPI3_SS0	0x100b1
+                                MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI	0x100b1
+                                MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO	0x100b1
+                        >;
+                };
+
+                pinctrl_ecspi5_1: ecspi5grp-1 {
+                        fsl,pins = <
+                                MX6SX_PAD_NAND_DATA00__ECSPI5_MISO 	0x100b1
+                                MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI	0x100b1
+                                MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK	0x100b1
+                                MX6SX_PAD_NAND_DATA03__ECSPI5_SS0	0x100b1
+                        >;
+                };
+
+		pinctrl_enet1_1: enet1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO        0xa0b1
+				MX6SX_PAD_ENET1_MDC__ENET1_MDC          0xa0b1
+				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0   0xa0b1
+				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1   0xa0b1
+				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN    0xa0b1
+				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER   	0x3081
+				MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x3081
+				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0   0x3081
+				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1   0x3081
+                                MX6SX_PAD_ENET1_CRS__GPIO2_IO_1         0x80000000
+				MX6SX_PAD_KEY_COL0__GPIO2_IO_10		0x80000000
+				MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	0x91
+			>;
+		};
+
+//				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
+		pinctrl_enet1_2: enet1grp-2 {
+			fsl,pins = <
+                                MX6SX_PAD_RGMII1_RX_CTL__GPIO5_IO_4   0x80000000
+			>;
+		};
+
+		pinctrl_enet1_3: enet1grp-3 {
+			fsl,pins = <
+				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN    0x3081
+			>;
+		};
+
+		pinctrl_enet2_1: enet2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0   0xa0b1
+				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1   0xa0b1
+				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN    0xa0b1
+				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER   	0x3081
+				MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x3081
+				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0   0x3081
+				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1   0x3081
+                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
+				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15		0x80000000
+			>;
+		};
+//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16    0x80000000
+
+		pinctrl_enet2_2: enet2grp-2 {
+			fsl,pins = <
+                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16    0x80000000
+			>;
+		};
+
+		pinctrl_enet2_3: enet2grp-3 {
+			fsl,pins = <
+				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
+			>;
+		};
+
+//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
+//                                MX6SX_PAD_ENET1_COL__GPIO2_IO_0         0x80000000
+//				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
+//				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN    0x3081
+//                                MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16   0x80000000
+
+		pinctrl_usdhc2_1: usdhc2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x17059
+				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10059
+				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17059
+				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17059
+				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17059
+				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17059
+				MX6SX_PAD_SD1_CMD__GPIO6_IO_1       	0x80000000 // uSD USDHC2 PWR
+				MX6SX_PAD_SD1_DATA0__GPIO6_IO_2     	0x80000000 // uSD USDHC2 CD
+			>;
+		};
+
+		pinctrl_usdhc3_wifi: usdhc3grp-wifi {
+			fsl,pins = <
+				MX6SX_PAD_SD3_CMD__USDHC3_CMD		0x17069
+				MX6SX_PAD_SD3_CLK__USDHC3_CLK		0x10069
+				MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	0x17069
+				MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	0x17069
+				MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	0x17069
+				MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	0x17069
+				MX6SX_PAD_KEY_COL2__GPIO2_IO_12		0x80000000
+				MX6SX_PAD_KEY_ROW1__GPIO2_IO_16		0x80000000
+			>;
+		};
+
+		pinctrl_usdhc4_emmc: usdhc4grp-emmc {
+			fsl,pins = <
+				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x17069
+				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x10069
+				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x17069
+				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x17069
+				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x17069
+				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x17069
+				MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	0x17069
+				MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	0x17069
+				MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	0x17069
+				MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	0x17069
+				MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22	0x80000000
+			>;
+		};
+//				MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	0x17069
+
+		pinctrl_i2c1_1: i2c1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO01__I2C1_SDA          0x4001b8b1
+				MX6SX_PAD_GPIO1_IO00__I2C1_SCL          0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c2_1: i2c2grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO03__I2C2_SDA          0x4001b8b1
+				MX6SX_PAD_GPIO1_IO02__I2C2_SCL          0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c3_2: i2c3grp-2 {
+			fsl,pins = <
+				MX6SX_PAD_KEY_ROW4__I2C3_SDA            0x4001b8b1
+				MX6SX_PAD_KEY_COL4__I2C3_SCL            0x4001b8b1
+			>;
+		};
+
+		pinctrl_lcdif_dat_0: lcdifdatgrp {
+			fsl,pins = <
+				MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22 0x4001b0b0
+				MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23 0x4001b0b0
+			>;
+		};
+
+		pinctrl_usbh_1: usbhgrp-1 {
+			fsl,pins = <
+				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40013030
+				MX6SX_PAD_USB_H_DATA__USB_H_DATA 	0x40013030
+			>;
+		};
+
+		pinctrl_usbh_2: usbhgrp-2 {
+			fsl,pins = <
+				MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	0x40017030
+			>;
+		};
+
+		pinctrl_lcdif_ctrl_0: lcdifctrlgrp {
+			fsl,pins = <
+				MX6SX_PAD_LCD1_CLK__LCDIF1_CLK	0x4001b0b0
+				MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE 0x4001b0b0
+				MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC 0x4001b0b0
+				MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC 0x4001b0b0
+				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27  0x80000000
+			>;
+		};
+
+		pinctrl_ldb_0: ldbctrlgrp-0 {
+			fsl,pins = <
+				MX6SX_PAD_SD1_DATA1__GPIO6_IO_3  	0x80000000	// BL_ON
+				MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18	0x80000000	// PANEL_ON
+			>;
+		};
+
+		pinctrl_rbg_lcd: rgblcdgrp-0 {
+			fsl,pins = <
+				MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22  	0x80000000	// RGB_VGH_ON
+				MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21	0x80000000	// RGB_PANEL_ON
+			>;
+		};
+
+		pinctrl_qspi2_1: qspi2grp_1 {
+			fsl,pins = <
+				MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0	0x70f1
+				MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1  0x70f1
+				MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2	0x70f1
+				MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3	0x70f1
+				MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK	0x70f1
+				MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B	0x70f1
+			>;
+		};
+
+                pinctrl_rtc_1: rtcgrp-1 {
+                        fsl,pins = <
+                                MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19     0x80000000      // RTC_INT
+                        >;
+                };
+
+		pinctrl_spdif_1: spdif1grp-1 {
+			fsl,pins = <
+				MX6SX_PAD_GPIO1_IO11__SPDIF_IN		0x1b0b0
+				MX6SX_PAD_GPIO1_IO12__SPDIF_OUT		0x1b0b0
+			>;
+		};
+
+		pinctrl_st1232: st1232grp-0 {
+			fsl,pins = <
+				MX6SX_PAD_SD1_DATA2__GPIO6_IO_4  	0x80000000	// TOUCH_INT
+				MX6SX_PAD_SD1_DATA3__GPIO6_IO_5  	0x80000000	// TOUCH_RST
+			>;
+		};
+	};
+};
+
+&cpu0 {
+	operating-points = <
+		/* kHz    uV */
+		996000  1250000
+		792000  1175000
+		396000  1175000
+		198000	1175000
+		>;
+	fsl,soc-operating-points = <
+		/* ARM kHz      SOC uV */
+		996000	1250000
+		792000	1175000
+		396000	1175000
+		198000	1175000
+	>;
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1a_reg>;
+	fsl,arm-soc-shared = <1>;
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_3v3>;
+	status = "okay";
+};
+
+&adc2 {
+	vref-supply = <&reg_vref_3v3>;
+	status = "okay";
+};
+
+&spdif {
+   pinctrl-names = "default";
+   pinctrl-0 = <&pinctrl_spdif_1>;
+   status = "disabled";
+};
+
+&ecspi3 {
+        fsl,spi-num-chipselects = <1>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi3_1>;
+        status = "okay"; 
+};
+
+&ecspi5 {
+        fsl,spi-num-chipselects = <1>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi5_1>;
+        status = "okay"; 
+};
+
+&fec1 {
+        pinctrl-names = "default", "phy-reset", "phy-running";
+	pinctrl-0 = <&pinctrl_enet1_1>;
+	pinctrl-1 = <&pinctrl_enet1_2>;
+	pinctrl-2 = <&pinctrl_enet1_3>;
+	phy-reset-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
+	phy-addr01-gpios = <&gpio5 4 GPIO_ACTIVE_LOW>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	fsl,num_tx_queues=<3>;
+	fsl,num_rx_queues=<3>;
+	status = "okay";
+
+         mdio {
+                 #address-cells = <1>;
+                 #size-cells = <0>;
+
+                 ethphy0: ethernet-phy@0 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <1>;
+                };
+
+                ethphy2: ethernet-phy@2 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <2>;
+                };
+
+                ethphy3: ethernet-phy@3 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <3>;
+                };
+        };
+};
+
+&fec2 {
+        pinctrl-names = "default", "phy-reset", "phy-running";
+	pinctrl-0 = <&pinctrl_enet2_1>;
+	pinctrl-1 = <&pinctrl_enet2_2>;
+	pinctrl-2 = <&pinctrl_enet2_3>;
+	phy-reset-gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
+	phy-addr01-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy3>;
+	fsl,num_tx_queues=<3>;
+	fsl,num_rx_queues=<3>;
+	status = "okay";
+};
+
+&flexcan1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        status = "disabled";
+};
+
+&flexcan2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan2>;
+        status = "disabled";
+};
+
+&gpc {
+	/* use ldo-bypass, u-boot will check it and configure */
+	fsl,ldo-bypass = <1>;
+};
+
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1_1>;
+	status = "okay";
+
+	pmic: pfuze3000@08 {
+		compatible = "fsl,pfuze3000";
+		reg = <0x08>;
+
+		regulators {
+			sw1a_reg: sw1a {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			/* use sw1c_reg to align with pfuze100/pfuze200 */
+			sw1c_reg: sw1b {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			sw2_reg: sw2 {
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1850000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw3a_reg: sw3 {
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1650000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			swbst_reg: swbst {
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5150000>;
+			};
+
+			snvs_reg: vsnvs {
+				regulator-min-microvolt = <1000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vref_reg: vrefddr {
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vgen1_reg: vldo1 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen2_reg: vldo2 {
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1550000>;
+				regulator-always-on;
+			};
+
+			vgen3_reg: vccsd {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen4_reg: v33 {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen5_reg: vldo3 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen6_reg: vldo4 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2_1>;
+	status = "okay";
+
+	barometer: mpl3115@60 {
+		compatible = "fsl,mpl3115";
+		reg = <0x60>;
+	};
+};
+
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3_2>;
+	status = "okay";
+
+        usbhub: usb3503@08 {
+                compatible = "smsc,usb3503";
+                reg = <0x08>;
+                disabled-ports = <>;
+	        vbusport3-supply = <&reg_usb_otg3_vbus>;
+	        vbusport4-supply = <&reg_usb_otg4_vbus>;
+                intn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+                reset-gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
+                initial-mode = <1>;
+        };
+};
+
+// &i2c4 {
+// 	clock-frequency = <100000>;
+// 	pinctrl-names = "default";
+// 	pinctrl-0 = <&pinctrl_i2c4_1>;
+// 
+// 	accelerometer: fxos8700@1e {
+// 		compatible = "fsl,fxos8700";
+// 		reg = <0x1e>;
+// 	};
+// 
+// 	gyroscope: fxas2100x@20 {
+// 		compatible = "fsl,fxas2100x";
+// 		reg = <0x20>;
+// 	};
+// };
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "disabled";
+};
+
+&uart6 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart6>;
+	fsl,uart-has-rtscts;
+	status = "disabled";
+};
+
+&uart3 { /* for bluetooth */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&usbotg1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg1_1>;
+	vbus-supply = <&reg_usb_otg1_vbus>;
+	imx6-usb-charger-detection;
+	status = "okay";
+};
+
+&usbotg2 {
+	vbus-supply = <&reg_usb_otg2_vbus>;
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usbh {
+	pinctrl-names = "idle", "active";
+	pinctrl-0 = <&pinctrl_usbh_1>;
+	pinctrl-1 = <&pinctrl_usbh_2>;
+	osc-clkgate-delay = <0x3>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2_1>;
+	no-1-8-v;
+	vmmc-supply = <&vmmc_usd>;
+	bus-width = <4>;
+	cd-gpios = <&gpio6 2 GPIO_ACTIVE_LOW>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
+&usdhc3 { /* WiFi */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc3_wifi>;
+	enable-sdio-wakeup;
+	non-removable;	// non-removable is not a variable, the fact it is listed is all that is used by driver
+	vmmc-supply = <&wlan_en_reg>;
+	cap-power-off-card;
+	keep-power-in-suspend;
+	status = "okay";
+
+	#address-cells = <1>;
+	#size-cells = <0>;
+	wlcore: wlcore@0 {
+		compatible = "ti,wl1831";
+		reg = <2>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <16 IRQ_TYPE_EDGE_RISING>;
+		ref-clock-frequency = <38400000>;
+		tcxo-clock-frequency = <26000000>;
+	};
+};
+
+&usdhc4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc4_emmc>;
+	no-1-8-v;
+	resets = <&emmc_reset>;
+	bus-width = <8>;
+        non-removable;
+        keep-power-in-suspend;
+	status = "okay";
+};
+
+&pxp {
+	status = "okay";
+};
+
+&csi1 {
+	status = "okay";
+	port {
+		csi1_ep: endpoint {
+			remote-endpoint = <&vadc_ep>;
+		};
+	};
+};
+
+&qspi2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi2_1>;
+	ddrsmp=<2>;
+	status = "okay";
+
+        flash0: s25fl128s@0 {
+                #address-cells = <1>;
+                #size-cells = <1>;
+                compatible = "spansion,s25fl128s";
+                spi-max-frequency = <29000000>;
+                reg = <0>;
+        };
+};
+
+&vadc {
+	vadc_in = <0>;
+	csi_id = <0>;
+	status = "okay";
+	port {
+		vadc_ep: endpoint {
+			remote-endpoint = <&csi1_ep>;
+		};
+	};
+};
+
+// #include "imx6sx-udoo-neo-externalpins.dtsi"
