#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6393d440a550 .scope module, "CPU_tb" "CPU_tb" 2 3;
 .timescale -9 -12;
v0x6393d446b250_0 .var "clk", 0 0;
v0x6393d446b2f0_0 .var "rst", 0 0;
S_0x6393d4429e20 .scope module, "CPU_u" "CPU" 2 8, 3 9 0, S_0x6393d440a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x6393d446b4a0 .functor AND 1, v0x6393d4469df0_0, L_0x6393d446bbe0, C4<1>, C4<1>;
v0x6393d4469fb0_0 .net "ACCdata", 7 0, v0x6393d44653f0_0;  1 drivers
v0x6393d446a090_0 .net "ACCwrite", 0 0, v0x6393d4469710_0;  1 drivers
v0x6393d446a150_0 .net "ALU_OP", 1 0, v0x6393d44697d0_0;  1 drivers
v0x6393d446a1f0_0 .net "ALUtoACC", 0 0, v0x6393d44698a0_0;  1 drivers
v0x6393d446a2e0_0 .net "Halt", 0 0, v0x6393d44699a0_0;  1 drivers
v0x6393d446a420_0 .net "MemoryData", 7 0, v0x6393d4466ae0_0;  1 drivers
v0x6393d446a4c0_0 .net *"_ivl_5", 0 0, L_0x6393d446bbe0;  1 drivers
v0x6393d446a580_0 .net "address", 4 0, L_0x6393d446bab0;  1 drivers
v0x6393d446a690_0 .net "clk", 0 0, v0x6393d446b250_0;  1 drivers
v0x6393d446a730_0 .net "data_out", 7 0, L_0x6393d446b8c0;  1 drivers
v0x6393d446a7f0_0 .net "instruction", 7 0, v0x6393d44675d0_0;  1 drivers
v0x6393d446a8b0_0 .net "isZero", 0 0, v0x6393d4465a50_0;  1 drivers
v0x6393d446a950_0 .net "jump", 0 0, v0x6393d4469b10_0;  1 drivers
v0x6393d446aa40_0 .net "load_address", 4 0, L_0x6393d446b790;  1 drivers
v0x6393d446ab30_0 .net "memRead", 0 0, v0x6393d4469bb0_0;  1 drivers
v0x6393d446ac20_0 .net "memWrite", 0 0, v0x6393d4469c80_0;  1 drivers
v0x6393d446ad10_0 .net "nextAddress", 4 0, L_0x6393d446b600;  1 drivers
v0x6393d446ae00_0 .net "opcode", 2 0, L_0x6393d446b9f0;  1 drivers
v0x6393d446aec0_0 .net "out", 7 0, v0x6393d4465af0_0;  1 drivers
v0x6393d446afb0_0 .net "out_address", 4 0, v0x6393d4467a60_0;  1 drivers
v0x6393d446b070_0 .net "rst", 0 0, v0x6393d446b2f0_0;  1 drivers
v0x6393d446b110_0 .net "skip", 0 0, v0x6393d4469df0_0;  1 drivers
v0x6393d446b1b0_0 .net "skipSignal", 0 0, L_0x6393d446b4a0;  1 drivers
L_0x6393d446b9f0 .part v0x6393d44675d0_0, 5, 3;
L_0x6393d446bab0 .part v0x6393d44675d0_0, 0, 5;
L_0x6393d446bbe0 .reduce/nor v0x6393d44653f0_0;
S_0x6393d4429fb0 .scope module, "ACC_u" "ACC" 3 99, 4 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ACCwrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x6393d4413ea0_0 .net "ACCwrite", 0 0, v0x6393d4469710_0;  alias, 1 drivers
v0x6393d4414550_0 .var "ACCwriteTEMP", 0 0;
v0x6393d4449340_0 .net "clk", 0 0, v0x6393d446b250_0;  alias, 1 drivers
v0x6393d4447c70_0 .net "in", 7 0, L_0x6393d446b8c0;  alias, 1 drivers
v0x6393d44653f0_0 .var "out", 7 0;
E_0x6393d43dff90 .event posedge, v0x6393d4449340_0;
S_0x6393d44655a0 .scope module, "ALU_u" "ALU" 3 84, 5 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x6393d44657d0_0 .net "ALU_Op", 1 0, v0x6393d44697d0_0;  alias, 1 drivers
v0x6393d44658d0_0 .net "inA", 7 0, v0x6393d4466ae0_0;  alias, 1 drivers
v0x6393d44659b0_0 .net "inB", 7 0, v0x6393d44653f0_0;  alias, 1 drivers
v0x6393d4465a50_0 .var "isZero", 0 0;
v0x6393d4465af0_0 .var "out", 7 0;
E_0x6393d4418530 .event anyedge, v0x6393d44657d0_0, v0x6393d4465af0_0, v0x6393d44658d0_0, v0x6393d44653f0_0;
S_0x6393d4465cc0 .scope module, "ALUmux" "ALUmux" 3 92, 6 18 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALUtoACC";
    .port_info 1 /INPUT 8 "ALUdata";
    .port_info 2 /INPUT 8 "MemoryData";
    .port_info 3 /OUTPUT 8 "data_out";
v0x6393d4465ea0_0 .net "ALUdata", 7 0, v0x6393d4465af0_0;  alias, 1 drivers
v0x6393d4465f90_0 .net "ALUtoACC", 0 0, v0x6393d44698a0_0;  alias, 1 drivers
v0x6393d4466030_0 .net "MemoryData", 7 0, v0x6393d4466ae0_0;  alias, 1 drivers
v0x6393d4466130_0 .net "data_out", 7 0, L_0x6393d446b8c0;  alias, 1 drivers
L_0x6393d446b8c0 .functor MUXZ 8, v0x6393d4466ae0_0, v0x6393d4465af0_0, v0x6393d44698a0_0, C4<>;
S_0x6393d4466290 .scope module, "DM_u" "DM" 3 106, 7 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 5 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x6393d4466470 .param/l "ADDRESS_WIDTH" 0 7 11, +C4<00000000000000000000000000000101>;
P_0x6393d44664b0 .param/l "DATA_WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
P_0x6393d44664f0 .param/l "MEMORY_DEPTH" 0 7 12, +C4<00000000000000000000000000100000>;
v0x6393d4466730_0 .net "address", 4 0, L_0x6393d446bab0;  alias, 1 drivers
v0x6393d4466830_0 .net "clk", 0 0, v0x6393d446b250_0;  alias, 1 drivers
v0x6393d4466920 .array "data", 0 31, 7 0;
v0x6393d44669f0_0 .net "data_in", 7 0, v0x6393d44653f0_0;  alias, 1 drivers
v0x6393d4466ae0_0 .var "data_out", 7 0;
v0x6393d4466c20_0 .net "memRead", 0 0, v0x6393d4469bb0_0;  alias, 1 drivers
v0x6393d4466ce0_0 .net "memWrite", 0 0, v0x6393d4469c80_0;  alias, 1 drivers
S_0x6393d4466e60 .scope module, "IM_u" "IM" 3 64, 8 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Halt";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /OUTPUT 8 "instruction_out";
P_0x6393d4467090 .param/l "ADDRESS_WIDTH" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x6393d44670d0 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x6393d4467110 .param/l "MEMORY_DEPTH" 0 8 9, +C4<00000000000000000000000000100000>;
v0x6393d4467250_0 .net "Halt", 0 0, v0x6393d44699a0_0;  alias, 1 drivers
v0x6393d4467330_0 .net "address", 4 0, v0x6393d4467a60_0;  alias, 1 drivers
v0x6393d4467410_0 .net "clk", 0 0, v0x6393d446b250_0;  alias, 1 drivers
v0x6393d4467530_0 .var "hltSignal", 0 0;
v0x6393d44675d0_0 .var "instruction_out", 7 0;
v0x6393d4467700 .array "instructions", 0 31, 7 0;
S_0x6393d4467840 .scope module, "PC_u" "PC" 3 43, 9 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "loaded_address";
    .port_info 3 /OUTPUT 5 "address";
v0x6393d4467a60_0 .var "address", 4 0;
v0x6393d4467b40_0 .net "clk", 0 0, v0x6393d446b250_0;  alias, 1 drivers
v0x6393d4467be0_0 .var "counter", 0 0;
v0x6393d4467cb0_0 .net "loaded_address", 4 0, L_0x6393d446b790;  alias, 1 drivers
v0x6393d4467d70_0 .net "rst", 0 0, v0x6393d446b2f0_0;  alias, 1 drivers
E_0x6393d4403530 .event posedge, v0x6393d4467d70_0, v0x6393d4449340_0;
S_0x6393d4467f00 .scope module, "addressADD_u" "addressADD" 3 50, 6 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "skipSignal";
    .port_info 1 /INPUT 5 "address_in";
    .port_info 2 /OUTPUT 5 "address_out";
L_0x7b038a957018 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x6393d4468150_0 .net/2u *"_ivl_0", 4 0, L_0x7b038a957018;  1 drivers
v0x6393d4468250_0 .net *"_ivl_2", 4 0, L_0x6393d446b400;  1 drivers
L_0x7b038a957060 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x6393d4468330_0 .net/2u *"_ivl_4", 4 0, L_0x7b038a957060;  1 drivers
v0x6393d44683f0_0 .net *"_ivl_6", 4 0, L_0x6393d446b510;  1 drivers
v0x6393d44684d0_0 .net "address_in", 4 0, v0x6393d4467a60_0;  alias, 1 drivers
v0x6393d4468630_0 .net "address_out", 4 0, L_0x6393d446b600;  alias, 1 drivers
v0x6393d4468710_0 .net "skipSignal", 0 0, L_0x6393d446b4a0;  alias, 1 drivers
L_0x6393d446b400 .arith/sum 5, v0x6393d4467a60_0, L_0x7b038a957018;
L_0x6393d446b510 .arith/sum 5, v0x6393d4467a60_0, L_0x7b038a957060;
L_0x6393d446b600 .functor MUXZ 5, L_0x6393d446b510, L_0x6393d446b400, L_0x6393d446b4a0, C4<>;
S_0x6393d4468850 .scope module, "addressMUX_u" "addressMUX" 3 56, 6 9 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 5 "nextAddress";
    .port_info 2 /INPUT 5 "jumpAddress";
    .port_info 3 /OUTPUT 5 "address_out";
v0x6393d4468aa0_0 .net "address_out", 4 0, L_0x6393d446b790;  alias, 1 drivers
v0x6393d4468b60_0 .net "jump", 0 0, v0x6393d4469b10_0;  alias, 1 drivers
v0x6393d4468c00_0 .net "jumpAddress", 4 0, L_0x6393d446bab0;  alias, 1 drivers
v0x6393d4468d00_0 .net "nextAddress", 4 0, L_0x6393d446b600;  alias, 1 drivers
L_0x6393d446b790 .functor MUXZ 5, L_0x6393d446b600, L_0x6393d446bab0, v0x6393d4469b10_0, C4<>;
S_0x6393d4468e60 .scope module, "controller_u" "controller" 3 71, 10 1 0, S_0x6393d4429e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "skip";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "ACCwrite";
    .port_info 7 /OUTPUT 1 "ALUtoACC";
    .port_info 8 /OUTPUT 2 "ALU_OP";
    .port_info 9 /OUTPUT 1 "Halt";
P_0x6393d4469040 .param/l "ADD" 1 10 16, C4<010>;
P_0x6393d4469080 .param/l "AND" 1 10 17, C4<011>;
P_0x6393d44690c0 .param/l "HLT" 1 10 14, C4<000>;
P_0x6393d4469100 .param/l "JMP" 1 10 21, C4<111>;
P_0x6393d4469140 .param/l "LDA" 1 10 19, C4<101>;
P_0x6393d4469180 .param/l "SKZ" 1 10 15, C4<001>;
P_0x6393d44691c0 .param/l "STO" 1 10 20, C4<110>;
P_0x6393d4469200 .param/l "XOR" 1 10 18, C4<100>;
v0x6393d4469710_0 .var "ACCwrite", 0 0;
v0x6393d44697d0_0 .var "ALU_OP", 1 0;
v0x6393d44698a0_0 .var "ALUtoACC", 0 0;
v0x6393d44699a0_0 .var "Halt", 0 0;
v0x6393d4469a70_0 .net "clk", 0 0, v0x6393d446b250_0;  alias, 1 drivers
v0x6393d4469b10_0 .var "jump", 0 0;
v0x6393d4469bb0_0 .var "memRead", 0 0;
v0x6393d4469c80_0 .var "memWrite", 0 0;
v0x6393d4469d50_0 .net "opcode", 2 0, L_0x6393d446b9f0;  alias, 1 drivers
v0x6393d4469df0_0 .var "skip", 0 0;
E_0x6393d444aca0 .event negedge, v0x6393d4449340_0;
    .scope S_0x6393d4467840;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4467be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6393d4467a60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x6393d4467840;
T_1 ;
    %wait E_0x6393d4403530;
    %load/vec4 v0x6393d4467d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6393d4467a60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6393d4467be0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x6393d4467cb0_0;
    %assign/vec4 v0x6393d4467a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4467be0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6393d4467be0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x6393d4467be0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6393d4466e60;
T_2 ;
    %vpi_call 8 19 "$readmemb", "./instruction.mem", v0x6393d4467700, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x6393d4466e60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393d4467530_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x6393d4466e60;
T_4 ;
    %wait E_0x6393d43dff90;
    %load/vec4 v0x6393d4467250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6393d4467530_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6393d4466e60;
T_5 ;
    %wait E_0x6393d43dff90;
    %load/vec4 v0x6393d4467530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6393d4467330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6393d4467700, 4;
    %store/vec4 v0x6393d44675d0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6393d44675d0_0;
    %store/vec4 v0x6393d44675d0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6393d4468e60;
T_6 ;
    %wait E_0x6393d444aca0;
    %load/vec4 v0x6393d4469d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393d4469b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d4469710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44698a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6393d44697d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393d44699a0_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6393d44655a0;
T_7 ;
    %wait E_0x6393d4418530;
    %load/vec4 v0x6393d44657d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x6393d4465af0_0;
    %store/vec4 v0x6393d4465af0_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x6393d44658d0_0;
    %load/vec4 v0x6393d44659b0_0;
    %add;
    %store/vec4 v0x6393d4465af0_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x6393d44658d0_0;
    %load/vec4 v0x6393d44659b0_0;
    %and;
    %store/vec4 v0x6393d4465af0_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x6393d44658d0_0;
    %load/vec4 v0x6393d44659b0_0;
    %xor;
    %store/vec4 v0x6393d4465af0_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %load/vec4 v0x6393d4465af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %pad/s 1;
    %store/vec4 v0x6393d4465a50_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6393d4429fb0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6393d44653f0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x6393d4429fb0;
T_9 ;
    %wait E_0x6393d43dff90;
    %load/vec4 v0x6393d4413ea0_0;
    %store/vec4 v0x6393d4414550_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6393d4429fb0;
T_10 ;
    %wait E_0x6393d43dff90;
    %load/vec4 v0x6393d4414550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x6393d4447c70_0;
    %assign/vec4 v0x6393d44653f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6393d44653f0_0;
    %assign/vec4 v0x6393d44653f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6393d4466290;
T_11 ;
    %vpi_call 7 22 "$readmemb", "./data.mem", v0x6393d4466920, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x6393d4466290;
T_12 ;
    %wait E_0x6393d43dff90;
    %load/vec4 v0x6393d4466ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6393d44669f0_0;
    %load/vec4 v0x6393d4466730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6393d4466920, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6393d4466c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6393d4466730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6393d4466920, 4;
    %assign/vec4 v0x6393d4466ae0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6393d440a550;
T_13 ;
    %vpi_call 2 14 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6393d440a550 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x6393d440a550;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393d446b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393d446b2f0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x6393d440a550;
T_15 ;
    %delay 25000, 0;
    %load/vec4 v0x6393d446b250_0;
    %inv;
    %store/vec4 v0x6393d446b250_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./ALU.v";
    "./multiplexer.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./controller.v";
