{"filters": 256, "kernel": [1, 1], "strides": [1, 1], "padding": "valid", "dilation": [8, 8], "groups": 1, "input shape": [null, 28, 28, 64], "output shape": [null, 28, 28, 256], "output dtype": "float32", "compute dtype": "float32", "workload": "conv2d", "layers": {"param": {"time": 0.0}, "tvmgen_default_fused_layout_transform": {"time": 0.616254, "power": 27, "CPU0": 25, "DDR_AB": 1, "DDR_CD": 1, "CPU1": 15, "DDR_EF": 0, "DDR_GH": 1, "BLADE": 123}, "tvmgen_default_fused_nn_contrib_conv2d_NCHWc": {"time": 6.44905, "power": 120, "CPU0": 114, "DDR_AB": 3, "DDR_CD": 3, "CPU1": 24, "DDR_EF": 0, "DDR_GH": 1, "BLADE": 228}, "tvmgen_default_fused_layout_transform_1": {"time": 2.85964, "power": 69, "CPU0": 61, "DDR_AB": 4, "DDR_CD": 4, "CPU1": 17, "DDR_EF": 0, "DDR_GH": 1, "BLADE": 187}}, "data layout": "NCHW", "batch_size": 64, "time": 6.44905, "power": 96.0, "memory": -1, "relay": "free_var %data: Tensor[(64, 64, 28, 28), float32];\nnn.conv2d(%data, meta[relay.Constant][0], padding=[0, 0, 0, 0], dilation=[8, 8], channels=256, kernel_size=[1, 1])\n"}