del FX2_Firmware\FIRMWIRE\*.m51
del FX2_Firmware\FIRMWIRE\*.bak

del   FX2_Logiciel_DDRAW\release\*.o
rmdir FX2_Logiciel_DDRAW\debug\

del Keil\Labo_Noyau_TimeSlice_rev1\*.o
del Keil\Labo_Noyau_TimeSlice_rev1\*.i
del Keil\Labo_Noyau_TimeSlice_rev1\*.d
del Keil\Labo_Noyau_TimeSlice_rev1\*.s
del Keil\Labo_Noyau_TimeSlice_rev1\*.lst
del Keil\Labo_Noyau_TimeSlice_rev1\*.bak

del   FPGA_VHDL\db\*.*
rmdir FPGA_VHDL\db\
del   FPGA_VHDL\*.rpt
del   FPGA_VHDL\*.done
del   FPGA_VHDL\*.summary
