Classic Timing Analyzer report for SignalVsVariable
Sun Feb 09 23:55:50 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.293 ns                         ; reset         ; sig_2[3]      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.991 ns                         ; B_out[2]~reg0 ; B_out[2]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.146 ns                         ; reset         ; sig_1[3]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 287.27 MHz ( period = 3.481 ns ) ; var_2[0]      ; B_out[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                            ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 287.27 MHz ( period = 3.481 ns )               ; var_2[0] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; var_2[0] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; var_3[0] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 304.51 MHz ( period = 3.284 ns )               ; var_2[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; var_2[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; var_3[0] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; sig_2[1] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; 323.00 MHz ( period = 3.096 ns )               ; var_3[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.882 ns                ;
; N/A   ; 330.58 MHz ( period = 3.025 ns )               ; var_2[0] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 338.52 MHz ( period = 2.954 ns )               ; var_3[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; sig_2[0] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; sig_2[0] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.665 ns                ;
; N/A   ; 353.61 MHz ( period = 2.828 ns )               ; var_2[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 361.53 MHz ( period = 2.766 ns )               ; var_3[0] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; sig_2[2] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns )               ; sig_2[1] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 375.80 MHz ( period = 2.661 ns )               ; sig_1[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; sig_1[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; 389.26 MHz ( period = 2.569 ns )               ; var_3[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; var_2[1] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.299 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; sig_1[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; sig_2[0] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; var_2[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; B_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; B_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[2] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[0]      ; clk        ; clk      ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[2] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.681 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[0]      ; clk        ; clk      ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[2] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; B_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.398 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_2[0]      ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.357 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_3[0]      ; clk        ; clk      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[3] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.313 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_2[1]      ; clk        ; clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.277 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; A_out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[0] ; A_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[0] ; var_2[1]      ; clk        ; clk      ; None                        ; None                      ; 1.147 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[2] ; sig_3[2]      ; clk        ; clk      ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_2[0]      ; clk        ; clk      ; None                        ; None                      ; 1.099 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[3] ; sig_2[3]      ; clk        ; clk      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_3[0] ; var_3[0]      ; clk        ; clk      ; None                        ; None                      ; 1.084 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[3] ; A_out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; A_out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[2] ; sig_1[2]      ; clk        ; clk      ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; B_out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[3] ; sig_3[3]      ; clk        ; clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[2] ; sig_2[2]      ; clk        ; clk      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[1] ; sig_3[1]      ; clk        ; clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[1] ; sig_1[1]      ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[0] ; sig_2[0]      ; clk        ; clk      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_2[0] ; sig_3[0]      ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; var_2[1] ; var_2[2]      ; clk        ; clk      ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_3[3] ; sig_1[3]      ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; sig_1[1] ; sig_2[1]      ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
+-------+------------------------------------------------+----------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 0.293 ns   ; reset ; sig_1[0] ; clk      ;
; N/A   ; None         ; 0.293 ns   ; reset ; var_2[0] ; clk      ;
; N/A   ; None         ; 0.293 ns   ; reset ; var_3[0] ; clk      ;
; N/A   ; None         ; 0.293 ns   ; reset ; sig_2[2] ; clk      ;
; N/A   ; None         ; 0.293 ns   ; reset ; sig_2[3] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_3[0] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_2[0] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_3[1] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_1[1] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_2[1] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_3[2] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_1[2] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; var_2[1] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_3[3] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; var_2[2] ; clk      ;
; N/A   ; None         ; 0.084 ns   ; reset ; sig_1[3] ; clk      ;
+-------+--------------+------------+-------+----------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 7.991 ns   ; B_out[2]~reg0 ; B_out[2] ; clk        ;
; N/A   ; None         ; 7.980 ns   ; B_out[1]~reg0 ; B_out[1] ; clk        ;
; N/A   ; None         ; 7.946 ns   ; A_out[3]~reg0 ; A_out[3] ; clk        ;
; N/A   ; None         ; 7.892 ns   ; A_out[1]~reg0 ; A_out[1] ; clk        ;
; N/A   ; None         ; 7.538 ns   ; A_out[2]~reg0 ; A_out[2] ; clk        ;
; N/A   ; None         ; 7.405 ns   ; B_out[3]~reg0 ; B_out[3] ; clk        ;
; N/A   ; None         ; 7.291 ns   ; A_out[0]~reg0 ; A_out[0] ; clk        ;
; N/A   ; None         ; 6.235 ns   ; B_out[0]~reg0 ; B_out[0] ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; 0.146 ns  ; reset ; sig_3[0] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_2[0] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_3[1] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_1[1] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_2[1] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_3[2] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_1[2] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; var_2[1] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_3[3] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; var_2[2] ; clk      ;
; N/A           ; None        ; 0.146 ns  ; reset ; sig_1[3] ; clk      ;
; N/A           ; None        ; -0.063 ns ; reset ; sig_1[0] ; clk      ;
; N/A           ; None        ; -0.063 ns ; reset ; var_2[0] ; clk      ;
; N/A           ; None        ; -0.063 ns ; reset ; var_3[0] ; clk      ;
; N/A           ; None        ; -0.063 ns ; reset ; sig_2[2] ; clk      ;
; N/A           ; None        ; -0.063 ns ; reset ; sig_2[3] ; clk      ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Feb 09 23:55:49 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SignalVsVariable -c SignalVsVariable --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 287.27 MHz between source register "var_2[0]" and destination register "B_out[3]~reg0" (period= 3.481 ns)
    Info: + Longest register to register delay is 3.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y23_N1; Fanout = 2; REG Node = 'var_2[0]'
        Info: 2: + IC(0.319 ns) + CELL(0.393 ns) = 0.712 ns; Loc. = LCCOMB_X5_Y23_N20; Fanout = 7; COMB Node = 'Add0~0'
        Info: 3: + IC(0.293 ns) + CELL(0.414 ns) = 1.419 ns; Loc. = LCCOMB_X5_Y23_N2; Fanout = 2; COMB Node = 'Add1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.490 ns; Loc. = LCCOMB_X5_Y23_N4; Fanout = 2; COMB Node = 'Add1~3'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.900 ns; Loc. = LCCOMB_X5_Y23_N6; Fanout = 2; COMB Node = 'Add1~4'
        Info: 6: + IC(0.457 ns) + CELL(0.414 ns) = 2.771 ns; Loc. = LCCOMB_X4_Y23_N12; Fanout = 1; COMB Node = 'B_out[2]~8'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 3.181 ns; Loc. = LCCOMB_X4_Y23_N14; Fanout = 1; COMB Node = 'B_out[3]~9'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.265 ns; Loc. = LCFF_X4_Y23_N15; Fanout = 1; REG Node = 'B_out[3]~reg0'
        Info: Total cell delay = 2.196 ns ( 67.26 % )
        Info: Total interconnect delay = 1.069 ns ( 32.74 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X4_Y23_N15; Fanout = 1; REG Node = 'B_out[3]~reg0'
            Info: Total cell delay = 1.536 ns ( 57.49 % )
            Info: Total interconnect delay = 1.136 ns ( 42.51 % )
        Info: - Longest clock path from clock "clk" to source register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X5_Y23_N1; Fanout = 2; REG Node = 'var_2[0]'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sig_1[0]" (data pin = "reset", clock pin = "clk") is 0.293 ns
    Info: + Longest pin to register delay is 3.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; PIN Node = 'reset'
        Info: 2: + IC(1.344 ns) + CELL(0.660 ns) = 3.003 ns; Loc. = LCFF_X5_Y23_N31; Fanout = 3; REG Node = 'sig_1[0]'
        Info: Total cell delay = 1.659 ns ( 55.24 % )
        Info: Total interconnect delay = 1.344 ns ( 44.76 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X5_Y23_N31; Fanout = 3; REG Node = 'sig_1[0]'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
Info: tco from clock "clk" to destination pin "B_out[2]" through register "B_out[2]~reg0" is 7.991 ns
    Info: + Longest clock path from clock "clk" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X4_Y23_N13; Fanout = 1; REG Node = 'B_out[2]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.49 % )
        Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y23_N13; Fanout = 1; REG Node = 'B_out[2]~reg0'
        Info: 2: + IC(2.271 ns) + CELL(2.798 ns) = 5.069 ns; Loc. = PIN_AD5; Fanout = 0; PIN Node = 'B_out[2]'
        Info: Total cell delay = 2.798 ns ( 55.20 % )
        Info: Total interconnect delay = 2.271 ns ( 44.80 % )
Info: th for register "sig_3[0]" (data pin = "reset", clock pin = "clk") is 0.146 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X4_Y23_N1; Fanout = 4; REG Node = 'sig_3[0]'
        Info: Total cell delay = 1.536 ns ( 57.49 % )
        Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 17; PIN Node = 'reset'
        Info: 2: + IC(1.133 ns) + CELL(0.660 ns) = 2.792 ns; Loc. = LCFF_X4_Y23_N1; Fanout = 4; REG Node = 'sig_3[0]'
        Info: Total cell delay = 1.659 ns ( 59.42 % )
        Info: Total interconnect delay = 1.133 ns ( 40.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sun Feb 09 23:55:50 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


