#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 23 18:35:38 2023
# Process ID: 560
# Current directory: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14780 C:\Users\mvbos\Desktop\SoC\SoC_Design\HW2\HW2Vivado\HW2\HW2.xpr
# Log file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/vivado.log
# Journal file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2\vivado.jou
# Running On: DESKTOP-5C5IMB2, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 12779 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RSA:1.0 RSA_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/RSA_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RSA_0/S00_AXI]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/hw2_part2_wrapper.xsa
make_wrapper -files [get_files C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd] -top
add_files -norecurse c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.gen/sources_1/bd/hw2_part2/hdl/hw2_part2_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hw2_part2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_project C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/ip_repo/edit_RSA_v1_0.xpr
update_compile_order -fileset sources_1
current_project HW2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_RSA_v1_0
current_project HW2
upgrade_ip -vlnv xilinx.com:user:RSA:1.0 [get_ips  hw2_part2_RSA_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hw2_part2_RSA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd]
catch { config_ip_cache -export [get_ips -all hw2_part2_RSA_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd]
launch_runs hw2_part2_RSA_0_0_synth_1 -jobs 8
wait_on_run hw2_part2_RSA_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd] -directory C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files -ipstatic_source_dir C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/modelsim} {questa=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/questa} {riviera=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/riviera} {activehdl=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::open_ipxact_file C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/ip_repo/RSA_1_0/component.xml
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_RSA_v1_0
update_ip_catalog -rebuild -repo_path c:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/ip_repo/RSA_1_0
current_project HW2
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:RSA:1.0 [get_ips  hw2_part2_RSA_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hw2_part2_RSA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd]
catch { config_ip_cache -export [get_ips -all hw2_part2_RSA_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd]
launch_runs hw2_part2_RSA_0_0_synth_1 -jobs 8
wait_on_run hw2_part2_RSA_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.srcs/sources_1/bd/hw2_part2/hw2_part2.bd] -directory C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files -ipstatic_source_dir C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/modelsim} {questa=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/questa} {riviera=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/riviera} {activehdl=C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/HW2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
validate_bd_design -force
save_bd_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2Vivado/HW2/hw2_part2_wrapper.xsa
