<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p51" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_51{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_51{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_51{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_51{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t5_51{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_51{left:690px;bottom:998px;letter-spacing:-0.12px;}
#t7_51{left:190px;bottom:973px;letter-spacing:-0.21px;}
#t8_51{left:425px;bottom:973px;letter-spacing:-0.11px;}
#t9_51{left:690px;bottom:973px;letter-spacing:-0.15px;}
#ta_51{left:190px;bottom:949px;letter-spacing:-0.16px;}
#tb_51{left:425px;bottom:949px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_51{left:690px;bottom:949px;letter-spacing:-0.11px;}
#td_51{left:190px;bottom:924px;letter-spacing:-0.16px;}
#te_51{left:425px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_51{left:690px;bottom:924px;letter-spacing:-0.11px;}
#tg_51{left:79px;bottom:900px;letter-spacing:-0.17px;}
#th_51{left:141px;bottom:900px;letter-spacing:-0.18px;}
#ti_51{left:190px;bottom:900px;letter-spacing:-0.14px;}
#tj_51{left:425px;bottom:900px;letter-spacing:-0.12px;}
#tk_51{left:425px;bottom:883px;letter-spacing:-0.12px;}
#tl_51{left:690px;bottom:900px;letter-spacing:-0.11px;}
#tm_51{left:690px;bottom:883px;letter-spacing:-0.11px;}
#tn_51{left:690px;bottom:866px;letter-spacing:-0.12px;}
#to_51{left:690px;bottom:849px;letter-spacing:-0.13px;}
#tp_51{left:690px;bottom:833px;letter-spacing:-0.12px;}
#tq_51{left:190px;bottom:808px;}
#tr_51{left:425px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_51{left:690px;bottom:808px;letter-spacing:-0.11px;}
#tt_51{left:190px;bottom:784px;}
#tu_51{left:425px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_51{left:690px;bottom:784px;letter-spacing:-0.11px;}
#tw_51{left:690px;bottom:767px;}
#tx_51{left:190px;bottom:742px;}
#ty_51{left:425px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_51{left:690px;bottom:742px;letter-spacing:-0.11px;}
#t10_51{left:690px;bottom:726px;}
#t11_51{left:190px;bottom:701px;}
#t12_51{left:425px;bottom:701px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_51{left:690px;bottom:701px;letter-spacing:-0.11px;}
#t14_51{left:690px;bottom:684px;}
#t15_51{left:190px;bottom:660px;letter-spacing:-0.14px;}
#t16_51{left:425px;bottom:660px;letter-spacing:-0.14px;}
#t17_51{left:190px;bottom:635px;letter-spacing:-0.21px;}
#t18_51{left:425px;bottom:635px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_51{left:690px;bottom:635px;letter-spacing:-0.11px;}
#t1a_51{left:190px;bottom:611px;letter-spacing:-0.21px;}
#t1b_51{left:425px;bottom:611px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_51{left:690px;bottom:611px;letter-spacing:-0.11px;}
#t1d_51{left:190px;bottom:587px;letter-spacing:-0.21px;}
#t1e_51{left:425px;bottom:587px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_51{left:690px;bottom:587px;letter-spacing:-0.11px;}
#t1g_51{left:190px;bottom:562px;letter-spacing:-0.14px;}
#t1h_51{left:425px;bottom:562px;letter-spacing:-0.14px;}
#t1i_51{left:190px;bottom:538px;letter-spacing:-0.21px;}
#t1j_51{left:425px;bottom:538px;letter-spacing:-0.11px;}
#t1k_51{left:425px;bottom:521px;letter-spacing:-0.1px;}
#t1l_51{left:425px;bottom:504px;letter-spacing:-0.13px;}
#t1m_51{left:425px;bottom:487px;letter-spacing:-0.13px;}
#t1n_51{left:190px;bottom:463px;letter-spacing:-0.14px;}
#t1o_51{left:425px;bottom:463px;letter-spacing:-0.14px;}
#t1p_51{left:190px;bottom:438px;letter-spacing:-0.16px;}
#t1q_51{left:425px;bottom:438px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_51{left:690px;bottom:438px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1s_51{left:690px;bottom:422px;letter-spacing:-0.12px;}
#t1t_51{left:690px;bottom:405px;letter-spacing:-0.13px;}
#t1u_51{left:690px;bottom:388px;letter-spacing:-0.12px;}
#t1v_51{left:190px;bottom:364px;letter-spacing:-0.14px;}
#t1w_51{left:425px;bottom:364px;letter-spacing:-0.14px;}
#t1x_51{left:190px;bottom:339px;letter-spacing:-0.21px;}
#t1y_51{left:425px;bottom:339px;letter-spacing:-0.12px;}
#t1z_51{left:690px;bottom:339px;letter-spacing:-0.11px;}
#t20_51{left:190px;bottom:315px;letter-spacing:-0.21px;}
#t21_51{left:425px;bottom:315px;letter-spacing:-0.12px;}
#t22_51{left:690px;bottom:315px;letter-spacing:-0.11px;}
#t23_51{left:190px;bottom:290px;letter-spacing:-0.21px;}
#t24_51{left:425px;bottom:290px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_51{left:690px;bottom:290px;letter-spacing:-0.11px;}
#t26_51{left:190px;bottom:266px;letter-spacing:-0.21px;}
#t27_51{left:425px;bottom:266px;letter-spacing:-0.12px;}
#t28_51{left:690px;bottom:266px;letter-spacing:-0.11px;}
#t29_51{left:190px;bottom:241px;letter-spacing:-0.21px;}
#t2a_51{left:425px;bottom:241px;letter-spacing:-0.12px;}
#t2b_51{left:690px;bottom:241px;letter-spacing:-0.11px;}
#t2c_51{left:190px;bottom:217px;letter-spacing:-0.2px;}
#t2d_51{left:425px;bottom:217px;letter-spacing:-0.14px;}
#t2e_51{left:79px;bottom:192px;letter-spacing:-0.17px;}
#t2f_51{left:141px;bottom:192px;letter-spacing:-0.17px;}
#t2g_51{left:190px;bottom:192px;letter-spacing:-0.13px;}
#t2h_51{left:425px;bottom:192px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2i_51{left:425px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_51{left:690px;bottom:192px;letter-spacing:-0.11px;}
#t2k_51{left:190px;bottom:151px;}
#t2l_51{left:425px;bottom:151px;letter-spacing:-0.12px;}
#t2m_51{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2n_51{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2o_51{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2p_51{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_51{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2r_51{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_51{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2t_51{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2u_51{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2v_51{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_51{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_51{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_51{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_51{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_51{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts51" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg51Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg51" style="-webkit-user-select: none;"><object width="935" height="1210" data="51/51.svg" type="image/svg+xml" id="pdf51" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_51" class="t s1_51">Vol. 4 </span><span id="t2_51" class="t s1_51">2-35 </span>
<span id="t3_51" class="t s2_51">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_51" class="t s3_51">58 </span><span id="t5_51" class="t s3_51">Set 1 to Clear ASCI bit. </span><span id="t6_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t7_51" class="t s3_51">61 </span><span id="t8_51" class="t s3_51">Set 1 to Clear Ovf_Uncore bit. </span><span id="t9_51" class="t s3_51">06_2EH </span>
<span id="ta_51" class="t s3_51">62 </span><span id="tb_51" class="t s3_51">Set 1 to Clear OvfBuf bit. </span><span id="tc_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="td_51" class="t s3_51">63 </span><span id="te_51" class="t s3_51">Set 1 to clear CondChgd bit. </span><span id="tf_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tg_51" class="t s3_51">391H </span><span id="th_51" class="t s3_51">913 </span><span id="ti_51" class="t s3_51">IA32_PERF_GLOBAL_STATUS_SET </span><span id="tj_51" class="t s3_51">Global Performance Counter Overflow Set </span>
<span id="tk_51" class="t s3_51">Control (R/W) </span>
<span id="tl_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="tm_51" class="t s3_51">II (CPUID.(EAX=07H, </span>
<span id="tn_51" class="t s3_51">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="to_51" class="t s3_51">CPUID.(EAX=014H, </span>
<span id="tp_51" class="t s3_51">ECX=0):ECX[0] = 1) </span>
<span id="tq_51" class="t s3_51">0 </span><span id="tr_51" class="t s3_51">Set 1 to cause Ovf_PMC0 = 1. </span><span id="ts_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="tt_51" class="t s3_51">1 </span><span id="tu_51" class="t s3_51">Set 1 to cause Ovf_PMC1 = 1. </span><span id="tv_51" class="t s3_51">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tw_51" class="t s3_51">1 </span>
<span id="tx_51" class="t s3_51">2 </span><span id="ty_51" class="t s3_51">Set 1 to cause Ovf_PMC2 = 1. </span><span id="tz_51" class="t s3_51">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t10_51" class="t s3_51">2 </span>
<span id="t11_51" class="t s3_51">n </span><span id="t12_51" class="t s3_51">Set 1 to cause Ovf_PMCn = 1. </span><span id="t13_51" class="t s3_51">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t14_51" class="t s3_51">n </span>
<span id="t15_51" class="t s3_51">31:n </span><span id="t16_51" class="t s3_51">Reserved </span>
<span id="t17_51" class="t s3_51">32 </span><span id="t18_51" class="t s3_51">Set 1 to cause Ovf_FIXED_CTR0 = 1. </span><span id="t19_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t1a_51" class="t s3_51">33 </span><span id="t1b_51" class="t s3_51">Set 1 to cause Ovf_FIXED_CTR1 = 1. </span><span id="t1c_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t1d_51" class="t s3_51">34 </span><span id="t1e_51" class="t s3_51">Set 1 to cause Ovf_FIXED_CTR2 = 1. </span><span id="t1f_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t1g_51" class="t s3_51">47:35 </span><span id="t1h_51" class="t s3_51">Reserved </span>
<span id="t1i_51" class="t s3_51">48 </span><span id="t1j_51" class="t s3_51">SET_OVF_PERF_METRICS: If this bit is set, </span>
<span id="t1k_51" class="t s3_51">it will set the status bit in the </span>
<span id="t1l_51" class="t s3_51">IA32_PERF_GLOBAL_STATUS register for </span>
<span id="t1m_51" class="t s3_51">the PERF_METRICS counters. </span>
<span id="t1n_51" class="t s3_51">54:49 </span><span id="t1o_51" class="t s3_51">Reserved </span>
<span id="t1p_51" class="t s3_51">55 </span><span id="t1q_51" class="t s3_51">Set 1 to cause Trace_ToPA_PMI = 1. </span><span id="t1r_51" class="t s3_51">If CPUID.(EAX=07H, </span>
<span id="t1s_51" class="t s3_51">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t1t_51" class="t s3_51">CPUID.(EAX=014H, </span>
<span id="t1u_51" class="t s3_51">ECX=0):ECX[0] = 1 </span>
<span id="t1v_51" class="t s3_51">57:56 </span><span id="t1w_51" class="t s3_51">Reserved </span>
<span id="t1x_51" class="t s3_51">58 </span><span id="t1y_51" class="t s3_51">Set 1 to cause LBR_Frz = 1. </span><span id="t1z_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t20_51" class="t s3_51">59 </span><span id="t21_51" class="t s3_51">Set 1 to cause CTR_Frz = 1. </span><span id="t22_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t23_51" class="t s3_51">58 </span><span id="t24_51" class="t s3_51">Set 1 to cause ASCI = 1. </span><span id="t25_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t26_51" class="t s3_51">61 </span><span id="t27_51" class="t s3_51">Set 1 to cause Ovf_Uncore = 1. </span><span id="t28_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t29_51" class="t s3_51">62 </span><span id="t2a_51" class="t s3_51">Set 1 to cause OvfBuf = 1. </span><span id="t2b_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2c_51" class="t s3_51">63 </span><span id="t2d_51" class="t s3_51">Reserved </span>
<span id="t2e_51" class="t s3_51">392H </span><span id="t2f_51" class="t s3_51">914 </span><span id="t2g_51" class="t s3_51">IA32_PERF_GLOBAL_INUSE </span><span id="t2h_51" class="t s3_51">Indicator that core perfmon interface is in </span>
<span id="t2i_51" class="t s3_51">use. (R/O) </span>
<span id="t2j_51" class="t s3_51">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2k_51" class="t s3_51">0 </span><span id="t2l_51" class="t s3_51">IA32_PERFEVTSEL0 in use. </span>
<span id="t2m_51" class="t s4_51">Table 2-2. </span><span id="t2n_51" class="t s4_51">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2o_51" class="t s5_51">Register </span>
<span id="t2p_51" class="t s5_51">Address </span>
<span id="t2q_51" class="t s5_51">Architectural MSR Name / Bit Fields </span>
<span id="t2r_51" class="t s5_51">(Former MSR Name) </span><span id="t2s_51" class="t s5_51">MSR/Bit Description </span><span id="t2t_51" class="t s5_51">Comment </span>
<span id="t2u_51" class="t s5_51">Hex </span><span id="t2v_51" class="t s5_51">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
