vhdtdtfi -prj exampleProject -o /home/ise/Xilinx/firmware-Projects/trash/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhi -module data_processing_top -template /opt/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/BRAM_storage.vhd -lib work ipcore_dir/axis_fifo_synth.vhd -lib work ipcore_dir/clk_gen.vhd -lib work syncBit_en.vhd -lib work process_trigger.vhd -lib work tranLoc_TOP.vhd -lib work ISERDES_primitive.vhd -lib work data_handling_module.vhd -lib work trigger_addr_sel.vhd -lib work read_out_data.vhd -lib work data_ports.vhd -lib work data_processing_top.vhd -lib work ipcore_dir/AXIS_fifo_0_synth.vhd -lib work ipcore_dir/AXIS_fifo_1_synth.vhd 
vhdtdtfi -prj exampleProject -o /home/ise/Xilinx/firmware-Projects/trash/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhi -module data_processing_top -template /opt/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/BRAM_storage.vhd -lib work ipcore_dir/clk_gen.vhd -lib work syncBit_en.vhd -lib work process_trigger.vhd -lib work tranLoc_TOP.vhd -lib work ISERDES_primitive.vhd -lib work data_handling_module.vhd -lib work trigger_addr_sel.vhd -lib work read_out_data.vhd -lib work data_ports.vhd -lib work data_processing_top.vhd -lib work ipcore_dir/AXIS_fifo_0_synth.vhd -lib work ipcore_dir/AXIS_fifo_1_synth.vhd 
vhdtdtfi -prj exampleProject -o /home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhi -module data_processing_top -template /opt/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/BRAM_storage.vhd -lib work syncBit_en.vhd -lib work process_trigger.vhd -lib work tranLoc_TOP.vhd -lib work ISERDES_primitive.vhd -lib work PLL_integer_array.vhd -lib work data_handling_module.vhd -lib work trigger_addr_sel.vhd -lib work read_out_data.vhd -lib work data_ports.vhd -lib work data_processing_top.vhd -lib work ipcore_dir/AXIS_fifo_0_synth.vhd -lib work ipcore_dir/AXIS_fifo_1_synth.vhd -lib work ipcore_dir/axis_fifo_synth.vhd 
vhdtdtfi -prj exampleProject -o /home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhi -module data_processing_top -template /opt/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/BRAM_storage.vhd -lib work syncBit_en.vhd -lib work process_trigger.vhd -lib work tranLoc_TOP.vhd -lib work ISERDES_primitive.vhd -lib work PLL_integer_array.vhd -lib work data_handling_module.vhd -lib work trigger_addr_sel.vhd -lib work read_out_data.vhd -lib work data_ports.vhd -lib work data_processing_top.vhd -lib work ipcore_dir/AXIS_fifo_0_synth.vhd -lib work ipcore_dir/AXIS_fifo_1_synth.vhd -lib work ipcore_dir/axis_fifo_synth.vhd 
