/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [8:0] _02_;
  reg [2:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[4] & celloutsig_1_0z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[2] & celloutsig_1_0z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_0z[1] & celloutsig_0_8z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_14z[1] & celloutsig_0_10z);
  assign celloutsig_0_2z = ~((in_data[42] | celloutsig_0_0z[2]) & (in_data[86] | in_data[78]));
  assign celloutsig_1_6z = celloutsig_1_2z[2] | celloutsig_1_2z[0];
  assign celloutsig_1_18z = celloutsig_1_15z[2] | celloutsig_1_16z;
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 3'h0;
    else _11_ <= { in_data[38], celloutsig_0_10z, celloutsig_0_16z };
  assign { _01_[2:1], _00_ } = _11_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= celloutsig_0_1z[17:9];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_10z } == { celloutsig_0_0z[1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_36z };
  assign celloutsig_0_10z = in_data[55:26] == in_data[44:15];
  assign celloutsig_0_29z = { in_data[94:88], celloutsig_0_6z, celloutsig_0_18z } == { celloutsig_0_8z[2:0], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, _03_ };
  assign celloutsig_1_13z = in_data[182:162] === { celloutsig_1_0z[10:3], celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_1z[5:1] && { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[0] & ~(in_data[50]);
  assign celloutsig_0_77z = celloutsig_0_20z & ~(celloutsig_0_7z);
  assign celloutsig_0_0z = in_data[33:31] % { 1'h1, in_data[2:1] };
  assign celloutsig_0_33z = { celloutsig_0_31z[4:1], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, _02_[6:0], celloutsig_0_9z };
  assign celloutsig_0_44z = celloutsig_0_23z[4:0] % { 1'h1, celloutsig_0_8z[2], _01_[2:1], _00_ };
  assign celloutsig_1_0z = in_data[160:148] % { 1'h1, in_data[108:97] };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] % { 1'h1, in_data[111:106] };
  assign celloutsig_1_2z = celloutsig_1_0z[11:9] % { 1'h1, celloutsig_1_0z[4:3] };
  assign celloutsig_0_1z = in_data[40:14] % { 1'h1, in_data[48:26], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[0], _02_ } % { 1'h1, in_data[68:64], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_8z[3:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_76z = celloutsig_0_23z[0] ? { celloutsig_0_23z[4], celloutsig_0_44z, celloutsig_0_33z } : { celloutsig_0_12z[17:4], celloutsig_0_38z };
  assign celloutsig_0_12z = _03_[1] ? { in_data[29:16], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, _03_[2], 1'h1, _03_[0], _03_[2], 1'h1, _03_[0], celloutsig_0_3z } : { celloutsig_0_1z[25:14], celloutsig_0_9z, celloutsig_0_6z, _02_ };
  assign celloutsig_0_14z = _03_[1] ? celloutsig_0_1z[10:1] : { celloutsig_0_12z[16:8], celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_3z ? { in_data[45:40], celloutsig_0_7z } : { _02_[2:0], _03_, celloutsig_0_29z };
  assign celloutsig_0_13z = celloutsig_0_0z !== in_data[74:72];
  assign celloutsig_0_27z = { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_7z } !== celloutsig_0_26z[2:0];
  assign celloutsig_0_23z = ~ { celloutsig_0_12z[22:17], celloutsig_0_18z };
  assign celloutsig_0_26z = ~ { celloutsig_0_25z[0], _02_, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_7z = celloutsig_0_2z & celloutsig_0_0z[0];
  assign celloutsig_1_19z = celloutsig_1_0z[0] & celloutsig_1_6z;
  assign celloutsig_0_9z = celloutsig_0_8z[1] & celloutsig_0_3z;
  assign celloutsig_0_18z = celloutsig_0_10z & celloutsig_0_8z[4];
  assign celloutsig_0_19z = ~^ celloutsig_0_15z[6:1];
  assign celloutsig_0_21z = ~^ { celloutsig_0_8z[3:0], celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z } >> _02_[7:4];
  assign celloutsig_1_15z = { celloutsig_1_2z[1:0], celloutsig_1_8z } >> { celloutsig_1_1z[4:3], celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_0z } - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_36z = ~((celloutsig_0_33z[8] & celloutsig_0_15z[1]) | celloutsig_0_0z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_1z[16] & celloutsig_0_6z[2]) | _03_[0]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
