{
  "design": {
    "design_info": {
      "boundary_crc": "0x60A6E956549D8A3E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../pynqz2-clock.gen/sources_1/bd/MainDesign",
      "name": "MainDesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ClockDivider_0": "",
      "ClockDivider_1": "",
      "ClockDivider_2": "",
      "ClockDivider_3": ""
    },
    "ports": {
      "LD0": {
        "direction": "O"
      },
      "LD1": {
        "direction": "O"
      },
      "LD2": {
        "direction": "O"
      },
      "LD3": {
        "direction": "O"
      },
      "CLK_IN": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MainDesign_CLK_IN",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ClockDivider_0": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "xci_name": "MainDesign_ClockDivider_0_0",
        "xci_path": "ip\\MainDesign_ClockDivider_0_0\\MainDesign_ClockDivider_0_0.xci",
        "inst_hier_path": "ClockDivider_0",
        "parameters": {
          "DIVISOR": {
            "value": "0x0EE6B28"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_CLK_IN",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_OUT": {
            "direction": "O"
          }
        }
      },
      "ClockDivider_1": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "xci_name": "MainDesign_ClockDivider_1_0",
        "xci_path": "ip\\MainDesign_ClockDivider_1_0\\MainDesign_ClockDivider_1_0.xci",
        "inst_hier_path": "ClockDivider_1",
        "parameters": {
          "DIVISOR": {
            "value": "0x7735940"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_CLK_IN",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_OUT": {
            "direction": "O"
          }
        }
      },
      "ClockDivider_2": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "xci_name": "MainDesign_ClockDivider_2_0",
        "xci_path": "ip\\MainDesign_ClockDivider_2_0\\MainDesign_ClockDivider_2_0.xci",
        "inst_hier_path": "ClockDivider_2",
        "parameters": {
          "DIVISOR": {
            "value": "0x3B9ACA0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_CLK_IN",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_OUT": {
            "direction": "O"
          }
        }
      },
      "ClockDivider_3": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "xci_name": "MainDesign_ClockDivider_3_0",
        "xci_path": "ip\\MainDesign_ClockDivider_3_0\\MainDesign_ClockDivider_3_0.xci",
        "inst_hier_path": "ClockDivider_3",
        "parameters": {
          "DIVISOR": {
            "value": "0x1DCD650"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_CLK_IN",
                "value_src": "default_prop"
              }
            }
          },
          "CLK_OUT": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "CLK_IN_1": {
        "ports": [
          "CLK_IN",
          "ClockDivider_1/CLK_IN",
          "ClockDivider_2/CLK_IN",
          "ClockDivider_3/CLK_IN",
          "ClockDivider_0/CLK_IN"
        ]
      },
      "ClockDivider_0_CLK_OUT": {
        "ports": [
          "ClockDivider_0/CLK_OUT",
          "LD3"
        ]
      },
      "ClockDivider_1_CLK_OUT": {
        "ports": [
          "ClockDivider_1/CLK_OUT",
          "LD0"
        ]
      },
      "ClockDivider_2_CLK_OUT": {
        "ports": [
          "ClockDivider_2/CLK_OUT",
          "LD1"
        ]
      },
      "ClockDivider_3_CLK_OUT": {
        "ports": [
          "ClockDivider_3/CLK_OUT",
          "LD2"
        ]
      }
    }
  }
}