\hypertarget{group__SMBUS__Interrupt__configuration__definition}{}\doxysection{S\+M\+B\+US Interrupt configuration definition}
\label{group__SMBUS__Interrupt__configuration__definition}\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
S\+M\+B\+US Interrupt configuration definition 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__SMBUS__Interrupt__configuration__definition}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+B\+UF}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+VT}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN
\item 
\#define \mbox{\hyperlink{group__SMBUS__Interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}{S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+RR}}~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__SMBUS__Interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}\label{group__SMBUS__Interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}} 
\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_BUF@{SMBUS\_IT\_BUF}}
\index{SMBUS\_IT\_BUF@{SMBUS\_IT\_BUF}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{SMBUS\_IT\_BUF}{SMBUS\_IT\_BUF}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+B\+UF~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 346 行定义.

\mbox{\Hypertarget{group__SMBUS__Interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}\label{group__SMBUS__Interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}} 
\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_ERR@{SMBUS\_IT\_ERR}}
\index{SMBUS\_IT\_ERR@{SMBUS\_IT\_ERR}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{SMBUS\_IT\_ERR}{SMBUS\_IT\_ERR}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+RR~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 348 行定义.

\mbox{\Hypertarget{group__SMBUS__Interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}\label{group__SMBUS__Interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}} 
\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_EVT@{SMBUS\_IT\_EVT}}
\index{SMBUS\_IT\_EVT@{SMBUS\_IT\_EVT}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{SMBUS\_IT\_EVT}{SMBUS\_IT\_EVT}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+I\+T\+\_\+\+E\+VT~I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 347 行定义.

