==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-489] Unrolling loop 'LOOP1' (fullyconnected/fully_connected.cpp:9) in function 'fully_connected' completely with a factor of 60.
INFO: [XFORM 203-102] Partitioning array 'fullyconnected_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 183.852 ; gain = 92.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.453 seconds; current allocated memory: 123.142 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 60 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 131.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_59' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_58' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_47' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_36' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_25' to 'fully_connected_ffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_14' to 'fully_connected_fg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_3' to 'fully_connected_fhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_2' to 'fully_connected_fibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_1' to 'fully_connected_fjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_57' to 'fully_connected_flbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_56' to 'fully_connected_fmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_55' to 'fully_connected_fncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_54' to 'fully_connected_focq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_53' to 'fully_connected_fpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_52' to 'fully_connected_fqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_51' to 'fully_connected_frcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_50' to 'fully_connected_fsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_49' to 'fully_connected_ftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_48' to 'fully_connected_fudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_46' to 'fully_connected_fvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_45' to 'fully_connected_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_44' to 'fully_connected_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_43' to 'fully_connected_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_42' to 'fully_connected_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_41' to 'fully_connected_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_40' to 'fully_connected_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_39' to 'fully_connected_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_38' to 'fully_connected_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_37' to 'fully_connected_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_35' to 'fully_connected_fFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_34' to 'fully_connected_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_33' to 'fully_connected_fHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_32' to 'fully_connected_fIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_31' to 'fully_connected_fJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_30' to 'fully_connected_fKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_29' to 'fully_connected_fLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_28' to 'fully_connected_fMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_27' to 'fully_connected_fNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_26' to 'fully_connected_fOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_24' to 'fully_connected_fPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_23' to 'fully_connected_fQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_22' to 'fully_connected_fRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_21' to 'fully_connected_fShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_20' to 'fully_connected_fThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_19' to 'fully_connected_fUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_18' to 'fully_connected_fVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_17' to 'fully_connected_fWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_16' to 'fully_connected_fXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_15' to 'fully_connected_fYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_13' to 'fully_connected_fZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_12' to 'fully_connected_f0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_11' to 'fully_connected_f1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_10' to 'fully_connected_f2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_9' to 'fully_connected_f3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_8' to 'fully_connected_f4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_7' to 'fully_connected_f5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_6' to 'fully_connected_f6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_5' to 'fully_connected_f7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_4' to 'fully_connected_f8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_f9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_fbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_fbbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_f9j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fbak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fbbk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 2.703 seconds; current allocated memory: 144.213 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_feOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_ffYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fjbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_flbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_focq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_frcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_ftde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f2iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f3i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f4jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_f8jQ_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 241.887 ; gain = 150.422
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 30.459 seconds; peak allocated memory: 144.213 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-489] Unrolling loop 'LOOP1' (fullyconnected/fully_connected.cpp:9) in function 'fully_connected' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'fullyconnected_weights' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.582 ; gain = 93.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.296 seconds; current allocated memory: 119.296 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 50 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 125.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_49' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_48' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_37' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_26' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_15' to 'fully_connected_ffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_4' to 'fully_connected_fg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_3' to 'fully_connected_fhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_2' to 'fully_connected_fibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_1' to 'fully_connected_fjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_47' to 'fully_connected_flbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_46' to 'fully_connected_fmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_45' to 'fully_connected_fncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_44' to 'fully_connected_focq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_43' to 'fully_connected_fpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_42' to 'fully_connected_fqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_41' to 'fully_connected_frcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_40' to 'fully_connected_fsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_39' to 'fully_connected_ftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_38' to 'fully_connected_fudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_36' to 'fully_connected_fvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_35' to 'fully_connected_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_34' to 'fully_connected_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_33' to 'fully_connected_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_32' to 'fully_connected_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_31' to 'fully_connected_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_30' to 'fully_connected_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_29' to 'fully_connected_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_28' to 'fully_connected_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_27' to 'fully_connected_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_25' to 'fully_connected_fFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_24' to 'fully_connected_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_23' to 'fully_connected_fHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_22' to 'fully_connected_fIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_21' to 'fully_connected_fJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_20' to 'fully_connected_fKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_19' to 'fully_connected_fLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_18' to 'fully_connected_fMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_17' to 'fully_connected_fNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_16' to 'fully_connected_fOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_14' to 'fully_connected_fPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_13' to 'fully_connected_fQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_12' to 'fully_connected_fRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_11' to 'fully_connected_fShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_10' to 'fully_connected_fThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_9' to 'fully_connected_fUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_8' to 'fully_connected_fVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_7' to 'fully_connected_fWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_6' to 'fully_connected_fXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh_5' to 'fully_connected_fYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_f0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_f1iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_f0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_f1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fZio': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 1.849 seconds; current allocated memory: 136.465 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_feOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_ffYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fjbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_flbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_focq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_frcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_ftde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fvdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fxdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fYie_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 227.238 ; gain = 135.758
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 23.323 seconds; peak allocated memory: 136.465 MB.
