{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637636463095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637636463096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:01:02 2021 " "Processing started: Mon Nov 22 21:01:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637636463096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636463096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636463096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637636463429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637636463430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet_tb-test " "Found design unit 1: bullet_tb-test" {  } { { "bullet_tb.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471897 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet_tb " "Found entity 1: bullet_tb" {  } { { "bullet_tb.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-fsm_bullet " "Found design unit 1: bullet-fsm_bullet" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471899 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-fsm_t " "Found design unit 1: tank-fsm_t" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471900 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_game-update1 " "Found design unit 1: tank_game-update1" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471901 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_game " "Found entity 1: tank_game" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-fsm_c " "Found design unit 1: collision-fsm_c" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471902 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_const " "Found design unit 1: game_const" {  } { { "game_const.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/game_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471903 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_const-body " "Found design unit 2: game_const-body" {  } { { "game_const.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/game_const.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50hz-update " "Found design unit 1: clk_50hz-update" {  } { { "trigger.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/trigger.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471904 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50hz " "Found entity 1: clk_50hz" {  } { { "trigger.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_board-fsm_sb " "Found design unit 1: score_board-fsm_sb" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471905 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_board " "Found entity 1: score_board" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471906 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471907 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471910 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471911 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471912 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471913 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471914 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471917 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636471917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636471917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_game " "Elaborating entity \"tank_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637636471952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc tank_game.vhd(93) " "Verilog HDL or VHDL warning at tank_game.vhd(93): object \"sc\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636471953 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sr tank_game.vhd(94) " "Verilog HDL or VHDL warning at tank_game.vhd(94): object \"sr\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636471953 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit11 tank_game.vhd(97) " "Verilog HDL or VHDL warning at tank_game.vhd(97): object \"hit11\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636471954 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit22 tank_game.vhd(97) " "Verilog HDL or VHDL warning at tank_game.vhd(97): object \"hit22\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636471954 "|tank_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50hz clk_50hz:tg " "Elaborating entity \"clk_50hz\" for hierarchy \"clk_50hz:tg\"" {  } { { "tank_game.vhd" "tg" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636471971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:t1 " "Elaborating entity \"tank\" for hierarchy \"tank:t1\"" {  } { { "tank_game.vhd" "t1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636471972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga\"" {  } { { "tank_game.vhd" "vga" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636471975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636471983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelGenerator.vhd" "colors" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "altsyncram_component" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636472037 ""}  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637636472037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "E:/GitHub Repo/CE355_Final_Project/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636472087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636472087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "tank_game.vhd" "keyboard" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "det1 ps2.vhd(83) " "Verilog HDL or VHDL warning at ps2.vhd(83): object \"det1\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636472093 "|tank_game|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "det2 ps2.vhd(83) " "Verilog HDL or VHDL warning at ps2.vhd(83): object \"det2\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636472093 "|tank_game|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd\"" {  } { { "tank_game.vhd" "lcd" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472096 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637636472097 "|tank_game|de2lcd:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(45) " "VHDL Process Statement warning at de2lcd.vhd(45): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637636472098 "|tank_game|de2lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(49) " "Inferred latch for \"init\" at de2lcd.vhd(49)" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636472098 "|tank_game|de2lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:b1 " "Elaborating entity \"bullet\" for hierarchy \"bullet:b1\"" {  } { { "tank_game.vhd" "b1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_ready bullet.vhd(46) " "Verilog HDL or VHDL warning at bullet.vhd(46): object \"bullet_ready\" assigned a value but never read" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_st bullet.vhd(76) " "VHDL Process Statement warning at bullet.vhd(76): signal \"curr_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb_q bullet.vhd(77) " "VHDL Process Statement warning at bullet.vhd(77): signal \"xb_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_st bullet.vhd(83) " "VHDL Process Statement warning at bullet.vhd(83): signal \"curr_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt_l bullet.vhd(113) " "VHDL Process Statement warning at bullet.vhd(113): signal \"xt_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt_l bullet.vhd(114) " "VHDL Process Statement warning at bullet.vhd(114): signal \"yt_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_s bullet.vhd(129) " "VHDL Process Statement warning at bullet.vhd(129): signal \"clk_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt_h bullet.vhd(136) " "VHDL Process Statement warning at bullet.vhd(136): signal \"xt_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472100 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt_h bullet.vhd(137) " "VHDL Process Statement warning at bullet.vhd(137): signal \"yt_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472101 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_s bullet.vhd(152) " "VHDL Process Statement warning at bullet.vhd(152): signal \"clk_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472101 "|tank_game|bullet:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision bullet:b1\|collision:collision_h_case " "Elaborating entity \"collision\" for hierarchy \"bullet:b1\|collision:collision_h_case\"" {  } { { "bullet.vhd" "collision_h_case" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb collision.vhd(45) " "VHDL Process Statement warning at collision.vhd(45): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt collision.vhd(45) " "VHDL Process Statement warning at collision.vhd(45): signal \"xt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb collision.vhd(46) " "VHDL Process Statement warning at collision.vhd(46): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt collision.vhd(46) " "VHDL Process Statement warning at collision.vhd(46): signal \"xt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"yt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb collision.vhd(48) " "VHDL Process Statement warning at collision.vhd(48): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt collision.vhd(48) " "VHDL Process Statement warning at collision.vhd(48): signal \"yt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472102 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_board score_board:sb " "Elaborating entity \"score_board\" for hierarchy \"score_board:sb\"" {  } { { "tank_game.vhd" "sb" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472105 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset score_board.vhd(69) " "VHDL Process Statement warning at score_board.vhd(69): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472106 "|tank_game|score_board:sb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset score_board.vhd(75) " "VHDL Process Statement warning at score_board.vhd(75): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636472106 "|tank_game|score_board:sb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:led1 " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:led1\"" {  } { { "tank_game.vhd" "led1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636472107 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637636473227 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637636473227 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[0\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[1\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[2\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[3\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[4\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[5\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[6\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[7\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[7\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636473593 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637636473593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636473593 "|tank_game|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636473593 "|tank_game|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636473593 "|tank_game|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637636473593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637636473709 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637636474590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637636474839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636474839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1405 " "Implemented 1405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637636474946 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637636474946 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637636474946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1308 " "Implemented 1308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637636474946 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637636474946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637636474946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637636474962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:01:14 2021 " "Processing ended: Mon Nov 22 21:01:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637636474962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637636474962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637636474962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636474962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637636476140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637636476140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:01:15 2021 " "Processing started: Mon Nov 22 21:01:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637636476140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637636476140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank_game -c tank_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637636476140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637636476231 ""}
{ "Info" "0" "" "Project  = tank_game" {  } {  } 0 0 "Project  = tank_game" 0 0 "Fitter" 0 0 1637636476231 ""}
{ "Info" "0" "" "Revision = tank_game" {  } {  } 0 0 "Revision = tank_game" 0 0 "Fitter" 0 0 1637636476232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637636476315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637636476315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank_game EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tank_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637636476333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637636476406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637636476406 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637636476782 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637636476788 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637636476878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637636476878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637636476883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637636476883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637636476883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637636476883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637636476883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637636476883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637636476885 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637636477076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 67 " "No exact pin location assignment(s) for 6 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1637636477794 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_game.sdc " "Synopsys Design Constraints File file not found: 'tank_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637636478135 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637636478135 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637636478148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637636478149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637636478149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637636478239 ""}  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637636478239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637636478239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478239 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637636478239 ""}  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637636478239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2lcd:lcd\|CLK_400HZ  " "Automatically promoted node de2lcd:lcd\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637636478239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2lcd:lcd\|CLK_400HZ~0 " "Destination node de2lcd:lcd\|CLK_400HZ~0" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478239 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637636478239 ""}  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637636478239 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:keyboard\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637636478240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|oneshot:pulser\|process_0~0 " "Destination node ps2:keyboard\|oneshot:pulser\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|oneshot:pulser\|delay~0 " "Destination node ps2:keyboard\|oneshot:pulser\|delay~0" {  } { { "oneshot.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/oneshot.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637636478240 ""}  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637636478240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637636478240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 2693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637636478240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637636478240 ""}  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637636478240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637636478597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637636478598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637636478599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637636478600 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637636478602 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637636478604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637636478604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637636478604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637636478660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637636478662 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637636478662 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1637636478673 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1637636478673 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1637636478673 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 18 38 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 62 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 28 43 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637636478675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1637636478675 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1637636478675 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637636478927 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1637636478933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637636481560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637636481898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637636481945 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637636488541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637636488541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637636488934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 12 { 0 ""} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637636492633 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637636492633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637636495305 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637636495305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637636495310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637636495481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637636495497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637636495868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637636495869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637636496181 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637636496736 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[0\] a permanently enabled " "Pin LCD_BUS\[0\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[0\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[1\] a permanently enabled " "Pin LCD_BUS\[1\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[1\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[2\] a permanently enabled " "Pin LCD_BUS\[2\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[2\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[3\] a permanently enabled " "Pin LCD_BUS\[3\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[3\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[4\] a permanently enabled " "Pin LCD_BUS\[4\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[4\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[5\] a permanently enabled " "Pin LCD_BUS\[5\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[5\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[6\] a permanently enabled " "Pin LCD_BUS\[6\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[6\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_BUS\[7\] a permanently enabled " "Pin LCD_BUS\[7\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LCD_BUS[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BUS\[7\]" } } } } { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/GitHub Repo/CE355_Final_Project/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1637636497326 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1637636497326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitHub Repo/CE355_Final_Project/output_files/tank_game.fit.smsg " "Generated suppressed messages file E:/GitHub Repo/CE355_Final_Project/output_files/tank_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637636497428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5718 " "Peak virtual memory: 5718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637636497864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:01:37 2021 " "Processing ended: Mon Nov 22 21:01:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637636497864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637636497864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637636497864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637636497864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637636498881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637636498881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:01:38 2021 " "Processing started: Mon Nov 22 21:01:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637636498881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637636498881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank_game -c tank_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637636498881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637636499152 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1637636501814 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637636501951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637636502264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:01:42 2021 " "Processing ended: Mon Nov 22 21:01:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637636502264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637636502264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637636502264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637636502264 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637636502850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637636503404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637636503405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:01:43 2021 " "Processing started: Mon Nov 22 21:01:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637636503405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637636503405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_game -c tank_game " "Command: quartus_sta tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637636503405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637636503484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637636503615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637636503615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636503682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636503682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_game.sdc " "Synopsys Design Constraints File file not found: 'tank_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637636504202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504203 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|scan_ready ps2:keyboard\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|scan_ready ps2:keyboard\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|ready_set ps2:keyboard\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:keyboard\|keyboard:u1\|ready_set ps2:keyboard\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name de2lcd:lcd\|CLK_400HZ de2lcd:lcd\|CLK_400HZ " "create_clock -period 1.000 -name de2lcd:lcd\|CLK_400HZ de2lcd:lcd\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637636504210 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636504210 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637636504219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636504221 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637636504222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637636504231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637636504293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637636504293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.620 " "Worst-case setup slack is -5.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.620            -513.033 CLOCK_50  " "   -5.620            -513.033 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801             -21.642 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -2.801             -21.642 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.752             -90.319 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.752             -90.319 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669             -38.156 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.669             -38.156 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -33.623 de2lcd:lcd\|CLK_400HZ  " "   -1.684             -33.623 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.387               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 de2lcd:lcd\|CLK_400HZ  " "    0.405               0.000 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.405               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 ps2:keyboard\|keyboard:u1\|scan_ready  " "    0.441               0.000 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.543 " "Worst-case recovery slack is -1.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543              -1.543 ps2:keyboard\|keyboard:u1\|ready_set  " "   -1.543              -1.543 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.986 " "Worst-case removal slack is 1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.986               0.000 ps2:keyboard\|keyboard:u1\|ready_set  " "    1.986               0.000 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -252.290 CLOCK_50  " "   -3.000            -252.290 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -60.518 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.693             -60.518 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -62.965 de2lcd:lcd\|CLK_400HZ  " "   -1.285             -62.965 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -38.550 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504336 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637636504481 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636504481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637636504486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637636504510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637636504879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636504970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637636504993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637636504993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.104 " "Worst-case setup slack is -5.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.104            -453.556 CLOCK_50  " "   -5.104            -453.556 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429             -78.248 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.429             -78.248 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410             -16.904 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -2.410             -16.904 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378             -32.962 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.378             -32.962 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415             -25.651 de2lcd:lcd\|CLK_400HZ  " "   -1.415             -25.651 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636504996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636504996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.339               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 de2lcd:lcd\|CLK_400HZ  " "    0.355               0.000 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.356               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 ps2:keyboard\|keyboard:u1\|scan_ready  " "    0.405               0.000 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.256 " "Worst-case recovery slack is -1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256              -1.256 ps2:keyboard\|keyboard:u1\|ready_set  " "   -1.256              -1.256 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.750 " "Worst-case removal slack is 1.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 ps2:keyboard\|keyboard:u1\|ready_set  " "    1.750               0.000 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -252.290 CLOCK_50  " "   -3.000            -252.290 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -60.474 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.649             -60.474 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -62.965 de2lcd:lcd\|CLK_400HZ  " "   -1.285             -62.965 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -38.550 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505033 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637636505189 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636505189 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637636505197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636505300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637636505310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637636505310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.252 " "Worst-case setup slack is -2.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252            -165.549 CLOCK_50  " "   -2.252            -165.549 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852              -4.915 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -0.852              -4.915 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -6.631 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -0.848              -6.631 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842             -22.042 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -0.842             -22.042 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -1.677 de2lcd:lcd\|CLK_400HZ  " "   -0.340              -1.677 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.175               0.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 de2lcd:lcd\|CLK_400HZ  " "    0.183               0.000 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.184               0.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 ps2:keyboard\|keyboard:u1\|scan_ready  " "    0.196               0.000 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.411 " "Worst-case recovery slack is -0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -0.411 ps2:keyboard\|keyboard:u1\|ready_set  " "   -0.411              -0.411 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.111 " "Worst-case removal slack is 1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 ps2:keyboard\|keyboard:u1\|ready_set  " "    1.111               0.000 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -209.281 CLOCK_50  " "   -3.000            -209.281 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -49.000 de2lcd:lcd\|CLK_400HZ  " "   -1.000             -49.000 de2lcd:lcd\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.000             -46.000 VGA_top_level:vga\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 ps2:keyboard\|keyboard:u1\|scan_ready  " "   -1.000             -30.000 ps2:keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.000             -23.000 ps2:keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2:keyboard\|keyboard:u1\|ready_set  " "   -1.000              -1.000 ps2:keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637636505365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637636505365 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637636505545 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637636505545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637636506022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637636506024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637636506157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:01:46 2021 " "Processing ended: Mon Nov 22 21:01:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637636506157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637636506157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637636506157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637636506157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637636506888 ""}
