
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= FU.OutID1=>A_EX.In                                     Premise(F11)
	S14= A_MEM.Out=>A_WB.In                                     Premise(F12)
	S15= LIMMEXT.Out=>B_EX.In                                   Premise(F13)
	S16= B_MEM.Out=>B_WB.In                                     Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F17)
	S20= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F18)
	S21= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F20)
	S23= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F24)
	S27= FU.Bub_IF=>CU_IF.Bub                                   Premise(F25)
	S28= FU.Halt_IF=>CU_IF.Halt                                 Premise(F26)
	S29= ICache.Hit=>CU_IF.ICacheHit                            Premise(F27)
	S30= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F28)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F38)
	S41= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F39)
	S42= IR_EX.Out=>FU.IR_EX                                    Premise(F40)
	S43= IR_ID.Out=>FU.IR_ID                                    Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F43)
	S46= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F44)
	S47= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F45)
	S48= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F46)
	S49= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F47)
	S50= ALU.Out=>FU.InEX                                       Premise(F48)
	S51= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F49)
	S52= GPR.Rdata1=>FU.InID1                                   Premise(F50)
	S53= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F51)
	S54= ALUOut_MEM.Out=>FU.InMEM                               Premise(F52)
	S55= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F53)
	S56= ALUOut_WB.Out=>FU.InWB                                 Premise(F54)
	S57= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F55)
	S58= IR_ID.Out25_21=>GPR.RReg1                              Premise(F56)
	S59= ALUOut_WB.Out=>GPR.WData                               Premise(F57)
	S60= IR_WB.Out20_16=>GPR.WReg                               Premise(F58)
	S61= IMMU.Addr=>IAddrReg.In                                 Premise(F59)
	S62= PC.Out=>ICache.IEA                                     Premise(F60)
	S63= ICache.IEA=addr                                        Path(S5,S62)
	S64= ICache.Hit=ICacheHit(addr)                             ICache-Search(S63)
	S65= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S63,S3)
	S66= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S64,S29)
	S67= FU.ICacheHit=ICacheHit(addr)                           Path(S64,S39)
	S68= ICache.Out=>ICacheReg.In                               Premise(F61)
	S69= ICacheReg.In={12,rS,rD,UIMM}                           Path(S65,S68)
	S70= PC.Out=>IMMU.IEA                                       Premise(F62)
	S71= IMMU.IEA=addr                                          Path(S5,S70)
	S72= CP0.ASID=>IMMU.PID                                     Premise(F63)
	S73= IMMU.PID=pid                                           Path(S4,S72)
	S74= IMMU.Addr={pid,addr}                                   IMMU-Search(S73,S71)
	S75= IAddrReg.In={pid,addr}                                 Path(S74,S61)
	S76= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S73,S71)
	S77= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S76,S30)
	S78= IR_MEM.Out=>IR_DMMU1.In                                Premise(F64)
	S79= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F65)
	S80= IR_ID.Out=>IR_EX.In                                    Premise(F66)
	S81= ICache.Out=>IR_ID.In                                   Premise(F67)
	S82= IR_ID.In={12,rS,rD,UIMM}                               Path(S65,S81)
	S83= ICache.Out=>IR_IMMU.In                                 Premise(F68)
	S84= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S65,S83)
	S85= IR_EX.Out=>IR_MEM.In                                   Premise(F69)
	S86= IR_DMMU2.Out=>IR_WB.In                                 Premise(F70)
	S87= IR_MEM.Out=>IR_WB.In                                   Premise(F71)
	S88= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F72)
	S89= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F73)
	S90= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F74)
	S91= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F75)
	S92= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F76)
	S93= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F77)
	S94= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F78)
	S95= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F79)
	S96= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F80)
	S97= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F81)
	S98= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F82)
	S99= IR_EX.Out31_26=>CU_EX.Op                               Premise(F83)
	S100= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F84)
	S101= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F85)
	S102= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F86)
	S103= IR_ID.Out31_26=>CU_ID.Op                              Premise(F87)
	S104= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F88)
	S105= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F89)
	S106= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F90)
	S107= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F91)
	S108= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F92)
	S109= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F93)
	S110= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F94)
	S111= IR_WB.Out31_26=>CU_WB.Op                              Premise(F95)
	S112= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F96)
	S113= CtrlA_EX=0                                            Premise(F97)
	S114= CtrlB_EX=0                                            Premise(F98)
	S115= CtrlALUOut_MEM=0                                      Premise(F99)
	S116= CtrlALUOut_DMMU1=0                                    Premise(F100)
	S117= CtrlALUOut_DMMU2=0                                    Premise(F101)
	S118= CtrlALUOut_WB=0                                       Premise(F102)
	S119= CtrlA_MEM=0                                           Premise(F103)
	S120= CtrlA_WB=0                                            Premise(F104)
	S121= CtrlB_MEM=0                                           Premise(F105)
	S122= CtrlB_WB=0                                            Premise(F106)
	S123= CtrlICache=0                                          Premise(F107)
	S124= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S123)
	S125= CtrlIMMU=0                                            Premise(F108)
	S126= CtrlIR_DMMU1=0                                        Premise(F109)
	S127= CtrlIR_DMMU2=0                                        Premise(F110)
	S128= CtrlIR_EX=0                                           Premise(F111)
	S129= CtrlIR_ID=1                                           Premise(F112)
	S130= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S82,S129)
	S131= CtrlIR_IMMU=0                                         Premise(F113)
	S132= CtrlIR_MEM=0                                          Premise(F114)
	S133= CtrlIR_WB=0                                           Premise(F115)
	S134= CtrlGPR=0                                             Premise(F116)
	S135= CtrlIAddrReg=0                                        Premise(F117)
	S136= CtrlPC=0                                              Premise(F118)
	S137= CtrlPCInc=1                                           Premise(F119)
	S138= PC[Out]=addr+4                                        PC-Inc(S1,S136,S137)
	S139= PC[CIA]=addr                                          PC-Inc(S1,S136,S137)
	S140= CtrlIMem=0                                            Premise(F120)
	S141= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S140)
	S142= CtrlICacheReg=0                                       Premise(F121)
	S143= CtrlASIDIn=0                                          Premise(F122)
	S144= CtrlCP0=0                                             Premise(F123)
	S145= CP0[ASID]=pid                                         CP0-Hold(S0,S144)
	S146= CtrlEPCIn=0                                           Premise(F124)
	S147= CtrlExCodeIn=0                                        Premise(F125)
	S148= CtrlIRMux=0                                           Premise(F126)
	S149= GPR[rS]=a                                             Premise(F127)

ID	S150= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S130)
	S151= IR_ID.Out31_26=12                                     IR-Out(S130)
	S152= IR_ID.Out25_21=rS                                     IR-Out(S130)
	S153= IR_ID.Out20_16=rD                                     IR-Out(S130)
	S154= IR_ID.Out15_0=UIMM                                    IR-Out(S130)
	S155= PC.Out=addr+4                                         PC-Out(S138)
	S156= PC.CIA=addr                                           PC-Out(S139)
	S157= PC.CIA31_28=addr[31:28]                               PC-Out(S139)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S145)
	S159= A_EX.Out=>ALU.A                                       Premise(F251)
	S160= B_EX.Out=>ALU.B                                       Premise(F252)
	S161= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F253)
	S162= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F254)
	S163= ALU.Out=>ALUOut_MEM.In                                Premise(F255)
	S164= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F256)
	S165= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F257)
	S166= FU.OutID1=>A_EX.In                                    Premise(F258)
	S167= A_MEM.Out=>A_WB.In                                    Premise(F259)
	S168= LIMMEXT.Out=>B_EX.In                                  Premise(F260)
	S169= B_MEM.Out=>B_WB.In                                    Premise(F261)
	S170= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F262)
	S171= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F263)
	S172= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F264)
	S173= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F265)
	S174= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F266)
	S175= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F267)
	S176= FU.Bub_ID=>CU_ID.Bub                                  Premise(F268)
	S177= FU.Halt_ID=>CU_ID.Halt                                Premise(F269)
	S178= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F270)
	S179= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F271)
	S180= FU.Bub_IF=>CU_IF.Bub                                  Premise(F272)
	S181= FU.Halt_IF=>CU_IF.Halt                                Premise(F273)
	S182= ICache.Hit=>CU_IF.ICacheHit                           Premise(F274)
	S183= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F275)
	S184= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F276)
	S185= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F277)
	S186= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F278)
	S187= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F279)
	S188= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F280)
	S189= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F281)
	S190= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F282)
	S191= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F283)
	S192= ICache.Hit=>FU.ICacheHit                              Premise(F284)
	S193= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F285)
	S194= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F286)
	S195= IR_EX.Out=>FU.IR_EX                                   Premise(F287)
	S196= IR_ID.Out=>FU.IR_ID                                   Premise(F288)
	S197= FU.IR_ID={12,rS,rD,UIMM}                              Path(S150,S196)
	S198= IR_MEM.Out=>FU.IR_MEM                                 Premise(F289)
	S199= IR_WB.Out=>FU.IR_WB                                   Premise(F290)
	S200= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F291)
	S201= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F292)
	S202= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F293)
	S203= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F294)
	S204= ALU.Out=>FU.InEX                                      Premise(F295)
	S205= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F296)
	S206= GPR.Rdata1=>FU.InID1                                  Premise(F297)
	S207= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F298)
	S208= FU.InID1_RReg=rS                                      Path(S152,S207)
	S209= FU.InID2_RReg=5'b00000                                Premise(F299)
	S210= ALUOut_MEM.Out=>FU.InMEM                              Premise(F300)
	S211= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F301)
	S212= ALUOut_WB.Out=>FU.InWB                                Premise(F302)
	S213= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F303)
	S214= IR_ID.Out25_21=>GPR.RReg1                             Premise(F304)
	S215= GPR.RReg1=rS                                          Path(S152,S214)
	S216= GPR.Rdata1=a                                          GPR-Read(S215,S149)
	S217= FU.InID1=a                                            Path(S216,S206)
	S218= FU.OutID1=FU(a)                                       FU-Forward(S217)
	S219= A_EX.In=FU(a)                                         Path(S218,S166)
	S220= ALUOut_WB.Out=>GPR.WData                              Premise(F305)
	S221= IR_WB.Out20_16=>GPR.WReg                              Premise(F306)
	S222= IMMU.Addr=>IAddrReg.In                                Premise(F307)
	S223= PC.Out=>ICache.IEA                                    Premise(F308)
	S224= ICache.IEA=addr+4                                     Path(S155,S223)
	S225= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S224)
	S226= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S225,S182)
	S227= FU.ICacheHit=ICacheHit(addr+4)                        Path(S225,S192)
	S228= ICache.Out=>ICacheReg.In                              Premise(F309)
	S229= PC.Out=>IMMU.IEA                                      Premise(F310)
	S230= IMMU.IEA=addr+4                                       Path(S155,S229)
	S231= CP0.ASID=>IMMU.PID                                    Premise(F311)
	S232= IMMU.PID=pid                                          Path(S158,S231)
	S233= IMMU.Addr={pid,addr+4}                                IMMU-Search(S232,S230)
	S234= IAddrReg.In={pid,addr+4}                              Path(S233,S222)
	S235= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S232,S230)
	S236= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S235,S183)
	S237= IR_MEM.Out=>IR_DMMU1.In                               Premise(F312)
	S238= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F313)
	S239= IR_ID.Out=>IR_EX.In                                   Premise(F314)
	S240= IR_EX.In={12,rS,rD,UIMM}                              Path(S150,S239)
	S241= ICache.Out=>IR_ID.In                                  Premise(F315)
	S242= ICache.Out=>IR_IMMU.In                                Premise(F316)
	S243= IR_EX.Out=>IR_MEM.In                                  Premise(F317)
	S244= IR_DMMU2.Out=>IR_WB.In                                Premise(F318)
	S245= IR_MEM.Out=>IR_WB.In                                  Premise(F319)
	S246= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F320)
	S247= LIMMEXT.In=UIMM                                       Path(S154,S246)
	S248= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S247)
	S249= B_EX.In={16{0},UIMM}                                  Path(S248,S168)
	S250= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F321)
	S251= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F322)
	S252= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F323)
	S253= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F324)
	S254= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F325)
	S255= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F326)
	S256= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F327)
	S257= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F328)
	S258= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F329)
	S259= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F330)
	S260= IR_EX.Out31_26=>CU_EX.Op                              Premise(F331)
	S261= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F332)
	S262= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F333)
	S263= CU_ID.IRFunc1=rD                                      Path(S153,S262)
	S264= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F334)
	S265= CU_ID.IRFunc2=rS                                      Path(S152,S264)
	S266= IR_ID.Out31_26=>CU_ID.Op                              Premise(F335)
	S267= CU_ID.Op=12                                           Path(S151,S266)
	S268= CU_ID.Func=alu_add                                    CU_ID(S267)
	S269= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F336)
	S270= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F337)
	S271= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F338)
	S272= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F339)
	S273= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F340)
	S274= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F341)
	S275= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F342)
	S276= IR_WB.Out31_26=>CU_WB.Op                              Premise(F343)
	S277= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F344)
	S278= CtrlA_EX=1                                            Premise(F345)
	S279= [A_EX]=FU(a)                                          A_EX-Write(S219,S278)
	S280= CtrlB_EX=1                                            Premise(F346)
	S281= [B_EX]={16{0},UIMM}                                   B_EX-Write(S249,S280)
	S282= CtrlALUOut_MEM=0                                      Premise(F347)
	S283= CtrlALUOut_DMMU1=0                                    Premise(F348)
	S284= CtrlALUOut_DMMU2=0                                    Premise(F349)
	S285= CtrlALUOut_WB=0                                       Premise(F350)
	S286= CtrlA_MEM=0                                           Premise(F351)
	S287= CtrlA_WB=0                                            Premise(F352)
	S288= CtrlB_MEM=0                                           Premise(F353)
	S289= CtrlB_WB=0                                            Premise(F354)
	S290= CtrlICache=0                                          Premise(F355)
	S291= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S124,S290)
	S292= CtrlIMMU=0                                            Premise(F356)
	S293= CtrlIR_DMMU1=0                                        Premise(F357)
	S294= CtrlIR_DMMU2=0                                        Premise(F358)
	S295= CtrlIR_EX=1                                           Premise(F359)
	S296= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S240,S295)
	S297= CtrlIR_ID=0                                           Premise(F360)
	S298= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S130,S297)
	S299= CtrlIR_IMMU=0                                         Premise(F361)
	S300= CtrlIR_MEM=0                                          Premise(F362)
	S301= CtrlIR_WB=0                                           Premise(F363)
	S302= CtrlGPR=0                                             Premise(F364)
	S303= GPR[rS]=a                                             GPR-Hold(S149,S302)
	S304= CtrlIAddrReg=0                                        Premise(F365)
	S305= CtrlPC=0                                              Premise(F366)
	S306= CtrlPCInc=0                                           Premise(F367)
	S307= PC[CIA]=addr                                          PC-Hold(S139,S306)
	S308= PC[Out]=addr+4                                        PC-Hold(S138,S305,S306)
	S309= CtrlIMem=0                                            Premise(F368)
	S310= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S141,S309)
	S311= CtrlICacheReg=0                                       Premise(F369)
	S312= CtrlASIDIn=0                                          Premise(F370)
	S313= CtrlCP0=0                                             Premise(F371)
	S314= CP0[ASID]=pid                                         CP0-Hold(S145,S313)
	S315= CtrlEPCIn=0                                           Premise(F372)
	S316= CtrlExCodeIn=0                                        Premise(F373)
	S317= CtrlIRMux=0                                           Premise(F374)

EX	S318= A_EX.Out=FU(a)                                        A_EX-Out(S279)
	S319= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S279)
	S320= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S279)
	S321= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S281)
	S322= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S281)
	S323= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S281)
	S324= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S296)
	S325= IR_EX.Out31_26=12                                     IR_EX-Out(S296)
	S326= IR_EX.Out25_21=rS                                     IR_EX-Out(S296)
	S327= IR_EX.Out20_16=rD                                     IR_EX-Out(S296)
	S328= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S296)
	S329= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S298)
	S330= IR_ID.Out31_26=12                                     IR-Out(S298)
	S331= IR_ID.Out25_21=rS                                     IR-Out(S298)
	S332= IR_ID.Out20_16=rD                                     IR-Out(S298)
	S333= IR_ID.Out15_0=UIMM                                    IR-Out(S298)
	S334= PC.CIA=addr                                           PC-Out(S307)
	S335= PC.CIA31_28=addr[31:28]                               PC-Out(S307)
	S336= PC.Out=addr+4                                         PC-Out(S308)
	S337= CP0.ASID=pid                                          CP0-Read-ASID(S314)
	S338= A_EX.Out=>ALU.A                                       Premise(F375)
	S339= ALU.A=FU(a)                                           Path(S318,S338)
	S340= B_EX.Out=>ALU.B                                       Premise(F376)
	S341= ALU.B={16{0},UIMM}                                    Path(S321,S340)
	S342= ALU.Func=6'b000000                                    Premise(F377)
	S343= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S339,S341)
	S344= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S339,S341)
	S345= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S339,S341)
	S346= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S339,S341)
	S347= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S339,S341)
	S348= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F378)
	S349= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F379)
	S350= ALU.Out=>ALUOut_MEM.In                                Premise(F380)
	S351= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S343,S350)
	S352= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F381)
	S353= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F382)
	S354= FU.OutID1=>A_EX.In                                    Premise(F383)
	S355= A_MEM.Out=>A_WB.In                                    Premise(F384)
	S356= LIMMEXT.Out=>B_EX.In                                  Premise(F385)
	S357= B_MEM.Out=>B_WB.In                                    Premise(F386)
	S358= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F387)
	S359= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F388)
	S360= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F389)
	S361= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F390)
	S362= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F391)
	S363= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F392)
	S364= FU.Bub_ID=>CU_ID.Bub                                  Premise(F393)
	S365= FU.Halt_ID=>CU_ID.Halt                                Premise(F394)
	S366= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F395)
	S367= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F396)
	S368= FU.Bub_IF=>CU_IF.Bub                                  Premise(F397)
	S369= FU.Halt_IF=>CU_IF.Halt                                Premise(F398)
	S370= ICache.Hit=>CU_IF.ICacheHit                           Premise(F399)
	S371= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F400)
	S372= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F401)
	S373= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F402)
	S374= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F403)
	S375= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F404)
	S376= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F405)
	S377= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F406)
	S378= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F407)
	S379= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F408)
	S380= ICache.Hit=>FU.ICacheHit                              Premise(F409)
	S381= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F410)
	S382= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F411)
	S383= IR_EX.Out=>FU.IR_EX                                   Premise(F412)
	S384= FU.IR_EX={12,rS,rD,UIMM}                              Path(S324,S383)
	S385= IR_ID.Out=>FU.IR_ID                                   Premise(F413)
	S386= FU.IR_ID={12,rS,rD,UIMM}                              Path(S329,S385)
	S387= IR_MEM.Out=>FU.IR_MEM                                 Premise(F414)
	S388= IR_WB.Out=>FU.IR_WB                                   Premise(F415)
	S389= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F416)
	S390= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F417)
	S391= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F418)
	S392= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F419)
	S393= ALU.Out=>FU.InEX                                      Premise(F420)
	S394= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S343,S393)
	S395= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F421)
	S396= FU.InEX_WReg=rD                                       Path(S327,S395)
	S397= GPR.Rdata1=>FU.InID1                                  Premise(F422)
	S398= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F423)
	S399= FU.InID1_RReg=rS                                      Path(S331,S398)
	S400= ALUOut_MEM.Out=>FU.InMEM                              Premise(F424)
	S401= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F425)
	S402= ALUOut_WB.Out=>FU.InWB                                Premise(F426)
	S403= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F427)
	S404= IR_ID.Out25_21=>GPR.RReg1                             Premise(F428)
	S405= GPR.RReg1=rS                                          Path(S331,S404)
	S406= GPR.Rdata1=a                                          GPR-Read(S405,S303)
	S407= FU.InID1=a                                            Path(S406,S397)
	S408= FU.OutID1=FU(a)                                       FU-Forward(S407)
	S409= A_EX.In=FU(a)                                         Path(S408,S354)
	S410= ALUOut_WB.Out=>GPR.WData                              Premise(F429)
	S411= IR_WB.Out20_16=>GPR.WReg                              Premise(F430)
	S412= IMMU.Addr=>IAddrReg.In                                Premise(F431)
	S413= PC.Out=>ICache.IEA                                    Premise(F432)
	S414= ICache.IEA=addr+4                                     Path(S336,S413)
	S415= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S414)
	S416= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S415,S370)
	S417= FU.ICacheHit=ICacheHit(addr+4)                        Path(S415,S380)
	S418= ICache.Out=>ICacheReg.In                              Premise(F433)
	S419= PC.Out=>IMMU.IEA                                      Premise(F434)
	S420= IMMU.IEA=addr+4                                       Path(S336,S419)
	S421= CP0.ASID=>IMMU.PID                                    Premise(F435)
	S422= IMMU.PID=pid                                          Path(S337,S421)
	S423= IMMU.Addr={pid,addr+4}                                IMMU-Search(S422,S420)
	S424= IAddrReg.In={pid,addr+4}                              Path(S423,S412)
	S425= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S422,S420)
	S426= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S425,S371)
	S427= IR_MEM.Out=>IR_DMMU1.In                               Premise(F436)
	S428= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F437)
	S429= IR_ID.Out=>IR_EX.In                                   Premise(F438)
	S430= IR_EX.In={12,rS,rD,UIMM}                              Path(S329,S429)
	S431= ICache.Out=>IR_ID.In                                  Premise(F439)
	S432= ICache.Out=>IR_IMMU.In                                Premise(F440)
	S433= IR_EX.Out=>IR_MEM.In                                  Premise(F441)
	S434= IR_MEM.In={12,rS,rD,UIMM}                             Path(S324,S433)
	S435= IR_DMMU2.Out=>IR_WB.In                                Premise(F442)
	S436= IR_MEM.Out=>IR_WB.In                                  Premise(F443)
	S437= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F444)
	S438= LIMMEXT.In=UIMM                                       Path(S333,S437)
	S439= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S438)
	S440= B_EX.In={16{0},UIMM}                                  Path(S439,S356)
	S441= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F445)
	S442= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F446)
	S443= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F447)
	S444= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F448)
	S445= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F449)
	S446= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F450)
	S447= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F451)
	S448= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F452)
	S449= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F453)
	S450= CU_EX.IRFunc1=rD                                      Path(S327,S449)
	S451= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F454)
	S452= CU_EX.IRFunc2=rS                                      Path(S326,S451)
	S453= IR_EX.Out31_26=>CU_EX.Op                              Premise(F455)
	S454= CU_EX.Op=12                                           Path(S325,S453)
	S455= CU_EX.Func=alu_add                                    CU_EX(S454)
	S456= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F456)
	S457= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F457)
	S458= CU_ID.IRFunc1=rD                                      Path(S332,S457)
	S459= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F458)
	S460= CU_ID.IRFunc2=rS                                      Path(S331,S459)
	S461= IR_ID.Out31_26=>CU_ID.Op                              Premise(F459)
	S462= CU_ID.Op=12                                           Path(S330,S461)
	S463= CU_ID.Func=alu_add                                    CU_ID(S462)
	S464= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F460)
	S465= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F461)
	S466= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F462)
	S467= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F463)
	S468= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F464)
	S469= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F465)
	S470= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F466)
	S471= IR_WB.Out31_26=>CU_WB.Op                              Premise(F467)
	S472= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F468)
	S473= CtrlA_EX=0                                            Premise(F469)
	S474= [A_EX]=FU(a)                                          A_EX-Hold(S279,S473)
	S475= CtrlB_EX=0                                            Premise(F470)
	S476= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S281,S475)
	S477= CtrlALUOut_MEM=1                                      Premise(F471)
	S478= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S351,S477)
	S479= CtrlALUOut_DMMU1=0                                    Premise(F472)
	S480= CtrlALUOut_DMMU2=0                                    Premise(F473)
	S481= CtrlALUOut_WB=0                                       Premise(F474)
	S482= CtrlA_MEM=0                                           Premise(F475)
	S483= CtrlA_WB=0                                            Premise(F476)
	S484= CtrlB_MEM=0                                           Premise(F477)
	S485= CtrlB_WB=0                                            Premise(F478)
	S486= CtrlICache=0                                          Premise(F479)
	S487= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S291,S486)
	S488= CtrlIMMU=0                                            Premise(F480)
	S489= CtrlIR_DMMU1=0                                        Premise(F481)
	S490= CtrlIR_DMMU2=0                                        Premise(F482)
	S491= CtrlIR_EX=0                                           Premise(F483)
	S492= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S296,S491)
	S493= CtrlIR_ID=0                                           Premise(F484)
	S494= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S298,S493)
	S495= CtrlIR_IMMU=0                                         Premise(F485)
	S496= CtrlIR_MEM=1                                          Premise(F486)
	S497= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S434,S496)
	S498= CtrlIR_WB=0                                           Premise(F487)
	S499= CtrlGPR=0                                             Premise(F488)
	S500= GPR[rS]=a                                             GPR-Hold(S303,S499)
	S501= CtrlIAddrReg=0                                        Premise(F489)
	S502= CtrlPC=0                                              Premise(F490)
	S503= CtrlPCInc=0                                           Premise(F491)
	S504= PC[CIA]=addr                                          PC-Hold(S307,S503)
	S505= PC[Out]=addr+4                                        PC-Hold(S308,S502,S503)
	S506= CtrlIMem=0                                            Premise(F492)
	S507= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S310,S506)
	S508= CtrlICacheReg=0                                       Premise(F493)
	S509= CtrlASIDIn=0                                          Premise(F494)
	S510= CtrlCP0=0                                             Premise(F495)
	S511= CP0[ASID]=pid                                         CP0-Hold(S314,S510)
	S512= CtrlEPCIn=0                                           Premise(F496)
	S513= CtrlExCodeIn=0                                        Premise(F497)
	S514= CtrlIRMux=0                                           Premise(F498)

MEM	S515= A_EX.Out=FU(a)                                        A_EX-Out(S474)
	S516= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S474)
	S517= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S474)
	S518= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S476)
	S519= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S476)
	S520= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S476)
	S521= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S478)
	S522= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S478)
	S523= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S478)
	S524= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S492)
	S525= IR_EX.Out31_26=12                                     IR_EX-Out(S492)
	S526= IR_EX.Out25_21=rS                                     IR_EX-Out(S492)
	S527= IR_EX.Out20_16=rD                                     IR_EX-Out(S492)
	S528= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S492)
	S529= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S494)
	S530= IR_ID.Out31_26=12                                     IR-Out(S494)
	S531= IR_ID.Out25_21=rS                                     IR-Out(S494)
	S532= IR_ID.Out20_16=rD                                     IR-Out(S494)
	S533= IR_ID.Out15_0=UIMM                                    IR-Out(S494)
	S534= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S497)
	S535= IR_MEM.Out31_26=12                                    IR_MEM-Out(S497)
	S536= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S497)
	S537= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S497)
	S538= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S497)
	S539= PC.CIA=addr                                           PC-Out(S504)
	S540= PC.CIA31_28=addr[31:28]                               PC-Out(S504)
	S541= PC.Out=addr+4                                         PC-Out(S505)
	S542= CP0.ASID=pid                                          CP0-Read-ASID(S511)
	S543= A_EX.Out=>ALU.A                                       Premise(F499)
	S544= ALU.A=FU(a)                                           Path(S515,S543)
	S545= B_EX.Out=>ALU.B                                       Premise(F500)
	S546= ALU.B={16{0},UIMM}                                    Path(S518,S545)
	S547= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F501)
	S548= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S521,S547)
	S549= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F502)
	S550= ALU.Out=>ALUOut_MEM.In                                Premise(F503)
	S551= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F504)
	S552= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F505)
	S553= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S521,S552)
	S554= FU.OutID1=>A_EX.In                                    Premise(F506)
	S555= A_MEM.Out=>A_WB.In                                    Premise(F507)
	S556= LIMMEXT.Out=>B_EX.In                                  Premise(F508)
	S557= B_MEM.Out=>B_WB.In                                    Premise(F509)
	S558= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F510)
	S559= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F511)
	S560= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F512)
	S561= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F513)
	S562= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F514)
	S563= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F515)
	S564= FU.Bub_ID=>CU_ID.Bub                                  Premise(F516)
	S565= FU.Halt_ID=>CU_ID.Halt                                Premise(F517)
	S566= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F518)
	S567= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F519)
	S568= FU.Bub_IF=>CU_IF.Bub                                  Premise(F520)
	S569= FU.Halt_IF=>CU_IF.Halt                                Premise(F521)
	S570= ICache.Hit=>CU_IF.ICacheHit                           Premise(F522)
	S571= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F523)
	S572= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F524)
	S573= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F525)
	S574= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F526)
	S575= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F527)
	S576= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F528)
	S577= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F529)
	S578= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F530)
	S579= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F531)
	S580= ICache.Hit=>FU.ICacheHit                              Premise(F532)
	S581= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F533)
	S582= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F534)
	S583= IR_EX.Out=>FU.IR_EX                                   Premise(F535)
	S584= FU.IR_EX={12,rS,rD,UIMM}                              Path(S524,S583)
	S585= IR_ID.Out=>FU.IR_ID                                   Premise(F536)
	S586= FU.IR_ID={12,rS,rD,UIMM}                              Path(S529,S585)
	S587= IR_MEM.Out=>FU.IR_MEM                                 Premise(F537)
	S588= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S534,S587)
	S589= IR_WB.Out=>FU.IR_WB                                   Premise(F538)
	S590= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F539)
	S591= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F540)
	S592= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F541)
	S593= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F542)
	S594= ALU.Out=>FU.InEX                                      Premise(F543)
	S595= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F544)
	S596= FU.InEX_WReg=rD                                       Path(S527,S595)
	S597= GPR.Rdata1=>FU.InID1                                  Premise(F545)
	S598= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F546)
	S599= FU.InID1_RReg=rS                                      Path(S531,S598)
	S600= ALUOut_MEM.Out=>FU.InMEM                              Premise(F547)
	S601= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S521,S600)
	S602= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F548)
	S603= FU.InMEM_WReg=rD                                      Path(S537,S602)
	S604= ALUOut_WB.Out=>FU.InWB                                Premise(F549)
	S605= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F550)
	S606= IR_ID.Out25_21=>GPR.RReg1                             Premise(F551)
	S607= GPR.RReg1=rS                                          Path(S531,S606)
	S608= GPR.Rdata1=a                                          GPR-Read(S607,S500)
	S609= FU.InID1=a                                            Path(S608,S597)
	S610= FU.OutID1=FU(a)                                       FU-Forward(S609)
	S611= A_EX.In=FU(a)                                         Path(S610,S554)
	S612= ALUOut_WB.Out=>GPR.WData                              Premise(F552)
	S613= IR_WB.Out20_16=>GPR.WReg                              Premise(F553)
	S614= IMMU.Addr=>IAddrReg.In                                Premise(F554)
	S615= PC.Out=>ICache.IEA                                    Premise(F555)
	S616= ICache.IEA=addr+4                                     Path(S541,S615)
	S617= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S616)
	S618= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S617,S570)
	S619= FU.ICacheHit=ICacheHit(addr+4)                        Path(S617,S580)
	S620= ICache.Out=>ICacheReg.In                              Premise(F556)
	S621= PC.Out=>IMMU.IEA                                      Premise(F557)
	S622= IMMU.IEA=addr+4                                       Path(S541,S621)
	S623= CP0.ASID=>IMMU.PID                                    Premise(F558)
	S624= IMMU.PID=pid                                          Path(S542,S623)
	S625= IMMU.Addr={pid,addr+4}                                IMMU-Search(S624,S622)
	S626= IAddrReg.In={pid,addr+4}                              Path(S625,S614)
	S627= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S624,S622)
	S628= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S627,S571)
	S629= IR_MEM.Out=>IR_DMMU1.In                               Premise(F559)
	S630= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S534,S629)
	S631= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F560)
	S632= IR_ID.Out=>IR_EX.In                                   Premise(F561)
	S633= IR_EX.In={12,rS,rD,UIMM}                              Path(S529,S632)
	S634= ICache.Out=>IR_ID.In                                  Premise(F562)
	S635= ICache.Out=>IR_IMMU.In                                Premise(F563)
	S636= IR_EX.Out=>IR_MEM.In                                  Premise(F564)
	S637= IR_MEM.In={12,rS,rD,UIMM}                             Path(S524,S636)
	S638= IR_DMMU2.Out=>IR_WB.In                                Premise(F565)
	S639= IR_MEM.Out=>IR_WB.In                                  Premise(F566)
	S640= IR_WB.In={12,rS,rD,UIMM}                              Path(S534,S639)
	S641= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F567)
	S642= LIMMEXT.In=UIMM                                       Path(S533,S641)
	S643= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S642)
	S644= B_EX.In={16{0},UIMM}                                  Path(S643,S556)
	S645= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F568)
	S646= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F569)
	S647= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F570)
	S648= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F571)
	S649= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F572)
	S650= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F573)
	S651= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F574)
	S652= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F575)
	S653= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F576)
	S654= CU_EX.IRFunc1=rD                                      Path(S527,S653)
	S655= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F577)
	S656= CU_EX.IRFunc2=rS                                      Path(S526,S655)
	S657= IR_EX.Out31_26=>CU_EX.Op                              Premise(F578)
	S658= CU_EX.Op=12                                           Path(S525,S657)
	S659= CU_EX.Func=alu_add                                    CU_EX(S658)
	S660= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F579)
	S661= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F580)
	S662= CU_ID.IRFunc1=rD                                      Path(S532,S661)
	S663= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F581)
	S664= CU_ID.IRFunc2=rS                                      Path(S531,S663)
	S665= IR_ID.Out31_26=>CU_ID.Op                              Premise(F582)
	S666= CU_ID.Op=12                                           Path(S530,S665)
	S667= CU_ID.Func=alu_add                                    CU_ID(S666)
	S668= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F583)
	S669= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F584)
	S670= CU_MEM.IRFunc1=rD                                     Path(S537,S669)
	S671= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F585)
	S672= CU_MEM.IRFunc2=rS                                     Path(S536,S671)
	S673= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F586)
	S674= CU_MEM.Op=12                                          Path(S535,S673)
	S675= CU_MEM.Func=alu_add                                   CU_MEM(S674)
	S676= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F587)
	S677= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F588)
	S678= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F589)
	S679= IR_WB.Out31_26=>CU_WB.Op                              Premise(F590)
	S680= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F591)
	S681= CtrlA_EX=0                                            Premise(F592)
	S682= [A_EX]=FU(a)                                          A_EX-Hold(S474,S681)
	S683= CtrlB_EX=0                                            Premise(F593)
	S684= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S476,S683)
	S685= CtrlALUOut_MEM=0                                      Premise(F594)
	S686= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S478,S685)
	S687= CtrlALUOut_DMMU1=1                                    Premise(F595)
	S688= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S548,S687)
	S689= CtrlALUOut_DMMU2=0                                    Premise(F596)
	S690= CtrlALUOut_WB=1                                       Premise(F597)
	S691= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S553,S690)
	S692= CtrlA_MEM=0                                           Premise(F598)
	S693= CtrlA_WB=1                                            Premise(F599)
	S694= CtrlB_MEM=0                                           Premise(F600)
	S695= CtrlB_WB=1                                            Premise(F601)
	S696= CtrlICache=0                                          Premise(F602)
	S697= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S487,S696)
	S698= CtrlIMMU=0                                            Premise(F603)
	S699= CtrlIR_DMMU1=1                                        Premise(F604)
	S700= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S630,S699)
	S701= CtrlIR_DMMU2=0                                        Premise(F605)
	S702= CtrlIR_EX=0                                           Premise(F606)
	S703= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S492,S702)
	S704= CtrlIR_ID=0                                           Premise(F607)
	S705= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S494,S704)
	S706= CtrlIR_IMMU=0                                         Premise(F608)
	S707= CtrlIR_MEM=0                                          Premise(F609)
	S708= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S497,S707)
	S709= CtrlIR_WB=1                                           Premise(F610)
	S710= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S640,S709)
	S711= CtrlGPR=0                                             Premise(F611)
	S712= GPR[rS]=a                                             GPR-Hold(S500,S711)
	S713= CtrlIAddrReg=0                                        Premise(F612)
	S714= CtrlPC=0                                              Premise(F613)
	S715= CtrlPCInc=0                                           Premise(F614)
	S716= PC[CIA]=addr                                          PC-Hold(S504,S715)
	S717= PC[Out]=addr+4                                        PC-Hold(S505,S714,S715)
	S718= CtrlIMem=0                                            Premise(F615)
	S719= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S507,S718)
	S720= CtrlICacheReg=0                                       Premise(F616)
	S721= CtrlASIDIn=0                                          Premise(F617)
	S722= CtrlCP0=0                                             Premise(F618)
	S723= CP0[ASID]=pid                                         CP0-Hold(S511,S722)
	S724= CtrlEPCIn=0                                           Premise(F619)
	S725= CtrlExCodeIn=0                                        Premise(F620)
	S726= CtrlIRMux=0                                           Premise(F621)

WB	S727= A_EX.Out=FU(a)                                        A_EX-Out(S682)
	S728= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S682)
	S729= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S682)
	S730= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S684)
	S731= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S684)
	S732= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S684)
	S733= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S686)
	S734= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S686)
	S735= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S686)
	S736= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S688)
	S737= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S688)
	S738= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S688)
	S739= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S691)
	S740= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S691)
	S741= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S691)
	S742= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S700)
	S743= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S700)
	S744= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S700)
	S745= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S700)
	S746= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S700)
	S747= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S703)
	S748= IR_EX.Out31_26=12                                     IR_EX-Out(S703)
	S749= IR_EX.Out25_21=rS                                     IR_EX-Out(S703)
	S750= IR_EX.Out20_16=rD                                     IR_EX-Out(S703)
	S751= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S703)
	S752= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S705)
	S753= IR_ID.Out31_26=12                                     IR-Out(S705)
	S754= IR_ID.Out25_21=rS                                     IR-Out(S705)
	S755= IR_ID.Out20_16=rD                                     IR-Out(S705)
	S756= IR_ID.Out15_0=UIMM                                    IR-Out(S705)
	S757= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S708)
	S758= IR_MEM.Out31_26=12                                    IR_MEM-Out(S708)
	S759= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S708)
	S760= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S708)
	S761= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S708)
	S762= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S710)
	S763= IR_WB.Out31_26=12                                     IR-Out(S710)
	S764= IR_WB.Out25_21=rS                                     IR-Out(S710)
	S765= IR_WB.Out20_16=rD                                     IR-Out(S710)
	S766= IR_WB.Out15_0=UIMM                                    IR-Out(S710)
	S767= PC.CIA=addr                                           PC-Out(S716)
	S768= PC.CIA31_28=addr[31:28]                               PC-Out(S716)
	S769= PC.Out=addr+4                                         PC-Out(S717)
	S770= CP0.ASID=pid                                          CP0-Read-ASID(S723)
	S771= A_EX.Out=>ALU.A                                       Premise(F868)
	S772= ALU.A=FU(a)                                           Path(S727,S771)
	S773= B_EX.Out=>ALU.B                                       Premise(F869)
	S774= ALU.B={16{0},UIMM}                                    Path(S730,S773)
	S775= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F870)
	S776= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S733,S775)
	S777= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F871)
	S778= ALUOut_DMMU2.In=FU(a)&{16{0},UIMM}                    Path(S736,S777)
	S779= ALU.Out=>ALUOut_MEM.In                                Premise(F872)
	S780= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F873)
	S781= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F874)
	S782= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S733,S781)
	S783= FU.OutID1=>A_EX.In                                    Premise(F875)
	S784= A_MEM.Out=>A_WB.In                                    Premise(F876)
	S785= LIMMEXT.Out=>B_EX.In                                  Premise(F877)
	S786= B_MEM.Out=>B_WB.In                                    Premise(F878)
	S787= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F879)
	S788= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F880)
	S789= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F881)
	S790= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F882)
	S791= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F883)
	S792= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F884)
	S793= FU.Bub_ID=>CU_ID.Bub                                  Premise(F885)
	S794= FU.Halt_ID=>CU_ID.Halt                                Premise(F886)
	S795= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F887)
	S796= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F888)
	S797= FU.Bub_IF=>CU_IF.Bub                                  Premise(F889)
	S798= FU.Halt_IF=>CU_IF.Halt                                Premise(F890)
	S799= ICache.Hit=>CU_IF.ICacheHit                           Premise(F891)
	S800= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F892)
	S801= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F893)
	S802= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F894)
	S803= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F895)
	S804= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F896)
	S805= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F897)
	S806= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F898)
	S807= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F899)
	S808= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F900)
	S809= ICache.Hit=>FU.ICacheHit                              Premise(F901)
	S810= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F902)
	S811= FU.IR_DMMU1={12,rS,rD,UIMM}                           Path(S742,S810)
	S812= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F903)
	S813= IR_EX.Out=>FU.IR_EX                                   Premise(F904)
	S814= FU.IR_EX={12,rS,rD,UIMM}                              Path(S747,S813)
	S815= IR_ID.Out=>FU.IR_ID                                   Premise(F905)
	S816= FU.IR_ID={12,rS,rD,UIMM}                              Path(S752,S815)
	S817= IR_MEM.Out=>FU.IR_MEM                                 Premise(F906)
	S818= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S757,S817)
	S819= IR_WB.Out=>FU.IR_WB                                   Premise(F907)
	S820= FU.IR_WB={12,rS,rD,UIMM}                              Path(S762,S819)
	S821= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F908)
	S822= FU.InDMMU1=FU(a)&{16{0},UIMM}                         Path(S736,S821)
	S823= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F909)
	S824= FU.InDMMU1_WReg=rD                                    Path(S745,S823)
	S825= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F910)
	S826= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F911)
	S827= ALU.Out=>FU.InEX                                      Premise(F912)
	S828= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F913)
	S829= FU.InEX_WReg=rD                                       Path(S750,S828)
	S830= GPR.Rdata1=>FU.InID1                                  Premise(F914)
	S831= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F915)
	S832= FU.InID1_RReg=rS                                      Path(S754,S831)
	S833= ALUOut_MEM.Out=>FU.InMEM                              Premise(F916)
	S834= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S733,S833)
	S835= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F917)
	S836= FU.InMEM_WReg=rD                                      Path(S760,S835)
	S837= ALUOut_WB.Out=>FU.InWB                                Premise(F918)
	S838= FU.InWB=FU(a)&{16{0},UIMM}                            Path(S739,S837)
	S839= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F919)
	S840= FU.InWB_WReg=rD                                       Path(S765,S839)
	S841= IR_ID.Out25_21=>GPR.RReg1                             Premise(F920)
	S842= GPR.RReg1=rS                                          Path(S754,S841)
	S843= GPR.Rdata1=a                                          GPR-Read(S842,S712)
	S844= FU.InID1=a                                            Path(S843,S830)
	S845= FU.OutID1=FU(a)                                       FU-Forward(S844)
	S846= A_EX.In=FU(a)                                         Path(S845,S783)
	S847= ALUOut_WB.Out=>GPR.WData                              Premise(F921)
	S848= GPR.WData=FU(a)&{16{0},UIMM}                          Path(S739,S847)
	S849= IR_WB.Out20_16=>GPR.WReg                              Premise(F922)
	S850= GPR.WReg=rD                                           Path(S765,S849)
	S851= IMMU.Addr=>IAddrReg.In                                Premise(F923)
	S852= PC.Out=>ICache.IEA                                    Premise(F924)
	S853= ICache.IEA=addr+4                                     Path(S769,S852)
	S854= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S853)
	S855= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S854,S799)
	S856= FU.ICacheHit=ICacheHit(addr+4)                        Path(S854,S809)
	S857= ICache.Out=>ICacheReg.In                              Premise(F925)
	S858= PC.Out=>IMMU.IEA                                      Premise(F926)
	S859= IMMU.IEA=addr+4                                       Path(S769,S858)
	S860= CP0.ASID=>IMMU.PID                                    Premise(F927)
	S861= IMMU.PID=pid                                          Path(S770,S860)
	S862= IMMU.Addr={pid,addr+4}                                IMMU-Search(S861,S859)
	S863= IAddrReg.In={pid,addr+4}                              Path(S862,S851)
	S864= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S861,S859)
	S865= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S864,S800)
	S866= IR_MEM.Out=>IR_DMMU1.In                               Premise(F928)
	S867= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S757,S866)
	S868= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F929)
	S869= IR_DMMU2.In={12,rS,rD,UIMM}                           Path(S742,S868)
	S870= IR_ID.Out=>IR_EX.In                                   Premise(F930)
	S871= IR_EX.In={12,rS,rD,UIMM}                              Path(S752,S870)
	S872= ICache.Out=>IR_ID.In                                  Premise(F931)
	S873= ICache.Out=>IR_IMMU.In                                Premise(F932)
	S874= IR_EX.Out=>IR_MEM.In                                  Premise(F933)
	S875= IR_MEM.In={12,rS,rD,UIMM}                             Path(S747,S874)
	S876= IR_DMMU2.Out=>IR_WB.In                                Premise(F934)
	S877= IR_MEM.Out=>IR_WB.In                                  Premise(F935)
	S878= IR_WB.In={12,rS,rD,UIMM}                              Path(S757,S877)
	S879= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F936)
	S880= LIMMEXT.In=UIMM                                       Path(S756,S879)
	S881= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S880)
	S882= B_EX.In={16{0},UIMM}                                  Path(S881,S785)
	S883= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F937)
	S884= CU_DMMU1.IRFunc1=rD                                   Path(S745,S883)
	S885= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F938)
	S886= CU_DMMU1.IRFunc2=rS                                   Path(S744,S885)
	S887= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F939)
	S888= CU_DMMU1.Op=12                                        Path(S743,S887)
	S889= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S888)
	S890= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F940)
	S891= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F941)
	S892= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F942)
	S893= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F943)
	S894= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F944)
	S895= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F945)
	S896= CU_EX.IRFunc1=rD                                      Path(S750,S895)
	S897= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F946)
	S898= CU_EX.IRFunc2=rS                                      Path(S749,S897)
	S899= IR_EX.Out31_26=>CU_EX.Op                              Premise(F947)
	S900= CU_EX.Op=12                                           Path(S748,S899)
	S901= CU_EX.Func=alu_add                                    CU_EX(S900)
	S902= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F948)
	S903= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F949)
	S904= CU_ID.IRFunc1=rD                                      Path(S755,S903)
	S905= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F950)
	S906= CU_ID.IRFunc2=rS                                      Path(S754,S905)
	S907= IR_ID.Out31_26=>CU_ID.Op                              Premise(F951)
	S908= CU_ID.Op=12                                           Path(S753,S907)
	S909= CU_ID.Func=alu_add                                    CU_ID(S908)
	S910= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F952)
	S911= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F953)
	S912= CU_MEM.IRFunc1=rD                                     Path(S760,S911)
	S913= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F954)
	S914= CU_MEM.IRFunc2=rS                                     Path(S759,S913)
	S915= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F955)
	S916= CU_MEM.Op=12                                          Path(S758,S915)
	S917= CU_MEM.Func=alu_add                                   CU_MEM(S916)
	S918= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F956)
	S919= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F957)
	S920= CU_WB.IRFunc1=rD                                      Path(S765,S919)
	S921= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F958)
	S922= CU_WB.IRFunc2=rS                                      Path(S764,S921)
	S923= IR_WB.Out31_26=>CU_WB.Op                              Premise(F959)
	S924= CU_WB.Op=12                                           Path(S763,S923)
	S925= CU_WB.Func=alu_add                                    CU_WB(S924)
	S926= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F960)
	S927= CtrlA_EX=0                                            Premise(F961)
	S928= [A_EX]=FU(a)                                          A_EX-Hold(S682,S927)
	S929= CtrlB_EX=0                                            Premise(F962)
	S930= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S684,S929)
	S931= CtrlALUOut_MEM=0                                      Premise(F963)
	S932= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S686,S931)
	S933= CtrlALUOut_DMMU1=0                                    Premise(F964)
	S934= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S688,S933)
	S935= CtrlALUOut_DMMU2=0                                    Premise(F965)
	S936= CtrlALUOut_WB=0                                       Premise(F966)
	S937= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S691,S936)
	S938= CtrlA_MEM=0                                           Premise(F967)
	S939= CtrlA_WB=0                                            Premise(F968)
	S940= CtrlB_MEM=0                                           Premise(F969)
	S941= CtrlB_WB=0                                            Premise(F970)
	S942= CtrlICache=0                                          Premise(F971)
	S943= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S697,S942)
	S944= CtrlIMMU=0                                            Premise(F972)
	S945= CtrlIR_DMMU1=0                                        Premise(F973)
	S946= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S700,S945)
	S947= CtrlIR_DMMU2=0                                        Premise(F974)
	S948= CtrlIR_EX=0                                           Premise(F975)
	S949= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S703,S948)
	S950= CtrlIR_ID=0                                           Premise(F976)
	S951= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S705,S950)
	S952= CtrlIR_IMMU=0                                         Premise(F977)
	S953= CtrlIR_MEM=0                                          Premise(F978)
	S954= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S708,S953)
	S955= CtrlIR_WB=0                                           Premise(F979)
	S956= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S710,S955)
	S957= CtrlGPR=1                                             Premise(F980)
	S958= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S850,S848,S957)
	S959= CtrlIAddrReg=0                                        Premise(F981)
	S960= CtrlPC=0                                              Premise(F982)
	S961= CtrlPCInc=0                                           Premise(F983)
	S962= PC[CIA]=addr                                          PC-Hold(S716,S961)
	S963= PC[Out]=addr+4                                        PC-Hold(S717,S960,S961)
	S964= CtrlIMem=0                                            Premise(F984)
	S965= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S719,S964)
	S966= CtrlICacheReg=0                                       Premise(F985)
	S967= CtrlASIDIn=0                                          Premise(F986)
	S968= CtrlCP0=0                                             Premise(F987)
	S969= CP0[ASID]=pid                                         CP0-Hold(S723,S968)
	S970= CtrlEPCIn=0                                           Premise(F988)
	S971= CtrlExCodeIn=0                                        Premise(F989)
	S972= CtrlIRMux=0                                           Premise(F990)

POST	S928= [A_EX]=FU(a)                                          A_EX-Hold(S682,S927)
	S930= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S684,S929)
	S932= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S686,S931)
	S934= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S688,S933)
	S937= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S691,S936)
	S943= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S697,S942)
	S946= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S700,S945)
	S949= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S703,S948)
	S951= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S705,S950)
	S954= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S708,S953)
	S956= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S710,S955)
	S958= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S850,S848,S957)
	S962= PC[CIA]=addr                                          PC-Hold(S716,S961)
	S963= PC[Out]=addr+4                                        PC-Hold(S717,S960,S961)
	S965= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S719,S964)
	S969= CP0[ASID]=pid                                         CP0-Hold(S723,S968)

