X86_64 Z6.4+WC+WB+UC
"PodWW Coe PodWR Fre PodWR Fre"
MT=x:WC,y:WB,z:UC
Cycle=Fre PodWW Coe PodWR Fre PodWR
Generator=diyone7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Co Fr Fr
Orig=PodWW Coe PodWR Fre PodWR Fre
Align=
{
}
 P0          | P1            | P2            ;
 movl $1,(x) | movl $2,(y)   | movl $1,(z)   ;
 movl $1,(y) | movl (z),%eax | movl (x),%eax ;
exists (1:rax=0 /\ 2:rax=0 /\ y=2)
