<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › variants › s6000 › include › variant › tie.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>tie.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This header file describes this specific Xtensa processor&#39;s TIE extensions</span>
<span class="cm"> * that extend basic Xtensa core functionality.  It is customized to this</span>
<span class="cm"> * Xtensa processor configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2008 Tensilica Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _XTENSA_CORE_TIE_H</span>
<span class="cp">#define _XTENSA_CORE_TIE_H</span>

<span class="cp">#define XCHAL_CP_NUM			2	</span><span class="cm">/* number of coprocessors */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_MAX			7	</span><span class="cm">/* max CP ID + 1 (0 if none) */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_MASK			0x41	</span><span class="cm">/* bitmask of all CPs by ID */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_PORT_MASK		0x00	</span><span class="cm">/* bitmask of only port CPs */</span><span class="cp"></span>

<span class="cm">/*  Basic parameters of each coprocessor:  */</span>
<span class="cp">#define XCHAL_CP0_NAME			&quot;FPU&quot;</span>
<span class="cp">#define XCHAL_CP0_IDENT			FPU</span>
<span class="cp">#define XCHAL_CP0_SA_SIZE		72	</span><span class="cm">/* size of state save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP0_SA_ALIGN		4	</span><span class="cm">/* min alignment of save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_ID_FPU			0	</span><span class="cm">/* coprocessor ID (0..7) */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP6_NAME			&quot;XAD&quot;</span>
<span class="cp">#define XCHAL_CP6_IDENT			XAD</span>
<span class="cp">#define XCHAL_CP6_SA_SIZE		576	</span><span class="cm">/* size of state save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP6_SA_ALIGN		16	</span><span class="cm">/* min alignment of save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_ID_XAD			6	</span><span class="cm">/* coprocessor ID (0..7) */</span><span class="cp"></span>

<span class="cm">/*  Filler info for unassigned coprocessors, to simplify arrays etc:  */</span>
<span class="cp">#define XCHAL_CP1_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP1_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP2_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP2_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP3_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP3_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP4_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP4_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP5_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP5_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP7_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP7_SA_ALIGN		1</span>

<span class="cm">/*  Save area for non-coprocessor optional and custom (TIE) state:  */</span>
<span class="cp">#define XCHAL_NCP_SA_SIZE		4</span>
<span class="cp">#define XCHAL_NCP_SA_ALIGN		4</span>

<span class="cm">/*  Total save area for optional and custom state (NCP + CPn):  */</span>
<span class="cp">#define XCHAL_TOTAL_SA_SIZE		672	</span><span class="cm">/* with 16-byte align padding */</span><span class="cp"></span>
<span class="cp">#define XCHAL_TOTAL_SA_ALIGN		16	</span><span class="cm">/* actual minimum alignment */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Detailed contents of save areas.</span>
<span class="cm"> * NOTE:  caller must define the XCHAL_SA_REG macro (not defined here)</span>
<span class="cm"> * before expanding the XCHAL_xxx_SA_LIST() macros.</span>
<span class="cm"> *</span>
<span class="cm"> * XCHAL_SA_REG(s,ccused,abikind,kind,opt,name,galign,align,asize,</span>
<span class="cm"> *		dbnum,base,regnum,bitsz,gapsz,reset,x...)</span>
<span class="cm"> *</span>
<span class="cm"> *	s = passed from XCHAL_*_LIST(s), eg. to select how to expand</span>
<span class="cm"> *	ccused = set if used by compiler without special options or code</span>
<span class="cm"> *	abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)</span>
<span class="cm"> *	kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg)</span>
<span class="cm"> *	opt = 0 (custom TIE extension or coprocessor), or 1 (optional reg)</span>
<span class="cm"> *	name = lowercase reg name (no quotes)</span>
<span class="cm"> *	galign = group byte alignment (power of 2) (galign &gt;= align)</span>
<span class="cm"> *	align = register byte alignment (power of 2)</span>
<span class="cm"> *	asize = allocated size in bytes (asize*8 == bitsz + gapsz + padsz)</span>
<span class="cm"> *	  (not including any pad bytes required to galign this or next reg)</span>
<span class="cm"> *	dbnum = unique target number f/debug (see &lt;xtensa-libdb-macros.h&gt;)</span>
<span class="cm"> *	base = reg shortname w/o index (or sr=special, ur=TIE user reg)</span>
<span class="cm"> *	regnum = reg index in regfile, or special/TIE-user reg number</span>
<span class="cm"> *	bitsz = number of significant bits (regfile width, or ur/sr mask bits)</span>
<span class="cm"> *	gapsz = intervening bits, if bitsz bits not stored contiguously</span>
<span class="cm"> *	(padsz = pad bits at end [TIE regfile] or at msbits [ur,sr] of asize)</span>
<span class="cm"> *	reset = register reset value (or 0 if undefined at reset)</span>
<span class="cm"> *	x = reserved for future use (0 until then)</span>
<span class="cm"> *</span>
<span class="cm"> *  To filter out certain registers, e.g. to expand only the non-global</span>
<span class="cm"> *  registers used by the compiler, you can do something like this:</span>
<span class="cm"> *</span>
<span class="cm"> *  #define XCHAL_SA_REG(s,ccused,p...)	SELCC##ccused(p)</span>
<span class="cm"> *  #define SELCC0(p...)</span>
<span class="cm"> *  #define SELCC1(abikind,p...)	SELAK##abikind(p)</span>
<span class="cm"> *  #define SELAK0(p...)		REG(p)</span>
<span class="cm"> *  #define SELAK1(p...)		REG(p)</span>
<span class="cm"> *  #define SELAK2(p...)</span>
<span class="cm"> *  #define REG(kind,tie,name,galn,aln,asz,csz,dbnum,base,rnum,bsz,rst,x...) \</span>
<span class="cm"> *		...what you want to expand...</span>
<span class="cm"> */</span>

<span class="cp">#define XCHAL_NCP_SA_NUM	1</span>
<span class="cp">#define XCHAL_NCP_SA_LIST(s)	\</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,0,1,             br, 4, 4, 4,0x0204,  sr,4  , 16,0,0,0)</span>

<span class="cp">#define XCHAL_CP0_SA_NUM	18</span>
<span class="cp">#define XCHAL_CP0_SA_LIST(s)	\</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,            fcr, 4, 4, 4,0x03E8,  ur,232, 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,            fsr, 4, 4, 4,0x03E9,  ur,233, 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f0, 4, 4, 4,0x0030,   f,0  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f1, 4, 4, 4,0x0031,   f,1  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f2, 4, 4, 4,0x0032,   f,2  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f3, 4, 4, 4,0x0033,   f,3  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f4, 4, 4, 4,0x0034,   f,4  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f5, 4, 4, 4,0x0035,   f,5  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f6, 4, 4, 4,0x0036,   f,6  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f7, 4, 4, 4,0x0037,   f,7  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f8, 4, 4, 4,0x0038,   f,8  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,             f9, 4, 4, 4,0x0039,   f,9  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f10, 4, 4, 4,0x003A,   f,10 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f11, 4, 4, 4,0x003B,   f,11 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f12, 4, 4, 4,0x003C,   f,12 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f13, 4, 4, 4,0x003D,   f,13 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f14, 4, 4, 4,0x003E,   f,14 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,            f15, 4, 4, 4,0x003F,   f,15 , 32,0,0,0)</span>

<span class="cp">#define XCHAL_CP1_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP1_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cp">#define XCHAL_CP2_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP2_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cp">#define XCHAL_CP3_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP3_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cp">#define XCHAL_CP4_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP4_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cp">#define XCHAL_CP5_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP5_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cp">#define XCHAL_CP6_SA_NUM	46</span>
<span class="cp">#define XCHAL_CP6_SA_LIST(s)	\</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,         ldcbhi,16, 4, 4,0x0300,  ur,0  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,         ldcblo, 4, 4, 4,0x0301,  ur,1  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,         stcbhi, 4, 4, 4,0x0302,  ur,2  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,         stcblo, 4, 4, 4,0x0303,  ur,3  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       ldbrbase, 4, 4, 4,0x0308,  ur,8  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,        ldbroff, 4, 4, 4,0x0309,  ur,9  , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,        ldbrinc, 4, 4, 4,0x030A,  ur,10 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       stbrbase, 4, 4, 4,0x030B,  ur,11 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,        stbroff, 4, 4, 4,0x030C,  ur,12 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,        stbrinc, 4, 4, 4,0x030D,  ur,13 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       scratch0, 4, 4, 4,0x0318,  ur,24 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       scratch1, 4, 4, 4,0x0319,  ur,25 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       scratch2, 4, 4, 4,0x031A,  ur,26 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,1,0,       scratch3, 4, 4, 4,0x031B,  ur,27 , 32,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra0,16,16,16,0x1010, wra,0  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra1,16,16,16,0x1011, wra,1  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra2,16,16,16,0x1012, wra,2  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra3,16,16,16,0x1013, wra,3  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra4,16,16,16,0x1014, wra,4  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra5,16,16,16,0x1015, wra,5  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra6,16,16,16,0x1016, wra,6  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra7,16,16,16,0x1017, wra,7  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra8,16,16,16,0x1018, wra,8  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wra9,16,16,16,0x1019, wra,9  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra10,16,16,16,0x101A, wra,10 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra11,16,16,16,0x101B, wra,11 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra12,16,16,16,0x101C, wra,12 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra13,16,16,16,0x101D, wra,13 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra14,16,16,16,0x101E, wra,14 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wra15,16,16,16,0x101F, wra,15 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb0,16,16,16,0x1020, wrb,0  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb1,16,16,16,0x1021, wrb,1  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb2,16,16,16,0x1022, wrb,2  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb3,16,16,16,0x1023, wrb,3  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb4,16,16,16,0x1024, wrb,4  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb5,16,16,16,0x1025, wrb,5  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb6,16,16,16,0x1026, wrb,6  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb7,16,16,16,0x1027, wrb,7  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb8,16,16,16,0x1028, wrb,8  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,           wrb9,16,16,16,0x1029, wrb,9  ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb10,16,16,16,0x102A, wrb,10 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb11,16,16,16,0x102B, wrb,11 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb12,16,16,16,0x102C, wrb,12 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb13,16,16,16,0x102D, wrb,13 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb14,16,16,16,0x102E, wrb,14 ,128,0,0,0) \</span>
<span class="cp"> XCHAL_SA_REG(s,0,0,2,0,          wrb15,16,16,16,0x102F, wrb,15 ,128,0,0,0)</span>

<span class="cp">#define XCHAL_CP7_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP7_SA_LIST(s)	</span><span class="cm">/* empty */</span><span class="cp"></span>

<span class="cm">/* Byte length of instruction from its first nibble (op0 field), per FLIX.  */</span>
<span class="cp">#define XCHAL_OP0_FORMAT_LENGTHS	3,3,3,3,3,3,3,3,2,2,2,2,2,2,8,8</span>

<span class="cp">#endif </span><span class="cm">/*_XTENSA_CORE_TIE_H*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
