# This file was automatically generated by the swinfo2header utility.
# 
# Created from SOPC Builder system 'test_sys_top_qsys' in
# file '../test_sys_top_qsys.sopcinfo'.

# This file contains macros for all modules with masters in the system and
# all the devices connected to those masters.
# Macro names have unique prefixes to prevent duplicate names.

# Macros for device 'ocram_1k', class 'altera_avalon_onchip_memory2'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_OCRAM_1K_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_OCRAM_1K_COMPONENT_TYPE=altera_avalon_onchip_memory2
MASTER_0_OCRAM_1K_COMPONENT_NAME=ocram_1k
MASTER_0_OCRAM_1K_BASE=0x0
MASTER_0_OCRAM_1K_SPAN=1024
MASTER_0_OCRAM_1K_END=0x3ff
MASTER_0_OCRAM_1K_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR=0
MASTER_0_OCRAM_1K_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE=0
MASTER_0_OCRAM_1K_CONTENTS_INFO=""
MASTER_0_OCRAM_1K_DUAL_PORT=0
MASTER_0_OCRAM_1K_GUI_RAM_BLOCK_TYPE=AUTO
MASTER_0_OCRAM_1K_INIT_CONTENTS_FILE=test_sys_top_qsys_ocram_1k
MASTER_0_OCRAM_1K_INIT_MEM_CONTENT=1
MASTER_0_OCRAM_1K_INSTANCE_ID=NONE
MASTER_0_OCRAM_1K_NON_DEFAULT_INIT_FILE_ENABLED=0
MASTER_0_OCRAM_1K_RAM_BLOCK_TYPE=AUTO
MASTER_0_OCRAM_1K_READ_DURING_WRITE_MODE=DONT_CARE
MASTER_0_OCRAM_1K_SINGLE_CLOCK_OP=0
MASTER_0_OCRAM_1K_SIZE_MULTIPLE=1
MASTER_0_OCRAM_1K_SIZE_VALUE=1024
MASTER_0_OCRAM_1K_WRITABLE=1
MASTER_0_OCRAM_1K_MEMORY_INFO_DAT_SYM_INSTALL_DIR=SIM_DIR
MASTER_0_OCRAM_1K_MEMORY_INFO_GENERATE_DAT_SYM=1
MASTER_0_OCRAM_1K_MEMORY_INFO_GENERATE_HEX=1
MASTER_0_OCRAM_1K_MEMORY_INFO_HAS_BYTE_LANE=0
MASTER_0_OCRAM_1K_MEMORY_INFO_HEX_INSTALL_DIR=QPF_DIR
MASTER_0_OCRAM_1K_MEMORY_INFO_MEM_INIT_DATA_WIDTH=32
MASTER_0_OCRAM_1K_MEMORY_INFO_MEM_INIT_FILENAME=test_sys_top_qsys_ocram_1k

# Macros for device 'temp_spi', class 'altera_avalon_spi'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_TEMP_SPI_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_TEMP_SPI_COMPONENT_TYPE=altera_avalon_spi
MASTER_0_TEMP_SPI_COMPONENT_NAME=temp_spi
MASTER_0_TEMP_SPI_BASE=0x400
MASTER_0_TEMP_SPI_SPAN=32
MASTER_0_TEMP_SPI_END=0x41f
MASTER_0_TEMP_SPI_CLOCKMULT=1
MASTER_0_TEMP_SPI_CLOCKPHASE=0
MASTER_0_TEMP_SPI_CLOCKPOLARITY=0
MASTER_0_TEMP_SPI_CLOCKUNITS="Hz"
MASTER_0_TEMP_SPI_DATABITS=16
MASTER_0_TEMP_SPI_DATAWIDTH=16
MASTER_0_TEMP_SPI_DELAYMULT="1.0E-9"
MASTER_0_TEMP_SPI_DELAYUNITS="ns"
MASTER_0_TEMP_SPI_EXTRADELAY=0
MASTER_0_TEMP_SPI_INSERT_SYNC=0
MASTER_0_TEMP_SPI_ISMASTER=1
MASTER_0_TEMP_SPI_LSBFIRST=0
MASTER_0_TEMP_SPI_NUMSLAVES=1
MASTER_0_TEMP_SPI_PREFIX="spi_"
MASTER_0_TEMP_SPI_SYNC_REG_DEPTH=2
MASTER_0_TEMP_SPI_TARGETCLOCK=50000
MASTER_0_TEMP_SPI_TARGETSSDELAY="0.0"

# Macros for device 'led_pio_out8', class 'altera_avalon_pio'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_LED_PIO_OUT8_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_LED_PIO_OUT8_COMPONENT_TYPE=altera_avalon_pio
MASTER_0_LED_PIO_OUT8_COMPONENT_NAME=led_pio_out8
MASTER_0_LED_PIO_OUT8_BASE=0x420
MASTER_0_LED_PIO_OUT8_SPAN=16
MASTER_0_LED_PIO_OUT8_END=0x42f
MASTER_0_LED_PIO_OUT8_BIT_CLEARING_EDGE_REGISTER=0
MASTER_0_LED_PIO_OUT8_BIT_MODIFYING_OUTPUT_REGISTER=0
MASTER_0_LED_PIO_OUT8_CAPTURE=0
MASTER_0_LED_PIO_OUT8_DATA_WIDTH=8
MASTER_0_LED_PIO_OUT8_DO_TEST_BENCH_WIRING=0
MASTER_0_LED_PIO_OUT8_DRIVEN_SIM_VALUE=0
MASTER_0_LED_PIO_OUT8_EDGE_TYPE=NONE
MASTER_0_LED_PIO_OUT8_FREQ=50000000
MASTER_0_LED_PIO_OUT8_HAS_IN=1
MASTER_0_LED_PIO_OUT8_HAS_OUT=1
MASTER_0_LED_PIO_OUT8_HAS_TRI=0
MASTER_0_LED_PIO_OUT8_IRQ_TYPE=NONE
MASTER_0_LED_PIO_OUT8_RESET_VALUE=255

# Macros for device 'pb_pio_in1', class 'altera_avalon_pio'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_PB_PIO_IN1_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_PB_PIO_IN1_COMPONENT_TYPE=altera_avalon_pio
MASTER_0_PB_PIO_IN1_COMPONENT_NAME=pb_pio_in1
MASTER_0_PB_PIO_IN1_BASE=0x430
MASTER_0_PB_PIO_IN1_SPAN=16
MASTER_0_PB_PIO_IN1_END=0x43f
MASTER_0_PB_PIO_IN1_BIT_CLEARING_EDGE_REGISTER=0
MASTER_0_PB_PIO_IN1_BIT_MODIFYING_OUTPUT_REGISTER=0
MASTER_0_PB_PIO_IN1_CAPTURE=1
MASTER_0_PB_PIO_IN1_DATA_WIDTH=1
MASTER_0_PB_PIO_IN1_DO_TEST_BENCH_WIRING=0
MASTER_0_PB_PIO_IN1_DRIVEN_SIM_VALUE=0
MASTER_0_PB_PIO_IN1_EDGE_TYPE=FALLING
MASTER_0_PB_PIO_IN1_FREQ=50000000
MASTER_0_PB_PIO_IN1_HAS_IN=1
MASTER_0_PB_PIO_IN1_HAS_OUT=0
MASTER_0_PB_PIO_IN1_HAS_TRI=0
MASTER_0_PB_PIO_IN1_IRQ_TYPE=LEVEL
MASTER_0_PB_PIO_IN1_RESET_VALUE=0

# Macros for device 'sysid', class 'altera_avalon_sysid_qsys'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_SYSID_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_SYSID_COMPONENT_TYPE=altera_avalon_sysid_qsys
MASTER_0_SYSID_COMPONENT_NAME=sysid
MASTER_0_SYSID_BASE=0x440
MASTER_0_SYSID_SPAN=8
MASTER_0_SYSID_END=0x447
MASTER_0_SYSID_ID=4207856382
MASTER_0_SYSID_TIMESTAMP=1476823578

# Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
# Path to the device is from the master group 'master_0'.
# The macros are prefixed with 'MASTER_0_JTAG_UART_'.
# The prefix is the master group descriptor and the slave descriptor.
MASTER_0_JTAG_UART_COMPONENT_TYPE=altera_avalon_jtag_uart
MASTER_0_JTAG_UART_COMPONENT_NAME=jtag_uart
MASTER_0_JTAG_UART_BASE=0x448
MASTER_0_JTAG_UART_SPAN=8
MASTER_0_JTAG_UART_END=0x44f
MASTER_0_JTAG_UART_READ_DEPTH=64
MASTER_0_JTAG_UART_READ_THRESHOLD=8
MASTER_0_JTAG_UART_WRITE_DEPTH=64
MASTER_0_JTAG_UART_WRITE_THRESHOLD=8


return 0
