LIBRARY ieee;
Use ieee.std_logic_1164.all;


PACKAGE componentsForRegBank is 

COMPONENT registrador IS
	GENERIC(N : Integer :=32);
	PORT( R					:IN	STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			Rin		:IN	STD_LOGIC;
			Q					:OUT 	STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END component;

COMPONENT triStateBuffer IS	
GENERIC (N: INTEGER:= 32);
	
PORT( 	X :IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);

      	E :IN STD_LOGIC;
	     
	F :OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));

END COMPONENT;



END componentsForRegBank;