
../repos/coreutils/src/mknod:     file format elf32-littlearm


Disassembly of section .init:

000114a0 <.init>:
   114a0:	push	{r3, lr}
   114a4:	bl	11964 <__assert_fail@plt+0x48>
   114a8:	pop	{r3, pc}

Disassembly of section .plt:

000114ac <fstatfs64@plt-0x14>:
   114ac:	push	{lr}		; (str lr, [sp, #-4]!)
   114b0:	ldr	lr, [pc, #4]	; 114bc <fstatfs64@plt-0x4>
   114b4:	add	lr, pc, lr
   114b8:	ldr	pc, [lr, #8]!
   114bc:	andeq	r0, r2, r4, asr #22

000114c0 <fstatfs64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #32, 20	; 0x20000
   114c8:	ldr	pc, [ip, #2884]!	; 0xb44

000114cc <selabel_lookup@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #32, 20	; 0x20000
   114d4:	ldr	pc, [ip, #2876]!	; 0xb3c

000114d8 <calloc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #32, 20	; 0x20000
   114e0:	ldr	pc, [ip, #2868]!	; 0xb34

000114e4 <fputs_unlocked@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #32, 20	; 0x20000
   114ec:	ldr	pc, [ip, #2860]!	; 0xb2c

000114f0 <raise@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #32, 20	; 0x20000
   114f8:	ldr	pc, [ip, #2852]!	; 0xb24

000114fc <is_selinux_enabled@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #32, 20	; 0x20000
   11504:	ldr	pc, [ip, #2844]!	; 0xb1c

00011508 <strcmp@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #32, 20	; 0x20000
   11510:	ldr	pc, [ip, #2836]!	; 0xb14

00011514 <gnu_dev_makedev@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #32, 20	; 0x20000
   1151c:	ldr	pc, [ip, #2828]!	; 0xb0c

00011520 <printf@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #32, 20	; 0x20000
   11528:	ldr	pc, [ip, #2820]!	; 0xb04

0001152c <context_type_get@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #32, 20	; 0x20000
   11534:	ldr	pc, [ip, #2812]!	; 0xafc

00011538 <fflush@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #32, 20	; 0x20000
   11540:	ldr	pc, [ip, #2804]!	; 0xaf4

00011544 <lsetfilecon@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #32, 20	; 0x20000
   1154c:	ldr	pc, [ip, #2796]!	; 0xaec

00011550 <memmove@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #32, 20	; 0x20000
   11558:	ldr	pc, [ip, #2788]!	; 0xae4

0001155c <free@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #32, 20	; 0x20000
   11564:	ldr	pc, [ip, #2780]!	; 0xadc

00011568 <faccessat@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #32, 20	; 0x20000
   11570:	ldr	pc, [ip, #2772]!	; 0xad4

00011574 <_exit@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #32, 20	; 0x20000
   1157c:	ldr	pc, [ip, #2764]!	; 0xacc

00011580 <memcpy@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #32, 20	; 0x20000
   11588:	ldr	pc, [ip, #2756]!	; 0xac4

0001158c <mbsinit@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #32, 20	; 0x20000
   11594:	ldr	pc, [ip, #2748]!	; 0xabc

00011598 <context_new@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #32, 20	; 0x20000
   115a0:	ldr	pc, [ip, #2740]!	; 0xab4

000115a4 <memcmp@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #32, 20	; 0x20000
   115ac:	ldr	pc, [ip, #2732]!	; 0xaac

000115b0 <fputc_unlocked@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #32, 20	; 0x20000
   115b8:	ldr	pc, [ip, #2724]!	; 0xaa4

000115bc <context_type_set@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #32, 20	; 0x20000
   115c4:	ldr	pc, [ip, #2716]!	; 0xa9c

000115c8 <realloc@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #32, 20	; 0x20000
   115d0:	ldr	pc, [ip, #2708]!	; 0xa94

000115d4 <fgetfilecon@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #32, 20	; 0x20000
   115dc:	ldr	pc, [ip, #2700]!	; 0xa8c

000115e0 <textdomain@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #32, 20	; 0x20000
   115e8:	ldr	pc, [ip, #2692]!	; 0xa84

000115ec <rawmemchr@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #32, 20	; 0x20000
   115f4:	ldr	pc, [ip, #2684]!	; 0xa7c

000115f8 <__fxstatat64@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #32, 20	; 0x20000
   11600:	ldr	pc, [ip, #2676]!	; 0xa74

00011604 <iswprint@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #32, 20	; 0x20000
   1160c:	ldr	pc, [ip, #2668]!	; 0xa6c

00011610 <__fxstat64@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #32, 20	; 0x20000
   11618:	ldr	pc, [ip, #2660]!	; 0xa64

0001161c <readlink@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #32, 20	; 0x20000
   11624:	ldr	pc, [ip, #2652]!	; 0xa5c

00011628 <fwrite@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #32, 20	; 0x20000
   11630:	ldr	pc, [ip, #2644]!	; 0xa54

00011634 <lseek64@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #32, 20	; 0x20000
   1163c:	ldr	pc, [ip, #2636]!	; 0xa4c

00011640 <__ctype_get_mb_cur_max@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #32, 20	; 0x20000
   11648:	ldr	pc, [ip, #2628]!	; 0xa44

0001164c <getcon@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #32, 20	; 0x20000
   11654:	ldr	pc, [ip, #2620]!	; 0xa3c

00011658 <__fpending@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #32, 20	; 0x20000
   11660:	ldr	pc, [ip, #2612]!	; 0xa34

00011664 <ferror_unlocked@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #32, 20	; 0x20000
   1166c:	ldr	pc, [ip, #2604]!	; 0xa2c

00011670 <mbrtowc@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #32, 20	; 0x20000
   11678:	ldr	pc, [ip, #2596]!	; 0xa24

0001167c <error@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #32, 20	; 0x20000
   11684:	ldr	pc, [ip, #2588]!	; 0xa1c

00011688 <open64@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #32, 20	; 0x20000
   11690:	ldr	pc, [ip, #2580]!	; 0xa14

00011694 <lgetfilecon@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #32, 20	; 0x20000
   1169c:	ldr	pc, [ip, #2572]!	; 0xa0c

000116a0 <malloc@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #32, 20	; 0x20000
   116a8:	ldr	pc, [ip, #2564]!	; 0xa04

000116ac <__libc_start_main@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #32, 20	; 0x20000
   116b4:	ldr	pc, [ip, #2556]!	; 0x9fc

000116b8 <__freading@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #32, 20	; 0x20000
   116c0:	ldr	pc, [ip, #2548]!	; 0x9f4

000116c4 <__gmon_start__@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #32, 20	; 0x20000
   116cc:	ldr	pc, [ip, #2540]!	; 0x9ec

000116d0 <context_free@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #32, 20	; 0x20000
   116d8:	ldr	pc, [ip, #2532]!	; 0x9e4

000116dc <mempcpy@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #32, 20	; 0x20000
   116e4:	ldr	pc, [ip, #2524]!	; 0x9dc

000116e8 <getopt_long@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #32, 20	; 0x20000
   116f0:	ldr	pc, [ip, #2516]!	; 0x9d4

000116f4 <__ctype_b_loc@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #32, 20	; 0x20000
   116fc:	ldr	pc, [ip, #2508]!	; 0x9cc

00011700 <getcwd@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #32, 20	; 0x20000
   11708:	ldr	pc, [ip, #2500]!	; 0x9c4

0001170c <exit@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #32, 20	; 0x20000
   11714:	ldr	pc, [ip, #2492]!	; 0x9bc

00011718 <gettext@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #32, 20	; 0x20000
   11720:	ldr	pc, [ip, #2484]!	; 0x9b4

00011724 <getfilecon@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #32, 20	; 0x20000
   1172c:	ldr	pc, [ip, #2476]!	; 0x9ac

00011730 <strlen@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #32, 20	; 0x20000
   11738:	ldr	pc, [ip, #2468]!	; 0x9a4

0001173c <selabel_open@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #32, 20	; 0x20000
   11744:	ldr	pc, [ip, #2460]!	; 0x99c

00011748 <strchr@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #32, 20	; 0x20000
   11750:	ldr	pc, [ip, #2452]!	; 0x994

00011754 <openat64@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #32, 20	; 0x20000
   1175c:	ldr	pc, [ip, #2444]!	; 0x98c

00011760 <setfscreatecon@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #32, 20	; 0x20000
   11768:	ldr	pc, [ip, #2436]!	; 0x984

0001176c <fprintf@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #32, 20	; 0x20000
   11774:	ldr	pc, [ip, #2428]!	; 0x97c

00011778 <__errno_location@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #32, 20	; 0x20000
   11780:	ldr	pc, [ip, #2420]!	; 0x974

00011784 <__cxa_atexit@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #32, 20	; 0x20000
   1178c:	ldr	pc, [ip, #2412]!	; 0x96c

00011790 <memset@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #32, 20	; 0x20000
   11798:	ldr	pc, [ip, #2404]!	; 0x964

0001179c <fileno@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #32, 20	; 0x20000
   117a4:	ldr	pc, [ip, #2396]!	; 0x95c

000117a8 <strtoumax@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #32, 20	; 0x20000
   117b0:	ldr	pc, [ip, #2388]!	; 0x954

000117b4 <fclose@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #32, 20	; 0x20000
   117bc:	ldr	pc, [ip, #2380]!	; 0x94c

000117c0 <fseeko64@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #32, 20	; 0x20000
   117c8:	ldr	pc, [ip, #2372]!	; 0x944

000117cc <fcntl64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #32, 20	; 0x20000
   117d4:	ldr	pc, [ip, #2364]!	; 0x93c

000117d8 <setlocale@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #32, 20	; 0x20000
   117e0:	ldr	pc, [ip, #2356]!	; 0x934

000117e4 <fsetfilecon@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #32, 20	; 0x20000
   117ec:	ldr	pc, [ip, #2348]!	; 0x92c

000117f0 <strrchr@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #32, 20	; 0x20000
   117f8:	ldr	pc, [ip, #2340]!	; 0x924

000117fc <nl_langinfo@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #32, 20	; 0x20000
   11804:	ldr	pc, [ip, #2332]!	; 0x91c

00011808 <sprintf@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #32, 20	; 0x20000
   11810:	ldr	pc, [ip, #2324]!	; 0x914

00011814 <readdir64@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #32, 20	; 0x20000
   1181c:	ldr	pc, [ip, #2316]!	; 0x90c

00011820 <fdopendir@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #32, 20	; 0x20000
   11828:	ldr	pc, [ip, #2308]!	; 0x904

0001182c <security_compute_create@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #32, 20	; 0x20000
   11834:	ldr	pc, [ip, #2300]!	; 0x8fc

00011838 <dirfd@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #32, 20	; 0x20000
   11840:	ldr	pc, [ip, #2292]!	; 0x8f4

00011844 <fchdir@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #32, 20	; 0x20000
   1184c:	ldr	pc, [ip, #2284]!	; 0x8ec

00011850 <qsort@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #32, 20	; 0x20000
   11858:	ldr	pc, [ip, #2276]!	; 0x8e4

0001185c <freecon@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #32, 20	; 0x20000
   11864:	ldr	pc, [ip, #2268]!	; 0x8dc

00011868 <bindtextdomain@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #32, 20	; 0x20000
   11870:	ldr	pc, [ip, #2260]!	; 0x8d4

00011874 <getfscreatecon@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #32, 20	; 0x20000
   1187c:	ldr	pc, [ip, #2252]!	; 0x8cc

00011880 <umask@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #32, 20	; 0x20000
   11888:	ldr	pc, [ip, #2244]!	; 0x8c4

0001188c <context_str@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #32, 20	; 0x20000
   11894:	ldr	pc, [ip, #2236]!	; 0x8bc

00011898 <chmod@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #32, 20	; 0x20000
   118a0:	ldr	pc, [ip, #2228]!	; 0x8b4

000118a4 <__xstat64@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #32, 20	; 0x20000
   118ac:	ldr	pc, [ip, #2220]!	; 0x8ac

000118b0 <__xmknod@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #32, 20	; 0x20000
   118b8:	ldr	pc, [ip, #2212]!	; 0x8a4

000118bc <strncmp@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #32, 20	; 0x20000
   118c4:	ldr	pc, [ip, #2204]!	; 0x89c

000118c8 <abort@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #32, 20	; 0x20000
   118d0:	ldr	pc, [ip, #2196]!	; 0x894

000118d4 <close@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #32, 20	; 0x20000
   118dc:	ldr	pc, [ip, #2188]!	; 0x88c

000118e0 <__lxstat64@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #32, 20	; 0x20000
   118e8:	ldr	pc, [ip, #2180]!	; 0x884

000118ec <mkfifo@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #32, 20	; 0x20000
   118f4:	ldr	pc, [ip, #2172]!	; 0x87c

000118f8 <mode_to_security_class@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #32, 20	; 0x20000
   11900:	ldr	pc, [ip, #2164]!	; 0x874

00011904 <closedir@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #32, 20	; 0x20000
   1190c:	ldr	pc, [ip, #2156]!	; 0x86c

00011910 <strspn@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #32, 20	; 0x20000
   11918:	ldr	pc, [ip, #2148]!	; 0x864

0001191c <__assert_fail@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #32, 20	; 0x20000
   11924:	ldr	pc, [ip, #2140]!	; 0x85c

Disassembly of section .text:

00011928 <lchmod@@Base-0x7a7c>:
   11928:	mov	fp, #0
   1192c:	mov	lr, #0
   11930:	pop	{r1}		; (ldr r1, [sp], #4)
   11934:	mov	r2, sp
   11938:	push	{r2}		; (str r2, [sp, #-4]!)
   1193c:	push	{r0}		; (str r0, [sp, #-4]!)
   11940:	ldr	ip, [pc, #16]	; 11958 <__assert_fail@plt+0x3c>
   11944:	push	{ip}		; (str ip, [sp, #-4]!)
   11948:	ldr	r0, [pc, #12]	; 1195c <__assert_fail@plt+0x40>
   1194c:	ldr	r3, [pc, #12]	; 11960 <__assert_fail@plt+0x44>
   11950:	bl	116ac <__libc_start_main@plt>
   11954:	bl	118c8 <abort@plt>
   11958:	andeq	r0, r2, ip, ror r9
   1195c:	andeq	r1, r1, r4, lsl lr
   11960:	andeq	r0, r2, ip, lsl r9
   11964:	ldr	r3, [pc, #20]	; 11980 <__assert_fail@plt+0x64>
   11968:	ldr	r2, [pc, #20]	; 11984 <__assert_fail@plt+0x68>
   1196c:	add	r3, pc, r3
   11970:	ldr	r2, [r3, r2]
   11974:	cmp	r2, #0
   11978:	bxeq	lr
   1197c:	b	116c4 <__gmon_start__@plt>
   11980:	andeq	r0, r2, ip, lsl #13
   11984:	andeq	r0, r0, r4, lsl #3
   11988:	ldr	r3, [pc, #28]	; 119ac <__assert_fail@plt+0x90>
   1198c:	ldr	r0, [pc, #28]	; 119b0 <__assert_fail@plt+0x94>
   11990:	sub	r3, r3, r0
   11994:	cmp	r3, #6
   11998:	bxls	lr
   1199c:	ldr	r3, [pc, #16]	; 119b4 <__assert_fail@plt+0x98>
   119a0:	cmp	r3, #0
   119a4:	bxeq	lr
   119a8:	bx	r3
   119ac:	ldrdeq	r2, [r3], -fp
   119b0:	ldrdeq	r2, [r3], -r8
   119b4:	andeq	r0, r0, r0
   119b8:	ldr	r1, [pc, #36]	; 119e4 <__assert_fail@plt+0xc8>
   119bc:	ldr	r0, [pc, #36]	; 119e8 <__assert_fail@plt+0xcc>
   119c0:	sub	r1, r1, r0
   119c4:	asr	r1, r1, #2
   119c8:	add	r1, r1, r1, lsr #31
   119cc:	asrs	r1, r1, #1
   119d0:	bxeq	lr
   119d4:	ldr	r3, [pc, #16]	; 119ec <__assert_fail@plt+0xd0>
   119d8:	cmp	r3, #0
   119dc:	bxeq	lr
   119e0:	bx	r3
   119e4:	ldrdeq	r2, [r3], -r8
   119e8:	ldrdeq	r2, [r3], -r8
   119ec:	andeq	r0, r0, r0
   119f0:	push	{r4, lr}
   119f4:	ldr	r4, [pc, #24]	; 11a14 <__assert_fail@plt+0xf8>
   119f8:	ldrb	r3, [r4]
   119fc:	cmp	r3, #0
   11a00:	popne	{r4, pc}
   11a04:	bl	11988 <__assert_fail@plt+0x6c>
   11a08:	mov	r3, #1
   11a0c:	strb	r3, [r4]
   11a10:	pop	{r4, pc}
   11a14:	strdeq	r2, [r3], -r4
   11a18:	ldr	r0, [pc, #40]	; 11a48 <__assert_fail@plt+0x12c>
   11a1c:	ldr	r3, [r0]
   11a20:	cmp	r3, #0
   11a24:	bne	11a2c <__assert_fail@plt+0x110>
   11a28:	b	119b8 <__assert_fail@plt+0x9c>
   11a2c:	ldr	r3, [pc, #24]	; 11a4c <__assert_fail@plt+0x130>
   11a30:	cmp	r3, #0
   11a34:	beq	11a28 <__assert_fail@plt+0x10c>
   11a38:	push	{r4, lr}
   11a3c:	blx	r3
   11a40:	pop	{r4, lr}
   11a44:	b	119b8 <__assert_fail@plt+0x9c>
   11a48:	andeq	r1, r3, ip, lsl #30
   11a4c:	andeq	r0, r0, r0
   11a50:	push	{fp, lr}
   11a54:	add	fp, sp, #4
   11a58:	ldr	r0, [pc, #32]	; 11a80 <__assert_fail@plt+0x164>
   11a5c:	bl	11718 <gettext@plt>
   11a60:	mov	r2, r0
   11a64:	ldr	r3, [pc, #24]	; 11a84 <__assert_fail@plt+0x168>
   11a68:	ldr	r3, [r3]
   11a6c:	mov	r1, r3
   11a70:	mov	r0, r2
   11a74:	bl	114e4 <fputs_unlocked@plt>
   11a78:	nop			; (mov r0, r0)
   11a7c:	pop	{fp, pc}
   11a80:	andeq	r0, r2, r4, lsr #20
   11a84:	andeq	r2, r3, ip, ror #3
   11a88:	push	{fp, lr}
   11a8c:	add	fp, sp, #4
   11a90:	sub	sp, sp, #80	; 0x50
   11a94:	str	r0, [fp, #-80]	; 0xffffffb0
   11a98:	ldr	r3, [pc, #348]	; 11bfc <__assert_fail@plt+0x2e0>
   11a9c:	sub	ip, fp, #72	; 0x48
   11aa0:	mov	lr, r3
   11aa4:	ldm	lr!, {r0, r1, r2, r3}
   11aa8:	stmia	ip!, {r0, r1, r2, r3}
   11aac:	ldm	lr!, {r0, r1, r2, r3}
   11ab0:	stmia	ip!, {r0, r1, r2, r3}
   11ab4:	ldm	lr!, {r0, r1, r2, r3}
   11ab8:	stmia	ip!, {r0, r1, r2, r3}
   11abc:	ldm	lr, {r0, r1}
   11ac0:	stm	ip, {r0, r1}
   11ac4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11ac8:	str	r3, [fp, #-8]
   11acc:	sub	r3, fp, #72	; 0x48
   11ad0:	str	r3, [fp, #-12]
   11ad4:	b	11ae4 <__assert_fail@plt+0x1c8>
   11ad8:	ldr	r3, [fp, #-12]
   11adc:	add	r3, r3, #8
   11ae0:	str	r3, [fp, #-12]
   11ae4:	ldr	r3, [fp, #-12]
   11ae8:	ldr	r3, [r3]
   11aec:	cmp	r3, #0
   11af0:	beq	11b14 <__assert_fail@plt+0x1f8>
   11af4:	ldr	r3, [fp, #-12]
   11af8:	ldr	r3, [r3]
   11afc:	mov	r1, r3
   11b00:	ldr	r0, [fp, #-80]	; 0xffffffb0
   11b04:	bl	11508 <strcmp@plt>
   11b08:	mov	r3, r0
   11b0c:	cmp	r3, #0
   11b10:	bne	11ad8 <__assert_fail@plt+0x1bc>
   11b14:	ldr	r3, [fp, #-12]
   11b18:	ldr	r3, [r3, #4]
   11b1c:	cmp	r3, #0
   11b20:	beq	11b30 <__assert_fail@plt+0x214>
   11b24:	ldr	r3, [fp, #-12]
   11b28:	ldr	r3, [r3, #4]
   11b2c:	str	r3, [fp, #-8]
   11b30:	ldr	r0, [pc, #200]	; 11c00 <__assert_fail@plt+0x2e4>
   11b34:	bl	11718 <gettext@plt>
   11b38:	mov	r3, r0
   11b3c:	ldr	r2, [pc, #192]	; 11c04 <__assert_fail@plt+0x2e8>
   11b40:	ldr	r1, [pc, #192]	; 11c08 <__assert_fail@plt+0x2ec>
   11b44:	mov	r0, r3
   11b48:	bl	11520 <printf@plt>
   11b4c:	mov	r1, #0
   11b50:	mov	r0, #5
   11b54:	bl	117d8 <setlocale@plt>
   11b58:	str	r0, [fp, #-16]
   11b5c:	ldr	r3, [fp, #-16]
   11b60:	cmp	r3, #0
   11b64:	beq	11ba4 <__assert_fail@plt+0x288>
   11b68:	mov	r2, #3
   11b6c:	ldr	r1, [pc, #152]	; 11c0c <__assert_fail@plt+0x2f0>
   11b70:	ldr	r0, [fp, #-16]
   11b74:	bl	118bc <strncmp@plt>
   11b78:	mov	r3, r0
   11b7c:	cmp	r3, #0
   11b80:	beq	11ba4 <__assert_fail@plt+0x288>
   11b84:	ldr	r0, [pc, #132]	; 11c10 <__assert_fail@plt+0x2f4>
   11b88:	bl	11718 <gettext@plt>
   11b8c:	mov	r2, r0
   11b90:	ldr	r3, [pc, #124]	; 11c14 <__assert_fail@plt+0x2f8>
   11b94:	ldr	r3, [r3]
   11b98:	mov	r1, r3
   11b9c:	mov	r0, r2
   11ba0:	bl	114e4 <fputs_unlocked@plt>
   11ba4:	ldr	r0, [pc, #108]	; 11c18 <__assert_fail@plt+0x2fc>
   11ba8:	bl	11718 <gettext@plt>
   11bac:	mov	r3, r0
   11bb0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11bb4:	ldr	r1, [pc, #72]	; 11c04 <__assert_fail@plt+0x2e8>
   11bb8:	mov	r0, r3
   11bbc:	bl	11520 <printf@plt>
   11bc0:	ldr	r0, [pc, #84]	; 11c1c <__assert_fail@plt+0x300>
   11bc4:	bl	11718 <gettext@plt>
   11bc8:	ldr	r2, [fp, #-8]
   11bcc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11bd0:	cmp	r2, r3
   11bd4:	bne	11be0 <__assert_fail@plt+0x2c4>
   11bd8:	ldr	r3, [pc, #64]	; 11c20 <__assert_fail@plt+0x304>
   11bdc:	b	11be4 <__assert_fail@plt+0x2c8>
   11be0:	ldr	r3, [pc, #60]	; 11c24 <__assert_fail@plt+0x308>
   11be4:	mov	r2, r3
   11be8:	ldr	r1, [fp, #-8]
   11bec:	bl	11520 <printf@plt>
   11bf0:	nop			; (mov r0, r0)
   11bf4:	sub	sp, fp, #4
   11bf8:	pop	{fp, pc}
   11bfc:	andeq	r0, r2, r4, ror #23
   11c00:	andeq	r0, r2, r0, ror sl
   11c04:	andeq	r0, r2, r8, lsl #21
   11c08:			; <UNDEFINED> instruction: 0x00020ab0
   11c0c:	andeq	r0, r2, r0, asr #21
   11c10:	andeq	r0, r2, r4, asr #21
   11c14:	andeq	r2, r3, ip, ror #3
   11c18:	andeq	r0, r2, ip, lsl #22
   11c1c:	andeq	r0, r2, r8, lsr #22
   11c20:	andeq	r0, r2, ip, asr fp
   11c24:	andeq	r0, r2, r8, ror #22
   11c28:	push	{fp}		; (str fp, [sp, #-4]!)
   11c2c:	add	fp, sp, #0
   11c30:	sub	sp, sp, #12
   11c34:	str	r0, [fp, #-8]
   11c38:	mvn	r3, #0
   11c3c:	mov	r0, r3
   11c40:	add	sp, fp, #0
   11c44:	pop	{fp}		; (ldr fp, [sp], #4)
   11c48:	bx	lr
   11c4c:	push	{fp}		; (str fp, [sp, #-4]!)
   11c50:	add	fp, sp, #0
   11c54:	mov	r3, #0
   11c58:	mov	r0, r3
   11c5c:	add	sp, fp, #0
   11c60:	pop	{fp}		; (ldr fp, [sp], #4)
   11c64:	bx	lr
   11c68:	push	{r4, fp, lr}
   11c6c:	add	fp, sp, #8
   11c70:	sub	sp, sp, #12
   11c74:	str	r0, [fp, #-16]
   11c78:	ldr	r3, [fp, #-16]
   11c7c:	cmp	r3, #0
   11c80:	beq	11cb0 <__assert_fail@plt+0x394>
   11c84:	ldr	r3, [pc, #336]	; 11ddc <__assert_fail@plt+0x4c0>
   11c88:	ldr	r4, [r3]
   11c8c:	ldr	r0, [pc, #332]	; 11de0 <__assert_fail@plt+0x4c4>
   11c90:	bl	11718 <gettext@plt>
   11c94:	mov	r1, r0
   11c98:	ldr	r3, [pc, #324]	; 11de4 <__assert_fail@plt+0x4c8>
   11c9c:	ldr	r3, [r3]
   11ca0:	mov	r2, r3
   11ca4:	mov	r0, r4
   11ca8:	bl	1176c <fprintf@plt>
   11cac:	b	11dd4 <__assert_fail@plt+0x4b8>
   11cb0:	ldr	r0, [pc, #304]	; 11de8 <__assert_fail@plt+0x4cc>
   11cb4:	bl	11718 <gettext@plt>
   11cb8:	mov	r2, r0
   11cbc:	ldr	r3, [pc, #288]	; 11de4 <__assert_fail@plt+0x4c8>
   11cc0:	ldr	r3, [r3]
   11cc4:	mov	r1, r3
   11cc8:	mov	r0, r2
   11ccc:	bl	11520 <printf@plt>
   11cd0:	ldr	r0, [pc, #276]	; 11dec <__assert_fail@plt+0x4d0>
   11cd4:	bl	11718 <gettext@plt>
   11cd8:	mov	r2, r0
   11cdc:	ldr	r3, [pc, #268]	; 11df0 <__assert_fail@plt+0x4d4>
   11ce0:	ldr	r3, [r3]
   11ce4:	mov	r1, r3
   11ce8:	mov	r0, r2
   11cec:	bl	114e4 <fputs_unlocked@plt>
   11cf0:	bl	11a50 <__assert_fail@plt+0x134>
   11cf4:	ldr	r0, [pc, #248]	; 11df4 <__assert_fail@plt+0x4d8>
   11cf8:	bl	11718 <gettext@plt>
   11cfc:	mov	r2, r0
   11d00:	ldr	r3, [pc, #232]	; 11df0 <__assert_fail@plt+0x4d4>
   11d04:	ldr	r3, [r3]
   11d08:	mov	r1, r3
   11d0c:	mov	r0, r2
   11d10:	bl	114e4 <fputs_unlocked@plt>
   11d14:	ldr	r0, [pc, #220]	; 11df8 <__assert_fail@plt+0x4dc>
   11d18:	bl	11718 <gettext@plt>
   11d1c:	mov	r2, r0
   11d20:	ldr	r3, [pc, #200]	; 11df0 <__assert_fail@plt+0x4d4>
   11d24:	ldr	r3, [r3]
   11d28:	mov	r1, r3
   11d2c:	mov	r0, r2
   11d30:	bl	114e4 <fputs_unlocked@plt>
   11d34:	ldr	r0, [pc, #192]	; 11dfc <__assert_fail@plt+0x4e0>
   11d38:	bl	11718 <gettext@plt>
   11d3c:	mov	r2, r0
   11d40:	ldr	r3, [pc, #168]	; 11df0 <__assert_fail@plt+0x4d4>
   11d44:	ldr	r3, [r3]
   11d48:	mov	r1, r3
   11d4c:	mov	r0, r2
   11d50:	bl	114e4 <fputs_unlocked@plt>
   11d54:	ldr	r0, [pc, #164]	; 11e00 <__assert_fail@plt+0x4e4>
   11d58:	bl	11718 <gettext@plt>
   11d5c:	mov	r2, r0
   11d60:	ldr	r3, [pc, #136]	; 11df0 <__assert_fail@plt+0x4d4>
   11d64:	ldr	r3, [r3]
   11d68:	mov	r1, r3
   11d6c:	mov	r0, r2
   11d70:	bl	114e4 <fputs_unlocked@plt>
   11d74:	ldr	r0, [pc, #136]	; 11e04 <__assert_fail@plt+0x4e8>
   11d78:	bl	11718 <gettext@plt>
   11d7c:	mov	r2, r0
   11d80:	ldr	r3, [pc, #104]	; 11df0 <__assert_fail@plt+0x4d4>
   11d84:	ldr	r3, [r3]
   11d88:	mov	r1, r3
   11d8c:	mov	r0, r2
   11d90:	bl	114e4 <fputs_unlocked@plt>
   11d94:	ldr	r0, [pc, #108]	; 11e08 <__assert_fail@plt+0x4ec>
   11d98:	bl	11718 <gettext@plt>
   11d9c:	mov	r2, r0
   11da0:	ldr	r3, [pc, #72]	; 11df0 <__assert_fail@plt+0x4d4>
   11da4:	ldr	r3, [r3]
   11da8:	mov	r1, r3
   11dac:	mov	r0, r2
   11db0:	bl	114e4 <fputs_unlocked@plt>
   11db4:	ldr	r0, [pc, #80]	; 11e0c <__assert_fail@plt+0x4f0>
   11db8:	bl	11718 <gettext@plt>
   11dbc:	mov	r3, r0
   11dc0:	ldr	r1, [pc, #72]	; 11e10 <__assert_fail@plt+0x4f4>
   11dc4:	mov	r0, r3
   11dc8:	bl	11520 <printf@plt>
   11dcc:	ldr	r0, [pc, #60]	; 11e10 <__assert_fail@plt+0x4f4>
   11dd0:	bl	11a88 <__assert_fail@plt+0x16c>
   11dd4:	ldr	r0, [fp, #-16]
   11dd8:	bl	1170c <exit@plt>
   11ddc:	andeq	r2, r3, r8, ror #3
   11de0:	andeq	r0, r2, ip, lsl #25
   11de4:	andeq	r2, r3, r0, lsl #4
   11de8:			; <UNDEFINED> instruction: 0x00020cb4
   11dec:	andeq	r0, r2, r4, ror #25
   11df0:	andeq	r2, r3, ip, ror #3
   11df4:	andeq	r0, r2, r8, lsl sp
   11df8:	andeq	r0, r2, r4, ror #26
   11dfc:	andeq	r0, r2, r4, lsr lr
   11e00:	andeq	r0, r2, r4, ror #28
   11e04:	muleq	r2, ip, lr
   11e08:	andeq	r0, r2, r4, lsr #31
   11e0c:	andeq	r1, r2, r4, lsr #32
   11e10:	andeq	r1, r2, r4, ror #1
   11e14:	push	{r4, r5, fp, lr}
   11e18:	add	fp, sp, #12
   11e1c:	sub	sp, sp, #88	; 0x58
   11e20:	str	r0, [fp, #-88]	; 0xffffffa8
   11e24:	str	r1, [fp, #-92]	; 0xffffffa4
   11e28:	mov	r3, #0
   11e2c:	str	r3, [fp, #-20]	; 0xffffffec
   11e30:	mov	r3, #0
   11e34:	str	r3, [fp, #-28]	; 0xffffffe4
   11e38:	mov	r3, #0
   11e3c:	str	r3, [fp, #-32]	; 0xffffffe0
   11e40:	ldr	r3, [fp, #-92]	; 0xffffffa4
   11e44:	ldr	r3, [r3]
   11e48:	mov	r0, r3
   11e4c:	bl	19fb0 <lchmod@@Base+0xc0c>
   11e50:	ldr	r1, [pc, #2380]	; 127a4 <__assert_fail@plt+0xe88>
   11e54:	mov	r0, #6
   11e58:	bl	117d8 <setlocale@plt>
   11e5c:	ldr	r1, [pc, #2372]	; 127a8 <__assert_fail@plt+0xe8c>
   11e60:	ldr	r0, [pc, #2372]	; 127ac <__assert_fail@plt+0xe90>
   11e64:	bl	11868 <bindtextdomain@plt>
   11e68:	ldr	r0, [pc, #2364]	; 127ac <__assert_fail@plt+0xe90>
   11e6c:	bl	115e0 <textdomain@plt>
   11e70:	ldr	r0, [pc, #2360]	; 127b0 <__assert_fail@plt+0xe94>
   11e74:	bl	20980 <lchmod@@Base+0x75dc>
   11e78:	b	11fd0 <__assert_fail@plt+0x6b4>
   11e7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11e80:	cmn	r3, #2
   11e84:	beq	11f88 <__assert_fail@plt+0x66c>
   11e88:	cmn	r3, #2
   11e8c:	bgt	11e9c <__assert_fail@plt+0x580>
   11e90:	cmn	r3, #3
   11e94:	beq	11f90 <__assert_fail@plt+0x674>
   11e98:	b	11fc8 <__assert_fail@plt+0x6ac>
   11e9c:	cmp	r3, #90	; 0x5a
   11ea0:	beq	11ebc <__assert_fail@plt+0x5a0>
   11ea4:	cmp	r3, #109	; 0x6d
   11ea8:	bne	11fc8 <__assert_fail@plt+0x6ac>
   11eac:	ldr	r3, [pc, #2304]	; 127b4 <__assert_fail@plt+0xe98>
   11eb0:	ldr	r3, [r3]
   11eb4:	str	r3, [fp, #-20]	; 0xffffffec
   11eb8:	b	11fd0 <__assert_fail@plt+0x6b4>
   11ebc:	bl	11c4c <__assert_fail@plt+0x330>
   11ec0:	mov	r3, r0
   11ec4:	cmp	r3, #0
   11ec8:	beq	11edc <__assert_fail@plt+0x5c0>
   11ecc:	ldr	r3, [pc, #2272]	; 127b4 <__assert_fail@plt+0xe98>
   11ed0:	ldr	r3, [r3]
   11ed4:	str	r3, [fp, #-28]	; 0xffffffe4
   11ed8:	b	11fd0 <__assert_fail@plt+0x6b4>
   11edc:	bl	114fc <is_selinux_enabled@plt>
   11ee0:	mov	r3, r0
   11ee4:	cmp	r3, #0
   11ee8:	ble	11f58 <__assert_fail@plt+0x63c>
   11eec:	ldr	r3, [pc, #2240]	; 127b4 <__assert_fail@plt+0xe98>
   11ef0:	ldr	r3, [r3]
   11ef4:	cmp	r3, #0
   11ef8:	beq	11f0c <__assert_fail@plt+0x5f0>
   11efc:	ldr	r3, [pc, #2224]	; 127b4 <__assert_fail@plt+0xe98>
   11f00:	ldr	r3, [r3]
   11f04:	str	r3, [fp, #-28]	; 0xffffffe4
   11f08:	b	11fd0 <__assert_fail@plt+0x6b4>
   11f0c:	mov	r2, #0
   11f10:	mov	r1, #0
   11f14:	mov	r0, #0
   11f18:	bl	1173c <selabel_open@plt>
   11f1c:	str	r0, [fp, #-32]	; 0xffffffe0
   11f20:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f24:	cmp	r3, #0
   11f28:	bne	11fd0 <__assert_fail@plt+0x6b4>
   11f2c:	bl	11778 <__errno_location@plt>
   11f30:	mov	r3, r0
   11f34:	ldr	r4, [r3]
   11f38:	ldr	r0, [pc, #2168]	; 127b8 <__assert_fail@plt+0xe9c>
   11f3c:	bl	11718 <gettext@plt>
   11f40:	mov	r3, r0
   11f44:	mov	r2, r3
   11f48:	mov	r1, r4
   11f4c:	mov	r0, #0
   11f50:	bl	1167c <error@plt>
   11f54:	b	11fd0 <__assert_fail@plt+0x6b4>
   11f58:	ldr	r3, [pc, #2132]	; 127b4 <__assert_fail@plt+0xe98>
   11f5c:	ldr	r3, [r3]
   11f60:	cmp	r3, #0
   11f64:	beq	11fd0 <__assert_fail@plt+0x6b4>
   11f68:	ldr	r0, [pc, #2124]	; 127bc <__assert_fail@plt+0xea0>
   11f6c:	bl	11718 <gettext@plt>
   11f70:	mov	r3, r0
   11f74:	mov	r2, r3
   11f78:	mov	r1, #0
   11f7c:	mov	r0, #0
   11f80:	bl	1167c <error@plt>
   11f84:	b	11fd0 <__assert_fail@plt+0x6b4>
   11f88:	mov	r0, #0
   11f8c:	bl	11c68 <__assert_fail@plt+0x34c>
   11f90:	ldr	r3, [pc, #2088]	; 127c0 <__assert_fail@plt+0xea4>
   11f94:	ldr	r0, [r3]
   11f98:	ldr	r3, [pc, #2084]	; 127c4 <__assert_fail@plt+0xea8>
   11f9c:	ldr	r2, [r3]
   11fa0:	mov	r3, #0
   11fa4:	str	r3, [sp, #4]
   11fa8:	ldr	r3, [pc, #2072]	; 127c8 <__assert_fail@plt+0xeac>
   11fac:	str	r3, [sp]
   11fb0:	mov	r3, r2
   11fb4:	ldr	r2, [pc, #2064]	; 127cc <__assert_fail@plt+0xeb0>
   11fb8:	ldr	r1, [pc, #2064]	; 127d0 <__assert_fail@plt+0xeb4>
   11fbc:	bl	1d2f0 <lchmod@@Base+0x3f4c>
   11fc0:	mov	r0, #0
   11fc4:	bl	1170c <exit@plt>
   11fc8:	mov	r0, #1
   11fcc:	bl	11c68 <__assert_fail@plt+0x34c>
   11fd0:	mov	r3, #0
   11fd4:	str	r3, [sp]
   11fd8:	ldr	r3, [pc, #2036]	; 127d4 <__assert_fail@plt+0xeb8>
   11fdc:	ldr	r2, [pc, #2036]	; 127d8 <__assert_fail@plt+0xebc>
   11fe0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   11fe4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   11fe8:	bl	116e8 <getopt_long@plt>
   11fec:	str	r0, [fp, #-40]	; 0xffffffd8
   11ff0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ff4:	cmn	r3, #1
   11ff8:	bne	11e7c <__assert_fail@plt+0x560>
   11ffc:	ldr	r3, [pc, #2008]	; 127dc <__assert_fail@plt+0xec0>
   12000:	str	r3, [fp, #-16]
   12004:	ldr	r3, [fp, #-20]	; 0xffffffec
   12008:	cmp	r3, #0
   1200c:	beq	120b4 <__assert_fail@plt+0x798>
   12010:	ldr	r0, [fp, #-20]	; 0xffffffec
   12014:	bl	195a0 <lchmod@@Base+0x1fc>
   12018:	mov	r3, r0
   1201c:	str	r3, [fp, #-44]	; 0xffffffd4
   12020:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12024:	cmp	r3, #0
   12028:	bne	12048 <__assert_fail@plt+0x72c>
   1202c:	ldr	r0, [pc, #1964]	; 127e0 <__assert_fail@plt+0xec4>
   12030:	bl	11718 <gettext@plt>
   12034:	mov	r3, r0
   12038:	mov	r2, r3
   1203c:	mov	r1, #0
   12040:	mov	r0, #1
   12044:	bl	1167c <error@plt>
   12048:	mov	r0, #0
   1204c:	bl	11880 <umask@plt>
   12050:	str	r0, [fp, #-48]	; 0xffffffd0
   12054:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12058:	bl	11880 <umask@plt>
   1205c:	mov	r3, #0
   12060:	str	r3, [sp]
   12064:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12068:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1206c:	mov	r1, #0
   12070:	ldr	r0, [fp, #-16]
   12074:	bl	19be4 <lchmod@@Base+0x840>
   12078:	str	r0, [fp, #-16]
   1207c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12080:	bl	14250 <__assert_fail@plt+0x2934>
   12084:	ldr	r3, [fp, #-16]
   12088:	bic	r3, r3, #508	; 0x1fc
   1208c:	bic	r3, r3, #3
   12090:	cmp	r3, #0
   12094:	beq	120b4 <__assert_fail@plt+0x798>
   12098:	ldr	r0, [pc, #1860]	; 127e4 <__assert_fail@plt+0xec8>
   1209c:	bl	11718 <gettext@plt>
   120a0:	mov	r3, r0
   120a4:	mov	r2, r3
   120a8:	mov	r1, #0
   120ac:	mov	r0, #1
   120b0:	bl	1167c <error@plt>
   120b4:	ldr	r3, [pc, #1836]	; 127e8 <__assert_fail@plt+0xecc>
   120b8:	ldr	r3, [r3]
   120bc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   120c0:	cmp	r2, r3
   120c4:	ble	12108 <__assert_fail@plt+0x7ec>
   120c8:	ldr	r3, [pc, #1816]	; 127e8 <__assert_fail@plt+0xecc>
   120cc:	ldr	r3, [r3]
   120d0:	add	r2, r3, #1
   120d4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   120d8:	cmp	r2, r3
   120dc:	bge	12110 <__assert_fail@plt+0x7f4>
   120e0:	ldr	r3, [pc, #1792]	; 127e8 <__assert_fail@plt+0xecc>
   120e4:	ldr	r3, [r3]
   120e8:	add	r3, r3, #1
   120ec:	lsl	r3, r3, #2
   120f0:	ldr	r2, [fp, #-92]	; 0xffffffa4
   120f4:	add	r3, r2, r3
   120f8:	ldr	r3, [r3]
   120fc:	ldrb	r3, [r3]
   12100:	cmp	r3, #112	; 0x70
   12104:	bne	12110 <__assert_fail@plt+0x7f4>
   12108:	mov	r3, #2
   1210c:	b	12114 <__assert_fail@plt+0x7f8>
   12110:	mov	r3, #4
   12114:	str	r3, [fp, #-52]	; 0xffffffcc
   12118:	ldr	r3, [pc, #1736]	; 127e8 <__assert_fail@plt+0xecc>
   1211c:	ldr	r3, [r3]
   12120:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12124:	sub	r3, r2, r3
   12128:	mov	r2, r3
   1212c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12130:	cmp	r2, r3
   12134:	bcs	121fc <__assert_fail@plt+0x8e0>
   12138:	ldr	r3, [pc, #1704]	; 127e8 <__assert_fail@plt+0xecc>
   1213c:	ldr	r3, [r3]
   12140:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12144:	cmp	r2, r3
   12148:	bgt	1216c <__assert_fail@plt+0x850>
   1214c:	ldr	r0, [pc, #1688]	; 127ec <__assert_fail@plt+0xed0>
   12150:	bl	11718 <gettext@plt>
   12154:	mov	r3, r0
   12158:	mov	r2, r3
   1215c:	mov	r1, #0
   12160:	mov	r0, #0
   12164:	bl	1167c <error@plt>
   12168:	b	121ac <__assert_fail@plt+0x890>
   1216c:	ldr	r0, [pc, #1660]	; 127f0 <__assert_fail@plt+0xed4>
   12170:	bl	11718 <gettext@plt>
   12174:	mov	r4, r0
   12178:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1217c:	sub	r3, r3, #-1073741823	; 0xc0000001
   12180:	lsl	r3, r3, #2
   12184:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12188:	add	r3, r2, r3
   1218c:	ldr	r3, [r3]
   12190:	mov	r0, r3
   12194:	bl	1c6e0 <lchmod@@Base+0x333c>
   12198:	mov	r3, r0
   1219c:	mov	r2, r4
   121a0:	mov	r1, #0
   121a4:	mov	r0, #0
   121a8:	bl	1167c <error@plt>
   121ac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   121b0:	cmp	r3, #4
   121b4:	bne	121f4 <__assert_fail@plt+0x8d8>
   121b8:	ldr	r3, [pc, #1576]	; 127e8 <__assert_fail@plt+0xecc>
   121bc:	ldr	r3, [r3]
   121c0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   121c4:	sub	r3, r2, r3
   121c8:	cmp	r3, #2
   121cc:	bne	121f4 <__assert_fail@plt+0x8d8>
   121d0:	ldr	r3, [pc, #1564]	; 127f4 <__assert_fail@plt+0xed8>
   121d4:	ldr	r4, [r3]
   121d8:	ldr	r0, [pc, #1560]	; 127f8 <__assert_fail@plt+0xedc>
   121dc:	bl	11718 <gettext@plt>
   121e0:	mov	r3, r0
   121e4:	mov	r2, r3
   121e8:	ldr	r1, [pc, #1548]	; 127fc <__assert_fail@plt+0xee0>
   121ec:	mov	r0, r4
   121f0:	bl	1176c <fprintf@plt>
   121f4:	mov	r0, #1
   121f8:	bl	11c68 <__assert_fail@plt+0x34c>
   121fc:	ldr	r3, [pc, #1508]	; 127e8 <__assert_fail@plt+0xecc>
   12200:	ldr	r3, [r3]
   12204:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12208:	sub	r3, r2, r3
   1220c:	mov	r2, r3
   12210:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12214:	cmp	r2, r3
   12218:	bls	122b8 <__assert_fail@plt+0x99c>
   1221c:	ldr	r0, [pc, #1500]	; 12800 <__assert_fail@plt+0xee4>
   12220:	bl	11718 <gettext@plt>
   12224:	mov	r4, r0
   12228:	ldr	r3, [pc, #1464]	; 127e8 <__assert_fail@plt+0xecc>
   1222c:	ldr	r3, [r3]
   12230:	mov	r2, r3
   12234:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12238:	add	r3, r2, r3
   1223c:	lsl	r3, r3, #2
   12240:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12244:	add	r3, r2, r3
   12248:	ldr	r3, [r3]
   1224c:	mov	r0, r3
   12250:	bl	1c6e0 <lchmod@@Base+0x333c>
   12254:	mov	r3, r0
   12258:	mov	r2, r4
   1225c:	mov	r1, #0
   12260:	mov	r0, #0
   12264:	bl	1167c <error@plt>
   12268:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1226c:	cmp	r3, #2
   12270:	bne	122b0 <__assert_fail@plt+0x994>
   12274:	ldr	r3, [pc, #1388]	; 127e8 <__assert_fail@plt+0xecc>
   12278:	ldr	r3, [r3]
   1227c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12280:	sub	r3, r2, r3
   12284:	cmp	r3, #4
   12288:	bne	122b0 <__assert_fail@plt+0x994>
   1228c:	ldr	r3, [pc, #1376]	; 127f4 <__assert_fail@plt+0xed8>
   12290:	ldr	r4, [r3]
   12294:	ldr	r0, [pc, #1384]	; 12804 <__assert_fail@plt+0xee8>
   12298:	bl	11718 <gettext@plt>
   1229c:	mov	r3, r0
   122a0:	mov	r2, r3
   122a4:	ldr	r1, [pc, #1360]	; 127fc <__assert_fail@plt+0xee0>
   122a8:	mov	r0, r4
   122ac:	bl	1176c <fprintf@plt>
   122b0:	mov	r0, #1
   122b4:	bl	11c68 <__assert_fail@plt+0x34c>
   122b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   122bc:	cmp	r3, #0
   122c0:	beq	12338 <__assert_fail@plt+0xa1c>
   122c4:	mov	r3, #0
   122c8:	str	r3, [fp, #-36]	; 0xffffffdc
   122cc:	bl	11c4c <__assert_fail@plt+0x330>
   122d0:	mov	r3, r0
   122d4:	cmp	r3, #0
   122d8:	beq	122ec <__assert_fail@plt+0x9d0>
   122dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   122e0:	bl	11c28 <__assert_fail@plt+0x30c>
   122e4:	str	r0, [fp, #-36]	; 0xffffffdc
   122e8:	b	122f8 <__assert_fail@plt+0x9dc>
   122ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   122f0:	bl	11760 <setfscreatecon@plt>
   122f4:	str	r0, [fp, #-36]	; 0xffffffdc
   122f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   122fc:	cmp	r3, #0
   12300:	bge	12338 <__assert_fail@plt+0xa1c>
   12304:	bl	11778 <__errno_location@plt>
   12308:	mov	r3, r0
   1230c:	ldr	r4, [r3]
   12310:	ldr	r0, [pc, #1264]	; 12808 <__assert_fail@plt+0xeec>
   12314:	bl	11718 <gettext@plt>
   12318:	mov	r5, r0
   1231c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12320:	bl	1c6e0 <lchmod@@Base+0x333c>
   12324:	mov	r3, r0
   12328:	mov	r2, r5
   1232c:	mov	r1, r4
   12330:	mov	r0, #1
   12334:	bl	1167c <error@plt>
   12338:	ldr	r3, [pc, #1192]	; 127e8 <__assert_fail@plt+0xecc>
   1233c:	ldr	r3, [r3]
   12340:	add	r3, r3, #1
   12344:	lsl	r3, r3, #2
   12348:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1234c:	add	r3, r2, r3
   12350:	ldr	r3, [r3]
   12354:	ldrb	r3, [r3]
   12358:	sub	r3, r3, #98	; 0x62
   1235c:	cmp	r3, #19
   12360:	ldrls	pc, [pc, r3, lsl #2]
   12364:	b	126b0 <__assert_fail@plt+0xd94>
   12368:			; <UNDEFINED> instruction: 0x000123b8
   1236c:	andeq	r2, r1, r4, asr #7
   12370:			; <UNDEFINED> instruction: 0x000126b0
   12374:			; <UNDEFINED> instruction: 0x000126b0
   12378:			; <UNDEFINED> instruction: 0x000126b0
   1237c:			; <UNDEFINED> instruction: 0x000126b0
   12380:			; <UNDEFINED> instruction: 0x000126b0
   12384:			; <UNDEFINED> instruction: 0x000126b0
   12388:			; <UNDEFINED> instruction: 0x000126b0
   1238c:			; <UNDEFINED> instruction: 0x000126b0
   12390:			; <UNDEFINED> instruction: 0x000126b0
   12394:			; <UNDEFINED> instruction: 0x000126b0
   12398:			; <UNDEFINED> instruction: 0x000126b0
   1239c:			; <UNDEFINED> instruction: 0x000126b0
   123a0:	andeq	r2, r1, r4, lsl #12
   123a4:			; <UNDEFINED> instruction: 0x000126b0
   123a8:			; <UNDEFINED> instruction: 0x000126b0
   123ac:			; <UNDEFINED> instruction: 0x000126b0
   123b0:			; <UNDEFINED> instruction: 0x000126b0
   123b4:	andeq	r2, r1, r4, asr #7
   123b8:	mov	r3, #24576	; 0x6000
   123bc:	str	r3, [fp, #-24]	; 0xffffffe8
   123c0:	b	123d0 <__assert_fail@plt+0xab4>
   123c4:	mov	r3, #8192	; 0x2000
   123c8:	str	r3, [fp, #-24]	; 0xffffffe8
   123cc:	nop			; (mov r0, r0)
   123d0:	ldr	r3, [pc, #1040]	; 127e8 <__assert_fail@plt+0xecc>
   123d4:	ldr	r3, [r3]
   123d8:	add	r3, r3, #2
   123dc:	lsl	r3, r3, #2
   123e0:	ldr	r2, [fp, #-92]	; 0xffffffa4
   123e4:	add	r3, r2, r3
   123e8:	ldr	r3, [r3]
   123ec:	str	r3, [fp, #-56]	; 0xffffffc8
   123f0:	ldr	r3, [pc, #1008]	; 127e8 <__assert_fail@plt+0xecc>
   123f4:	ldr	r3, [r3]
   123f8:	add	r3, r3, #3
   123fc:	lsl	r3, r3, #2
   12400:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12404:	add	r3, r2, r3
   12408:	ldr	r3, [r3]
   1240c:	str	r3, [fp, #-60]	; 0xffffffc4
   12410:	sub	r2, fp, #76	; 0x4c
   12414:	ldr	r3, [pc, #904]	; 127a4 <__assert_fail@plt+0xe88>
   12418:	str	r3, [sp]
   1241c:	mov	r3, r2
   12420:	mov	r2, #0
   12424:	mov	r1, #0
   12428:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1242c:	bl	1e27c <lchmod@@Base+0x4ed8>
   12430:	mov	r3, r0
   12434:	cmp	r3, #0
   12438:	bne	1245c <__assert_fail@plt+0xb40>
   1243c:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   12440:	mov	r3, r2
   12444:	mov	r0, r3
   12448:	mov	r1, #0
   1244c:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   12450:	cmp	r1, r3
   12454:	cmpeq	r0, r2
   12458:	beq	12484 <__assert_fail@plt+0xb68>
   1245c:	ldr	r0, [pc, #936]	; 1280c <__assert_fail@plt+0xef0>
   12460:	bl	11718 <gettext@plt>
   12464:	mov	r4, r0
   12468:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1246c:	bl	1c6e0 <lchmod@@Base+0x333c>
   12470:	mov	r3, r0
   12474:	mov	r2, r4
   12478:	mov	r1, #0
   1247c:	mov	r0, #1
   12480:	bl	1167c <error@plt>
   12484:	sub	r2, fp, #84	; 0x54
   12488:	ldr	r3, [pc, #788]	; 127a4 <__assert_fail@plt+0xe88>
   1248c:	str	r3, [sp]
   12490:	mov	r3, r2
   12494:	mov	r2, #0
   12498:	mov	r1, #0
   1249c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   124a0:	bl	1e27c <lchmod@@Base+0x4ed8>
   124a4:	mov	r3, r0
   124a8:	cmp	r3, #0
   124ac:	bne	124d0 <__assert_fail@plt+0xbb4>
   124b0:	ldrd	r2, [fp, #-84]	; 0xffffffac
   124b4:	mov	r3, r2
   124b8:	mov	r0, r3
   124bc:	mov	r1, #0
   124c0:	ldrd	r2, [fp, #-84]	; 0xffffffac
   124c4:	cmp	r1, r3
   124c8:	cmpeq	r0, r2
   124cc:	beq	124f8 <__assert_fail@plt+0xbdc>
   124d0:	ldr	r0, [pc, #824]	; 12810 <__assert_fail@plt+0xef4>
   124d4:	bl	11718 <gettext@plt>
   124d8:	mov	r4, r0
   124dc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   124e0:	bl	1c6e0 <lchmod@@Base+0x333c>
   124e4:	mov	r3, r0
   124e8:	mov	r2, r4
   124ec:	mov	r1, #0
   124f0:	mov	r0, #1
   124f4:	bl	1167c <error@plt>
   124f8:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   124fc:	mov	r0, r2
   12500:	ldrd	r2, [fp, #-84]	; 0xffffffac
   12504:	mov	r3, r2
   12508:	mov	r1, r3
   1250c:	bl	11514 <gnu_dev_makedev@plt>
   12510:	strd	r0, [fp, #-68]	; 0xffffffbc
   12514:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   12518:	mvn	r0, #0
   1251c:	mvn	r1, #0
   12520:	cmp	r3, r1
   12524:	cmpeq	r2, r0
   12528:	bne	12550 <__assert_fail@plt+0xc34>
   1252c:	ldr	r0, [pc, #736]	; 12814 <__assert_fail@plt+0xef8>
   12530:	bl	11718 <gettext@plt>
   12534:	mov	r2, r0
   12538:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1253c:	str	r3, [sp]
   12540:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12544:	mov	r1, #0
   12548:	mov	r0, #1
   1254c:	bl	1167c <error@plt>
   12550:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12554:	cmp	r3, #0
   12558:	beq	12584 <__assert_fail@plt+0xc68>
   1255c:	ldr	r3, [pc, #644]	; 127e8 <__assert_fail@plt+0xecc>
   12560:	ldr	r3, [r3]
   12564:	lsl	r3, r3, #2
   12568:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1256c:	add	r3, r2, r3
   12570:	ldr	r3, [r3]
   12574:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12578:	mov	r1, r3
   1257c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12580:	bl	12948 <__assert_fail@plt+0x102c>
   12584:	ldr	r3, [pc, #604]	; 127e8 <__assert_fail@plt+0xecc>
   12588:	ldr	r3, [r3]
   1258c:	lsl	r3, r3, #2
   12590:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12594:	add	r3, r2, r3
   12598:	ldr	r0, [r3]
   1259c:	ldr	r2, [fp, #-16]
   125a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   125a4:	orr	r1, r2, r3
   125a8:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   125ac:	bl	209f0 <lchmod@@Base+0x764c>
   125b0:	mov	r3, r0
   125b4:	cmp	r3, #0
   125b8:	beq	126fc <__assert_fail@plt+0xde0>
   125bc:	bl	11778 <__errno_location@plt>
   125c0:	mov	r3, r0
   125c4:	ldr	r4, [r3]
   125c8:	ldr	r3, [pc, #536]	; 127e8 <__assert_fail@plt+0xecc>
   125cc:	ldr	r3, [r3]
   125d0:	lsl	r3, r3, #2
   125d4:	ldr	r2, [fp, #-92]	; 0xffffffa4
   125d8:	add	r3, r2, r3
   125dc:	ldr	r3, [r3]
   125e0:	mov	r2, r3
   125e4:	mov	r1, #3
   125e8:	mov	r0, #0
   125ec:	bl	1c470 <lchmod@@Base+0x30cc>
   125f0:	mov	r3, r0
   125f4:	ldr	r2, [pc, #540]	; 12818 <__assert_fail@plt+0xefc>
   125f8:	mov	r1, r4
   125fc:	mov	r0, #1
   12600:	bl	1167c <error@plt>
   12604:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12608:	cmp	r3, #0
   1260c:	beq	12638 <__assert_fail@plt+0xd1c>
   12610:	ldr	r3, [pc, #464]	; 127e8 <__assert_fail@plt+0xecc>
   12614:	ldr	r3, [r3]
   12618:	lsl	r3, r3, #2
   1261c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12620:	add	r3, r2, r3
   12624:	ldr	r3, [r3]
   12628:	mov	r2, #4096	; 0x1000
   1262c:	mov	r1, r3
   12630:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12634:	bl	12948 <__assert_fail@plt+0x102c>
   12638:	ldr	r3, [pc, #424]	; 127e8 <__assert_fail@plt+0xecc>
   1263c:	ldr	r3, [r3]
   12640:	lsl	r3, r3, #2
   12644:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12648:	add	r3, r2, r3
   1264c:	ldr	r3, [r3]
   12650:	ldr	r1, [fp, #-16]
   12654:	mov	r0, r3
   12658:	bl	118ec <mkfifo@plt>
   1265c:	mov	r3, r0
   12660:	cmp	r3, #0
   12664:	beq	12704 <__assert_fail@plt+0xde8>
   12668:	bl	11778 <__errno_location@plt>
   1266c:	mov	r3, r0
   12670:	ldr	r4, [r3]
   12674:	ldr	r3, [pc, #364]	; 127e8 <__assert_fail@plt+0xecc>
   12678:	ldr	r3, [r3]
   1267c:	lsl	r3, r3, #2
   12680:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12684:	add	r3, r2, r3
   12688:	ldr	r3, [r3]
   1268c:	mov	r2, r3
   12690:	mov	r1, #3
   12694:	mov	r0, #0
   12698:	bl	1c470 <lchmod@@Base+0x30cc>
   1269c:	mov	r3, r0
   126a0:	ldr	r2, [pc, #368]	; 12818 <__assert_fail@plt+0xefc>
   126a4:	mov	r1, r4
   126a8:	mov	r0, #1
   126ac:	bl	1167c <error@plt>
   126b0:	ldr	r0, [pc, #356]	; 1281c <__assert_fail@plt+0xf00>
   126b4:	bl	11718 <gettext@plt>
   126b8:	mov	r4, r0
   126bc:	ldr	r3, [pc, #292]	; 127e8 <__assert_fail@plt+0xecc>
   126c0:	ldr	r3, [r3]
   126c4:	add	r3, r3, #1
   126c8:	lsl	r3, r3, #2
   126cc:	ldr	r2, [fp, #-92]	; 0xffffffa4
   126d0:	add	r3, r2, r3
   126d4:	ldr	r3, [r3]
   126d8:	mov	r0, r3
   126dc:	bl	1c6e0 <lchmod@@Base+0x333c>
   126e0:	mov	r3, r0
   126e4:	mov	r2, r4
   126e8:	mov	r1, #0
   126ec:	mov	r0, #0
   126f0:	bl	1167c <error@plt>
   126f4:	mov	r0, #1
   126f8:	bl	11c68 <__assert_fail@plt+0x34c>
   126fc:	nop			; (mov r0, r0)
   12700:	b	12708 <__assert_fail@plt+0xdec>
   12704:	nop			; (mov r0, r0)
   12708:	ldr	r3, [fp, #-20]	; 0xffffffec
   1270c:	cmp	r3, #0
   12710:	beq	12794 <__assert_fail@plt+0xe78>
   12714:	ldr	r3, [pc, #204]	; 127e8 <__assert_fail@plt+0xecc>
   12718:	ldr	r3, [r3]
   1271c:	lsl	r3, r3, #2
   12720:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12724:	add	r3, r2, r3
   12728:	ldr	r3, [r3]
   1272c:	ldr	r1, [fp, #-16]
   12730:	mov	r0, r3
   12734:	bl	193a4 <lchmod@@Base>
   12738:	mov	r3, r0
   1273c:	cmp	r3, #0
   12740:	beq	12794 <__assert_fail@plt+0xe78>
   12744:	bl	11778 <__errno_location@plt>
   12748:	mov	r3, r0
   1274c:	ldr	r4, [r3]
   12750:	ldr	r0, [pc, #200]	; 12820 <__assert_fail@plt+0xf04>
   12754:	bl	11718 <gettext@plt>
   12758:	mov	r5, r0
   1275c:	ldr	r3, [pc, #132]	; 127e8 <__assert_fail@plt+0xecc>
   12760:	ldr	r3, [r3]
   12764:	lsl	r3, r3, #2
   12768:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1276c:	add	r3, r2, r3
   12770:	ldr	r3, [r3]
   12774:	mov	r1, r3
   12778:	mov	r0, #4
   1277c:	bl	1c2e8 <lchmod@@Base+0x2f44>
   12780:	mov	r3, r0
   12784:	mov	r2, r5
   12788:	mov	r1, r4
   1278c:	mov	r0, #1
   12790:	bl	1167c <error@plt>
   12794:	mov	r3, #0
   12798:	mov	r0, r3
   1279c:	sub	sp, fp, #12
   127a0:	pop	{r4, r5, fp, pc}
   127a4:	andeq	r0, r2, r8, ror #22
   127a8:	andeq	r1, r2, ip, ror #1
   127ac:	andeq	r0, r2, r0, lsl #23
   127b0:	andeq	r3, r1, r8, lsr #28
   127b4:	strdeq	r2, [r3], -r0
   127b8:	andeq	r1, r2, r4, lsl #2
   127bc:	andeq	r1, r2, r0, lsr #2
   127c0:	andeq	r2, r3, ip, ror #3
   127c4:	muleq	r3, r0, r1
   127c8:	andeq	r1, r2, ip, ror #2
   127cc:			; <UNDEFINED> instruction: 0x00020ab0
   127d0:	andeq	r1, r2, r4, ror #1
   127d4:	andeq	r0, r2, ip, lsr ip
   127d8:	andeq	r1, r2, ip, ror r1
   127dc:			; <UNDEFINED> instruction: 0x000001b6
   127e0:	andeq	r1, r2, r0, lsl #3
   127e4:	muleq	r2, r0, r1
   127e8:	andeq	r2, r3, r0, ror #3
   127ec:			; <UNDEFINED> instruction: 0x000211bc
   127f0:	andeq	r1, r2, ip, asr #3
   127f4:	andeq	r2, r3, r8, ror #3
   127f8:	andeq	r1, r2, r8, ror #3
   127fc:	andeq	r1, r2, r0, lsr #4
   12800:	andeq	r1, r2, r4, lsr #4
   12804:	andeq	r1, r2, r8, lsr r2
   12808:	andeq	r1, r2, ip, ror #4
   1280c:	andeq	r1, r2, r0, lsr #5
   12810:	andeq	r1, r2, r0, asr #5
   12814:	andeq	r1, r2, r0, ror #5
   12818:	strdeq	r1, [r2], -r8
   1281c:	strdeq	r1, [r2], -ip
   12820:	andeq	r1, r2, r4, lsl r3
   12824:	push	{fp, lr}
   12828:	add	fp, sp, #4
   1282c:	sub	sp, sp, #40	; 0x28
   12830:	str	r0, [fp, #-32]	; 0xffffffe0
   12834:	str	r1, [fp, #-36]	; 0xffffffdc
   12838:	str	r2, [fp, #-40]	; 0xffffffd8
   1283c:	mov	r3, #0
   12840:	str	r3, [fp, #-24]	; 0xffffffe8
   12844:	mov	r3, #0
   12848:	str	r3, [fp, #-28]	; 0xffffffe4
   1284c:	mvn	r3, #0
   12850:	str	r3, [fp, #-8]
   12854:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12858:	bl	13f5c <__assert_fail@plt+0x2640>
   1285c:	mov	r3, r0
   12860:	str	r3, [fp, #-12]
   12864:	ldr	r3, [fp, #-12]
   12868:	cmp	r3, #0
   1286c:	beq	128dc <__assert_fail@plt+0xfc0>
   12870:	sub	r3, fp, #24
   12874:	mov	r0, r3
   12878:	bl	1164c <getcon@plt>
   1287c:	mov	r3, r0
   12880:	cmp	r3, #0
   12884:	blt	128e4 <__assert_fail@plt+0xfc8>
   12888:	sub	r3, fp, #28
   1288c:	mov	r1, r3
   12890:	ldr	r0, [fp, #-12]
   12894:	bl	1cb1c <lchmod@@Base+0x3778>
   12898:	mov	r3, r0
   1289c:	cmp	r3, #0
   128a0:	blt	128ec <__assert_fail@plt+0xfd0>
   128a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   128a8:	bl	118f8 <mode_to_security_class@plt>
   128ac:	mov	r3, r0
   128b0:	strh	r3, [fp, #-14]
   128b4:	ldrh	r3, [fp, #-14]
   128b8:	cmp	r3, #0
   128bc:	beq	128f4 <__assert_fail@plt+0xfd8>
   128c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   128c8:	ldrh	r2, [fp, #-14]
   128cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   128d0:	bl	1182c <security_compute_create@plt>
   128d4:	str	r0, [fp, #-8]
   128d8:	b	128f8 <__assert_fail@plt+0xfdc>
   128dc:	nop			; (mov r0, r0)
   128e0:	b	128f8 <__assert_fail@plt+0xfdc>
   128e4:	nop			; (mov r0, r0)
   128e8:	b	128f8 <__assert_fail@plt+0xfdc>
   128ec:	nop			; (mov r0, r0)
   128f0:	b	128f8 <__assert_fail@plt+0xfdc>
   128f4:	nop			; (mov r0, r0)
   128f8:	bl	11778 <__errno_location@plt>
   128fc:	mov	r3, r0
   12900:	ldr	r3, [r3]
   12904:	str	r3, [fp, #-20]	; 0xffffffec
   12908:	ldr	r0, [fp, #-12]
   1290c:	bl	14250 <__assert_fail@plt+0x2934>
   12910:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12914:	mov	r0, r3
   12918:	bl	1185c <freecon@plt>
   1291c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12920:	mov	r0, r3
   12924:	bl	1185c <freecon@plt>
   12928:	bl	11778 <__errno_location@plt>
   1292c:	mov	r2, r0
   12930:	ldr	r3, [fp, #-20]	; 0xffffffec
   12934:	str	r3, [r2]
   12938:	ldr	r3, [fp, #-8]
   1293c:	mov	r0, r3
   12940:	sub	sp, fp, #4
   12944:	pop	{fp, pc}
   12948:	push	{fp, lr}
   1294c:	add	fp, sp, #4
   12950:	sub	sp, sp, #56	; 0x38
   12954:	str	r0, [fp, #-48]	; 0xffffffd0
   12958:	str	r1, [fp, #-52]	; 0xffffffcc
   1295c:	str	r2, [fp, #-56]	; 0xffffffc8
   12960:	mvn	r3, #0
   12964:	str	r3, [fp, #-8]
   12968:	mov	r3, #0
   1296c:	str	r3, [fp, #-36]	; 0xffffffdc
   12970:	mov	r3, #0
   12974:	str	r3, [fp, #-40]	; 0xffffffd8
   12978:	mov	r3, #0
   1297c:	str	r3, [fp, #-12]
   12980:	mov	r3, #0
   12984:	str	r3, [fp, #-16]
   12988:	mov	r3, #0
   1298c:	str	r3, [fp, #-20]	; 0xffffffec
   12990:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12994:	ldrb	r3, [r3]
   12998:	cmp	r3, #47	; 0x2f
   1299c:	beq	129c8 <__assert_fail@plt+0x10ac>
   129a0:	mov	r1, #2
   129a4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   129a8:	bl	13d84 <__assert_fail@plt+0x2468>
   129ac:	mov	r3, r0
   129b0:	str	r3, [fp, #-20]	; 0xffffffec
   129b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   129b8:	cmp	r3, #0
   129bc:	beq	12ac0 <__assert_fail@plt+0x11a4>
   129c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   129c4:	str	r3, [fp, #-52]	; 0xffffffcc
   129c8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129cc:	sub	r1, fp, #36	; 0x24
   129d0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   129d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   129d8:	bl	114cc <selabel_lookup@plt>
   129dc:	mov	r3, r0
   129e0:	cmp	r3, #0
   129e4:	bge	12a10 <__assert_fail@plt+0x10f4>
   129e8:	bl	11778 <__errno_location@plt>
   129ec:	mov	r3, r0
   129f0:	ldr	r3, [r3]
   129f4:	cmp	r3, #2
   129f8:	bne	12ac8 <__assert_fail@plt+0x11ac>
   129fc:	bl	11778 <__errno_location@plt>
   12a00:	mov	r2, r0
   12a04:	mov	r3, #61	; 0x3d
   12a08:	str	r3, [r2]
   12a0c:	b	12ac8 <__assert_fail@plt+0x11ac>
   12a10:	sub	r3, fp, #40	; 0x28
   12a14:	mov	r2, r3
   12a18:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12a1c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12a20:	bl	12824 <__assert_fail@plt+0xf08>
   12a24:	mov	r3, r0
   12a28:	cmp	r3, #0
   12a2c:	blt	12ad0 <__assert_fail@plt+0x11b4>
   12a30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a34:	mov	r0, r3
   12a38:	bl	11598 <context_new@plt>
   12a3c:	str	r0, [fp, #-12]
   12a40:	ldr	r3, [fp, #-12]
   12a44:	cmp	r3, #0
   12a48:	beq	12ad8 <__assert_fail@plt+0x11bc>
   12a4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12a50:	mov	r0, r3
   12a54:	bl	11598 <context_new@plt>
   12a58:	str	r0, [fp, #-16]
   12a5c:	ldr	r3, [fp, #-16]
   12a60:	cmp	r3, #0
   12a64:	beq	12ae0 <__assert_fail@plt+0x11c4>
   12a68:	ldr	r0, [fp, #-12]
   12a6c:	bl	1152c <context_type_get@plt>
   12a70:	str	r0, [fp, #-24]	; 0xffffffe8
   12a74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12a78:	cmp	r3, #0
   12a7c:	beq	12ae8 <__assert_fail@plt+0x11cc>
   12a80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a84:	ldr	r0, [fp, #-16]
   12a88:	bl	115bc <context_type_set@plt>
   12a8c:	mov	r3, r0
   12a90:	cmp	r3, #0
   12a94:	bne	12af0 <__assert_fail@plt+0x11d4>
   12a98:	ldr	r0, [fp, #-16]
   12a9c:	bl	1188c <context_str@plt>
   12aa0:	str	r0, [fp, #-28]	; 0xffffffe4
   12aa4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12aa8:	cmp	r3, #0
   12aac:	beq	12af8 <__assert_fail@plt+0x11dc>
   12ab0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12ab4:	bl	11760 <setfscreatecon@plt>
   12ab8:	str	r0, [fp, #-8]
   12abc:	b	12afc <__assert_fail@plt+0x11e0>
   12ac0:	nop			; (mov r0, r0)
   12ac4:	b	12afc <__assert_fail@plt+0x11e0>
   12ac8:	nop			; (mov r0, r0)
   12acc:	b	12afc <__assert_fail@plt+0x11e0>
   12ad0:	nop			; (mov r0, r0)
   12ad4:	b	12afc <__assert_fail@plt+0x11e0>
   12ad8:	nop			; (mov r0, r0)
   12adc:	b	12afc <__assert_fail@plt+0x11e0>
   12ae0:	nop			; (mov r0, r0)
   12ae4:	b	12afc <__assert_fail@plt+0x11e0>
   12ae8:	nop			; (mov r0, r0)
   12aec:	b	12afc <__assert_fail@plt+0x11e0>
   12af0:	nop			; (mov r0, r0)
   12af4:	b	12afc <__assert_fail@plt+0x11e0>
   12af8:	nop			; (mov r0, r0)
   12afc:	bl	11778 <__errno_location@plt>
   12b00:	mov	r3, r0
   12b04:	ldr	r3, [r3]
   12b08:	str	r3, [fp, #-32]	; 0xffffffe0
   12b0c:	ldr	r0, [fp, #-12]
   12b10:	bl	116d0 <context_free@plt>
   12b14:	ldr	r0, [fp, #-16]
   12b18:	bl	116d0 <context_free@plt>
   12b1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b20:	mov	r0, r3
   12b24:	bl	1185c <freecon@plt>
   12b28:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12b2c:	mov	r0, r3
   12b30:	bl	1185c <freecon@plt>
   12b34:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b38:	bl	14250 <__assert_fail@plt+0x2934>
   12b3c:	bl	11778 <__errno_location@plt>
   12b40:	mov	r2, r0
   12b44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b48:	str	r3, [r2]
   12b4c:	ldr	r3, [fp, #-8]
   12b50:	mov	r0, r3
   12b54:	sub	sp, fp, #4
   12b58:	pop	{fp, pc}
   12b5c:	push	{fp, lr}
   12b60:	add	fp, sp, #4
   12b64:	sub	sp, sp, #152	; 0x98
   12b68:	str	r0, [fp, #-152]	; 0xffffff68
   12b6c:	str	r1, [fp, #-156]	; 0xffffff64
   12b70:	mvn	r3, #0
   12b74:	str	r3, [fp, #-8]
   12b78:	mov	r3, #0
   12b7c:	str	r3, [fp, #-144]	; 0xffffff70
   12b80:	mov	r3, #0
   12b84:	str	r3, [fp, #-148]	; 0xffffff6c
   12b88:	mov	r3, #0
   12b8c:	str	r3, [fp, #-12]
   12b90:	mov	r3, #0
   12b94:	str	r3, [fp, #-16]
   12b98:	ldr	r3, [fp, #-152]	; 0xffffff68
   12b9c:	cmp	r3, #0
   12ba0:	bne	12c30 <__assert_fail@plt+0x1314>
   12ba4:	sub	r3, fp, #148	; 0x94
   12ba8:	mov	r0, r3
   12bac:	bl	11874 <getfscreatecon@plt>
   12bb0:	mov	r3, r0
   12bb4:	cmp	r3, #0
   12bb8:	bge	12bc4 <__assert_fail@plt+0x12a8>
   12bbc:	ldr	r3, [fp, #-8]
   12bc0:	b	12e90 <__assert_fail@plt+0x1574>
   12bc4:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12bc8:	cmp	r3, #0
   12bcc:	bne	12be8 <__assert_fail@plt+0x12cc>
   12bd0:	bl	11778 <__errno_location@plt>
   12bd4:	mov	r2, r0
   12bd8:	mov	r3, #61	; 0x3d
   12bdc:	str	r3, [r2]
   12be0:	ldr	r3, [fp, #-8]
   12be4:	b	12e90 <__assert_fail@plt+0x1574>
   12be8:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12bec:	mov	r1, r3
   12bf0:	ldr	r0, [fp, #-156]	; 0xffffff64
   12bf4:	bl	11544 <lsetfilecon@plt>
   12bf8:	str	r0, [fp, #-8]
   12bfc:	bl	11778 <__errno_location@plt>
   12c00:	mov	r3, r0
   12c04:	ldr	r3, [r3]
   12c08:	str	r3, [fp, #-20]	; 0xffffffec
   12c0c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12c10:	mov	r0, r3
   12c14:	bl	1185c <freecon@plt>
   12c18:	bl	11778 <__errno_location@plt>
   12c1c:	mov	r2, r0
   12c20:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c24:	str	r3, [r2]
   12c28:	ldr	r3, [fp, #-8]
   12c2c:	b	12e90 <__assert_fail@plt+0x1574>
   12c30:	mov	r1, #32768	; 0x8000
   12c34:	ldr	r0, [fp, #-156]	; 0xffffff64
   12c38:	bl	11688 <open64@plt>
   12c3c:	str	r0, [fp, #-24]	; 0xffffffe8
   12c40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12c44:	cmn	r3, #1
   12c48:	bne	12c60 <__assert_fail@plt+0x1344>
   12c4c:	bl	11778 <__errno_location@plt>
   12c50:	mov	r3, r0
   12c54:	ldr	r3, [r3]
   12c58:	cmp	r3, #40	; 0x28
   12c5c:	bne	12dec <__assert_fail@plt+0x14d0>
   12c60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12c64:	cmn	r3, #1
   12c68:	beq	12c8c <__assert_fail@plt+0x1370>
   12c6c:	sub	r3, fp, #140	; 0x8c
   12c70:	mov	r1, r3
   12c74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c78:	bl	209a8 <lchmod@@Base+0x7604>
   12c7c:	mov	r3, r0
   12c80:	cmp	r3, #0
   12c84:	bge	12ca8 <__assert_fail@plt+0x138c>
   12c88:	b	12e30 <__assert_fail@plt+0x1514>
   12c8c:	sub	r3, fp, #140	; 0x8c
   12c90:	mov	r1, r3
   12c94:	ldr	r0, [fp, #-156]	; 0xffffff64
   12c98:	bl	209b8 <lchmod@@Base+0x7614>
   12c9c:	mov	r3, r0
   12ca0:	cmp	r3, #0
   12ca4:	blt	12df4 <__assert_fail@plt+0x14d8>
   12ca8:	ldr	r3, [fp, #-124]	; 0xffffff84
   12cac:	sub	r1, fp, #144	; 0x90
   12cb0:	ldr	r2, [fp, #-156]	; 0xffffff64
   12cb4:	ldr	r0, [fp, #-152]	; 0xffffff68
   12cb8:	bl	114cc <selabel_lookup@plt>
   12cbc:	mov	r3, r0
   12cc0:	cmp	r3, #0
   12cc4:	bge	12cf0 <__assert_fail@plt+0x13d4>
   12cc8:	bl	11778 <__errno_location@plt>
   12ccc:	mov	r3, r0
   12cd0:	ldr	r3, [r3]
   12cd4:	cmp	r3, #2
   12cd8:	bne	12dfc <__assert_fail@plt+0x14e0>
   12cdc:	bl	11778 <__errno_location@plt>
   12ce0:	mov	r2, r0
   12ce4:	mov	r3, #61	; 0x3d
   12ce8:	str	r3, [r2]
   12cec:	b	12dfc <__assert_fail@plt+0x14e0>
   12cf0:	ldr	r3, [fp, #-144]	; 0xffffff70
   12cf4:	mov	r0, r3
   12cf8:	bl	11598 <context_new@plt>
   12cfc:	str	r0, [fp, #-12]
   12d00:	ldr	r3, [fp, #-12]
   12d04:	cmp	r3, #0
   12d08:	beq	12e04 <__assert_fail@plt+0x14e8>
   12d0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12d10:	cmn	r3, #1
   12d14:	beq	12d38 <__assert_fail@plt+0x141c>
   12d18:	sub	r3, fp, #148	; 0x94
   12d1c:	mov	r1, r3
   12d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d24:	bl	1cb9c <lchmod@@Base+0x37f8>
   12d28:	mov	r3, r0
   12d2c:	cmp	r3, #0
   12d30:	bge	12d54 <__assert_fail@plt+0x1438>
   12d34:	b	12e30 <__assert_fail@plt+0x1514>
   12d38:	sub	r3, fp, #148	; 0x94
   12d3c:	mov	r1, r3
   12d40:	ldr	r0, [fp, #-156]	; 0xffffff64
   12d44:	bl	1cb5c <lchmod@@Base+0x37b8>
   12d48:	mov	r3, r0
   12d4c:	cmp	r3, #0
   12d50:	blt	12e0c <__assert_fail@plt+0x14f0>
   12d54:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12d58:	mov	r0, r3
   12d5c:	bl	11598 <context_new@plt>
   12d60:	str	r0, [fp, #-16]
   12d64:	ldr	r3, [fp, #-16]
   12d68:	cmp	r3, #0
   12d6c:	beq	12e14 <__assert_fail@plt+0x14f8>
   12d70:	ldr	r0, [fp, #-12]
   12d74:	bl	1152c <context_type_get@plt>
   12d78:	str	r0, [fp, #-28]	; 0xffffffe4
   12d7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12d80:	cmp	r3, #0
   12d84:	beq	12e1c <__assert_fail@plt+0x1500>
   12d88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12d8c:	ldr	r0, [fp, #-16]
   12d90:	bl	115bc <context_type_set@plt>
   12d94:	mov	r3, r0
   12d98:	cmp	r3, #0
   12d9c:	bne	12e24 <__assert_fail@plt+0x1508>
   12da0:	ldr	r0, [fp, #-16]
   12da4:	bl	1188c <context_str@plt>
   12da8:	str	r0, [fp, #-32]	; 0xffffffe0
   12dac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12db0:	cmp	r3, #0
   12db4:	beq	12e2c <__assert_fail@plt+0x1510>
   12db8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12dbc:	cmn	r3, #1
   12dc0:	beq	12dd8 <__assert_fail@plt+0x14bc>
   12dc4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12dc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12dcc:	bl	117e4 <fsetfilecon@plt>
   12dd0:	str	r0, [fp, #-8]
   12dd4:	b	12e30 <__assert_fail@plt+0x1514>
   12dd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12ddc:	ldr	r0, [fp, #-156]	; 0xffffff64
   12de0:	bl	11544 <lsetfilecon@plt>
   12de4:	str	r0, [fp, #-8]
   12de8:	b	12e30 <__assert_fail@plt+0x1514>
   12dec:	nop			; (mov r0, r0)
   12df0:	b	12e30 <__assert_fail@plt+0x1514>
   12df4:	nop			; (mov r0, r0)
   12df8:	b	12e30 <__assert_fail@plt+0x1514>
   12dfc:	nop			; (mov r0, r0)
   12e00:	b	12e30 <__assert_fail@plt+0x1514>
   12e04:	nop			; (mov r0, r0)
   12e08:	b	12e30 <__assert_fail@plt+0x1514>
   12e0c:	nop			; (mov r0, r0)
   12e10:	b	12e30 <__assert_fail@plt+0x1514>
   12e14:	nop			; (mov r0, r0)
   12e18:	b	12e30 <__assert_fail@plt+0x1514>
   12e1c:	nop			; (mov r0, r0)
   12e20:	b	12e30 <__assert_fail@plt+0x1514>
   12e24:	nop			; (mov r0, r0)
   12e28:	b	12e30 <__assert_fail@plt+0x1514>
   12e2c:	nop			; (mov r0, r0)
   12e30:	bl	11778 <__errno_location@plt>
   12e34:	mov	r3, r0
   12e38:	ldr	r3, [r3]
   12e3c:	str	r3, [fp, #-36]	; 0xffffffdc
   12e40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12e44:	cmn	r3, #1
   12e48:	beq	12e54 <__assert_fail@plt+0x1538>
   12e4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12e50:	bl	118d4 <close@plt>
   12e54:	ldr	r0, [fp, #-12]
   12e58:	bl	116d0 <context_free@plt>
   12e5c:	ldr	r0, [fp, #-16]
   12e60:	bl	116d0 <context_free@plt>
   12e64:	ldr	r3, [fp, #-144]	; 0xffffff70
   12e68:	mov	r0, r3
   12e6c:	bl	1185c <freecon@plt>
   12e70:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12e74:	mov	r0, r3
   12e78:	bl	1185c <freecon@plt>
   12e7c:	bl	11778 <__errno_location@plt>
   12e80:	mov	r2, r0
   12e84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12e88:	str	r3, [r2]
   12e8c:	ldr	r3, [fp, #-8]
   12e90:	mov	r0, r3
   12e94:	sub	sp, fp, #4
   12e98:	pop	{fp, pc}
   12e9c:	push	{fp, lr}
   12ea0:	add	fp, sp, #4
   12ea4:	sub	sp, sp, #48	; 0x30
   12ea8:	str	r0, [fp, #-40]	; 0xffffffd8
   12eac:	str	r1, [fp, #-44]	; 0xffffffd4
   12eb0:	mov	r3, r2
   12eb4:	strb	r3, [fp, #-45]	; 0xffffffd3
   12eb8:	mov	r3, #0
   12ebc:	str	r3, [fp, #-8]
   12ec0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12ec4:	ldrb	r3, [r3]
   12ec8:	cmp	r3, #47	; 0x2f
   12ecc:	beq	12f00 <__assert_fail@plt+0x15e4>
   12ed0:	mov	r1, #2
   12ed4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12ed8:	bl	13d84 <__assert_fail@plt+0x2468>
   12edc:	mov	r3, r0
   12ee0:	str	r3, [fp, #-8]
   12ee4:	ldr	r3, [fp, #-8]
   12ee8:	cmp	r3, #0
   12eec:	bne	12ef8 <__assert_fail@plt+0x15dc>
   12ef0:	mov	r3, #0
   12ef4:	b	13048 <__assert_fail@plt+0x172c>
   12ef8:	ldr	r3, [fp, #-8]
   12efc:	str	r3, [fp, #-44]	; 0xffffffd4
   12f00:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   12f04:	eor	r3, r3, #1
   12f08:	uxtb	r3, r3
   12f0c:	cmp	r3, #0
   12f10:	beq	12f64 <__assert_fail@plt+0x1648>
   12f14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12f18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12f1c:	bl	12b5c <__assert_fail@plt+0x1240>
   12f20:	mov	r3, r0
   12f24:	cmn	r3, #1
   12f28:	movne	r3, #1
   12f2c:	moveq	r3, #0
   12f30:	strb	r3, [fp, #-13]
   12f34:	bl	11778 <__errno_location@plt>
   12f38:	mov	r3, r0
   12f3c:	ldr	r3, [r3]
   12f40:	str	r3, [fp, #-20]	; 0xffffffec
   12f44:	ldr	r0, [fp, #-8]
   12f48:	bl	14250 <__assert_fail@plt+0x2934>
   12f4c:	bl	11778 <__errno_location@plt>
   12f50:	mov	r2, r0
   12f54:	ldr	r3, [fp, #-20]	; 0xffffffec
   12f58:	str	r3, [r2]
   12f5c:	ldrb	r3, [fp, #-13]
   12f60:	b	13048 <__assert_fail@plt+0x172c>
   12f64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12f68:	str	r3, [fp, #-36]	; 0xffffffdc
   12f6c:	mov	r3, #0
   12f70:	str	r3, [fp, #-32]	; 0xffffffe0
   12f74:	sub	r3, fp, #36	; 0x24
   12f78:	mov	r2, #0
   12f7c:	mov	r1, #16
   12f80:	mov	r0, r3
   12f84:	bl	1df94 <lchmod@@Base+0x4bf0>
   12f88:	mov	r3, r0
   12f8c:	str	r3, [fp, #-24]	; 0xffffffe8
   12f90:	mov	r3, #0
   12f94:	str	r3, [fp, #-12]
   12f98:	b	12fcc <__assert_fail@plt+0x16b0>
   12f9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12fa0:	ldr	r3, [r3, #24]
   12fa4:	mov	r1, r3
   12fa8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12fac:	bl	12b5c <__assert_fail@plt+0x1240>
   12fb0:	mov	r3, r0
   12fb4:	cmp	r3, #0
   12fb8:	bge	12fcc <__assert_fail@plt+0x16b0>
   12fbc:	bl	11778 <__errno_location@plt>
   12fc0:	mov	r3, r0
   12fc4:	ldr	r3, [r3]
   12fc8:	str	r3, [fp, #-12]
   12fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12fd0:	bl	154a4 <__assert_fail@plt+0x3b88>
   12fd4:	str	r0, [fp, #-28]	; 0xffffffe4
   12fd8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12fdc:	cmp	r3, #0
   12fe0:	bne	12f9c <__assert_fail@plt+0x1680>
   12fe4:	bl	11778 <__errno_location@plt>
   12fe8:	mov	r3, r0
   12fec:	ldr	r3, [r3]
   12ff0:	cmp	r3, #0
   12ff4:	beq	13008 <__assert_fail@plt+0x16ec>
   12ff8:	bl	11778 <__errno_location@plt>
   12ffc:	mov	r3, r0
   13000:	ldr	r3, [r3]
   13004:	str	r3, [fp, #-12]
   13008:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1300c:	bl	14f78 <__assert_fail@plt+0x365c>
   13010:	mov	r3, r0
   13014:	cmp	r3, #0
   13018:	beq	1302c <__assert_fail@plt+0x1710>
   1301c:	bl	11778 <__errno_location@plt>
   13020:	mov	r3, r0
   13024:	ldr	r3, [r3]
   13028:	str	r3, [fp, #-12]
   1302c:	ldr	r0, [fp, #-8]
   13030:	bl	14250 <__assert_fail@plt+0x2934>
   13034:	ldr	r3, [fp, #-12]
   13038:	cmp	r3, #0
   1303c:	moveq	r3, #1
   13040:	movne	r3, #0
   13044:	uxtb	r3, r3
   13048:	mov	r0, r3
   1304c:	sub	sp, fp, #4
   13050:	pop	{fp, pc}
   13054:	push	{fp}		; (str fp, [sp, #-4]!)
   13058:	add	fp, sp, #0
   1305c:	sub	sp, sp, #12
   13060:	str	r0, [fp, #-8]
   13064:	ldr	r3, [fp, #-8]
   13068:	add	r2, r3, #8
   1306c:	ldr	r3, [fp, #-8]
   13070:	str	r2, [r3]
   13074:	ldr	r3, [fp, #-8]
   13078:	mov	r2, #1024	; 0x400
   1307c:	str	r2, [r3, #4]
   13080:	nop			; (mov r0, r0)
   13084:	add	sp, fp, #0
   13088:	pop	{fp}		; (ldr fp, [sp], #4)
   1308c:	bx	lr
   13090:	push	{fp, lr}
   13094:	add	fp, sp, #4
   13098:	sub	sp, sp, #8
   1309c:	str	r0, [fp, #-8]
   130a0:	ldr	r3, [fp, #-8]
   130a4:	ldr	r2, [r3]
   130a8:	ldr	r3, [fp, #-8]
   130ac:	add	r3, r3, #8
   130b0:	cmp	r2, r3
   130b4:	beq	130c8 <__assert_fail@plt+0x17ac>
   130b8:	ldr	r3, [fp, #-8]
   130bc:	ldr	r3, [r3]
   130c0:	mov	r0, r3
   130c4:	bl	14250 <__assert_fail@plt+0x2934>
   130c8:	nop			; (mov r0, r0)
   130cc:	sub	sp, fp, #4
   130d0:	pop	{fp, pc}
   130d4:	push	{fp, lr}
   130d8:	add	fp, sp, #4
   130dc:	sub	sp, sp, #8
   130e0:	str	r0, [fp, #-8]
   130e4:	mov	r3, #512	; 0x200
   130e8:	mov	r2, #0
   130ec:	ldr	r1, [fp, #-8]
   130f0:	mvn	r0, #99	; 0x63
   130f4:	bl	11568 <faccessat@plt>
   130f8:	mov	r3, r0
   130fc:	cmp	r3, #0
   13100:	moveq	r3, #1
   13104:	movne	r3, #0
   13108:	uxtb	r3, r3
   1310c:	mov	r0, r3
   13110:	sub	sp, fp, #4
   13114:	pop	{fp, pc}
   13118:	push	{fp}		; (str fp, [sp, #-4]!)
   1311c:	add	fp, sp, #0
   13120:	sub	sp, sp, #12
   13124:	str	r0, [fp, #-8]
   13128:	b	131cc <__assert_fail@plt+0x18b0>
   1312c:	ldr	r3, [fp, #-8]
   13130:	add	r3, r3, #1
   13134:	str	r3, [fp, #-8]
   13138:	ldr	r3, [fp, #-8]
   1313c:	ldrb	r3, [r3]
   13140:	cmp	r3, #47	; 0x2f
   13144:	beq	1312c <__assert_fail@plt+0x1810>
   13148:	ldr	r3, [fp, #-8]
   1314c:	add	r2, r3, #1
   13150:	str	r2, [fp, #-8]
   13154:	ldrb	r3, [r3]
   13158:	cmp	r3, #0
   1315c:	beq	13170 <__assert_fail@plt+0x1854>
   13160:	cmp	r3, #46	; 0x2e
   13164:	beq	13178 <__assert_fail@plt+0x185c>
   13168:	mov	r3, #0
   1316c:	b	131e0 <__assert_fail@plt+0x18c4>
   13170:	mov	r3, #1
   13174:	b	131e0 <__assert_fail@plt+0x18c4>
   13178:	nop			; (mov r0, r0)
   1317c:	ldr	r3, [fp, #-8]
   13180:	ldrb	r3, [r3]
   13184:	cmp	r3, #0
   13188:	beq	131c4 <__assert_fail@plt+0x18a8>
   1318c:	ldr	r3, [fp, #-8]
   13190:	ldrb	r3, [r3]
   13194:	cmp	r3, #46	; 0x2e
   13198:	bne	131cc <__assert_fail@plt+0x18b0>
   1319c:	ldr	r3, [fp, #-8]
   131a0:	add	r3, r3, #1
   131a4:	ldrb	r3, [r3]
   131a8:	cmp	r3, #0
   131ac:	beq	131c4 <__assert_fail@plt+0x18a8>
   131b0:	ldr	r3, [fp, #-8]
   131b4:	add	r3, r3, #1
   131b8:	ldrb	r3, [r3]
   131bc:	cmp	r3, #47	; 0x2f
   131c0:	bne	131cc <__assert_fail@plt+0x18b0>
   131c4:	mov	r3, #1
   131c8:	b	131e0 <__assert_fail@plt+0x18c4>
   131cc:	ldr	r3, [fp, #-8]
   131d0:	ldrb	r3, [r3]
   131d4:	cmp	r3, #47	; 0x2f
   131d8:	beq	1312c <__assert_fail@plt+0x1810>
   131dc:	mov	r3, #0
   131e0:	mov	r0, r3
   131e4:	add	sp, fp, #0
   131e8:	pop	{fp}		; (ldr fp, [sp], #4)
   131ec:	bx	lr
   131f0:	push	{fp, lr}
   131f4:	add	fp, sp, #4
   131f8:	sub	sp, sp, #8
   131fc:	str	r0, [fp, #-8]
   13200:	str	r1, [fp, #-12]
   13204:	ldr	r3, [fp, #-12]
   13208:	ldr	r1, [pc, #36]	; 13234 <__assert_fail@plt+0x1918>
   1320c:	mov	r2, r3
   13210:	mov	r3, r1
   13214:	ldrh	r3, [r3]
   13218:	strh	r3, [r2]
   1321c:	ldr	r0, [fp, #-8]
   13220:	bl	130d4 <__assert_fail@plt+0x17b8>
   13224:	mov	r3, r0
   13228:	mov	r0, r3
   1322c:	sub	sp, fp, #4
   13230:	pop	{fp, pc}
   13234:	andeq	r1, r2, r4, asr #6
   13238:	push	{fp}		; (str fp, [sp, #-4]!)
   1323c:	add	fp, sp, #0
   13240:	sub	sp, sp, #12
   13244:	str	r0, [fp, #-8]
   13248:	ldr	r3, [fp, #-8]
   1324c:	sub	r2, r3, #1
   13250:	ldr	r3, [fp, #-8]
   13254:	and	r3, r3, r2
   13258:	cmp	r3, #0
   1325c:	movne	r3, #1
   13260:	moveq	r3, #0
   13264:	uxtb	r3, r3
   13268:	mov	r0, r3
   1326c:	add	sp, fp, #0
   13270:	pop	{fp}		; (ldr fp, [sp], #4)
   13274:	bx	lr
   13278:	push	{fp, lr}
   1327c:	add	fp, sp, #4
   13280:	sub	sp, sp, #32
   13284:	str	r0, [fp, #-16]
   13288:	str	r1, [fp, #-20]	; 0xffffffec
   1328c:	str	r2, [fp, #-24]	; 0xffffffe8
   13290:	ldr	r3, [fp, #-16]
   13294:	ldr	r3, [r3]
   13298:	cmp	r3, #0
   1329c:	bne	132e8 <__assert_fail@plt+0x19cc>
   132a0:	mov	r3, #7
   132a4:	str	r3, [fp, #-8]
   132a8:	ldr	r0, [fp, #-8]
   132ac:	ldr	r3, [pc, #136]	; 1333c <__assert_fail@plt+0x1a20>
   132b0:	str	r3, [sp]
   132b4:	ldr	r3, [pc, #132]	; 13340 <__assert_fail@plt+0x1a24>
   132b8:	ldr	r2, [pc, #132]	; 13344 <__assert_fail@plt+0x1a28>
   132bc:	mov	r1, #0
   132c0:	bl	18088 <__assert_fail@plt+0x676c>
   132c4:	mov	r3, r0
   132c8:	mov	r2, r3
   132cc:	ldr	r3, [fp, #-16]
   132d0:	str	r2, [r3]
   132d4:	ldr	r3, [fp, #-16]
   132d8:	ldr	r3, [r3]
   132dc:	cmp	r3, #0
   132e0:	bne	132e8 <__assert_fail@plt+0x19cc>
   132e4:	bl	1df58 <lchmod@@Base+0x4bb4>
   132e8:	ldr	r3, [fp, #-16]
   132ec:	ldr	r3, [r3]
   132f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   132f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   132f8:	mov	r0, r3
   132fc:	bl	141d4 <__assert_fail@plt+0x28b8>
   13300:	mov	r3, r0
   13304:	cmp	r3, #0
   13308:	beq	13314 <__assert_fail@plt+0x19f8>
   1330c:	mov	r3, #1
   13310:	b	13330 <__assert_fail@plt+0x1a14>
   13314:	ldr	r3, [fp, #-16]
   13318:	ldr	r3, [r3]
   1331c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13320:	ldr	r1, [fp, #-20]	; 0xffffffec
   13324:	mov	r0, r3
   13328:	bl	14120 <__assert_fail@plt+0x2804>
   1332c:	mov	r3, #0
   13330:	mov	r0, r3
   13334:	sub	sp, fp, #4
   13338:	pop	{fp, pc}
   1333c:	andeq	r9, r1, r4, asr r1
   13340:	strheq	r9, [r1], -r0
   13344:	andeq	r9, r1, r0, asr #32
   13348:	push	{fp, lr}
   1334c:	add	fp, sp, #4
   13350:	sub	sp, sp, #2288	; 0x8f0
   13354:	sub	sp, sp, #8
   13358:	str	r0, [fp, #-2288]	; 0xfffff710
   1335c:	str	r1, [fp, #-2292]	; 0xfffff70c
   13360:	str	r2, [fp, #-2296]	; 0xfffff708
   13364:	mov	r3, #0
   13368:	str	r3, [fp, #-116]	; 0xffffff8c
   1336c:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   13370:	and	r3, r3, #4
   13374:	cmp	r3, #0
   13378:	movne	r3, #1
   1337c:	moveq	r3, #0
   13380:	strb	r3, [fp, #-49]	; 0xffffffcf
   13384:	mov	r3, #0
   13388:	str	r3, [fp, #-20]	; 0xffffffec
   1338c:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   13390:	and	r3, r3, #3
   13394:	str	r3, [fp, #-56]	; 0xffffffc8
   13398:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1339c:	bl	13238 <__assert_fail@plt+0x191c>
   133a0:	mov	r3, r0
   133a4:	cmp	r3, #0
   133a8:	beq	133c4 <__assert_fail@plt+0x1aa8>
   133ac:	bl	11778 <__errno_location@plt>
   133b0:	mov	r2, r0
   133b4:	mov	r3, #22
   133b8:	str	r3, [r2]
   133bc:	mov	r3, #0
   133c0:	b	13d70 <__assert_fail@plt+0x2454>
   133c4:	ldr	r3, [fp, #-2288]	; 0xfffff710
   133c8:	cmp	r3, #0
   133cc:	bne	133e8 <__assert_fail@plt+0x1acc>
   133d0:	bl	11778 <__errno_location@plt>
   133d4:	mov	r2, r0
   133d8:	mov	r3, #22
   133dc:	str	r3, [r2]
   133e0:	mov	r3, #0
   133e4:	b	13d70 <__assert_fail@plt+0x2454>
   133e8:	ldr	r3, [fp, #-2288]	; 0xfffff710
   133ec:	ldrb	r3, [r3]
   133f0:	cmp	r3, #0
   133f4:	bne	13410 <__assert_fail@plt+0x1af4>
   133f8:	bl	11778 <__errno_location@plt>
   133fc:	mov	r2, r0
   13400:	mov	r3, #2
   13404:	str	r3, [r2]
   13408:	mov	r3, #0
   1340c:	b	13d70 <__assert_fail@plt+0x2454>
   13410:	sub	r3, fp, #1136	; 0x470
   13414:	sub	r3, r3, #4
   13418:	sub	r3, r3, #8
   1341c:	mov	r0, r3
   13420:	bl	13054 <__assert_fail@plt+0x1738>
   13424:	sub	r3, fp, #2176	; 0x880
   13428:	sub	r3, r3, #4
   1342c:	mov	r0, r3
   13430:	bl	13054 <__assert_fail@plt+0x1738>
   13434:	ldr	r0, [fp, #-2296]	; 0xfffff708
   13438:	bl	13054 <__assert_fail@plt+0x1738>
   1343c:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13440:	ldr	r3, [r3]
   13444:	str	r3, [fp, #-60]	; 0xffffffc4
   13448:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1344c:	str	r3, [fp, #-24]	; 0xffffffe8
   13450:	mov	r3, #0
   13454:	strb	r3, [fp, #-25]	; 0xffffffe7
   13458:	mov	r3, #1
   1345c:	strb	r3, [fp, #-26]	; 0xffffffe6
   13460:	mov	r3, #0
   13464:	str	r3, [fp, #-32]	; 0xffffffe0
   13468:	ldr	r3, [fp, #-2288]	; 0xfffff710
   1346c:	ldrb	r3, [r3]
   13470:	cmp	r3, #47	; 0x2f
   13474:	beq	13528 <__assert_fail@plt+0x1c0c>
   13478:	b	134e4 <__assert_fail@plt+0x1bc8>
   1347c:	bl	11778 <__errno_location@plt>
   13480:	mov	r3, r0
   13484:	ldr	r3, [r3]
   13488:	cmp	r3, #12
   1348c:	beq	134c4 <__assert_fail@plt+0x1ba8>
   13490:	cmp	r3, #34	; 0x22
   13494:	bne	134c8 <__assert_fail@plt+0x1bac>
   13498:	ldr	r3, [fp, #-2296]	; 0xfffff708
   1349c:	str	r3, [fp, #-88]	; 0xffffffa8
   134a0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   134a4:	bl	1c830 <lchmod@@Base+0x348c>
   134a8:	mov	r3, r0
   134ac:	cmp	r3, #0
   134b0:	movne	r3, #1
   134b4:	moveq	r3, #0
   134b8:	uxtb	r3, r3
   134bc:	cmp	r3, #0
   134c0:	bne	134d4 <__assert_fail@plt+0x1bb8>
   134c4:	bl	1df58 <lchmod@@Base+0x4bb4>
   134c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   134cc:	str	r3, [fp, #-8]
   134d0:	b	13c98 <__assert_fail@plt+0x237c>
   134d4:	nop			; (mov r0, r0)
   134d8:	ldr	r3, [fp, #-2296]	; 0xfffff708
   134dc:	ldr	r3, [r3]
   134e0:	str	r3, [fp, #-24]	; 0xffffffe8
   134e4:	ldr	r3, [fp, #-2296]	; 0xfffff708
   134e8:	ldr	r3, [r3, #4]
   134ec:	mov	r1, r3
   134f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   134f4:	bl	11700 <getcwd@plt>
   134f8:	mov	r3, r0
   134fc:	cmp	r3, #0
   13500:	beq	1347c <__assert_fail@plt+0x1b60>
   13504:	mov	r1, #0
   13508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1350c:	bl	115ec <rawmemchr@plt>
   13510:	str	r0, [fp, #-8]
   13514:	ldr	r3, [fp, #-2288]	; 0xfffff710
   13518:	str	r3, [fp, #-12]
   1351c:	mov	r3, #0
   13520:	str	r3, [fp, #-32]	; 0xffffffe0
   13524:	b	13c34 <__assert_fail@plt+0x2318>
   13528:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1352c:	mov	r2, r3
   13530:	ldr	r1, [fp, #-2288]	; 0xfffff710
   13534:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13538:	bl	116dc <mempcpy@plt>
   1353c:	str	r0, [fp, #-8]
   13540:	ldr	r3, [fp, #-8]
   13544:	add	r2, r3, #1
   13548:	str	r2, [fp, #-8]
   1354c:	mov	r2, #47	; 0x2f
   13550:	strb	r2, [r3]
   13554:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13558:	ldr	r2, [fp, #-2288]	; 0xfffff710
   1355c:	add	r3, r2, r3
   13560:	str	r3, [fp, #-12]
   13564:	b	13c34 <__assert_fail@plt+0x2318>
   13568:	ldr	r3, [fp, #-12]
   1356c:	add	r3, r3, #1
   13570:	str	r3, [fp, #-12]
   13574:	ldr	r3, [fp, #-12]
   13578:	ldrb	r3, [r3]
   1357c:	cmp	r3, #47	; 0x2f
   13580:	beq	13568 <__assert_fail@plt+0x1c4c>
   13584:	ldr	r3, [fp, #-12]
   13588:	str	r3, [fp, #-16]
   1358c:	b	1359c <__assert_fail@plt+0x1c80>
   13590:	ldr	r3, [fp, #-16]
   13594:	add	r3, r3, #1
   13598:	str	r3, [fp, #-16]
   1359c:	ldr	r3, [fp, #-16]
   135a0:	ldrb	r3, [r3]
   135a4:	cmp	r3, #0
   135a8:	beq	135bc <__assert_fail@plt+0x1ca0>
   135ac:	ldr	r3, [fp, #-16]
   135b0:	ldrb	r3, [r3]
   135b4:	cmp	r3, #47	; 0x2f
   135b8:	bne	13590 <__assert_fail@plt+0x1c74>
   135bc:	ldr	r2, [fp, #-16]
   135c0:	ldr	r3, [fp, #-12]
   135c4:	sub	r3, r2, r3
   135c8:	str	r3, [fp, #-64]	; 0xffffffc0
   135cc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   135d0:	cmp	r3, #0
   135d4:	beq	13c48 <__assert_fail@plt+0x232c>
   135d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   135dc:	cmp	r3, #1
   135e0:	bne	135f4 <__assert_fail@plt+0x1cd8>
   135e4:	ldr	r3, [fp, #-12]
   135e8:	ldrb	r3, [r3]
   135ec:	cmp	r3, #46	; 0x2e
   135f0:	beq	13c2c <__assert_fail@plt+0x2310>
   135f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   135f8:	cmp	r3, #2
   135fc:	bne	13684 <__assert_fail@plt+0x1d68>
   13600:	ldr	r3, [fp, #-12]
   13604:	ldrb	r3, [r3]
   13608:	cmp	r3, #46	; 0x2e
   1360c:	bne	13684 <__assert_fail@plt+0x1d68>
   13610:	ldr	r3, [fp, #-12]
   13614:	add	r3, r3, #1
   13618:	ldrb	r3, [r3]
   1361c:	cmp	r3, #46	; 0x2e
   13620:	bne	13684 <__assert_fail@plt+0x1d68>
   13624:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13628:	add	r3, r3, #1
   1362c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13630:	add	r2, r2, r3
   13634:	ldr	r3, [fp, #-8]
   13638:	cmp	r2, r3
   1363c:	bcs	13c20 <__assert_fail@plt+0x2304>
   13640:	ldr	r3, [fp, #-8]
   13644:	sub	r3, r3, #1
   13648:	str	r3, [fp, #-8]
   1364c:	b	1365c <__assert_fail@plt+0x1d40>
   13650:	ldr	r3, [fp, #-8]
   13654:	sub	r3, r3, #1
   13658:	str	r3, [fp, #-8]
   1365c:	ldr	r2, [fp, #-8]
   13660:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13664:	cmp	r2, r3
   13668:	bls	13c20 <__assert_fail@plt+0x2304>
   1366c:	ldr	r3, [fp, #-8]
   13670:	sub	r3, r3, #1
   13674:	ldrb	r3, [r3]
   13678:	cmp	r3, #47	; 0x2f
   1367c:	bne	13650 <__assert_fail@plt+0x1d34>
   13680:	b	13c20 <__assert_fail@plt+0x2304>
   13684:	ldr	r3, [fp, #-8]
   13688:	sub	r3, r3, #1
   1368c:	ldrb	r3, [r3]
   13690:	cmp	r3, #47	; 0x2f
   13694:	beq	13714 <__assert_fail@plt+0x1df8>
   13698:	ldr	r3, [fp, #-8]
   1369c:	add	r2, r3, #1
   136a0:	str	r2, [fp, #-8]
   136a4:	mov	r2, #47	; 0x2f
   136a8:	strb	r2, [r3]
   136ac:	b	13714 <__assert_fail@plt+0x1df8>
   136b0:	ldr	r2, [fp, #-8]
   136b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   136b8:	sub	r3, r2, r3
   136bc:	str	r3, [fp, #-68]	; 0xffffffbc
   136c0:	ldr	r3, [fp, #-2296]	; 0xfffff708
   136c4:	str	r3, [fp, #-92]	; 0xffffffa4
   136c8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   136cc:	bl	1c938 <lchmod@@Base+0x3594>
   136d0:	mov	r3, r0
   136d4:	cmp	r3, #0
   136d8:	movne	r3, #1
   136dc:	moveq	r3, #0
   136e0:	uxtb	r3, r3
   136e4:	eor	r3, r3, #1
   136e8:	uxtb	r3, r3
   136ec:	cmp	r3, #0
   136f0:	beq	136f8 <__assert_fail@plt+0x1ddc>
   136f4:	bl	1df58 <lchmod@@Base+0x4bb4>
   136f8:	ldr	r3, [fp, #-2296]	; 0xfffff708
   136fc:	ldr	r3, [r3]
   13700:	str	r3, [fp, #-24]	; 0xffffffe8
   13704:	ldr	r3, [fp, #-68]	; 0xffffffbc
   13708:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1370c:	add	r3, r2, r3
   13710:	str	r3, [fp, #-8]
   13714:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13718:	ldr	r3, [r3, #4]
   1371c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13720:	add	r3, r2, r3
   13724:	mov	r2, r3
   13728:	ldr	r3, [fp, #-8]
   1372c:	sub	r3, r2, r3
   13730:	mov	r2, r3
   13734:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13738:	add	r3, r3, #2
   1373c:	cmp	r2, r3
   13740:	bcc	136b0 <__assert_fail@plt+0x1d94>
   13744:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13748:	mov	r2, r3
   1374c:	ldr	r1, [fp, #-12]
   13750:	ldr	r0, [fp, #-8]
   13754:	bl	116dc <mempcpy@plt>
   13758:	str	r0, [fp, #-8]
   1375c:	ldr	r3, [fp, #-8]
   13760:	mov	r2, #0
   13764:	strb	r2, [r3]
   13768:	mvn	r3, #0
   1376c:	str	r3, [fp, #-40]	; 0xffffffd8
   13770:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   13774:	eor	r3, r3, #1
   13778:	uxtb	r3, r3
   1377c:	cmp	r3, #0
   13780:	beq	13804 <__assert_fail@plt+0x1ee8>
   13784:	ldr	r3, [fp, #-2180]	; 0xfffff77c
   13788:	str	r3, [fp, #-36]	; 0xffffffdc
   1378c:	ldr	r3, [fp, #-2176]	; 0xfffff780
   13790:	str	r3, [fp, #-72]	; 0xffffffb8
   13794:	ldr	r3, [fp, #-72]	; 0xffffffb8
   13798:	sub	r3, r3, #1
   1379c:	mov	r2, r3
   137a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   137a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   137a8:	bl	1161c <readlink@plt>
   137ac:	str	r0, [fp, #-40]	; 0xffffffd8
   137b0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   137b4:	sub	r2, r3, #1
   137b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   137bc:	cmp	r2, r3
   137c0:	bgt	13800 <__assert_fail@plt+0x1ee4>
   137c4:	sub	r3, fp, #2176	; 0x880
   137c8:	sub	r3, r3, #4
   137cc:	str	r3, [fp, #-96]	; 0xffffffa0
   137d0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   137d4:	bl	1c830 <lchmod@@Base+0x348c>
   137d8:	mov	r3, r0
   137dc:	cmp	r3, #0
   137e0:	movne	r3, #1
   137e4:	moveq	r3, #0
   137e8:	uxtb	r3, r3
   137ec:	eor	r3, r3, #1
   137f0:	uxtb	r3, r3
   137f4:	cmp	r3, #0
   137f8:	beq	13784 <__assert_fail@plt+0x1e68>
   137fc:	bl	1df58 <lchmod@@Base+0x4bb4>
   13800:	nop			; (mov r0, r0)
   13804:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13808:	cmp	r3, #0
   1380c:	blt	13b20 <__assert_fail@plt+0x2204>
   13810:	ldr	r3, [fp, #-20]	; 0xffffffec
   13814:	cmp	r3, #19
   13818:	bgt	1382c <__assert_fail@plt+0x1f10>
   1381c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13820:	add	r3, r3, #1
   13824:	str	r3, [fp, #-20]	; 0xffffffec
   13828:	b	13904 <__assert_fail@plt+0x1fe8>
   1382c:	ldr	r3, [fp, #-12]
   13830:	ldrb	r3, [r3]
   13834:	cmp	r3, #0
   13838:	beq	13904 <__assert_fail@plt+0x1fe8>
   1383c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13840:	rsb	r3, r3, #0
   13844:	mov	r2, r3
   13848:	ldr	r3, [fp, #-8]
   1384c:	add	r3, r3, r2
   13850:	mov	r2, #0
   13854:	strb	r2, [r3]
   13858:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1385c:	ldrb	r3, [r3]
   13860:	cmp	r3, #0
   13864:	beq	13870 <__assert_fail@plt+0x1f54>
   13868:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1386c:	b	13874 <__assert_fail@plt+0x1f58>
   13870:	ldr	r2, [pc, #1284]	; 13d7c <__assert_fail@plt+0x2460>
   13874:	sub	r3, fp, #2272	; 0x8e0
   13878:	sub	r3, r3, #4
   1387c:	sub	r3, r3, #8
   13880:	mov	r1, r3
   13884:	mov	r0, r2
   13888:	bl	20998 <lchmod@@Base+0x75f4>
   1388c:	mov	r3, r0
   13890:	cmp	r3, #0
   13894:	bne	13c94 <__assert_fail@plt+0x2378>
   13898:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1389c:	rsb	r3, r3, #0
   138a0:	mov	r2, r3
   138a4:	ldr	r3, [fp, #-8]
   138a8:	add	r3, r3, r2
   138ac:	ldr	r2, [fp, #-12]
   138b0:	ldrb	r2, [r2]
   138b4:	strb	r2, [r3]
   138b8:	sub	r3, fp, #2272	; 0x8e0
   138bc:	sub	r3, r3, #4
   138c0:	sub	r3, r3, #8
   138c4:	sub	r0, fp, #116	; 0x74
   138c8:	mov	r2, r3
   138cc:	ldr	r1, [fp, #-12]
   138d0:	bl	13278 <__assert_fail@plt+0x195c>
   138d4:	mov	r3, r0
   138d8:	cmp	r3, #0
   138dc:	beq	13904 <__assert_fail@plt+0x1fe8>
   138e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   138e4:	cmp	r3, #2
   138e8:	beq	13c28 <__assert_fail@plt+0x230c>
   138ec:	bl	11778 <__errno_location@plt>
   138f0:	mov	r2, r0
   138f4:	mov	r3, #40	; 0x28
   138f8:	str	r3, [r2]
   138fc:	nop			; (mov r0, r0)
   13900:	b	13c98 <__assert_fail@plt+0x237c>
   13904:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13908:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1390c:	add	r3, r2, r3
   13910:	mov	r2, #0
   13914:	strb	r2, [r3]
   13918:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   1391c:	str	r3, [fp, #-44]	; 0xffffffd4
   13920:	mov	r3, #0
   13924:	str	r3, [fp, #-48]	; 0xffffffd0
   13928:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   1392c:	cmp	r3, #0
   13930:	beq	13944 <__assert_fail@plt+0x2028>
   13934:	ldr	r2, [fp, #-16]
   13938:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1393c:	sub	r3, r2, r3
   13940:	str	r3, [fp, #-48]	; 0xffffffd0
   13944:	ldr	r0, [fp, #-16]
   13948:	bl	11730 <strlen@plt>
   1394c:	str	r0, [fp, #-76]	; 0xffffffb4
   13950:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13954:	cmp	r3, #0
   13958:	bge	13980 <__assert_fail@plt+0x2064>
   1395c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13960:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13964:	add	r2, r2, r3
   13968:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1396c:	cmp	r2, r3
   13970:	movcs	r3, #1
   13974:	movcc	r3, #0
   13978:	uxtb	r3, r3
   1397c:	b	139a0 <__assert_fail@plt+0x2084>
   13980:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13984:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13988:	add	r2, r2, r3
   1398c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13990:	cmp	r2, r3
   13994:	movcc	r3, #1
   13998:	movcs	r3, #0
   1399c:	uxtb	r3, r3
   139a0:	cmp	r3, #0
   139a4:	beq	139f4 <__assert_fail@plt+0x20d8>
   139a8:	bl	1df58 <lchmod@@Base+0x4bb4>
   139ac:	sub	r3, fp, #1136	; 0x470
   139b0:	sub	r3, r3, #4
   139b4:	sub	r3, r3, #8
   139b8:	str	r3, [fp, #-100]	; 0xffffff9c
   139bc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   139c0:	bl	1c938 <lchmod@@Base+0x3594>
   139c4:	mov	r3, r0
   139c8:	cmp	r3, #0
   139cc:	movne	r3, #1
   139d0:	moveq	r3, #0
   139d4:	uxtb	r3, r3
   139d8:	eor	r3, r3, #1
   139dc:	uxtb	r3, r3
   139e0:	cmp	r3, #0
   139e4:	beq	139ec <__assert_fail@plt+0x20d0>
   139e8:	bl	1df58 <lchmod@@Base+0x4bb4>
   139ec:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   139f0:	str	r3, [fp, #-44]	; 0xffffffd4
   139f4:	ldr	r2, [fp, #-1144]	; 0xfffffb88
   139f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   139fc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13a00:	add	r3, r1, r3
   13a04:	cmp	r2, r3
   13a08:	bls	139ac <__assert_fail@plt+0x2090>
   13a0c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   13a10:	cmp	r3, #0
   13a14:	beq	13a28 <__assert_fail@plt+0x210c>
   13a18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13a1c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13a20:	add	r3, r2, r3
   13a24:	str	r3, [fp, #-16]
   13a28:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13a2c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13a30:	add	r0, r2, r3
   13a34:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13a38:	add	r3, r3, #1
   13a3c:	mov	r2, r3
   13a40:	ldr	r1, [fp, #-16]
   13a44:	bl	11550 <memmove@plt>
   13a48:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13a4c:	mov	r2, r3
   13a50:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13a54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13a58:	bl	11580 <memcpy@plt>
   13a5c:	str	r0, [fp, #-16]
   13a60:	ldr	r3, [fp, #-16]
   13a64:	str	r3, [fp, #-2288]	; 0xfffff710
   13a68:	mov	r3, #1
   13a6c:	strb	r3, [fp, #-25]	; 0xffffffe7
   13a70:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13a74:	ldrb	r3, [r3]
   13a78:	cmp	r3, #47	; 0x2f
   13a7c:	bne	13ac0 <__assert_fail@plt+0x21a4>
   13a80:	mov	r3, #0
   13a84:	str	r3, [fp, #-80]	; 0xffffffb0
   13a88:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13a8c:	mov	r2, r3
   13a90:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13a94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13a98:	bl	116dc <mempcpy@plt>
   13a9c:	str	r0, [fp, #-8]
   13aa0:	ldr	r3, [fp, #-8]
   13aa4:	add	r2, r3, #1
   13aa8:	str	r2, [fp, #-8]
   13aac:	mov	r2, #47	; 0x2f
   13ab0:	strb	r2, [r3]
   13ab4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13ab8:	str	r3, [fp, #-32]	; 0xffffffe0
   13abc:	b	13c2c <__assert_fail@plt+0x2310>
   13ac0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ac4:	add	r3, r3, #1
   13ac8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13acc:	add	r2, r2, r3
   13ad0:	ldr	r3, [fp, #-8]
   13ad4:	cmp	r2, r3
   13ad8:	bcs	13c2c <__assert_fail@plt+0x2310>
   13adc:	ldr	r3, [fp, #-8]
   13ae0:	sub	r3, r3, #1
   13ae4:	str	r3, [fp, #-8]
   13ae8:	b	13af8 <__assert_fail@plt+0x21dc>
   13aec:	ldr	r3, [fp, #-8]
   13af0:	sub	r3, r3, #1
   13af4:	str	r3, [fp, #-8]
   13af8:	ldr	r2, [fp, #-8]
   13afc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13b00:	cmp	r2, r3
   13b04:	bls	13c2c <__assert_fail@plt+0x2310>
   13b08:	ldr	r3, [fp, #-8]
   13b0c:	sub	r3, r3, #1
   13b10:	ldrb	r3, [r3]
   13b14:	cmp	r3, #47	; 0x2f
   13b18:	bne	13aec <__assert_fail@plt+0x21d0>
   13b1c:	b	13c2c <__assert_fail@plt+0x2310>
   13b20:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13b24:	cmp	r3, #2
   13b28:	beq	13c2c <__assert_fail@plt+0x2310>
   13b2c:	ldr	r0, [fp, #-16]
   13b30:	bl	13118 <__assert_fail@plt+0x17fc>
   13b34:	mov	r3, r0
   13b38:	cmp	r3, #0
   13b3c:	beq	13b5c <__assert_fail@plt+0x2240>
   13b40:	ldr	r1, [fp, #-8]
   13b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b48:	bl	131f0 <__assert_fail@plt+0x18d4>
   13b4c:	mov	r3, r0
   13b50:	eor	r3, r3, #1
   13b54:	uxtb	r3, r3
   13b58:	b	13bd0 <__assert_fail@plt+0x22b4>
   13b5c:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   13b60:	eor	r3, r3, #1
   13b64:	uxtb	r3, r3
   13b68:	cmp	r3, #0
   13b6c:	beq	13b90 <__assert_fail@plt+0x2274>
   13b70:	bl	11778 <__errno_location@plt>
   13b74:	mov	r3, r0
   13b78:	ldr	r3, [r3]
   13b7c:	cmp	r3, #22
   13b80:	movne	r3, #1
   13b84:	moveq	r3, #0
   13b88:	uxtb	r3, r3
   13b8c:	b	13bd0 <__assert_fail@plt+0x22b4>
   13b90:	ldr	r3, [fp, #-16]
   13b94:	ldrb	r3, [r3]
   13b98:	cmp	r3, #0
   13b9c:	bne	13bc4 <__assert_fail@plt+0x22a8>
   13ba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ba4:	bl	130d4 <__assert_fail@plt+0x17b8>
   13ba8:	mov	r3, r0
   13bac:	eor	r3, r3, #1
   13bb0:	uxtb	r3, r3
   13bb4:	cmp	r3, #0
   13bb8:	beq	13bc4 <__assert_fail@plt+0x22a8>
   13bbc:	mov	r3, #1
   13bc0:	b	13bc8 <__assert_fail@plt+0x22ac>
   13bc4:	mov	r3, #0
   13bc8:	and	r3, r3, #1
   13bcc:	uxtb	r3, r3
   13bd0:	cmp	r3, #0
   13bd4:	beq	13c2c <__assert_fail@plt+0x2310>
   13bd8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13bdc:	cmp	r3, #1
   13be0:	bne	13c98 <__assert_fail@plt+0x237c>
   13be4:	bl	11778 <__errno_location@plt>
   13be8:	mov	r3, r0
   13bec:	ldr	r3, [r3]
   13bf0:	cmp	r3, #2
   13bf4:	bne	13c98 <__assert_fail@plt+0x237c>
   13bf8:	ldr	r1, [pc, #384]	; 13d80 <__assert_fail@plt+0x2464>
   13bfc:	ldr	r0, [fp, #-16]
   13c00:	bl	11910 <strspn@plt>
   13c04:	mov	r2, r0
   13c08:	ldr	r3, [fp, #-16]
   13c0c:	add	r3, r3, r2
   13c10:	ldrb	r3, [r3]
   13c14:	cmp	r3, #0
   13c18:	bne	13c98 <__assert_fail@plt+0x237c>
   13c1c:	b	13c2c <__assert_fail@plt+0x2310>
   13c20:	nop			; (mov r0, r0)
   13c24:	b	13c2c <__assert_fail@plt+0x2310>
   13c28:	nop			; (mov r0, r0)
   13c2c:	ldr	r3, [fp, #-16]
   13c30:	str	r3, [fp, #-12]
   13c34:	ldr	r3, [fp, #-12]
   13c38:	ldrb	r3, [r3]
   13c3c:	cmp	r3, #0
   13c40:	bne	13574 <__assert_fail@plt+0x1c58>
   13c44:	b	13c4c <__assert_fail@plt+0x2330>
   13c48:	nop			; (mov r0, r0)
   13c4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c50:	add	r3, r3, #1
   13c54:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13c58:	add	r2, r2, r3
   13c5c:	ldr	r3, [fp, #-8]
   13c60:	cmp	r2, r3
   13c64:	bcs	13c88 <__assert_fail@plt+0x236c>
   13c68:	ldr	r3, [fp, #-8]
   13c6c:	sub	r3, r3, #1
   13c70:	ldrb	r3, [r3]
   13c74:	cmp	r3, #47	; 0x2f
   13c78:	bne	13c88 <__assert_fail@plt+0x236c>
   13c7c:	ldr	r3, [fp, #-8]
   13c80:	sub	r3, r3, #1
   13c84:	str	r3, [fp, #-8]
   13c88:	mov	r3, #0
   13c8c:	strb	r3, [fp, #-26]	; 0xffffffe6
   13c90:	b	13c98 <__assert_fail@plt+0x237c>
   13c94:	nop			; (mov r0, r0)
   13c98:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13c9c:	cmp	r3, #0
   13ca0:	beq	13cb0 <__assert_fail@plt+0x2394>
   13ca4:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13ca8:	mov	r0, r3
   13cac:	bl	18364 <__assert_fail@plt+0x6a48>
   13cb0:	sub	r3, fp, #1136	; 0x470
   13cb4:	sub	r3, r3, #4
   13cb8:	sub	r3, r3, #8
   13cbc:	mov	r0, r3
   13cc0:	bl	13090 <__assert_fail@plt+0x1774>
   13cc4:	sub	r3, fp, #2176	; 0x880
   13cc8:	sub	r3, r3, #4
   13ccc:	mov	r0, r3
   13cd0:	bl	13090 <__assert_fail@plt+0x1774>
   13cd4:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   13cd8:	cmp	r3, #0
   13cdc:	beq	13cf0 <__assert_fail@plt+0x23d4>
   13ce0:	ldr	r0, [fp, #-2296]	; 0xfffff708
   13ce4:	bl	13090 <__assert_fail@plt+0x1774>
   13ce8:	mov	r3, #0
   13cec:	b	13d70 <__assert_fail@plt+0x2454>
   13cf0:	ldr	r3, [fp, #-8]
   13cf4:	add	r2, r3, #1
   13cf8:	str	r2, [fp, #-8]
   13cfc:	mov	r2, #0
   13d00:	strb	r2, [r3]
   13d04:	ldr	r2, [fp, #-8]
   13d08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13d0c:	sub	r3, r2, r3
   13d10:	mov	r2, r3
   13d14:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13d18:	str	r3, [fp, #-104]	; 0xffffff98
   13d1c:	str	r2, [fp, #-108]	; 0xffffff94
   13d20:	ldr	r1, [fp, #-108]	; 0xffffff94
   13d24:	ldr	r0, [fp, #-104]	; 0xffffff98
   13d28:	bl	1c70c <lchmod@@Base+0x3368>
   13d2c:	str	r0, [fp, #-112]	; 0xffffff90
   13d30:	ldr	r3, [fp, #-112]	; 0xffffff90
   13d34:	cmp	r3, #0
   13d38:	movne	r3, #1
   13d3c:	moveq	r3, #0
   13d40:	uxtb	r3, r3
   13d44:	cmp	r3, #0
   13d48:	beq	13d54 <__assert_fail@plt+0x2438>
   13d4c:	ldr	r3, [fp, #-112]	; 0xffffff90
   13d50:	b	13d58 <__assert_fail@plt+0x243c>
   13d54:	mov	r3, #0
   13d58:	str	r3, [fp, #-84]	; 0xffffffac
   13d5c:	ldr	r3, [fp, #-84]	; 0xffffffac
   13d60:	cmp	r3, #0
   13d64:	bne	13d6c <__assert_fail@plt+0x2450>
   13d68:	bl	1df58 <lchmod@@Base+0x4bb4>
   13d6c:	ldr	r3, [fp, #-84]	; 0xffffffac
   13d70:	mov	r0, r3
   13d74:	sub	sp, fp, #4
   13d78:	pop	{fp, pc}
   13d7c:	andeq	r1, r2, r8, asr #6
   13d80:	andeq	r1, r2, ip, asr #6
   13d84:	push	{fp, lr}
   13d88:	add	fp, sp, #4
   13d8c:	sub	sp, sp, #1040	; 0x410
   13d90:	str	r0, [fp, #-1040]	; 0xfffffbf0
   13d94:	str	r1, [fp, #-1044]	; 0xfffffbec
   13d98:	sub	r3, fp, #1024	; 0x400
   13d9c:	sub	r3, r3, #4
   13da0:	sub	r3, r3, #8
   13da4:	mov	r2, r3
   13da8:	ldr	r1, [fp, #-1044]	; 0xfffffbec
   13dac:	ldr	r0, [fp, #-1040]	; 0xfffffbf0
   13db0:	bl	13348 <__assert_fail@plt+0x1a2c>
   13db4:	mov	r3, r0
   13db8:	mov	r0, r3
   13dbc:	sub	sp, fp, #4
   13dc0:	pop	{fp, pc}
   13dc4:	push	{fp}		; (str fp, [sp, #-4]!)
   13dc8:	add	fp, sp, #0
   13dcc:	sub	sp, sp, #12
   13dd0:	str	r0, [fp, #-8]
   13dd4:	ldr	r2, [pc, #20]	; 13df0 <__assert_fail@plt+0x24d4>
   13dd8:	ldr	r3, [fp, #-8]
   13ddc:	str	r3, [r2]
   13de0:	nop			; (mov r0, r0)
   13de4:	add	sp, fp, #0
   13de8:	pop	{fp}		; (ldr fp, [sp], #4)
   13dec:	bx	lr
   13df0:	strdeq	r2, [r3], -r8
   13df4:	push	{fp}		; (str fp, [sp, #-4]!)
   13df8:	add	fp, sp, #0
   13dfc:	sub	sp, sp, #12
   13e00:	mov	r3, r0
   13e04:	strb	r3, [fp, #-5]
   13e08:	ldr	r2, [pc, #20]	; 13e24 <__assert_fail@plt+0x2508>
   13e0c:	ldrb	r3, [fp, #-5]
   13e10:	strb	r3, [r2]
   13e14:	nop			; (mov r0, r0)
   13e18:	add	sp, fp, #0
   13e1c:	pop	{fp}		; (ldr fp, [sp], #4)
   13e20:	bx	lr
   13e24:	strdeq	r2, [r3], -ip
   13e28:	push	{r4, fp, lr}
   13e2c:	add	fp, sp, #8
   13e30:	sub	sp, sp, #20
   13e34:	ldr	r3, [pc, #256]	; 13f3c <__assert_fail@plt+0x2620>
   13e38:	ldr	r3, [r3]
   13e3c:	mov	r0, r3
   13e40:	bl	1efc0 <lchmod@@Base+0x5c1c>
   13e44:	mov	r3, r0
   13e48:	cmp	r3, #0
   13e4c:	beq	13f04 <__assert_fail@plt+0x25e8>
   13e50:	ldr	r3, [pc, #232]	; 13f40 <__assert_fail@plt+0x2624>
   13e54:	ldrb	r3, [r3]
   13e58:	eor	r3, r3, #1
   13e5c:	uxtb	r3, r3
   13e60:	cmp	r3, #0
   13e64:	bne	13e7c <__assert_fail@plt+0x2560>
   13e68:	bl	11778 <__errno_location@plt>
   13e6c:	mov	r3, r0
   13e70:	ldr	r3, [r3]
   13e74:	cmp	r3, #32
   13e78:	beq	13f04 <__assert_fail@plt+0x25e8>
   13e7c:	ldr	r0, [pc, #192]	; 13f44 <__assert_fail@plt+0x2628>
   13e80:	bl	11718 <gettext@plt>
   13e84:	str	r0, [fp, #-16]
   13e88:	ldr	r3, [pc, #184]	; 13f48 <__assert_fail@plt+0x262c>
   13e8c:	ldr	r3, [r3]
   13e90:	cmp	r3, #0
   13e94:	beq	13ed8 <__assert_fail@plt+0x25bc>
   13e98:	bl	11778 <__errno_location@plt>
   13e9c:	mov	r3, r0
   13ea0:	ldr	r4, [r3]
   13ea4:	ldr	r3, [pc, #156]	; 13f48 <__assert_fail@plt+0x262c>
   13ea8:	ldr	r3, [r3]
   13eac:	mov	r0, r3
   13eb0:	bl	1c410 <lchmod@@Base+0x306c>
   13eb4:	mov	r2, r0
   13eb8:	ldr	r3, [fp, #-16]
   13ebc:	str	r3, [sp]
   13ec0:	mov	r3, r2
   13ec4:	ldr	r2, [pc, #128]	; 13f4c <__assert_fail@plt+0x2630>
   13ec8:	mov	r1, r4
   13ecc:	mov	r0, #0
   13ed0:	bl	1167c <error@plt>
   13ed4:	b	13ef4 <__assert_fail@plt+0x25d8>
   13ed8:	bl	11778 <__errno_location@plt>
   13edc:	mov	r3, r0
   13ee0:	ldr	r1, [r3]
   13ee4:	ldr	r3, [fp, #-16]
   13ee8:	ldr	r2, [pc, #96]	; 13f50 <__assert_fail@plt+0x2634>
   13eec:	mov	r0, #0
   13ef0:	bl	1167c <error@plt>
   13ef4:	ldr	r3, [pc, #88]	; 13f54 <__assert_fail@plt+0x2638>
   13ef8:	ldr	r3, [r3]
   13efc:	mov	r0, r3
   13f00:	bl	11574 <_exit@plt>
   13f04:	ldr	r3, [pc, #76]	; 13f58 <__assert_fail@plt+0x263c>
   13f08:	ldr	r3, [r3]
   13f0c:	mov	r0, r3
   13f10:	bl	1efc0 <lchmod@@Base+0x5c1c>
   13f14:	mov	r3, r0
   13f18:	cmp	r3, #0
   13f1c:	beq	13f30 <__assert_fail@plt+0x2614>
   13f20:	ldr	r3, [pc, #44]	; 13f54 <__assert_fail@plt+0x2638>
   13f24:	ldr	r3, [r3]
   13f28:	mov	r0, r3
   13f2c:	bl	11574 <_exit@plt>
   13f30:	nop			; (mov r0, r0)
   13f34:	sub	sp, fp, #8
   13f38:	pop	{r4, fp, pc}
   13f3c:	andeq	r2, r3, ip, ror #3
   13f40:	strdeq	r2, [r3], -ip
   13f44:	andeq	r1, r2, r0, asr r3
   13f48:	strdeq	r2, [r3], -r8
   13f4c:	andeq	r1, r2, ip, asr r3
   13f50:	andeq	r1, r2, r4, ror #6
   13f54:	muleq	r3, r4, r1
   13f58:	andeq	r2, r3, r8, ror #3
   13f5c:	push	{fp, lr}
   13f60:	add	fp, sp, #4
   13f64:	sub	sp, sp, #16
   13f68:	str	r0, [fp, #-16]
   13f6c:	ldr	r0, [fp, #-16]
   13f70:	bl	14060 <__assert_fail@plt+0x2744>
   13f74:	mov	r3, r0
   13f78:	str	r3, [fp, #-8]
   13f7c:	ldr	r3, [fp, #-8]
   13f80:	cmp	r3, #0
   13f84:	bne	13f8c <__assert_fail@plt+0x2670>
   13f88:	bl	1df58 <lchmod@@Base+0x4bb4>
   13f8c:	ldr	r3, [fp, #-8]
   13f90:	mov	r0, r3
   13f94:	sub	sp, fp, #4
   13f98:	pop	{fp, pc}
   13f9c:	push	{fp, lr}
   13fa0:	add	fp, sp, #4
   13fa4:	sub	sp, sp, #16
   13fa8:	str	r0, [fp, #-16]
   13fac:	mov	r3, #0
   13fb0:	str	r3, [fp, #-12]
   13fb4:	ldr	r3, [fp, #-12]
   13fb8:	cmp	r3, #0
   13fbc:	bne	13fe0 <__assert_fail@plt+0x26c4>
   13fc0:	ldr	r3, [fp, #-16]
   13fc4:	ldrb	r3, [r3]
   13fc8:	cmp	r3, #47	; 0x2f
   13fcc:	bne	13fd8 <__assert_fail@plt+0x26bc>
   13fd0:	mov	r3, #1
   13fd4:	b	13fe4 <__assert_fail@plt+0x26c8>
   13fd8:	mov	r3, #0
   13fdc:	b	13fe4 <__assert_fail@plt+0x26c8>
   13fe0:	mov	r3, #0
   13fe4:	ldr	r2, [fp, #-12]
   13fe8:	add	r3, r2, r3
   13fec:	str	r3, [fp, #-12]
   13ff0:	ldr	r0, [fp, #-16]
   13ff4:	bl	1eaf8 <lchmod@@Base+0x5754>
   13ff8:	mov	r3, r0
   13ffc:	mov	r2, r3
   14000:	ldr	r3, [fp, #-16]
   14004:	sub	r3, r2, r3
   14008:	str	r3, [fp, #-8]
   1400c:	b	14038 <__assert_fail@plt+0x271c>
   14010:	ldr	r3, [fp, #-8]
   14014:	sub	r3, r3, #1
   14018:	ldr	r2, [fp, #-16]
   1401c:	add	r3, r2, r3
   14020:	ldrb	r3, [r3]
   14024:	cmp	r3, #47	; 0x2f
   14028:	bne	1404c <__assert_fail@plt+0x2730>
   1402c:	ldr	r3, [fp, #-8]
   14030:	sub	r3, r3, #1
   14034:	str	r3, [fp, #-8]
   14038:	ldr	r2, [fp, #-12]
   1403c:	ldr	r3, [fp, #-8]
   14040:	cmp	r2, r3
   14044:	bcc	14010 <__assert_fail@plt+0x26f4>
   14048:	b	14050 <__assert_fail@plt+0x2734>
   1404c:	nop			; (mov r0, r0)
   14050:	ldr	r3, [fp, #-8]
   14054:	mov	r0, r3
   14058:	sub	sp, fp, #4
   1405c:	pop	{fp, pc}
   14060:	push	{fp, lr}
   14064:	add	fp, sp, #4
   14068:	sub	sp, sp, #24
   1406c:	str	r0, [fp, #-24]	; 0xffffffe8
   14070:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14074:	bl	13f9c <__assert_fail@plt+0x2680>
   14078:	str	r0, [fp, #-8]
   1407c:	ldr	r3, [fp, #-8]
   14080:	cmp	r3, #0
   14084:	moveq	r3, #1
   14088:	movne	r3, #0
   1408c:	strb	r3, [fp, #-9]
   14090:	ldrb	r2, [fp, #-9]
   14094:	ldr	r3, [fp, #-8]
   14098:	add	r3, r2, r3
   1409c:	add	r3, r3, #1
   140a0:	mov	r0, r3
   140a4:	bl	1e980 <lchmod@@Base+0x55dc>
   140a8:	mov	r3, r0
   140ac:	str	r3, [fp, #-16]
   140b0:	ldr	r3, [fp, #-16]
   140b4:	cmp	r3, #0
   140b8:	bne	140c4 <__assert_fail@plt+0x27a8>
   140bc:	mov	r3, #0
   140c0:	b	14114 <__assert_fail@plt+0x27f8>
   140c4:	ldr	r2, [fp, #-8]
   140c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   140cc:	ldr	r0, [fp, #-16]
   140d0:	bl	11580 <memcpy@plt>
   140d4:	ldrb	r3, [fp, #-9]
   140d8:	cmp	r3, #0
   140dc:	beq	140fc <__assert_fail@plt+0x27e0>
   140e0:	ldr	r3, [fp, #-8]
   140e4:	add	r2, r3, #1
   140e8:	str	r2, [fp, #-8]
   140ec:	ldr	r2, [fp, #-16]
   140f0:	add	r3, r2, r3
   140f4:	mov	r2, #46	; 0x2e
   140f8:	strb	r2, [r3]
   140fc:	ldr	r2, [fp, #-16]
   14100:	ldr	r3, [fp, #-8]
   14104:	add	r3, r2, r3
   14108:	mov	r2, #0
   1410c:	strb	r2, [r3]
   14110:	ldr	r3, [fp, #-16]
   14114:	mov	r0, r3
   14118:	sub	sp, fp, #4
   1411c:	pop	{fp, pc}
   14120:	push	{fp, lr}
   14124:	add	fp, sp, #4
   14128:	sub	sp, sp, #24
   1412c:	str	r0, [fp, #-16]
   14130:	str	r1, [fp, #-20]	; 0xffffffec
   14134:	str	r2, [fp, #-24]	; 0xffffffe8
   14138:	ldr	r3, [fp, #-16]
   1413c:	cmp	r3, #0
   14140:	beq	141c8 <__assert_fail@plt+0x28ac>
   14144:	mov	r0, #24
   14148:	bl	1d43c <lchmod@@Base+0x4098>
   1414c:	mov	r3, r0
   14150:	str	r3, [fp, #-8]
   14154:	ldr	r0, [fp, #-20]	; 0xffffffec
   14158:	bl	1df1c <lchmod@@Base+0x4b78>
   1415c:	mov	r3, r0
   14160:	mov	r2, r3
   14164:	ldr	r3, [fp, #-8]
   14168:	str	r2, [r3]
   1416c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14170:	ldrd	r2, [r3, #96]	; 0x60
   14174:	ldr	r1, [fp, #-8]
   14178:	strd	r2, [r1, #8]
   1417c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14180:	ldrd	r2, [r3]
   14184:	ldr	r1, [fp, #-8]
   14188:	strd	r2, [r1, #16]
   1418c:	ldr	r1, [fp, #-8]
   14190:	ldr	r0, [fp, #-16]
   14194:	bl	18dd0 <__assert_fail@plt+0x74b4>
   14198:	str	r0, [fp, #-12]
   1419c:	ldr	r3, [fp, #-12]
   141a0:	cmp	r3, #0
   141a4:	bne	141ac <__assert_fail@plt+0x2890>
   141a8:	bl	1df58 <lchmod@@Base+0x4bb4>
   141ac:	ldr	r2, [fp, #-12]
   141b0:	ldr	r3, [fp, #-8]
   141b4:	cmp	r2, r3
   141b8:	beq	141cc <__assert_fail@plt+0x28b0>
   141bc:	ldr	r0, [fp, #-8]
   141c0:	bl	19154 <__assert_fail@plt+0x7838>
   141c4:	b	141cc <__assert_fail@plt+0x28b0>
   141c8:	nop			; (mov r0, r0)
   141cc:	sub	sp, fp, #4
   141d0:	pop	{fp, pc}
   141d4:	push	{fp, lr}
   141d8:	add	fp, sp, #4
   141dc:	sub	sp, sp, #40	; 0x28
   141e0:	str	r0, [fp, #-32]	; 0xffffffe0
   141e4:	str	r1, [fp, #-36]	; 0xffffffdc
   141e8:	str	r2, [fp, #-40]	; 0xffffffd8
   141ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141f0:	cmp	r3, #0
   141f4:	bne	14200 <__assert_fail@plt+0x28e4>
   141f8:	mov	r3, #0
   141fc:	b	14244 <__assert_fail@plt+0x2928>
   14200:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14204:	str	r3, [fp, #-28]	; 0xffffffe4
   14208:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1420c:	ldrd	r2, [r3, #96]	; 0x60
   14210:	strd	r2, [fp, #-20]	; 0xffffffec
   14214:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14218:	ldrd	r2, [r3]
   1421c:	strd	r2, [fp, #-12]
   14220:	sub	r3, fp, #28
   14224:	mov	r1, r3
   14228:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1422c:	bl	1783c <__assert_fail@plt+0x5f20>
   14230:	mov	r3, r0
   14234:	cmp	r3, #0
   14238:	movne	r3, #1
   1423c:	moveq	r3, #0
   14240:	uxtb	r3, r3
   14244:	mov	r0, r3
   14248:	sub	sp, fp, #4
   1424c:	pop	{fp, pc}
   14250:	push	{r4, fp, lr}
   14254:	add	fp, sp, #8
   14258:	sub	sp, sp, #20
   1425c:	str	r0, [fp, #-24]	; 0xffffffe8
   14260:	bl	11778 <__errno_location@plt>
   14264:	mov	r3, r0
   14268:	ldr	r3, [r3]
   1426c:	str	r3, [fp, #-20]	; 0xffffffec
   14270:	bl	11778 <__errno_location@plt>
   14274:	mov	r3, r0
   14278:	ldr	r3, [r3]
   1427c:	str	r3, [fp, #-16]
   14280:	bl	11778 <__errno_location@plt>
   14284:	mov	r2, r0
   14288:	mov	r3, #0
   1428c:	str	r3, [r2]
   14290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14294:	bl	1155c <free@plt>
   14298:	bl	11778 <__errno_location@plt>
   1429c:	mov	r4, r0
   142a0:	bl	11778 <__errno_location@plt>
   142a4:	mov	r3, r0
   142a8:	ldr	r3, [r3]
   142ac:	cmp	r3, #0
   142b0:	moveq	r3, #1
   142b4:	movne	r3, #0
   142b8:	uxtb	r3, r3
   142bc:	lsl	r3, r3, #2
   142c0:	sub	r2, fp, #12
   142c4:	add	r3, r2, r3
   142c8:	ldr	r3, [r3, #-8]
   142cc:	str	r3, [r4]
   142d0:	nop			; (mov r0, r0)
   142d4:	sub	sp, fp, #8
   142d8:	pop	{r4, fp, pc}
   142dc:	push	{fp}		; (str fp, [sp, #-4]!)
   142e0:	add	fp, sp, #0
   142e4:	sub	sp, sp, #20
   142e8:	str	r0, [fp, #-16]
   142ec:	str	r1, [fp, #-20]	; 0xffffffec
   142f0:	ldr	r3, [fp, #-16]
   142f4:	str	r3, [fp, #-8]
   142f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   142fc:	str	r3, [fp, #-12]
   14300:	ldr	r3, [fp, #-8]
   14304:	ldrd	r0, [r3, #8]
   14308:	ldr	r3, [fp, #-12]
   1430c:	ldrd	r2, [r3, #8]
   14310:	cmp	r1, r3
   14314:	cmpeq	r0, r2
   14318:	bne	14340 <__assert_fail@plt+0x2a24>
   1431c:	ldr	r3, [fp, #-8]
   14320:	ldrd	r0, [r3]
   14324:	ldr	r3, [fp, #-12]
   14328:	ldrd	r2, [r3]
   1432c:	cmp	r1, r3
   14330:	cmpeq	r0, r2
   14334:	bne	14340 <__assert_fail@plt+0x2a24>
   14338:	mov	r3, #1
   1433c:	b	14344 <__assert_fail@plt+0x2a28>
   14340:	mov	r3, #0
   14344:	and	r3, r3, #1
   14348:	uxtb	r3, r3
   1434c:	mov	r0, r3
   14350:	add	sp, fp, #0
   14354:	pop	{fp}		; (ldr fp, [sp], #4)
   14358:	bx	lr
   1435c:	push	{fp, lr}
   14360:	add	fp, sp, #4
   14364:	sub	sp, sp, #16
   14368:	str	r0, [fp, #-16]
   1436c:	str	r1, [fp, #-20]	; 0xffffffec
   14370:	ldr	r3, [fp, #-16]
   14374:	str	r3, [fp, #-8]
   14378:	ldr	r3, [fp, #-8]
   1437c:	ldrd	r0, [r3, #8]
   14380:	ldr	r3, [fp, #-20]	; 0xffffffec
   14384:	mov	r2, r3
   14388:	mov	r3, #0
   1438c:	bl	207a8 <lchmod@@Base+0x7404>
   14390:	mov	r3, r2
   14394:	mov	r0, r3
   14398:	sub	sp, fp, #4
   1439c:	pop	{fp, pc}
   143a0:	push	{fp, lr}
   143a4:	add	fp, sp, #4
   143a8:	sub	sp, sp, #16
   143ac:	str	r0, [fp, #-8]
   143b0:	ldr	r3, [fp, #-8]
   143b4:	ldr	r2, [r3, #48]	; 0x30
   143b8:	ldr	r3, [pc, #156]	; 1445c <__assert_fail@plt+0x2b40>
   143bc:	and	r3, r3, r2
   143c0:	cmp	r3, #0
   143c4:	beq	1440c <__assert_fail@plt+0x2af0>
   143c8:	ldr	r3, [pc, #144]	; 14460 <__assert_fail@plt+0x2b44>
   143cc:	str	r3, [sp]
   143d0:	ldr	r3, [pc, #140]	; 14464 <__assert_fail@plt+0x2b48>
   143d4:	ldr	r2, [pc, #140]	; 14468 <__assert_fail@plt+0x2b4c>
   143d8:	mov	r1, #0
   143dc:	mov	r0, #31
   143e0:	bl	18088 <__assert_fail@plt+0x676c>
   143e4:	mov	r3, r0
   143e8:	mov	r2, r3
   143ec:	ldr	r3, [fp, #-8]
   143f0:	str	r2, [r3, #56]	; 0x38
   143f4:	ldr	r3, [fp, #-8]
   143f8:	ldr	r3, [r3, #56]	; 0x38
   143fc:	cmp	r3, #0
   14400:	bne	1444c <__assert_fail@plt+0x2b30>
   14404:	mov	r3, #0
   14408:	b	14450 <__assert_fail@plt+0x2b34>
   1440c:	mov	r0, #32
   14410:	bl	1e980 <lchmod@@Base+0x55dc>
   14414:	mov	r3, r0
   14418:	mov	r2, r3
   1441c:	ldr	r3, [fp, #-8]
   14420:	str	r2, [r3, #56]	; 0x38
   14424:	ldr	r3, [fp, #-8]
   14428:	ldr	r3, [r3, #56]	; 0x38
   1442c:	cmp	r3, #0
   14430:	bne	1443c <__assert_fail@plt+0x2b20>
   14434:	mov	r3, #0
   14438:	b	14450 <__assert_fail@plt+0x2b34>
   1443c:	ldr	r3, [fp, #-8]
   14440:	ldr	r3, [r3, #56]	; 0x38
   14444:	mov	r0, r3
   14448:	bl	1f0e4 <lchmod@@Base+0x5d40>
   1444c:	mov	r3, #1
   14450:	mov	r0, r3
   14454:	sub	sp, fp, #4
   14458:	pop	{fp, pc}
   1445c:	andeq	r0, r0, r2, lsl #2
   14460:	andeq	r4, r1, r0, asr r2
   14464:	ldrdeq	r4, [r1], -ip
   14468:	andeq	r4, r1, ip, asr r3
   1446c:	push	{fp, lr}
   14470:	add	fp, sp, #4
   14474:	sub	sp, sp, #24
   14478:	str	r0, [fp, #-24]	; 0xffffffe8
   1447c:	str	r1, [fp, #-28]	; 0xffffffe4
   14480:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14484:	ldr	r2, [r3, #48]	; 0x30
   14488:	ldr	r3, [pc, #280]	; 145a8 <__assert_fail@plt+0x2c8c>
   1448c:	and	r3, r3, r2
   14490:	cmp	r3, #0
   14494:	beq	14558 <__assert_fail@plt+0x2c3c>
   14498:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1449c:	add	r3, r3, #64	; 0x40
   144a0:	str	r3, [fp, #-8]
   144a4:	mov	r0, #24
   144a8:	bl	1e980 <lchmod@@Base+0x55dc>
   144ac:	mov	r3, r0
   144b0:	str	r3, [fp, #-12]
   144b4:	ldr	r3, [fp, #-12]
   144b8:	cmp	r3, #0
   144bc:	bne	144c8 <__assert_fail@plt+0x2bac>
   144c0:	mov	r3, #0
   144c4:	b	1459c <__assert_fail@plt+0x2c80>
   144c8:	ldr	r3, [fp, #-8]
   144cc:	ldrd	r2, [r3]
   144d0:	ldr	r1, [fp, #-12]
   144d4:	strd	r2, [r1]
   144d8:	ldr	r3, [fp, #-8]
   144dc:	ldrd	r2, [r3, #96]	; 0x60
   144e0:	ldr	r1, [fp, #-12]
   144e4:	strd	r2, [r1, #8]
   144e8:	ldr	r3, [fp, #-12]
   144ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   144f0:	str	r2, [r3, #16]
   144f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   144f8:	ldr	r3, [r3, #56]	; 0x38
   144fc:	ldr	r1, [fp, #-12]
   14500:	mov	r0, r3
   14504:	bl	18dd0 <__assert_fail@plt+0x74b4>
   14508:	str	r0, [fp, #-16]
   1450c:	ldr	r2, [fp, #-16]
   14510:	ldr	r3, [fp, #-12]
   14514:	cmp	r2, r3
   14518:	beq	14598 <__assert_fail@plt+0x2c7c>
   1451c:	ldr	r0, [fp, #-12]
   14520:	bl	14250 <__assert_fail@plt+0x2934>
   14524:	ldr	r3, [fp, #-16]
   14528:	cmp	r3, #0
   1452c:	bne	14538 <__assert_fail@plt+0x2c1c>
   14530:	mov	r3, #0
   14534:	b	1459c <__assert_fail@plt+0x2c80>
   14538:	ldr	r3, [fp, #-16]
   1453c:	ldr	r2, [r3, #16]
   14540:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14544:	str	r2, [r3]
   14548:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1454c:	mov	r2, #2
   14550:	strh	r2, [r3, #56]	; 0x38
   14554:	b	14598 <__assert_fail@plt+0x2c7c>
   14558:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1455c:	ldr	r2, [r3, #56]	; 0x38
   14560:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14564:	add	r3, r3, #64	; 0x40
   14568:	mov	r1, r3
   1456c:	mov	r0, r2
   14570:	bl	1f124 <lchmod@@Base+0x5d80>
   14574:	mov	r3, r0
   14578:	cmp	r3, #0
   1457c:	beq	14598 <__assert_fail@plt+0x2c7c>
   14580:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14584:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14588:	str	r2, [r3]
   1458c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14590:	mov	r2, #2
   14594:	strh	r2, [r3, #56]	; 0x38
   14598:	mov	r3, #1
   1459c:	mov	r0, r3
   145a0:	sub	sp, fp, #4
   145a4:	pop	{fp, pc}
   145a8:	andeq	r0, r0, r2, lsl #2
   145ac:	push	{fp, lr}
   145b0:	add	fp, sp, #4
   145b4:	sub	sp, sp, #48	; 0x30
   145b8:	str	r0, [fp, #-48]	; 0xffffffd0
   145bc:	str	r1, [fp, #-52]	; 0xffffffcc
   145c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   145c4:	add	r3, r3, #64	; 0x40
   145c8:	str	r3, [fp, #-8]
   145cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   145d0:	ldr	r2, [r3, #48]	; 0x30
   145d4:	ldr	r3, [pc, #268]	; 146e8 <__assert_fail@plt+0x2dcc>
   145d8:	and	r3, r3, r2
   145dc:	cmp	r3, #0
   145e0:	beq	14634 <__assert_fail@plt+0x2d18>
   145e4:	ldr	r3, [fp, #-8]
   145e8:	ldrd	r2, [r3]
   145ec:	strd	r2, [fp, #-44]	; 0xffffffd4
   145f0:	ldr	r3, [fp, #-8]
   145f4:	ldrd	r2, [r3, #96]	; 0x60
   145f8:	strd	r2, [fp, #-36]	; 0xffffffdc
   145fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14600:	ldr	r3, [r3, #56]	; 0x38
   14604:	sub	r2, fp, #44	; 0x2c
   14608:	mov	r1, r2
   1460c:	mov	r0, r3
   14610:	bl	18e34 <__assert_fail@plt+0x7518>
   14614:	str	r0, [fp, #-12]
   14618:	ldr	r3, [fp, #-12]
   1461c:	cmp	r3, #0
   14620:	bne	14628 <__assert_fail@plt+0x2d0c>
   14624:	bl	118c8 <abort@plt>
   14628:	ldr	r0, [fp, #-12]
   1462c:	bl	14250 <__assert_fail@plt+0x2934>
   14630:	b	146dc <__assert_fail@plt+0x2dc0>
   14634:	ldr	r3, [fp, #-52]	; 0xffffffcc
   14638:	ldr	r3, [r3, #4]
   1463c:	str	r3, [fp, #-16]
   14640:	ldr	r3, [fp, #-16]
   14644:	cmp	r3, #0
   14648:	beq	146dc <__assert_fail@plt+0x2dc0>
   1464c:	ldr	r3, [fp, #-16]
   14650:	ldr	r3, [r3, #48]	; 0x30
   14654:	cmp	r3, #0
   14658:	blt	146dc <__assert_fail@plt+0x2dc0>
   1465c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14660:	ldr	r3, [r3, #56]	; 0x38
   14664:	ldrd	r2, [r3, #16]
   14668:	orrs	r3, r2, r3
   1466c:	bne	14674 <__assert_fail@plt+0x2d58>
   14670:	bl	118c8 <abort@plt>
   14674:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14678:	ldr	r3, [r3, #56]	; 0x38
   1467c:	ldrd	r0, [r3]
   14680:	ldr	r3, [fp, #-8]
   14684:	ldrd	r2, [r3, #96]	; 0x60
   14688:	cmp	r1, r3
   1468c:	cmpeq	r0, r2
   14690:	bne	146dc <__assert_fail@plt+0x2dc0>
   14694:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14698:	ldr	r3, [r3, #56]	; 0x38
   1469c:	ldrd	r0, [r3, #8]
   146a0:	ldr	r3, [fp, #-8]
   146a4:	ldrd	r2, [r3]
   146a8:	cmp	r1, r3
   146ac:	cmpeq	r0, r2
   146b0:	bne	146dc <__assert_fail@plt+0x2dc0>
   146b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   146b8:	ldr	r1, [r3, #56]	; 0x38
   146bc:	ldr	r3, [fp, #-16]
   146c0:	ldrd	r2, [r3, #64]	; 0x40
   146c4:	strd	r2, [r1, #8]
   146c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   146cc:	ldr	r1, [r3, #56]	; 0x38
   146d0:	ldr	r3, [fp, #-16]
   146d4:	ldrd	r2, [r3, #160]	; 0xa0
   146d8:	strd	r2, [r1]
   146dc:	nop			; (mov r0, r0)
   146e0:	sub	sp, fp, #4
   146e4:	pop	{fp, pc}
   146e8:	andeq	r0, r0, r2, lsl #2
   146ec:	push	{fp, lr}
   146f0:	add	fp, sp, #4
   146f4:	sub	sp, sp, #8
   146f8:	str	r0, [fp, #-8]
   146fc:	ldr	r3, [fp, #-8]
   14700:	ldr	r2, [r3, #48]	; 0x30
   14704:	ldr	r3, [pc, #72]	; 14754 <__assert_fail@plt+0x2e38>
   14708:	and	r3, r3, r2
   1470c:	cmp	r3, #0
   14710:	beq	14738 <__assert_fail@plt+0x2e1c>
   14714:	ldr	r3, [fp, #-8]
   14718:	ldr	r3, [r3, #56]	; 0x38
   1471c:	cmp	r3, #0
   14720:	beq	14748 <__assert_fail@plt+0x2e2c>
   14724:	ldr	r3, [fp, #-8]
   14728:	ldr	r3, [r3, #56]	; 0x38
   1472c:	mov	r0, r3
   14730:	bl	18364 <__assert_fail@plt+0x6a48>
   14734:	b	14748 <__assert_fail@plt+0x2e2c>
   14738:	ldr	r3, [fp, #-8]
   1473c:	ldr	r3, [r3, #56]	; 0x38
   14740:	mov	r0, r3
   14744:	bl	14250 <__assert_fail@plt+0x2934>
   14748:	nop			; (mov r0, r0)
   1474c:	sub	sp, fp, #4
   14750:	pop	{fp, pc}
   14754:	andeq	r0, r0, r2, lsl #2
   14758:	push	{fp, lr}
   1475c:	add	fp, sp, #4
   14760:	sub	sp, sp, #16
   14764:	str	r0, [fp, #-16]
   14768:	b	1478c <__assert_fail@plt+0x2e70>
   1476c:	ldr	r0, [fp, #-16]
   14770:	bl	19300 <__assert_fail@plt+0x79e4>
   14774:	str	r0, [fp, #-8]
   14778:	ldr	r3, [fp, #-8]
   1477c:	cmp	r3, #0
   14780:	blt	1478c <__assert_fail@plt+0x2e70>
   14784:	ldr	r0, [fp, #-8]
   14788:	bl	118d4 <close@plt>
   1478c:	ldr	r0, [fp, #-16]
   14790:	bl	19218 <__assert_fail@plt+0x78fc>
   14794:	mov	r3, r0
   14798:	eor	r3, r3, #1
   1479c:	uxtb	r3, r3
   147a0:	cmp	r3, #0
   147a4:	bne	1476c <__assert_fail@plt+0x2e50>
   147a8:	nop			; (mov r0, r0)
   147ac:	sub	sp, fp, #4
   147b0:	pop	{fp, pc}
   147b4:	push	{fp, lr}
   147b8:	add	fp, sp, #4
   147bc:	sub	sp, sp, #8
   147c0:	str	r0, [fp, #-8]
   147c4:	mov	r3, r1
   147c8:	strb	r3, [fp, #-9]
   147cc:	ldr	r3, [fp, #-8]
   147d0:	ldrh	r3, [r3, #56]	; 0x38
   147d4:	cmp	r3, #11
   147d8:	beq	147e0 <__assert_fail@plt+0x2ec4>
   147dc:	bl	118c8 <abort@plt>
   147e0:	ldrb	r3, [fp, #-9]
   147e4:	cmp	r3, #0
   147e8:	beq	147f8 <__assert_fail@plt+0x2edc>
   147ec:	mov	r2, #2
   147f0:	mov	r3, #0
   147f4:	b	14800 <__assert_fail@plt+0x2ee4>
   147f8:	mov	r2, #1
   147fc:	mov	r3, #0
   14800:	ldr	r1, [fp, #-8]
   14804:	strd	r2, [r1, #112]	; 0x70
   14808:	nop			; (mov r0, r0)
   1480c:	sub	sp, fp, #4
   14810:	pop	{fp, pc}
   14814:	push	{fp, lr}
   14818:	add	fp, sp, #4
   1481c:	sub	sp, sp, #24
   14820:	str	r0, [fp, #-16]
   14824:	str	r1, [fp, #-20]	; 0xffffffec
   14828:	mov	r3, r2
   1482c:	strb	r3, [fp, #-21]	; 0xffffffeb
   14830:	ldr	r3, [fp, #-16]
   14834:	ldr	r3, [r3, #32]
   14838:	str	r3, [fp, #-8]
   1483c:	ldr	r2, [fp, #-8]
   14840:	ldr	r3, [fp, #-20]	; 0xffffffec
   14844:	cmp	r2, r3
   14848:	bne	1485c <__assert_fail@plt+0x2f40>
   1484c:	ldr	r3, [fp, #-8]
   14850:	cmn	r3, #100	; 0x64
   14854:	beq	1485c <__assert_fail@plt+0x2f40>
   14858:	bl	118c8 <abort@plt>
   1485c:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   14860:	cmp	r3, #0
   14864:	beq	14898 <__assert_fail@plt+0x2f7c>
   14868:	ldr	r3, [fp, #-16]
   1486c:	add	r3, r3, #60	; 0x3c
   14870:	ldr	r1, [fp, #-8]
   14874:	mov	r0, r3
   14878:	bl	19240 <__assert_fail@plt+0x7924>
   1487c:	str	r0, [fp, #-12]
   14880:	ldr	r3, [fp, #-12]
   14884:	cmp	r3, #0
   14888:	blt	148c0 <__assert_fail@plt+0x2fa4>
   1488c:	ldr	r0, [fp, #-12]
   14890:	bl	118d4 <close@plt>
   14894:	b	148c0 <__assert_fail@plt+0x2fa4>
   14898:	ldr	r3, [fp, #-16]
   1489c:	ldr	r3, [r3, #48]	; 0x30
   148a0:	and	r3, r3, #4
   148a4:	cmp	r3, #0
   148a8:	bne	148c0 <__assert_fail@plt+0x2fa4>
   148ac:	ldr	r3, [fp, #-8]
   148b0:	cmp	r3, #0
   148b4:	blt	148c0 <__assert_fail@plt+0x2fa4>
   148b8:	ldr	r0, [fp, #-8]
   148bc:	bl	118d4 <close@plt>
   148c0:	ldr	r3, [fp, #-16]
   148c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   148c8:	str	r2, [r3, #32]
   148cc:	nop			; (mov r0, r0)
   148d0:	sub	sp, fp, #4
   148d4:	pop	{fp, pc}
   148d8:	push	{fp, lr}
   148dc:	add	fp, sp, #4
   148e0:	sub	sp, sp, #16
   148e4:	str	r0, [fp, #-16]
   148e8:	ldr	r3, [fp, #-16]
   148ec:	ldr	r3, [r3, #48]	; 0x30
   148f0:	and	r3, r3, #4
   148f4:	cmp	r3, #0
   148f8:	bne	14988 <__assert_fail@plt+0x306c>
   148fc:	ldr	r3, [fp, #-16]
   14900:	ldr	r3, [r3, #48]	; 0x30
   14904:	and	r3, r3, #512	; 0x200
   14908:	cmp	r3, #0
   1490c:	beq	14948 <__assert_fail@plt+0x302c>
   14910:	ldr	r3, [fp, #-16]
   14914:	ldr	r3, [r3, #48]	; 0x30
   14918:	and	r3, r3, #512	; 0x200
   1491c:	cmp	r3, #0
   14920:	bne	14930 <__assert_fail@plt+0x3014>
   14924:	ldr	r3, [fp, #-16]
   14928:	ldr	r3, [r3, #28]
   1492c:	b	14934 <__assert_fail@plt+0x3018>
   14930:	mvn	r3, #99	; 0x63
   14934:	mov	r2, #1
   14938:	mov	r1, r3
   1493c:	ldr	r0, [fp, #-16]
   14940:	bl	14814 <__assert_fail@plt+0x2ef8>
   14944:	b	14988 <__assert_fail@plt+0x306c>
   14948:	ldr	r3, [fp, #-16]
   1494c:	ldr	r3, [r3, #48]	; 0x30
   14950:	and	r3, r3, #512	; 0x200
   14954:	cmp	r3, #0
   14958:	bne	14968 <__assert_fail@plt+0x304c>
   1495c:	ldr	r3, [fp, #-16]
   14960:	ldr	r3, [r3, #28]
   14964:	b	1496c <__assert_fail@plt+0x3050>
   14968:	mvn	r3, #99	; 0x63
   1496c:	mov	r0, r3
   14970:	bl	11844 <fchdir@plt>
   14974:	mov	r3, r0
   14978:	cmp	r3, #0
   1497c:	beq	14988 <__assert_fail@plt+0x306c>
   14980:	mov	r3, #1
   14984:	b	1498c <__assert_fail@plt+0x3070>
   14988:	mov	r3, #0
   1498c:	str	r3, [fp, #-8]
   14990:	ldr	r3, [fp, #-16]
   14994:	add	r3, r3, #60	; 0x3c
   14998:	mov	r0, r3
   1499c:	bl	14758 <__assert_fail@plt+0x2e3c>
   149a0:	ldr	r3, [fp, #-8]
   149a4:	mov	r0, r3
   149a8:	sub	sp, fp, #4
   149ac:	pop	{fp, pc}
   149b0:	push	{fp, lr}
   149b4:	add	fp, sp, #4
   149b8:	sub	sp, sp, #16
   149bc:	str	r0, [fp, #-16]
   149c0:	str	r1, [fp, #-20]	; 0xffffffec
   149c4:	ldr	r3, [fp, #-16]
   149c8:	ldr	r3, [r3, #48]	; 0x30
   149cc:	and	r3, r3, #16
   149d0:	cmp	r3, #0
   149d4:	beq	149e0 <__assert_fail@plt+0x30c4>
   149d8:	ldr	r3, [pc, #96]	; 14a40 <__assert_fail@plt+0x3124>
   149dc:	b	149e4 <__assert_fail@plt+0x30c8>
   149e0:	ldr	r3, [pc, #92]	; 14a44 <__assert_fail@plt+0x3128>
   149e4:	str	r3, [fp, #-8]
   149e8:	ldr	r3, [fp, #-16]
   149ec:	ldr	r3, [r3, #48]	; 0x30
   149f0:	and	r3, r3, #512	; 0x200
   149f4:	cmp	r3, #0
   149f8:	beq	14a1c <__assert_fail@plt+0x3100>
   149fc:	ldr	r3, [fp, #-16]
   14a00:	ldr	r3, [r3, #32]
   14a04:	ldr	r2, [fp, #-8]
   14a08:	ldr	r1, [fp, #-20]	; 0xffffffec
   14a0c:	mov	r0, r3
   14a10:	bl	19e78 <lchmod@@Base+0xad4>
   14a14:	mov	r3, r0
   14a18:	b	14a2c <__assert_fail@plt+0x3110>
   14a1c:	ldr	r1, [fp, #-8]
   14a20:	ldr	r0, [fp, #-20]	; 0xffffffec
   14a24:	bl	1f6b8 <lchmod@@Base+0x6314>
   14a28:	mov	r3, r0
   14a2c:	str	r3, [fp, #-12]
   14a30:	ldr	r3, [fp, #-12]
   14a34:	mov	r0, r3
   14a38:	sub	sp, fp, #4
   14a3c:	pop	{fp, pc}
   14a40:	andeq	ip, r8, r0, lsl #18
   14a44:	andeq	r4, r8, r0, lsl #18
   14a48:	push	{r4, r5, r6, r7, r8, fp, lr}
   14a4c:	add	fp, sp, #24
   14a50:	sub	sp, sp, #36	; 0x24
   14a54:	str	r0, [fp, #-56]	; 0xffffffc8
   14a58:	mov	r7, r1
   14a5c:	str	r2, [fp, #-60]	; 0xffffffc4
   14a60:	mov	r3, #0
   14a64:	str	r3, [fp, #-32]	; 0xffffffe0
   14a68:	mov	r3, #0
   14a6c:	str	r3, [fp, #-36]	; 0xffffffdc
   14a70:	bic	r3, r7, #4080	; 0xff0
   14a74:	bic	r3, r3, #15
   14a78:	cmp	r3, #0
   14a7c:	beq	14a98 <__assert_fail@plt+0x317c>
   14a80:	bl	11778 <__errno_location@plt>
   14a84:	mov	r2, r0
   14a88:	mov	r3, #22
   14a8c:	str	r3, [r2]
   14a90:	mov	r3, #0
   14a94:	b	14eac <__assert_fail@plt+0x3590>
   14a98:	and	r3, r7, #4
   14a9c:	cmp	r3, #0
   14aa0:	beq	14ac8 <__assert_fail@plt+0x31ac>
   14aa4:	and	r3, r7, #512	; 0x200
   14aa8:	cmp	r3, #0
   14aac:	beq	14ac8 <__assert_fail@plt+0x31ac>
   14ab0:	bl	11778 <__errno_location@plt>
   14ab4:	mov	r2, r0
   14ab8:	mov	r3, #22
   14abc:	str	r3, [r2]
   14ac0:	mov	r3, #0
   14ac4:	b	14eac <__assert_fail@plt+0x3590>
   14ac8:	and	r3, r7, #18
   14acc:	cmp	r3, #0
   14ad0:	bne	14aec <__assert_fail@plt+0x31d0>
   14ad4:	bl	11778 <__errno_location@plt>
   14ad8:	mov	r2, r0
   14adc:	mov	r3, #22
   14ae0:	str	r3, [r2]
   14ae4:	mov	r3, #0
   14ae8:	b	14eac <__assert_fail@plt+0x3590>
   14aec:	mov	r1, #96	; 0x60
   14af0:	mov	r0, #1
   14af4:	bl	1e8bc <lchmod@@Base+0x5518>
   14af8:	mov	r3, r0
   14afc:	mov	r4, r3
   14b00:	cmp	r4, #0
   14b04:	bne	14b10 <__assert_fail@plt+0x31f4>
   14b08:	mov	r3, #0
   14b0c:	b	14eac <__assert_fail@plt+0x3590>
   14b10:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14b14:	str	r3, [r4, #44]	; 0x2c
   14b18:	str	r7, [r4, #48]	; 0x30
   14b1c:	ldr	r3, [r4, #48]	; 0x30
   14b20:	and	r3, r3, #2
   14b24:	cmp	r3, #0
   14b28:	beq	14b44 <__assert_fail@plt+0x3228>
   14b2c:	ldr	r3, [r4, #48]	; 0x30
   14b30:	orr	r3, r3, #4
   14b34:	str	r3, [r4, #48]	; 0x30
   14b38:	ldr	r3, [r4, #48]	; 0x30
   14b3c:	bic	r3, r3, #512	; 0x200
   14b40:	str	r3, [r4, #48]	; 0x30
   14b44:	mvn	r3, #99	; 0x63
   14b48:	str	r3, [r4, #32]
   14b4c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14b50:	bl	171bc <__assert_fail@plt+0x58a0>
   14b54:	str	r0, [fp, #-44]	; 0xffffffd4
   14b58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14b5c:	cmp	r3, #4096	; 0x1000
   14b60:	movcs	r3, r3
   14b64:	movcc	r3, #4096	; 0x1000
   14b68:	mov	r1, r3
   14b6c:	mov	r0, r4
   14b70:	bl	16f94 <__assert_fail@plt+0x5678>
   14b74:	mov	r3, r0
   14b78:	eor	r3, r3, #1
   14b7c:	uxtb	r3, r3
   14b80:	cmp	r3, #0
   14b84:	bne	14e9c <__assert_fail@plt+0x3580>
   14b88:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14b8c:	ldr	r3, [r3]
   14b90:	cmp	r3, #0
   14b94:	beq	14bc4 <__assert_fail@plt+0x32a8>
   14b98:	mov	r2, #0
   14b9c:	ldr	r1, [pc, #788]	; 14eb8 <__assert_fail@plt+0x359c>
   14ba0:	mov	r0, r4
   14ba4:	bl	16e90 <__assert_fail@plt+0x5574>
   14ba8:	str	r0, [fp, #-32]	; 0xffffffe0
   14bac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14bb0:	cmp	r3, #0
   14bb4:	beq	14e88 <__assert_fail@plt+0x356c>
   14bb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14bbc:	mvn	r2, #0
   14bc0:	str	r2, [r3, #48]	; 0x30
   14bc4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14bc8:	cmp	r3, #0
   14bcc:	beq	14be0 <__assert_fail@plt+0x32c4>
   14bd0:	ldr	r3, [r4, #48]	; 0x30
   14bd4:	and	r3, r3, #1024	; 0x400
   14bd8:	cmp	r3, #0
   14bdc:	beq	14be8 <__assert_fail@plt+0x32cc>
   14be0:	mov	r3, #1
   14be4:	b	14bec <__assert_fail@plt+0x32d0>
   14be8:	mov	r3, #0
   14bec:	strb	r3, [fp, #-45]	; 0xffffffd3
   14bf0:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14bf4:	and	r3, r3, #1
   14bf8:	strb	r3, [fp, #-45]	; 0xffffffd3
   14bfc:	mov	r6, #0
   14c00:	mov	r8, #0
   14c04:	b	14d64 <__assert_fail@plt+0x3448>
   14c08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14c0c:	ldr	r3, [r3]
   14c10:	mov	r0, r3
   14c14:	bl	11730 <strlen@plt>
   14c18:	str	r0, [fp, #-40]	; 0xffffffd8
   14c1c:	and	r3, r7, #2048	; 0x800
   14c20:	cmp	r3, #0
   14c24:	bne	14c94 <__assert_fail@plt+0x3378>
   14c28:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14c2c:	ldr	r3, [r3]
   14c30:	str	r3, [fp, #-52]	; 0xffffffcc
   14c34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14c38:	cmp	r3, #2
   14c3c:	bls	14c94 <__assert_fail@plt+0x3378>
   14c40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14c44:	sub	r3, r3, #1
   14c48:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14c4c:	add	r3, r2, r3
   14c50:	ldrb	r3, [r3]
   14c54:	cmp	r3, #47	; 0x2f
   14c58:	bne	14c94 <__assert_fail@plt+0x3378>
   14c5c:	b	14c6c <__assert_fail@plt+0x3350>
   14c60:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14c64:	sub	r3, r3, #1
   14c68:	str	r3, [fp, #-40]	; 0xffffffd8
   14c6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14c70:	cmp	r3, #1
   14c74:	bls	14c94 <__assert_fail@plt+0x3378>
   14c78:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14c7c:	sub	r3, r3, #2
   14c80:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14c84:	add	r3, r2, r3
   14c88:	ldrb	r3, [r3]
   14c8c:	cmp	r3, #47	; 0x2f
   14c90:	beq	14c60 <__assert_fail@plt+0x3344>
   14c94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14c98:	ldr	r3, [r3]
   14c9c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14ca0:	mov	r1, r3
   14ca4:	mov	r0, r4
   14ca8:	bl	16e90 <__assert_fail@plt+0x5574>
   14cac:	mov	r5, r0
   14cb0:	cmp	r5, #0
   14cb4:	beq	14e60 <__assert_fail@plt+0x3544>
   14cb8:	mov	r3, #0
   14cbc:	str	r3, [r5, #48]	; 0x30
   14cc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14cc4:	str	r3, [r5, #4]
   14cc8:	add	r3, r5, #168	; 0xa8
   14ccc:	str	r3, [r5, #24]
   14cd0:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14cd4:	cmp	r3, #0
   14cd8:	beq	14cfc <__assert_fail@plt+0x33e0>
   14cdc:	cmp	r6, #0
   14ce0:	beq	14cfc <__assert_fail@plt+0x33e0>
   14ce4:	mov	r3, #11
   14ce8:	strh	r3, [r5, #56]	; 0x38
   14cec:	mov	r1, #1
   14cf0:	mov	r0, r5
   14cf4:	bl	147b4 <__assert_fail@plt+0x2e98>
   14cf8:	b	14d14 <__assert_fail@plt+0x33f8>
   14cfc:	mov	r2, #0
   14d00:	mov	r1, r5
   14d04:	mov	r0, r4
   14d08:	bl	16b18 <__assert_fail@plt+0x51fc>
   14d0c:	mov	r3, r0
   14d10:	strh	r3, [r5, #56]	; 0x38
   14d14:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14d18:	cmp	r3, #0
   14d1c:	beq	14d2c <__assert_fail@plt+0x3410>
   14d20:	str	r6, [r5, #8]
   14d24:	mov	r6, r5
   14d28:	b	14d54 <__assert_fail@plt+0x3438>
   14d2c:	mov	r3, #0
   14d30:	str	r3, [r5, #8]
   14d34:	cmp	r6, #0
   14d38:	bne	14d48 <__assert_fail@plt+0x342c>
   14d3c:	mov	r6, r5
   14d40:	str	r6, [fp, #-36]	; 0xffffffdc
   14d44:	b	14d54 <__assert_fail@plt+0x3438>
   14d48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14d4c:	str	r5, [r3, #8]
   14d50:	str	r5, [fp, #-36]	; 0xffffffdc
   14d54:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14d58:	add	r3, r3, #4
   14d5c:	str	r3, [fp, #-56]	; 0xffffffc8
   14d60:	add	r8, r8, #1
   14d64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14d68:	ldr	r3, [r3]
   14d6c:	cmp	r3, #0
   14d70:	bne	14c08 <__assert_fail@plt+0x32ec>
   14d74:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14d78:	cmp	r3, #0
   14d7c:	beq	14d9c <__assert_fail@plt+0x3480>
   14d80:	cmp	r8, #1
   14d84:	bls	14d9c <__assert_fail@plt+0x3480>
   14d88:	mov	r2, r8
   14d8c:	mov	r1, r6
   14d90:	mov	r0, r4
   14d94:	bl	16d48 <__assert_fail@plt+0x542c>
   14d98:	mov	r6, r0
   14d9c:	mov	r2, #0
   14da0:	ldr	r1, [pc, #272]	; 14eb8 <__assert_fail@plt+0x359c>
   14da4:	mov	r0, r4
   14da8:	bl	16e90 <__assert_fail@plt+0x5574>
   14dac:	mov	r3, r0
   14db0:	str	r3, [r4]
   14db4:	ldr	r3, [r4]
   14db8:	cmp	r3, #0
   14dbc:	beq	14e68 <__assert_fail@plt+0x354c>
   14dc0:	ldr	r3, [r4]
   14dc4:	str	r6, [r3, #8]
   14dc8:	ldr	r3, [r4]
   14dcc:	mov	r2, #9
   14dd0:	strh	r2, [r3, #56]	; 0x38
   14dd4:	ldr	r3, [r4]
   14dd8:	mov	r2, #1
   14ddc:	str	r2, [r3, #48]	; 0x30
   14de0:	mov	r0, r4
   14de4:	bl	143a0 <__assert_fail@plt+0x2a84>
   14de8:	mov	r3, r0
   14dec:	eor	r3, r3, #1
   14df0:	uxtb	r3, r3
   14df4:	cmp	r3, #0
   14df8:	bne	14e70 <__assert_fail@plt+0x3554>
   14dfc:	ldr	r3, [r4, #48]	; 0x30
   14e00:	and	r3, r3, #4
   14e04:	cmp	r3, #0
   14e08:	bne	14e48 <__assert_fail@plt+0x352c>
   14e0c:	ldr	r3, [r4, #48]	; 0x30
   14e10:	and	r3, r3, #512	; 0x200
   14e14:	cmp	r3, #0
   14e18:	bne	14e48 <__assert_fail@plt+0x352c>
   14e1c:	ldr	r1, [pc, #152]	; 14ebc <__assert_fail@plt+0x35a0>
   14e20:	mov	r0, r4
   14e24:	bl	149b0 <__assert_fail@plt+0x3094>
   14e28:	mov	r3, r0
   14e2c:	str	r3, [r4, #28]
   14e30:	ldr	r3, [r4, #28]
   14e34:	cmp	r3, #0
   14e38:	bge	14e48 <__assert_fail@plt+0x352c>
   14e3c:	ldr	r3, [r4, #48]	; 0x30
   14e40:	orr	r3, r3, #4
   14e44:	str	r3, [r4, #48]	; 0x30
   14e48:	add	r3, r4, #60	; 0x3c
   14e4c:	mvn	r1, #0
   14e50:	mov	r0, r3
   14e54:	bl	19190 <__assert_fail@plt+0x7874>
   14e58:	mov	r3, r4
   14e5c:	b	14eac <__assert_fail@plt+0x3590>
   14e60:	nop			; (mov r0, r0)
   14e64:	b	14e74 <__assert_fail@plt+0x3558>
   14e68:	nop			; (mov r0, r0)
   14e6c:	b	14e74 <__assert_fail@plt+0x3558>
   14e70:	nop			; (mov r0, r0)
   14e74:	mov	r0, r6
   14e78:	bl	16f4c <__assert_fail@plt+0x5630>
   14e7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14e80:	bl	14250 <__assert_fail@plt+0x2934>
   14e84:	b	14e8c <__assert_fail@plt+0x3570>
   14e88:	nop			; (mov r0, r0)
   14e8c:	ldr	r3, [r4, #24]
   14e90:	mov	r0, r3
   14e94:	bl	14250 <__assert_fail@plt+0x2934>
   14e98:	b	14ea0 <__assert_fail@plt+0x3584>
   14e9c:	nop			; (mov r0, r0)
   14ea0:	mov	r0, r4
   14ea4:	bl	14250 <__assert_fail@plt+0x2934>
   14ea8:	mov	r3, #0
   14eac:	mov	r0, r3
   14eb0:	sub	sp, fp, #24
   14eb4:	pop	{r4, r5, r6, r7, r8, fp, pc}
   14eb8:	andeq	r1, r2, r8, ror #6
   14ebc:	andeq	r1, r2, ip, ror #6
   14ec0:	push	{r4, r5, r6, fp, lr}
   14ec4:	add	fp, sp, #16
   14ec8:	sub	sp, sp, #12
   14ecc:	str	r0, [fp, #-24]	; 0xffffffe8
   14ed0:	mov	r4, r1
   14ed4:	ldr	r3, [r4, #52]	; 0x34
   14ed8:	str	r3, [r4, #40]	; 0x28
   14edc:	ldr	r6, [r4, #40]	; 0x28
   14ee0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ee4:	ldr	r3, [r3, #24]
   14ee8:	add	r1, r4, #168	; 0xa8
   14eec:	add	r2, r6, #1
   14ef0:	mov	r0, r3
   14ef4:	bl	11550 <memmove@plt>
   14ef8:	add	r3, r4, #168	; 0xa8
   14efc:	mov	r1, #47	; 0x2f
   14f00:	mov	r0, r3
   14f04:	bl	117f0 <strrchr@plt>
   14f08:	mov	r5, r0
   14f0c:	cmp	r5, #0
   14f10:	beq	14f58 <__assert_fail@plt+0x363c>
   14f14:	add	r3, r4, #168	; 0xa8
   14f18:	cmp	r3, r5
   14f1c:	bne	14f30 <__assert_fail@plt+0x3614>
   14f20:	add	r3, r5, #1
   14f24:	ldrb	r3, [r3]
   14f28:	cmp	r3, #0
   14f2c:	beq	14f58 <__assert_fail@plt+0x363c>
   14f30:	add	r5, r5, #1
   14f34:	mov	r0, r5
   14f38:	bl	11730 <strlen@plt>
   14f3c:	mov	r6, r0
   14f40:	add	r3, r4, #168	; 0xa8
   14f44:	add	r2, r6, #1
   14f48:	mov	r1, r5
   14f4c:	mov	r0, r3
   14f50:	bl	11550 <memmove@plt>
   14f54:	str	r6, [r4, #52]	; 0x34
   14f58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14f5c:	ldr	r3, [r3, #24]
   14f60:	str	r3, [r4, #28]
   14f64:	ldr	r3, [r4, #28]
   14f68:	str	r3, [r4, #24]
   14f6c:	nop			; (mov r0, r0)
   14f70:	sub	sp, fp, #16
   14f74:	pop	{r4, r5, r6, fp, pc}
   14f78:	push	{r4, r5, fp, lr}
   14f7c:	add	fp, sp, #12
   14f80:	sub	sp, sp, #16
   14f84:	str	r0, [fp, #-24]	; 0xffffffe8
   14f88:	mov	r3, #0
   14f8c:	str	r3, [fp, #-16]
   14f90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14f94:	ldr	r3, [r3]
   14f98:	cmp	r3, #0
   14f9c:	beq	14fe8 <__assert_fail@plt+0x36cc>
   14fa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14fa4:	ldr	r4, [r3]
   14fa8:	b	14fd4 <__assert_fail@plt+0x36b8>
   14fac:	mov	r5, r4
   14fb0:	ldr	r3, [r4, #8]
   14fb4:	cmp	r3, #0
   14fb8:	beq	14fc4 <__assert_fail@plt+0x36a8>
   14fbc:	ldr	r3, [r4, #8]
   14fc0:	b	14fc8 <__assert_fail@plt+0x36ac>
   14fc4:	ldr	r3, [r4, #4]
   14fc8:	mov	r4, r3
   14fcc:	mov	r0, r5
   14fd0:	bl	14250 <__assert_fail@plt+0x2934>
   14fd4:	ldr	r3, [r4, #48]	; 0x30
   14fd8:	cmp	r3, #0
   14fdc:	bge	14fac <__assert_fail@plt+0x3690>
   14fe0:	mov	r0, r4
   14fe4:	bl	14250 <__assert_fail@plt+0x2934>
   14fe8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14fec:	ldr	r3, [r3, #4]
   14ff0:	cmp	r3, #0
   14ff4:	beq	15008 <__assert_fail@plt+0x36ec>
   14ff8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ffc:	ldr	r3, [r3, #4]
   15000:	mov	r0, r3
   15004:	bl	16f4c <__assert_fail@plt+0x5630>
   15008:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1500c:	ldr	r3, [r3, #8]
   15010:	mov	r0, r3
   15014:	bl	14250 <__assert_fail@plt+0x2934>
   15018:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1501c:	ldr	r3, [r3, #24]
   15020:	mov	r0, r3
   15024:	bl	14250 <__assert_fail@plt+0x2934>
   15028:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1502c:	ldr	r3, [r3, #48]	; 0x30
   15030:	and	r3, r3, #512	; 0x200
   15034:	cmp	r3, #0
   15038:	beq	1507c <__assert_fail@plt+0x3760>
   1503c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15040:	ldr	r3, [r3, #32]
   15044:	cmp	r3, #0
   15048:	blt	150f4 <__assert_fail@plt+0x37d8>
   1504c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15050:	ldr	r3, [r3, #32]
   15054:	mov	r0, r3
   15058:	bl	118d4 <close@plt>
   1505c:	mov	r3, r0
   15060:	cmp	r3, #0
   15064:	beq	150f4 <__assert_fail@plt+0x37d8>
   15068:	bl	11778 <__errno_location@plt>
   1506c:	mov	r3, r0
   15070:	ldr	r3, [r3]
   15074:	str	r3, [fp, #-16]
   15078:	b	150f4 <__assert_fail@plt+0x37d8>
   1507c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15080:	ldr	r3, [r3, #48]	; 0x30
   15084:	and	r3, r3, #4
   15088:	cmp	r3, #0
   1508c:	bne	150f4 <__assert_fail@plt+0x37d8>
   15090:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15094:	ldr	r3, [r3, #28]
   15098:	mov	r0, r3
   1509c:	bl	11844 <fchdir@plt>
   150a0:	mov	r3, r0
   150a4:	cmp	r3, #0
   150a8:	beq	150bc <__assert_fail@plt+0x37a0>
   150ac:	bl	11778 <__errno_location@plt>
   150b0:	mov	r3, r0
   150b4:	ldr	r3, [r3]
   150b8:	str	r3, [fp, #-16]
   150bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   150c0:	ldr	r3, [r3, #28]
   150c4:	mov	r0, r3
   150c8:	bl	118d4 <close@plt>
   150cc:	mov	r3, r0
   150d0:	cmp	r3, #0
   150d4:	beq	150f4 <__assert_fail@plt+0x37d8>
   150d8:	ldr	r3, [fp, #-16]
   150dc:	cmp	r3, #0
   150e0:	bne	150f4 <__assert_fail@plt+0x37d8>
   150e4:	bl	11778 <__errno_location@plt>
   150e8:	mov	r3, r0
   150ec:	ldr	r3, [r3]
   150f0:	str	r3, [fp, #-16]
   150f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   150f8:	add	r3, r3, #60	; 0x3c
   150fc:	mov	r0, r3
   15100:	bl	14758 <__assert_fail@plt+0x2e3c>
   15104:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15108:	ldr	r3, [r3, #52]	; 0x34
   1510c:	cmp	r3, #0
   15110:	beq	15124 <__assert_fail@plt+0x3808>
   15114:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15118:	ldr	r3, [r3, #52]	; 0x34
   1511c:	mov	r0, r3
   15120:	bl	18364 <__assert_fail@plt+0x6a48>
   15124:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15128:	bl	146ec <__assert_fail@plt+0x2dd0>
   1512c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15130:	bl	14250 <__assert_fail@plt+0x2934>
   15134:	ldr	r3, [fp, #-16]
   15138:	cmp	r3, #0
   1513c:	beq	15158 <__assert_fail@plt+0x383c>
   15140:	bl	11778 <__errno_location@plt>
   15144:	mov	r2, r0
   15148:	ldr	r3, [fp, #-16]
   1514c:	str	r3, [r2]
   15150:	mvn	r3, #0
   15154:	b	1515c <__assert_fail@plt+0x3840>
   15158:	mov	r3, #0
   1515c:	mov	r0, r3
   15160:	sub	sp, fp, #12
   15164:	pop	{r4, r5, fp, pc}
   15168:	push	{fp, lr}
   1516c:	add	fp, sp, #4
   15170:	sub	sp, sp, #24
   15174:	str	r0, [fp, #-24]	; 0xffffffe8
   15178:	str	r1, [fp, #-28]	; 0xffffffe4
   1517c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15180:	str	r3, [fp, #-8]
   15184:	ldr	r3, [fp, #-8]
   15188:	ldrd	r2, [r3]
   1518c:	strd	r2, [fp, #-20]	; 0xffffffec
   15190:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15194:	mov	r2, r3
   15198:	mov	r3, #0
   1519c:	ldrd	r0, [fp, #-20]	; 0xffffffec
   151a0:	bl	207a8 <lchmod@@Base+0x7404>
   151a4:	mov	r3, r2
   151a8:	mov	r0, r3
   151ac:	sub	sp, fp, #4
   151b0:	pop	{fp, pc}
   151b4:	push	{fp}		; (str fp, [sp, #-4]!)
   151b8:	add	fp, sp, #0
   151bc:	sub	sp, sp, #20
   151c0:	str	r0, [fp, #-16]
   151c4:	str	r1, [fp, #-20]	; 0xffffffec
   151c8:	ldr	r3, [fp, #-16]
   151cc:	str	r3, [fp, #-8]
   151d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   151d4:	str	r3, [fp, #-12]
   151d8:	ldr	r3, [fp, #-8]
   151dc:	ldrd	r0, [r3]
   151e0:	ldr	r3, [fp, #-12]
   151e4:	ldrd	r2, [r3]
   151e8:	cmp	r1, r3
   151ec:	cmpeq	r0, r2
   151f0:	moveq	r3, #1
   151f4:	movne	r3, #0
   151f8:	uxtb	r3, r3
   151fc:	mov	r0, r3
   15200:	add	sp, fp, #0
   15204:	pop	{fp}		; (ldr fp, [sp], #4)
   15208:	bx	lr
   1520c:	push	{fp, lr}
   15210:	add	fp, sp, #4
   15214:	sub	sp, sp, #136	; 0x88
   15218:	str	r0, [fp, #-128]	; 0xffffff80
   1521c:	str	r1, [fp, #-132]	; 0xffffff7c
   15220:	ldr	r3, [fp, #-128]	; 0xffffff80
   15224:	ldr	r3, [r3, #44]	; 0x2c
   15228:	str	r3, [fp, #-12]
   1522c:	ldr	r3, [fp, #-12]
   15230:	ldr	r3, [r3, #52]	; 0x34
   15234:	str	r3, [fp, #-8]
   15238:	ldr	r3, [fp, #-12]
   1523c:	ldr	r3, [r3, #48]	; 0x30
   15240:	and	r3, r3, #512	; 0x200
   15244:	cmp	r3, #0
   15248:	bne	15254 <__assert_fail@plt+0x3938>
   1524c:	mov	r3, #0
   15250:	b	1538c <__assert_fail@plt+0x3a70>
   15254:	ldr	r3, [fp, #-8]
   15258:	cmp	r3, #0
   1525c:	bne	15298 <__assert_fail@plt+0x397c>
   15260:	ldr	r3, [pc, #304]	; 15398 <__assert_fail@plt+0x3a7c>
   15264:	str	r3, [sp]
   15268:	ldr	r3, [pc, #300]	; 1539c <__assert_fail@plt+0x3a80>
   1526c:	ldr	r2, [pc, #300]	; 153a0 <__assert_fail@plt+0x3a84>
   15270:	mov	r1, #0
   15274:	mov	r0, #13
   15278:	bl	18088 <__assert_fail@plt+0x676c>
   1527c:	mov	r3, r0
   15280:	mov	r2, r3
   15284:	ldr	r3, [fp, #-12]
   15288:	str	r2, [r3, #52]	; 0x34
   1528c:	ldr	r3, [fp, #-12]
   15290:	ldr	r3, [r3, #52]	; 0x34
   15294:	str	r3, [fp, #-8]
   15298:	ldr	r3, [fp, #-8]
   1529c:	cmp	r3, #0
   152a0:	beq	152dc <__assert_fail@plt+0x39c0>
   152a4:	ldr	r3, [fp, #-128]	; 0xffffff80
   152a8:	ldrd	r2, [r3, #64]	; 0x40
   152ac:	strd	r2, [fp, #-124]	; 0xffffff84
   152b0:	sub	r3, fp, #124	; 0x7c
   152b4:	mov	r1, r3
   152b8:	ldr	r0, [fp, #-8]
   152bc:	bl	1783c <__assert_fail@plt+0x5f20>
   152c0:	str	r0, [fp, #-16]
   152c4:	ldr	r3, [fp, #-16]
   152c8:	cmp	r3, #0
   152cc:	beq	152dc <__assert_fail@plt+0x39c0>
   152d0:	ldr	r3, [fp, #-16]
   152d4:	ldr	r3, [r3, #8]
   152d8:	b	1538c <__assert_fail@plt+0x3a70>
   152dc:	ldr	r3, [fp, #-132]	; 0xffffff7c
   152e0:	cmp	r3, #0
   152e4:	blt	15304 <__assert_fail@plt+0x39e8>
   152e8:	sub	r3, fp, #108	; 0x6c
   152ec:	mov	r1, r3
   152f0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   152f4:	bl	114c0 <fstatfs64@plt>
   152f8:	mov	r3, r0
   152fc:	cmp	r3, #0
   15300:	beq	1530c <__assert_fail@plt+0x39f0>
   15304:	mov	r3, #0
   15308:	b	1538c <__assert_fail@plt+0x3a70>
   1530c:	ldr	r3, [fp, #-8]
   15310:	cmp	r3, #0
   15314:	beq	15388 <__assert_fail@plt+0x3a6c>
   15318:	mov	r0, #16
   1531c:	bl	1e980 <lchmod@@Base+0x55dc>
   15320:	mov	r3, r0
   15324:	str	r3, [fp, #-20]	; 0xffffffec
   15328:	ldr	r3, [fp, #-20]	; 0xffffffec
   1532c:	cmp	r3, #0
   15330:	beq	15388 <__assert_fail@plt+0x3a6c>
   15334:	ldr	r3, [fp, #-128]	; 0xffffff80
   15338:	ldrd	r2, [r3, #64]	; 0x40
   1533c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15340:	strd	r2, [r1]
   15344:	ldr	r2, [fp, #-108]	; 0xffffff94
   15348:	ldr	r3, [fp, #-20]	; 0xffffffec
   1534c:	str	r2, [r3, #8]
   15350:	ldr	r1, [fp, #-20]	; 0xffffffec
   15354:	ldr	r0, [fp, #-8]
   15358:	bl	18dd0 <__assert_fail@plt+0x74b4>
   1535c:	str	r0, [fp, #-16]
   15360:	ldr	r3, [fp, #-16]
   15364:	cmp	r3, #0
   15368:	beq	15380 <__assert_fail@plt+0x3a64>
   1536c:	ldr	r2, [fp, #-16]
   15370:	ldr	r3, [fp, #-20]	; 0xffffffec
   15374:	cmp	r2, r3
   15378:	beq	15388 <__assert_fail@plt+0x3a6c>
   1537c:	bl	118c8 <abort@plt>
   15380:	ldr	r0, [fp, #-20]	; 0xffffffec
   15384:	bl	14250 <__assert_fail@plt+0x2934>
   15388:	ldr	r3, [fp, #-108]	; 0xffffff94
   1538c:	mov	r0, r3
   15390:	sub	sp, fp, #4
   15394:	pop	{fp, pc}
   15398:	andeq	r4, r1, r0, asr r2
   1539c:			; <UNDEFINED> instruction: 0x000151b4
   153a0:	andeq	r5, r1, r8, ror #2
   153a4:	push	{fp, lr}
   153a8:	add	fp, sp, #4
   153ac:	sub	sp, sp, #8
   153b0:	str	r0, [fp, #-8]
   153b4:	str	r1, [fp, #-12]
   153b8:	ldr	r1, [fp, #-12]
   153bc:	ldr	r0, [fp, #-8]
   153c0:	bl	1520c <__assert_fail@plt+0x38f0>
   153c4:	mov	r3, r0
   153c8:	ldr	r2, [pc, #52]	; 15404 <__assert_fail@plt+0x3ae8>
   153cc:	cmp	r3, r2
   153d0:	beq	153ec <__assert_fail@plt+0x3ad0>
   153d4:	ldr	r2, [pc, #44]	; 15408 <__assert_fail@plt+0x3aec>
   153d8:	cmp	r3, r2
   153dc:	beq	153ec <__assert_fail@plt+0x3ad0>
   153e0:	ldr	r2, [pc, #36]	; 1540c <__assert_fail@plt+0x3af0>
   153e4:	cmp	r3, r2
   153e8:	bne	153f4 <__assert_fail@plt+0x3ad8>
   153ec:	mov	r3, #0
   153f0:	b	153f8 <__assert_fail@plt+0x3adc>
   153f4:	mov	r3, #1
   153f8:	mov	r0, r3
   153fc:	sub	sp, fp, #4
   15400:	pop	{fp, pc}
   15404:	andeq	r6, r0, r9, ror #18
   15408:			; <UNDEFINED> instruction: 0x01021994
   1540c:			; <UNDEFINED> instruction: 0xff534d42
   15410:	push	{fp, lr}
   15414:	add	fp, sp, #4
   15418:	sub	sp, sp, #8
   1541c:	str	r0, [fp, #-8]
   15420:	str	r1, [fp, #-12]
   15424:	ldr	r1, [fp, #-12]
   15428:	ldr	r0, [fp, #-8]
   1542c:	bl	1520c <__assert_fail@plt+0x38f0>
   15430:	mov	r3, r0
   15434:	ldr	r2, [pc, #88]	; 15494 <__assert_fail@plt+0x3b78>
   15438:	cmp	r3, r2
   1543c:	beq	1547c <__assert_fail@plt+0x3b60>
   15440:	ldr	r2, [pc, #76]	; 15494 <__assert_fail@plt+0x3b78>
   15444:	cmp	r3, r2
   15448:	bgt	15464 <__assert_fail@plt+0x3b48>
   1544c:	ldr	r2, [pc, #68]	; 15498 <__assert_fail@plt+0x3b7c>
   15450:	cmp	r3, r2
   15454:	beq	1547c <__assert_fail@plt+0x3b60>
   15458:	cmp	r3, #0
   1545c:	beq	1547c <__assert_fail@plt+0x3b60>
   15460:	b	15484 <__assert_fail@plt+0x3b68>
   15464:	ldr	r2, [pc, #48]	; 1549c <__assert_fail@plt+0x3b80>
   15468:	cmp	r3, r2
   1546c:	beq	1547c <__assert_fail@plt+0x3b60>
   15470:	ldr	r2, [pc, #40]	; 154a0 <__assert_fail@plt+0x3b84>
   15474:	cmp	r3, r2
   15478:	bne	15484 <__assert_fail@plt+0x3b68>
   1547c:	mov	r3, #0
   15480:	b	15488 <__assert_fail@plt+0x3b6c>
   15484:	mov	r3, #1
   15488:	mov	r0, r3
   1548c:	sub	sp, fp, #4
   15490:	pop	{fp, pc}
   15494:	andeq	r6, r0, r9, ror #18
   15498:			; <UNDEFINED> instruction: 0xff534d42
   1549c:	andeq	r9, r0, r0, lsr #31
   154a0:	movtpl	r4, #24911	; 0x614f
   154a4:	push	{r4, r5, r6, r7, fp, lr}
   154a8:	add	fp, sp, #20
   154ac:	mov	r5, r0
   154b0:	ldr	r3, [r5]
   154b4:	cmp	r3, #0
   154b8:	beq	154cc <__assert_fail@plt+0x3bb0>
   154bc:	ldr	r3, [r5, #48]	; 0x30
   154c0:	and	r3, r3, #8192	; 0x2000
   154c4:	cmp	r3, #0
   154c8:	beq	154d4 <__assert_fail@plt+0x3bb8>
   154cc:	mov	r3, #0
   154d0:	b	15c08 <__assert_fail@plt+0x42ec>
   154d4:	ldr	r4, [r5]
   154d8:	ldrh	r6, [r4, #60]	; 0x3c
   154dc:	mov	r3, #3
   154e0:	strh	r3, [r4, #60]	; 0x3c
   154e4:	cmp	r6, #1
   154e8:	bne	1550c <__assert_fail@plt+0x3bf0>
   154ec:	mov	r2, #0
   154f0:	mov	r1, r4
   154f4:	mov	r0, r5
   154f8:	bl	16b18 <__assert_fail@plt+0x51fc>
   154fc:	mov	r3, r0
   15500:	strh	r3, [r4, #56]	; 0x38
   15504:	mov	r3, r4
   15508:	b	15c08 <__assert_fail@plt+0x42ec>
   1550c:	cmp	r6, #2
   15510:	bne	155b0 <__assert_fail@plt+0x3c94>
   15514:	ldrh	r3, [r4, #56]	; 0x38
   15518:	cmp	r3, #12
   1551c:	beq	1552c <__assert_fail@plt+0x3c10>
   15520:	ldrh	r3, [r4, #56]	; 0x38
   15524:	cmp	r3, #13
   15528:	bne	155b0 <__assert_fail@plt+0x3c94>
   1552c:	mov	r2, #1
   15530:	mov	r1, r4
   15534:	mov	r0, r5
   15538:	bl	16b18 <__assert_fail@plt+0x51fc>
   1553c:	mov	r3, r0
   15540:	strh	r3, [r4, #56]	; 0x38
   15544:	ldrh	r3, [r4, #56]	; 0x38
   15548:	cmp	r3, #1
   1554c:	bne	15960 <__assert_fail@plt+0x4044>
   15550:	ldr	r3, [r5, #48]	; 0x30
   15554:	and	r3, r3, #4
   15558:	cmp	r3, #0
   1555c:	bne	15960 <__assert_fail@plt+0x4044>
   15560:	ldr	r1, [pc, #1704]	; 15c10 <__assert_fail@plt+0x42f4>
   15564:	mov	r0, r5
   15568:	bl	149b0 <__assert_fail@plt+0x3094>
   1556c:	mov	r3, r0
   15570:	str	r3, [r4, #36]	; 0x24
   15574:	ldr	r3, [r4, #36]	; 0x24
   15578:	cmp	r3, #0
   1557c:	bge	1559c <__assert_fail@plt+0x3c80>
   15580:	bl	11778 <__errno_location@plt>
   15584:	mov	r3, r0
   15588:	ldr	r3, [r3]
   1558c:	str	r3, [r4, #32]
   15590:	mov	r3, #7
   15594:	strh	r3, [r4, #56]	; 0x38
   15598:	b	15960 <__assert_fail@plt+0x4044>
   1559c:	ldrh	r3, [r4, #58]	; 0x3a
   155a0:	orr	r3, r3, #2
   155a4:	uxth	r3, r3
   155a8:	strh	r3, [r4, #58]	; 0x3a
   155ac:	b	15960 <__assert_fail@plt+0x4044>
   155b0:	ldrh	r3, [r4, #56]	; 0x38
   155b4:	cmp	r3, #1
   155b8:	bne	15768 <__assert_fail@plt+0x3e4c>
   155bc:	cmp	r6, #4
   155c0:	beq	155e8 <__assert_fail@plt+0x3ccc>
   155c4:	ldr	r3, [r5, #48]	; 0x30
   155c8:	and	r3, r3, #64	; 0x40
   155cc:	cmp	r3, #0
   155d0:	beq	15640 <__assert_fail@plt+0x3d24>
   155d4:	ldrd	r0, [r4, #64]	; 0x40
   155d8:	ldrd	r2, [r5, #16]
   155dc:	cmp	r1, r3
   155e0:	cmpeq	r0, r2
   155e4:	beq	15640 <__assert_fail@plt+0x3d24>
   155e8:	ldrh	r3, [r4, #58]	; 0x3a
   155ec:	and	r3, r3, #2
   155f0:	cmp	r3, #0
   155f4:	beq	15604 <__assert_fail@plt+0x3ce8>
   155f8:	ldr	r3, [r4, #36]	; 0x24
   155fc:	mov	r0, r3
   15600:	bl	118d4 <close@plt>
   15604:	ldr	r3, [r5, #4]
   15608:	cmp	r3, #0
   1560c:	beq	15624 <__assert_fail@plt+0x3d08>
   15610:	ldr	r3, [r5, #4]
   15614:	mov	r0, r3
   15618:	bl	16f4c <__assert_fail@plt+0x5630>
   1561c:	mov	r3, #0
   15620:	str	r3, [r5, #4]
   15624:	mov	r3, #6
   15628:	strh	r3, [r4, #56]	; 0x38
   1562c:	mov	r1, r4
   15630:	mov	r0, r5
   15634:	bl	145ac <__assert_fail@plt+0x2c90>
   15638:	mov	r3, r4
   1563c:	b	15c08 <__assert_fail@plt+0x42ec>
   15640:	ldr	r3, [r5, #4]
   15644:	cmp	r3, #0
   15648:	beq	1567c <__assert_fail@plt+0x3d60>
   1564c:	ldr	r3, [r5, #48]	; 0x30
   15650:	and	r3, r3, #4096	; 0x1000
   15654:	cmp	r3, #0
   15658:	beq	1567c <__assert_fail@plt+0x3d60>
   1565c:	ldr	r3, [r5, #48]	; 0x30
   15660:	bic	r3, r3, #4096	; 0x1000
   15664:	str	r3, [r5, #48]	; 0x30
   15668:	ldr	r3, [r5, #4]
   1566c:	mov	r0, r3
   15670:	bl	16f4c <__assert_fail@plt+0x5630>
   15674:	mov	r3, #0
   15678:	str	r3, [r5, #4]
   1567c:	ldr	r3, [r5, #4]
   15680:	cmp	r3, #0
   15684:	beq	156ec <__assert_fail@plt+0x3dd0>
   15688:	ldr	r3, [r4, #24]
   1568c:	mvn	r2, #0
   15690:	mov	r1, r4
   15694:	mov	r0, r5
   15698:	bl	17234 <__assert_fail@plt+0x5918>
   1569c:	mov	r3, r0
   156a0:	cmp	r3, #0
   156a4:	beq	15758 <__assert_fail@plt+0x3e3c>
   156a8:	bl	11778 <__errno_location@plt>
   156ac:	mov	r3, r0
   156b0:	ldr	r3, [r3]
   156b4:	str	r3, [r4, #32]
   156b8:	ldrh	r3, [r4, #58]	; 0x3a
   156bc:	orr	r3, r3, #1
   156c0:	uxth	r3, r3
   156c4:	strh	r3, [r4, #58]	; 0x3a
   156c8:	ldr	r4, [r5, #4]
   156cc:	b	156e0 <__assert_fail@plt+0x3dc4>
   156d0:	ldr	r3, [r4, #4]
   156d4:	ldr	r3, [r3, #24]
   156d8:	str	r3, [r4, #24]
   156dc:	ldr	r4, [r4, #8]
   156e0:	cmp	r4, #0
   156e4:	bne	156d0 <__assert_fail@plt+0x3db4>
   156e8:	b	15758 <__assert_fail@plt+0x3e3c>
   156ec:	mov	r1, #3
   156f0:	mov	r0, r5
   156f4:	bl	15fe0 <__assert_fail@plt+0x46c4>
   156f8:	mov	r3, r0
   156fc:	str	r3, [r5, #4]
   15700:	ldr	r3, [r5, #4]
   15704:	cmp	r3, #0
   15708:	bne	15758 <__assert_fail@plt+0x3e3c>
   1570c:	ldr	r3, [r5, #48]	; 0x30
   15710:	and	r3, r3, #8192	; 0x2000
   15714:	cmp	r3, #0
   15718:	beq	15724 <__assert_fail@plt+0x3e08>
   1571c:	mov	r3, #0
   15720:	b	15c08 <__assert_fail@plt+0x42ec>
   15724:	ldr	r3, [r4, #32]
   15728:	cmp	r3, #0
   1572c:	beq	15744 <__assert_fail@plt+0x3e28>
   15730:	ldrh	r3, [r4, #56]	; 0x38
   15734:	cmp	r3, #4
   15738:	beq	15744 <__assert_fail@plt+0x3e28>
   1573c:	mov	r3, #7
   15740:	strh	r3, [r4, #56]	; 0x38
   15744:	mov	r1, r4
   15748:	mov	r0, r5
   1574c:	bl	145ac <__assert_fail@plt+0x2c90>
   15750:	mov	r3, r4
   15754:	b	15c08 <__assert_fail@plt+0x42ec>
   15758:	ldr	r4, [r5, #4]
   1575c:	mov	r3, #0
   15760:	str	r3, [r5, #4]
   15764:	b	158f0 <__assert_fail@plt+0x3fd4>
   15768:	mov	r6, r4
   1576c:	ldr	r3, [r4, #8]
   15770:	cmp	r3, #0
   15774:	bne	157e0 <__assert_fail@plt+0x3ec4>
   15778:	ldr	r3, [r4, #4]
   1577c:	ldr	r3, [r3, #12]
   15780:	cmp	r3, #0
   15784:	beq	157e0 <__assert_fail@plt+0x3ec4>
   15788:	ldr	r4, [r6, #4]
   1578c:	str	r4, [r5]
   15790:	ldr	r2, [r5, #24]
   15794:	ldr	r3, [r4, #40]	; 0x28
   15798:	add	r3, r2, r3
   1579c:	mov	r2, #0
   157a0:	strb	r2, [r3]
   157a4:	mov	r1, #3
   157a8:	mov	r0, r5
   157ac:	bl	15fe0 <__assert_fail@plt+0x46c4>
   157b0:	mov	r4, r0
   157b4:	cmp	r4, #0
   157b8:	bne	157d4 <__assert_fail@plt+0x3eb8>
   157bc:	ldr	r3, [r5, #48]	; 0x30
   157c0:	and	r3, r3, #8192	; 0x2000
   157c4:	cmp	r3, #0
   157c8:	beq	15a14 <__assert_fail@plt+0x40f8>
   157cc:	mov	r3, #0
   157d0:	b	15c08 <__assert_fail@plt+0x42ec>
   157d4:	mov	r0, r6
   157d8:	bl	14250 <__assert_fail@plt+0x2934>
   157dc:	b	158f0 <__assert_fail@plt+0x3fd4>
   157e0:	ldr	r4, [r4, #8]
   157e4:	cmp	r4, #0
   157e8:	beq	15a18 <__assert_fail@plt+0x40fc>
   157ec:	str	r4, [r5]
   157f0:	mov	r0, r6
   157f4:	bl	14250 <__assert_fail@plt+0x2934>
   157f8:	ldr	r3, [r4, #48]	; 0x30
   157fc:	cmp	r3, #0
   15800:	bne	1584c <__assert_fail@plt+0x3f30>
   15804:	mov	r0, r5
   15808:	bl	148d8 <__assert_fail@plt+0x2fbc>
   1580c:	mov	r3, r0
   15810:	cmp	r3, #0
   15814:	beq	1582c <__assert_fail@plt+0x3f10>
   15818:	ldr	r3, [r5, #48]	; 0x30
   1581c:	orr	r3, r3, #8192	; 0x2000
   15820:	str	r3, [r5, #48]	; 0x30
   15824:	mov	r3, #0
   15828:	b	15c08 <__assert_fail@plt+0x42ec>
   1582c:	mov	r0, r5
   15830:	bl	146ec <__assert_fail@plt+0x2dd0>
   15834:	mov	r1, r4
   15838:	mov	r0, r5
   1583c:	bl	14ec0 <__assert_fail@plt+0x35a4>
   15840:	mov	r0, r5
   15844:	bl	143a0 <__assert_fail@plt+0x2a84>
   15848:	b	15964 <__assert_fail@plt+0x4048>
   1584c:	ldrh	r3, [r4, #60]	; 0x3c
   15850:	cmp	r3, #4
   15854:	bne	1585c <__assert_fail@plt+0x3f40>
   15858:	b	15768 <__assert_fail@plt+0x3e4c>
   1585c:	ldrh	r3, [r4, #60]	; 0x3c
   15860:	cmp	r3, #2
   15864:	bne	158f0 <__assert_fail@plt+0x3fd4>
   15868:	mov	r2, #1
   1586c:	mov	r1, r4
   15870:	mov	r0, r5
   15874:	bl	16b18 <__assert_fail@plt+0x51fc>
   15878:	mov	r3, r0
   1587c:	strh	r3, [r4, #56]	; 0x38
   15880:	ldrh	r3, [r4, #56]	; 0x38
   15884:	cmp	r3, #1
   15888:	bne	158e8 <__assert_fail@plt+0x3fcc>
   1588c:	ldr	r3, [r5, #48]	; 0x30
   15890:	and	r3, r3, #4
   15894:	cmp	r3, #0
   15898:	bne	158e8 <__assert_fail@plt+0x3fcc>
   1589c:	ldr	r1, [pc, #876]	; 15c10 <__assert_fail@plt+0x42f4>
   158a0:	mov	r0, r5
   158a4:	bl	149b0 <__assert_fail@plt+0x3094>
   158a8:	mov	r3, r0
   158ac:	str	r3, [r4, #36]	; 0x24
   158b0:	ldr	r3, [r4, #36]	; 0x24
   158b4:	cmp	r3, #0
   158b8:	bge	158d8 <__assert_fail@plt+0x3fbc>
   158bc:	bl	11778 <__errno_location@plt>
   158c0:	mov	r3, r0
   158c4:	ldr	r3, [r3]
   158c8:	str	r3, [r4, #32]
   158cc:	mov	r3, #7
   158d0:	strh	r3, [r4, #56]	; 0x38
   158d4:	b	158e8 <__assert_fail@plt+0x3fcc>
   158d8:	ldrh	r3, [r4, #58]	; 0x3a
   158dc:	orr	r3, r3, #2
   158e0:	uxth	r3, r3
   158e4:	strh	r3, [r4, #58]	; 0x3a
   158e8:	mov	r3, #3
   158ec:	strh	r3, [r4, #60]	; 0x3c
   158f0:	ldr	r2, [r5, #24]
   158f4:	ldr	r3, [r4, #4]
   158f8:	ldr	r1, [r3, #28]
   158fc:	ldr	r3, [r4, #4]
   15900:	ldr	r3, [r3, #40]	; 0x28
   15904:	sub	r3, r3, #1
   15908:	add	r3, r1, r3
   1590c:	ldrb	r3, [r3]
   15910:	cmp	r3, #47	; 0x2f
   15914:	bne	15928 <__assert_fail@plt+0x400c>
   15918:	ldr	r3, [r4, #4]
   1591c:	ldr	r3, [r3, #40]	; 0x28
   15920:	sub	r3, r3, #1
   15924:	b	15930 <__assert_fail@plt+0x4014>
   15928:	ldr	r3, [r4, #4]
   1592c:	ldr	r3, [r3, #40]	; 0x28
   15930:	add	r6, r2, r3
   15934:	mov	r3, r6
   15938:	add	r6, r3, #1
   1593c:	mov	r2, #47	; 0x2f
   15940:	strb	r2, [r3]
   15944:	add	r1, r4, #168	; 0xa8
   15948:	ldr	r3, [r4, #52]	; 0x34
   1594c:	add	r3, r3, #1
   15950:	mov	r2, r3
   15954:	mov	r0, r6
   15958:	bl	11550 <memmove@plt>
   1595c:	b	15964 <__assert_fail@plt+0x4048>
   15960:	nop			; (mov r0, r0)
   15964:	str	r4, [r5]
   15968:	ldrh	r3, [r4, #56]	; 0x38
   1596c:	cmp	r3, #11
   15970:	bne	159b4 <__assert_fail@plt+0x4098>
   15974:	ldrd	r2, [r4, #112]	; 0x70
   15978:	cmp	r3, #0
   1597c:	cmpeq	r2, #2
   15980:	bne	159a0 <__assert_fail@plt+0x4084>
   15984:	mov	r2, #0
   15988:	mov	r1, r4
   1598c:	mov	r0, r5
   15990:	bl	16b18 <__assert_fail@plt+0x51fc>
   15994:	mov	r3, r0
   15998:	strh	r3, [r4, #56]	; 0x38
   1599c:	b	159b4 <__assert_fail@plt+0x4098>
   159a0:	ldrd	r2, [r4, #112]	; 0x70
   159a4:	cmp	r3, #0
   159a8:	cmpeq	r2, #1
   159ac:	beq	159b4 <__assert_fail@plt+0x4098>
   159b0:	bl	118c8 <abort@plt>
   159b4:	ldrh	r3, [r4, #56]	; 0x38
   159b8:	cmp	r3, #1
   159bc:	bne	15a0c <__assert_fail@plt+0x40f0>
   159c0:	ldr	r3, [r4, #48]	; 0x30
   159c4:	cmp	r3, #0
   159c8:	bne	159d4 <__assert_fail@plt+0x40b8>
   159cc:	ldrd	r2, [r4, #64]	; 0x40
   159d0:	strd	r2, [r5, #16]
   159d4:	mov	r1, r4
   159d8:	mov	r0, r5
   159dc:	bl	1446c <__assert_fail@plt+0x2b50>
   159e0:	mov	r3, r0
   159e4:	eor	r3, r3, #1
   159e8:	uxtb	r3, r3
   159ec:	cmp	r3, #0
   159f0:	beq	15a0c <__assert_fail@plt+0x40f0>
   159f4:	bl	11778 <__errno_location@plt>
   159f8:	mov	r2, r0
   159fc:	mov	r3, #12
   15a00:	str	r3, [r2]
   15a04:	mov	r3, #0
   15a08:	b	15c08 <__assert_fail@plt+0x42ec>
   15a0c:	mov	r3, r4
   15a10:	b	15c08 <__assert_fail@plt+0x42ec>
   15a14:	nop			; (mov r0, r0)
   15a18:	ldr	r4, [r6, #4]
   15a1c:	str	r4, [r5]
   15a20:	mov	r0, r6
   15a24:	bl	14250 <__assert_fail@plt+0x2934>
   15a28:	ldr	r3, [r4, #48]	; 0x30
   15a2c:	cmn	r3, #1
   15a30:	bne	15a5c <__assert_fail@plt+0x4140>
   15a34:	mov	r0, r4
   15a38:	bl	14250 <__assert_fail@plt+0x2934>
   15a3c:	bl	11778 <__errno_location@plt>
   15a40:	mov	r2, r0
   15a44:	mov	r3, #0
   15a48:	str	r3, [r2]
   15a4c:	mov	r3, #0
   15a50:	str	r3, [r5]
   15a54:	mov	r3, #0
   15a58:	b	15c08 <__assert_fail@plt+0x42ec>
   15a5c:	ldrh	r3, [r4, #56]	; 0x38
   15a60:	cmp	r3, #11
   15a64:	bne	15a6c <__assert_fail@plt+0x4150>
   15a68:	bl	118c8 <abort@plt>
   15a6c:	ldr	r2, [r5, #24]
   15a70:	ldr	r3, [r4, #40]	; 0x28
   15a74:	add	r3, r2, r3
   15a78:	mov	r2, #0
   15a7c:	strb	r2, [r3]
   15a80:	ldr	r3, [r4, #48]	; 0x30
   15a84:	cmp	r3, #0
   15a88:	bne	15ac0 <__assert_fail@plt+0x41a4>
   15a8c:	mov	r0, r5
   15a90:	bl	148d8 <__assert_fail@plt+0x2fbc>
   15a94:	mov	r3, r0
   15a98:	cmp	r3, #0
   15a9c:	beq	15bac <__assert_fail@plt+0x4290>
   15aa0:	bl	11778 <__errno_location@plt>
   15aa4:	mov	r3, r0
   15aa8:	ldr	r3, [r3]
   15aac:	str	r3, [r4, #32]
   15ab0:	ldr	r3, [r5, #48]	; 0x30
   15ab4:	orr	r3, r3, #8192	; 0x2000
   15ab8:	str	r3, [r5, #48]	; 0x30
   15abc:	b	15bac <__assert_fail@plt+0x4290>
   15ac0:	ldrh	r3, [r4, #58]	; 0x3a
   15ac4:	and	r3, r3, #2
   15ac8:	cmp	r3, #0
   15acc:	beq	15b60 <__assert_fail@plt+0x4244>
   15ad0:	ldr	r3, [r5, #48]	; 0x30
   15ad4:	and	r3, r3, #4
   15ad8:	cmp	r3, #0
   15adc:	bne	15b50 <__assert_fail@plt+0x4234>
   15ae0:	ldr	r3, [r5, #48]	; 0x30
   15ae4:	and	r3, r3, #512	; 0x200
   15ae8:	cmp	r3, #0
   15aec:	beq	15b0c <__assert_fail@plt+0x41f0>
   15af0:	ldr	r3, [r4, #36]	; 0x24
   15af4:	mov	r2, #1
   15af8:	mov	r1, r3
   15afc:	mov	r0, r5
   15b00:	bl	14814 <__assert_fail@plt+0x2ef8>
   15b04:	mov	r3, #0
   15b08:	b	15b2c <__assert_fail@plt+0x4210>
   15b0c:	ldr	r3, [r4, #36]	; 0x24
   15b10:	mov	r0, r3
   15b14:	bl	11844 <fchdir@plt>
   15b18:	mov	r3, r0
   15b1c:	cmp	r3, #0
   15b20:	movne	r3, #1
   15b24:	moveq	r3, #0
   15b28:	uxtb	r3, r3
   15b2c:	cmp	r3, #0
   15b30:	beq	15b50 <__assert_fail@plt+0x4234>
   15b34:	bl	11778 <__errno_location@plt>
   15b38:	mov	r3, r0
   15b3c:	ldr	r3, [r3]
   15b40:	str	r3, [r4, #32]
   15b44:	ldr	r3, [r5, #48]	; 0x30
   15b48:	orr	r3, r3, #8192	; 0x2000
   15b4c:	str	r3, [r5, #48]	; 0x30
   15b50:	ldr	r3, [r4, #36]	; 0x24
   15b54:	mov	r0, r3
   15b58:	bl	118d4 <close@plt>
   15b5c:	b	15bac <__assert_fail@plt+0x4290>
   15b60:	ldrh	r3, [r4, #58]	; 0x3a
   15b64:	and	r3, r3, #1
   15b68:	cmp	r3, #0
   15b6c:	bne	15bac <__assert_fail@plt+0x4290>
   15b70:	ldr	r1, [r4, #4]
   15b74:	ldr	r3, [pc, #152]	; 15c14 <__assert_fail@plt+0x42f8>
   15b78:	mvn	r2, #0
   15b7c:	mov	r0, r5
   15b80:	bl	17234 <__assert_fail@plt+0x5918>
   15b84:	mov	r3, r0
   15b88:	cmp	r3, #0
   15b8c:	beq	15bac <__assert_fail@plt+0x4290>
   15b90:	bl	11778 <__errno_location@plt>
   15b94:	mov	r3, r0
   15b98:	ldr	r3, [r3]
   15b9c:	str	r3, [r4, #32]
   15ba0:	ldr	r3, [r5, #48]	; 0x30
   15ba4:	orr	r3, r3, #8192	; 0x2000
   15ba8:	str	r3, [r5, #48]	; 0x30
   15bac:	ldrh	r3, [r4, #56]	; 0x38
   15bb0:	cmp	r3, #2
   15bb4:	beq	15bec <__assert_fail@plt+0x42d0>
   15bb8:	ldr	r3, [r4, #32]
   15bbc:	cmp	r3, #0
   15bc0:	beq	15bcc <__assert_fail@plt+0x42b0>
   15bc4:	mov	r3, #7
   15bc8:	b	15bd0 <__assert_fail@plt+0x42b4>
   15bcc:	mov	r3, #6
   15bd0:	strh	r3, [r4, #56]	; 0x38
   15bd4:	ldr	r3, [r4, #32]
   15bd8:	cmp	r3, #0
   15bdc:	bne	15bec <__assert_fail@plt+0x42d0>
   15be0:	mov	r1, r4
   15be4:	mov	r0, r5
   15be8:	bl	145ac <__assert_fail@plt+0x2c90>
   15bec:	ldr	r3, [r5, #48]	; 0x30
   15bf0:	and	r3, r3, #8192	; 0x2000
   15bf4:	cmp	r3, #0
   15bf8:	bne	15c04 <__assert_fail@plt+0x42e8>
   15bfc:	mov	r3, r4
   15c00:	b	15c08 <__assert_fail@plt+0x42ec>
   15c04:	mov	r3, #0
   15c08:	mov	r0, r3
   15c0c:	pop	{r4, r5, r6, r7, fp, pc}
   15c10:	andeq	r1, r2, ip, ror #6
   15c14:	andeq	r1, r2, r0, ror r3
   15c18:	push	{fp, lr}
   15c1c:	add	fp, sp, #4
   15c20:	sub	sp, sp, #16
   15c24:	str	r0, [fp, #-8]
   15c28:	str	r1, [fp, #-12]
   15c2c:	str	r2, [fp, #-16]
   15c30:	ldr	r3, [fp, #-16]
   15c34:	cmp	r3, #0
   15c38:	beq	15c84 <__assert_fail@plt+0x4368>
   15c3c:	ldr	r3, [fp, #-16]
   15c40:	cmp	r3, #1
   15c44:	beq	15c84 <__assert_fail@plt+0x4368>
   15c48:	ldr	r3, [fp, #-16]
   15c4c:	cmp	r3, #2
   15c50:	beq	15c84 <__assert_fail@plt+0x4368>
   15c54:	ldr	r3, [fp, #-16]
   15c58:	cmp	r3, #3
   15c5c:	beq	15c84 <__assert_fail@plt+0x4368>
   15c60:	ldr	r3, [fp, #-16]
   15c64:	cmp	r3, #4
   15c68:	beq	15c84 <__assert_fail@plt+0x4368>
   15c6c:	bl	11778 <__errno_location@plt>
   15c70:	mov	r2, r0
   15c74:	mov	r3, #22
   15c78:	str	r3, [r2]
   15c7c:	mov	r3, #1
   15c80:	b	15c98 <__assert_fail@plt+0x437c>
   15c84:	ldr	r3, [fp, #-16]
   15c88:	uxth	r2, r3
   15c8c:	ldr	r3, [fp, #-12]
   15c90:	strh	r2, [r3, #60]	; 0x3c
   15c94:	mov	r3, #0
   15c98:	mov	r0, r3
   15c9c:	sub	sp, fp, #4
   15ca0:	pop	{fp, pc}
   15ca4:	push	{r4, r5, fp, lr}
   15ca8:	add	fp, sp, #12
   15cac:	sub	sp, sp, #16
   15cb0:	mov	r4, r0
   15cb4:	str	r1, [fp, #-24]	; 0xffffffe8
   15cb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15cbc:	cmp	r3, #0
   15cc0:	beq	15ce8 <__assert_fail@plt+0x43cc>
   15cc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15cc8:	cmp	r3, #4096	; 0x1000
   15ccc:	beq	15ce8 <__assert_fail@plt+0x43cc>
   15cd0:	bl	11778 <__errno_location@plt>
   15cd4:	mov	r2, r0
   15cd8:	mov	r3, #22
   15cdc:	str	r3, [r2]
   15ce0:	mov	r3, #0
   15ce4:	b	15e7c <__assert_fail@plt+0x4560>
   15ce8:	ldr	r5, [r4]
   15cec:	bl	11778 <__errno_location@plt>
   15cf0:	mov	r2, r0
   15cf4:	mov	r3, #0
   15cf8:	str	r3, [r2]
   15cfc:	ldr	r3, [r4, #48]	; 0x30
   15d00:	and	r3, r3, #8192	; 0x2000
   15d04:	cmp	r3, #0
   15d08:	beq	15d14 <__assert_fail@plt+0x43f8>
   15d0c:	mov	r3, #0
   15d10:	b	15e7c <__assert_fail@plt+0x4560>
   15d14:	ldrh	r3, [r5, #56]	; 0x38
   15d18:	cmp	r3, #9
   15d1c:	bne	15d28 <__assert_fail@plt+0x440c>
   15d20:	ldr	r3, [r5, #8]
   15d24:	b	15e7c <__assert_fail@plt+0x4560>
   15d28:	ldrh	r3, [r5, #56]	; 0x38
   15d2c:	cmp	r3, #1
   15d30:	beq	15d3c <__assert_fail@plt+0x4420>
   15d34:	mov	r3, #0
   15d38:	b	15e7c <__assert_fail@plt+0x4560>
   15d3c:	ldr	r3, [r4, #4]
   15d40:	cmp	r3, #0
   15d44:	beq	15d54 <__assert_fail@plt+0x4438>
   15d48:	ldr	r3, [r4, #4]
   15d4c:	mov	r0, r3
   15d50:	bl	16f4c <__assert_fail@plt+0x5630>
   15d54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15d58:	cmp	r3, #4096	; 0x1000
   15d5c:	bne	15d78 <__assert_fail@plt+0x445c>
   15d60:	ldr	r3, [r4, #48]	; 0x30
   15d64:	orr	r3, r3, #4096	; 0x1000
   15d68:	str	r3, [r4, #48]	; 0x30
   15d6c:	mov	r3, #2
   15d70:	str	r3, [fp, #-24]	; 0xffffffe8
   15d74:	b	15d80 <__assert_fail@plt+0x4464>
   15d78:	mov	r3, #1
   15d7c:	str	r3, [fp, #-24]	; 0xffffffe8
   15d80:	ldr	r3, [r5, #48]	; 0x30
   15d84:	cmp	r3, #0
   15d88:	bne	15dac <__assert_fail@plt+0x4490>
   15d8c:	ldr	r3, [r5, #24]
   15d90:	ldrb	r3, [r3]
   15d94:	cmp	r3, #47	; 0x2f
   15d98:	beq	15dac <__assert_fail@plt+0x4490>
   15d9c:	ldr	r3, [r4, #48]	; 0x30
   15da0:	and	r3, r3, #4
   15da4:	cmp	r3, #0
   15da8:	beq	15dc8 <__assert_fail@plt+0x44ac>
   15dac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15db0:	mov	r0, r4
   15db4:	bl	15fe0 <__assert_fail@plt+0x46c4>
   15db8:	mov	r3, r0
   15dbc:	str	r3, [r4, #4]
   15dc0:	ldr	r3, [r4, #4]
   15dc4:	b	15e7c <__assert_fail@plt+0x4560>
   15dc8:	ldr	r1, [pc, #184]	; 15e88 <__assert_fail@plt+0x456c>
   15dcc:	mov	r0, r4
   15dd0:	bl	149b0 <__assert_fail@plt+0x3094>
   15dd4:	str	r0, [fp, #-16]
   15dd8:	ldr	r3, [fp, #-16]
   15ddc:	cmp	r3, #0
   15de0:	bge	15df4 <__assert_fail@plt+0x44d8>
   15de4:	mov	r3, #0
   15de8:	str	r3, [r4, #4]
   15dec:	mov	r3, #0
   15df0:	b	15e7c <__assert_fail@plt+0x4560>
   15df4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15df8:	mov	r0, r4
   15dfc:	bl	15fe0 <__assert_fail@plt+0x46c4>
   15e00:	mov	r3, r0
   15e04:	str	r3, [r4, #4]
   15e08:	ldr	r3, [r4, #48]	; 0x30
   15e0c:	and	r3, r3, #512	; 0x200
   15e10:	cmp	r3, #0
   15e14:	beq	15e2c <__assert_fail@plt+0x4510>
   15e18:	mov	r2, #1
   15e1c:	ldr	r1, [fp, #-16]
   15e20:	mov	r0, r4
   15e24:	bl	14814 <__assert_fail@plt+0x2ef8>
   15e28:	b	15e78 <__assert_fail@plt+0x455c>
   15e2c:	ldr	r0, [fp, #-16]
   15e30:	bl	11844 <fchdir@plt>
   15e34:	mov	r3, r0
   15e38:	cmp	r3, #0
   15e3c:	beq	15e70 <__assert_fail@plt+0x4554>
   15e40:	bl	11778 <__errno_location@plt>
   15e44:	mov	r3, r0
   15e48:	ldr	r3, [r3]
   15e4c:	str	r3, [fp, #-20]	; 0xffffffec
   15e50:	ldr	r0, [fp, #-16]
   15e54:	bl	118d4 <close@plt>
   15e58:	bl	11778 <__errno_location@plt>
   15e5c:	mov	r2, r0
   15e60:	ldr	r3, [fp, #-20]	; 0xffffffec
   15e64:	str	r3, [r2]
   15e68:	mov	r3, #0
   15e6c:	b	15e7c <__assert_fail@plt+0x4560>
   15e70:	ldr	r0, [fp, #-16]
   15e74:	bl	118d4 <close@plt>
   15e78:	ldr	r3, [r4, #4]
   15e7c:	mov	r0, r3
   15e80:	sub	sp, fp, #12
   15e84:	pop	{r4, r5, fp, pc}
   15e88:	andeq	r1, r2, ip, ror #6
   15e8c:	push	{fp}		; (str fp, [sp, #-4]!)
   15e90:	add	fp, sp, #0
   15e94:	sub	sp, sp, #12
   15e98:	str	r0, [fp, #-8]
   15e9c:	str	r1, [fp, #-12]
   15ea0:	ldr	r3, [fp, #-8]
   15ea4:	ldr	r3, [r3]
   15ea8:	ldrd	r0, [r3, #160]	; 0xa0
   15eac:	ldr	r3, [fp, #-12]
   15eb0:	ldr	r3, [r3]
   15eb4:	ldrd	r2, [r3, #160]	; 0xa0
   15eb8:	cmp	r1, r3
   15ebc:	cmpeq	r0, r2
   15ec0:	movhi	r3, #1
   15ec4:	movls	r3, #0
   15ec8:	uxtb	r3, r3
   15ecc:	mov	ip, r3
   15ed0:	ldr	r3, [fp, #-8]
   15ed4:	ldr	r3, [r3]
   15ed8:	ldrd	r0, [r3, #160]	; 0xa0
   15edc:	ldr	r3, [fp, #-12]
   15ee0:	ldr	r3, [r3]
   15ee4:	ldrd	r2, [r3, #160]	; 0xa0
   15ee8:	cmp	r1, r3
   15eec:	cmpeq	r0, r2
   15ef0:	movcc	r3, #1
   15ef4:	movcs	r3, #0
   15ef8:	uxtb	r3, r3
   15efc:	sub	r3, ip, r3
   15f00:	mov	r0, r3
   15f04:	add	sp, fp, #0
   15f08:	pop	{fp}		; (ldr fp, [sp], #4)
   15f0c:	bx	lr
   15f10:	push	{fp}		; (str fp, [sp, #-4]!)
   15f14:	add	fp, sp, #0
   15f18:	sub	sp, sp, #20
   15f1c:	str	r0, [fp, #-16]
   15f20:	str	r1, [fp, #-20]	; 0xffffffec
   15f24:	ldr	r3, [fp, #-20]	; 0xffffffec
   15f28:	sub	r3, r3, #1
   15f2c:	cmp	r3, #11
   15f30:	ldrls	pc, [pc, r3, lsl #2]
   15f34:	b	15fbc <__assert_fail@plt+0x46a0>
   15f38:	andeq	r5, r1, ip, lsl #31
   15f3c:	andeq	r5, r1, r4, ror pc
   15f40:			; <UNDEFINED> instruction: 0x00015fbc
   15f44:	andeq	r5, r1, r0, lsl #31
   15f48:			; <UNDEFINED> instruction: 0x00015fbc
   15f4c:	andeq	r5, r1, r8, ror #30
   15f50:			; <UNDEFINED> instruction: 0x00015fbc
   15f54:	andeq	r5, r1, r4, lsr #31
   15f58:			; <UNDEFINED> instruction: 0x00015fbc
   15f5c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   15f60:			; <UNDEFINED> instruction: 0x00015fbc
   15f64:			; <UNDEFINED> instruction: 0x00015fb0
   15f68:	mov	r3, #24576	; 0x6000
   15f6c:	str	r3, [fp, #-8]
   15f70:	b	15fc4 <__assert_fail@plt+0x46a8>
   15f74:	mov	r3, #8192	; 0x2000
   15f78:	str	r3, [fp, #-8]
   15f7c:	b	15fc4 <__assert_fail@plt+0x46a8>
   15f80:	mov	r3, #16384	; 0x4000
   15f84:	str	r3, [fp, #-8]
   15f88:	b	15fc4 <__assert_fail@plt+0x46a8>
   15f8c:	mov	r3, #4096	; 0x1000
   15f90:	str	r3, [fp, #-8]
   15f94:	b	15fc4 <__assert_fail@plt+0x46a8>
   15f98:	mov	r3, #40960	; 0xa000
   15f9c:	str	r3, [fp, #-8]
   15fa0:	b	15fc4 <__assert_fail@plt+0x46a8>
   15fa4:	mov	r3, #32768	; 0x8000
   15fa8:	str	r3, [fp, #-8]
   15fac:	b	15fc4 <__assert_fail@plt+0x46a8>
   15fb0:	mov	r3, #49152	; 0xc000
   15fb4:	str	r3, [fp, #-8]
   15fb8:	b	15fc4 <__assert_fail@plt+0x46a8>
   15fbc:	mov	r3, #0
   15fc0:	str	r3, [fp, #-8]
   15fc4:	ldr	r3, [fp, #-16]
   15fc8:	ldr	r2, [fp, #-8]
   15fcc:	str	r2, [r3, #16]
   15fd0:	nop			; (mov r0, r0)
   15fd4:	add	sp, fp, #0
   15fd8:	pop	{fp}		; (ldr fp, [sp], #4)
   15fdc:	bx	lr
   15fe0:	push	{r4, r5, r6, r7, fp, lr}
   15fe4:	add	fp, sp, #20
   15fe8:	sub	sp, sp, #80	; 0x50
   15fec:	mov	r4, r0
   15ff0:	str	r1, [fp, #-96]	; 0xffffffa0
   15ff4:	ldr	r3, [r4]
   15ff8:	str	r3, [fp, #-44]	; 0xffffffd4
   15ffc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16000:	ldr	r3, [r3, #12]
   16004:	cmp	r3, #0
   16008:	movne	r3, #1
   1600c:	moveq	r3, #0
   16010:	strb	r3, [fp, #-45]	; 0xffffffd3
   16014:	mov	r3, #0
   16018:	strb	r3, [fp, #-37]	; 0xffffffdb
   1601c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   16020:	cmp	r3, #0
   16024:	beq	160a0 <__assert_fail@plt+0x4784>
   16028:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1602c:	ldr	r3, [r3, #12]
   16030:	str	r3, [fp, #-52]	; 0xffffffcc
   16034:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16038:	bl	11838 <dirfd@plt>
   1603c:	mov	r3, r0
   16040:	str	r3, [fp, #-92]	; 0xffffffa4
   16044:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16048:	cmp	r3, #0
   1604c:	bge	16204 <__assert_fail@plt+0x48e8>
   16050:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16054:	ldr	r3, [r3, #12]
   16058:	mov	r0, r3
   1605c:	bl	11904 <closedir@plt>
   16060:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16064:	mov	r2, #0
   16068:	str	r2, [r3, #12]
   1606c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16070:	cmp	r3, #3
   16074:	bne	16098 <__assert_fail@plt+0x477c>
   16078:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1607c:	mov	r2, #4
   16080:	strh	r2, [r3, #56]	; 0x38
   16084:	bl	11778 <__errno_location@plt>
   16088:	mov	r3, r0
   1608c:	ldr	r2, [r3]
   16090:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16094:	str	r2, [r3, #32]
   16098:	mov	r3, #0
   1609c:	b	16af8 <__assert_fail@plt+0x51dc>
   160a0:	ldr	r3, [r4, #48]	; 0x30
   160a4:	and	r3, r3, #4
   160a8:	cmp	r3, #0
   160ac:	bne	160c8 <__assert_fail@plt+0x47ac>
   160b0:	ldr	r3, [r4, #48]	; 0x30
   160b4:	and	r3, r3, #512	; 0x200
   160b8:	cmp	r3, #0
   160bc:	beq	160c8 <__assert_fail@plt+0x47ac>
   160c0:	ldr	r0, [r4, #32]
   160c4:	b	160cc <__assert_fail@plt+0x47b0>
   160c8:	mvn	r0, #99	; 0x63
   160cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   160d0:	ldr	r1, [r3, #24]
   160d4:	ldr	r3, [r4, #48]	; 0x30
   160d8:	and	r3, r3, #16
   160dc:	cmp	r3, #0
   160e0:	beq	1610c <__assert_fail@plt+0x47f0>
   160e4:	ldr	r3, [r4, #48]	; 0x30
   160e8:	and	r3, r3, #1
   160ec:	cmp	r3, #0
   160f0:	beq	16104 <__assert_fail@plt+0x47e8>
   160f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   160f8:	ldr	r3, [r3, #48]	; 0x30
   160fc:	cmp	r3, #0
   16100:	beq	1610c <__assert_fail@plt+0x47f0>
   16104:	mov	r2, #32768	; 0x8000
   16108:	b	16110 <__assert_fail@plt+0x47f4>
   1610c:	mov	r2, #0
   16110:	sub	r3, fp, #92	; 0x5c
   16114:	bl	19efc <lchmod@@Base+0xb58>
   16118:	mov	r3, r0
   1611c:	mov	r2, r3
   16120:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16124:	str	r2, [r3, #12]
   16128:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1612c:	ldr	r3, [r3, #12]
   16130:	cmp	r3, #0
   16134:	bne	1616c <__assert_fail@plt+0x4850>
   16138:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1613c:	cmp	r3, #3
   16140:	bne	16164 <__assert_fail@plt+0x4848>
   16144:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16148:	mov	r2, #4
   1614c:	strh	r2, [r3, #56]	; 0x38
   16150:	bl	11778 <__errno_location@plt>
   16154:	mov	r3, r0
   16158:	ldr	r2, [r3]
   1615c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16160:	str	r2, [r3, #32]
   16164:	mov	r3, #0
   16168:	b	16af8 <__assert_fail@plt+0x51dc>
   1616c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16170:	ldrh	r3, [r3, #56]	; 0x38
   16174:	cmp	r3, #11
   16178:	bne	161a0 <__assert_fail@plt+0x4884>
   1617c:	mov	r2, #0
   16180:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16184:	mov	r0, r4
   16188:	bl	16b18 <__assert_fail@plt+0x51fc>
   1618c:	mov	r3, r0
   16190:	mov	r2, r3
   16194:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16198:	strh	r2, [r3, #56]	; 0x38
   1619c:	b	16204 <__assert_fail@plt+0x48e8>
   161a0:	ldr	r3, [r4, #48]	; 0x30
   161a4:	and	r3, r3, #256	; 0x100
   161a8:	cmp	r3, #0
   161ac:	beq	16204 <__assert_fail@plt+0x48e8>
   161b0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   161b4:	mov	r0, r4
   161b8:	bl	145ac <__assert_fail@plt+0x2c90>
   161bc:	mov	r2, #0
   161c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   161c4:	mov	r0, r4
   161c8:	bl	16b18 <__assert_fail@plt+0x51fc>
   161cc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   161d0:	mov	r0, r4
   161d4:	bl	1446c <__assert_fail@plt+0x2b50>
   161d8:	mov	r3, r0
   161dc:	eor	r3, r3, #1
   161e0:	uxtb	r3, r3
   161e4:	cmp	r3, #0
   161e8:	beq	16204 <__assert_fail@plt+0x48e8>
   161ec:	bl	11778 <__errno_location@plt>
   161f0:	mov	r2, r0
   161f4:	mov	r3, #12
   161f8:	str	r3, [r2]
   161fc:	mov	r3, #0
   16200:	b	16af8 <__assert_fail@plt+0x51dc>
   16204:	ldr	r3, [r4, #44]	; 0x2c
   16208:	cmp	r3, #0
   1620c:	beq	16218 <__assert_fail@plt+0x48fc>
   16210:	mvn	r3, #0
   16214:	b	1621c <__assert_fail@plt+0x4900>
   16218:	ldr	r3, [pc, #2276]	; 16b04 <__assert_fail@plt+0x51e8>
   1621c:	str	r3, [fp, #-56]	; 0xffffffc8
   16220:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   16224:	cmp	r3, #0
   16228:	beq	16238 <__assert_fail@plt+0x491c>
   1622c:	mov	r3, #1
   16230:	strb	r3, [fp, #-25]	; 0xffffffe7
   16234:	b	163d4 <__assert_fail@plt+0x4ab8>
   16238:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1623c:	cmp	r3, #2
   16240:	beq	162a8 <__assert_fail@plt+0x498c>
   16244:	ldr	r3, [r4, #48]	; 0x30
   16248:	and	r3, r3, #8
   1624c:	cmp	r3, #0
   16250:	beq	162a0 <__assert_fail@plt+0x4984>
   16254:	ldr	r3, [r4, #48]	; 0x30
   16258:	and	r3, r3, #16
   1625c:	cmp	r3, #0
   16260:	beq	162a0 <__assert_fail@plt+0x4984>
   16264:	ldr	r3, [r4, #48]	; 0x30
   16268:	and	r3, r3, #32
   1626c:	cmp	r3, #0
   16270:	bne	162a0 <__assert_fail@plt+0x4984>
   16274:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16278:	ldr	r3, [r3, #84]	; 0x54
   1627c:	cmp	r3, #2
   16280:	bne	162a0 <__assert_fail@plt+0x4984>
   16284:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16288:	mov	r1, r3
   1628c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16290:	bl	15410 <__assert_fail@plt+0x3af4>
   16294:	mov	r3, r0
   16298:	cmp	r3, #0
   1629c:	bne	162a8 <__assert_fail@plt+0x498c>
   162a0:	mov	r3, #1
   162a4:	b	162ac <__assert_fail@plt+0x4990>
   162a8:	mov	r3, #0
   162ac:	strb	r3, [fp, #-25]	; 0xffffffe7
   162b0:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   162b4:	and	r3, r3, #1
   162b8:	strb	r3, [fp, #-25]	; 0xffffffe7
   162bc:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   162c0:	cmp	r3, #0
   162c4:	bne	162d4 <__assert_fail@plt+0x49b8>
   162c8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   162cc:	cmp	r3, #3
   162d0:	bne	163d4 <__assert_fail@plt+0x4ab8>
   162d4:	ldr	r3, [r4, #48]	; 0x30
   162d8:	and	r3, r3, #512	; 0x200
   162dc:	cmp	r3, #0
   162e0:	beq	16300 <__assert_fail@plt+0x49e4>
   162e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   162e8:	mov	r2, #3
   162ec:	ldr	r1, [pc, #2068]	; 16b08 <__assert_fail@plt+0x51ec>
   162f0:	mov	r0, r3
   162f4:	bl	1f338 <lchmod@@Base+0x5f94>
   162f8:	mov	r3, r0
   162fc:	str	r3, [fp, #-92]	; 0xffffffa4
   16300:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16304:	cmp	r3, #0
   16308:	blt	1632c <__assert_fail@plt+0x4a10>
   1630c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   16310:	mov	r3, #0
   16314:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16318:	mov	r0, r4
   1631c:	bl	17234 <__assert_fail@plt+0x5918>
   16320:	mov	r3, r0
   16324:	cmp	r3, #0
   16328:	beq	163cc <__assert_fail@plt+0x4ab0>
   1632c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16330:	cmp	r3, #0
   16334:	beq	16358 <__assert_fail@plt+0x4a3c>
   16338:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1633c:	cmp	r3, #3
   16340:	bne	16358 <__assert_fail@plt+0x4a3c>
   16344:	bl	11778 <__errno_location@plt>
   16348:	mov	r3, r0
   1634c:	ldr	r2, [r3]
   16350:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16354:	str	r2, [r3, #32]
   16358:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1635c:	ldrh	r3, [r3, #58]	; 0x3a
   16360:	orr	r3, r3, #1
   16364:	uxth	r2, r3
   16368:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1636c:	strh	r2, [r3, #58]	; 0x3a
   16370:	mov	r3, #0
   16374:	strb	r3, [fp, #-25]	; 0xffffffe7
   16378:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1637c:	ldr	r3, [r3, #12]
   16380:	mov	r0, r3
   16384:	bl	11904 <closedir@plt>
   16388:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1638c:	mov	r2, #0
   16390:	str	r2, [r3, #12]
   16394:	ldr	r3, [r4, #48]	; 0x30
   16398:	and	r3, r3, #512	; 0x200
   1639c:	cmp	r3, #0
   163a0:	beq	163bc <__assert_fail@plt+0x4aa0>
   163a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   163a8:	cmp	r3, #0
   163ac:	blt	163bc <__assert_fail@plt+0x4aa0>
   163b0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   163b4:	mov	r0, r3
   163b8:	bl	118d4 <close@plt>
   163bc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163c0:	mov	r2, #0
   163c4:	str	r2, [r3, #12]
   163c8:	b	163d4 <__assert_fail@plt+0x4ab8>
   163cc:	mov	r3, #1
   163d0:	strb	r3, [fp, #-25]	; 0xffffffe7
   163d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163d8:	ldr	r2, [r3, #28]
   163dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163e0:	ldr	r3, [r3, #40]	; 0x28
   163e4:	sub	r3, r3, #1
   163e8:	add	r3, r2, r3
   163ec:	ldrb	r3, [r3]
   163f0:	cmp	r3, #47	; 0x2f
   163f4:	bne	16408 <__assert_fail@plt+0x4aec>
   163f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163fc:	ldr	r3, [r3, #40]	; 0x28
   16400:	sub	r3, r3, #1
   16404:	b	16410 <__assert_fail@plt+0x4af4>
   16408:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1640c:	ldr	r3, [r3, #40]	; 0x28
   16410:	str	r3, [fp, #-60]	; 0xffffffc4
   16414:	ldr	r3, [r4, #48]	; 0x30
   16418:	and	r3, r3, #4
   1641c:	cmp	r3, #0
   16420:	beq	1644c <__assert_fail@plt+0x4b30>
   16424:	ldr	r2, [r4, #24]
   16428:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1642c:	add	r3, r2, r3
   16430:	str	r3, [fp, #-36]	; 0xffffffdc
   16434:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16438:	add	r2, r3, #1
   1643c:	str	r2, [fp, #-36]	; 0xffffffdc
   16440:	mov	r2, #47	; 0x2f
   16444:	strb	r2, [r3]
   16448:	b	16454 <__assert_fail@plt+0x4b38>
   1644c:	mov	r3, #0
   16450:	str	r3, [fp, #-36]	; 0xffffffdc
   16454:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16458:	add	r3, r3, #1
   1645c:	str	r3, [fp, #-60]	; 0xffffffc4
   16460:	ldr	r2, [r4, #36]	; 0x24
   16464:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16468:	sub	r3, r2, r3
   1646c:	str	r3, [fp, #-32]	; 0xffffffe0
   16470:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16474:	ldr	r3, [r3, #48]	; 0x30
   16478:	add	r3, r3, #1
   1647c:	str	r3, [fp, #-64]	; 0xffffffc0
   16480:	mov	r3, #0
   16484:	strb	r3, [fp, #-26]	; 0xffffffe6
   16488:	mov	r7, #0
   1648c:	mov	r3, #0
   16490:	str	r3, [fp, #-24]	; 0xffffffe8
   16494:	mov	r6, #0
   16498:	b	168e8 <__assert_fail@plt+0x4fcc>
   1649c:	bl	11778 <__errno_location@plt>
   164a0:	mov	r2, r0
   164a4:	mov	r3, #0
   164a8:	str	r3, [r2]
   164ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   164b0:	ldr	r3, [r3, #12]
   164b4:	mov	r0, r3
   164b8:	bl	11814 <readdir64@plt>
   164bc:	str	r0, [fp, #-68]	; 0xffffffbc
   164c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   164c4:	cmp	r3, #0
   164c8:	bne	16520 <__assert_fail@plt+0x4c04>
   164cc:	bl	11778 <__errno_location@plt>
   164d0:	mov	r3, r0
   164d4:	ldr	r3, [r3]
   164d8:	cmp	r3, #0
   164dc:	beq	168fc <__assert_fail@plt+0x4fe0>
   164e0:	bl	11778 <__errno_location@plt>
   164e4:	mov	r3, r0
   164e8:	ldr	r2, [r3]
   164ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   164f0:	str	r2, [r3, #32]
   164f4:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   164f8:	cmp	r3, #0
   164fc:	bne	16508 <__assert_fail@plt+0x4bec>
   16500:	cmp	r6, #0
   16504:	beq	16510 <__assert_fail@plt+0x4bf4>
   16508:	mov	r2, #7
   1650c:	b	16514 <__assert_fail@plt+0x4bf8>
   16510:	mov	r2, #4
   16514:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16518:	strh	r2, [r3, #56]	; 0x38
   1651c:	b	168fc <__assert_fail@plt+0x4fe0>
   16520:	ldr	r3, [r4, #48]	; 0x30
   16524:	and	r3, r3, #32
   16528:	cmp	r3, #0
   1652c:	bne	16574 <__assert_fail@plt+0x4c58>
   16530:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16534:	ldrb	r3, [r3, #19]
   16538:	cmp	r3, #46	; 0x2e
   1653c:	bne	16574 <__assert_fail@plt+0x4c58>
   16540:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16544:	ldrb	r3, [r3, #20]
   16548:	cmp	r3, #0
   1654c:	beq	168e8 <__assert_fail@plt+0x4fcc>
   16550:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16554:	ldrb	r3, [r3, #20]
   16558:	cmp	r3, #46	; 0x2e
   1655c:	bne	16574 <__assert_fail@plt+0x4c58>
   16560:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16564:	ldrb	r3, [r3, #21]
   16568:	cmp	r3, #0
   1656c:	bne	16574 <__assert_fail@plt+0x4c58>
   16570:	b	168e8 <__assert_fail@plt+0x4fcc>
   16574:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16578:	add	r3, r3, #19
   1657c:	mov	r0, r3
   16580:	bl	11730 <strlen@plt>
   16584:	str	r0, [fp, #-72]	; 0xffffffb8
   16588:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1658c:	add	r3, r3, #19
   16590:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16594:	mov	r1, r3
   16598:	mov	r0, r4
   1659c:	bl	16e90 <__assert_fail@plt+0x5574>
   165a0:	mov	r5, r0
   165a4:	cmp	r5, #0
   165a8:	beq	165f8 <__assert_fail@plt+0x4cdc>
   165ac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   165b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   165b4:	cmp	r2, r3
   165b8:	bcc	166b0 <__assert_fail@plt+0x4d94>
   165bc:	ldr	r3, [r4, #24]
   165c0:	str	r3, [fp, #-76]	; 0xffffffb4
   165c4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   165c8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   165cc:	add	r3, r2, r3
   165d0:	add	r3, r3, #1
   165d4:	mov	r1, r3
   165d8:	mov	r0, r4
   165dc:	bl	16f94 <__assert_fail@plt+0x5678>
   165e0:	mov	r3, r0
   165e4:	eor	r3, r3, #1
   165e8:	uxtb	r3, r3
   165ec:	cmp	r3, #0
   165f0:	beq	16668 <__assert_fail@plt+0x4d4c>
   165f4:	b	165fc <__assert_fail@plt+0x4ce0>
   165f8:	nop			; (mov r0, r0)
   165fc:	bl	11778 <__errno_location@plt>
   16600:	mov	r3, r0
   16604:	ldr	r3, [r3]
   16608:	str	r3, [fp, #-88]	; 0xffffffa8
   1660c:	mov	r0, r5
   16610:	bl	14250 <__assert_fail@plt+0x2934>
   16614:	mov	r0, r7
   16618:	bl	16f4c <__assert_fail@plt+0x5630>
   1661c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16620:	ldr	r3, [r3, #12]
   16624:	mov	r0, r3
   16628:	bl	11904 <closedir@plt>
   1662c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16630:	mov	r2, #0
   16634:	str	r2, [r3, #12]
   16638:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1663c:	mov	r2, #7
   16640:	strh	r2, [r3, #56]	; 0x38
   16644:	ldr	r3, [r4, #48]	; 0x30
   16648:	orr	r3, r3, #8192	; 0x2000
   1664c:	str	r3, [r4, #48]	; 0x30
   16650:	bl	11778 <__errno_location@plt>
   16654:	mov	r2, r0
   16658:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1665c:	str	r3, [r2]
   16660:	mov	r3, #0
   16664:	b	16af8 <__assert_fail@plt+0x51dc>
   16668:	ldr	r2, [r4, #24]
   1666c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16670:	cmp	r2, r3
   16674:	beq	166a0 <__assert_fail@plt+0x4d84>
   16678:	mov	r3, #1
   1667c:	strb	r3, [fp, #-26]	; 0xffffffe6
   16680:	ldr	r3, [r4, #48]	; 0x30
   16684:	and	r3, r3, #4
   16688:	cmp	r3, #0
   1668c:	beq	166a0 <__assert_fail@plt+0x4d84>
   16690:	ldr	r2, [r4, #24]
   16694:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16698:	add	r3, r2, r3
   1669c:	str	r3, [fp, #-36]	; 0xffffffdc
   166a0:	ldr	r2, [r4, #36]	; 0x24
   166a4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   166a8:	sub	r3, r2, r3
   166ac:	str	r3, [fp, #-32]	; 0xffffffe0
   166b0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   166b4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   166b8:	add	r3, r2, r3
   166bc:	str	r3, [fp, #-80]	; 0xffffffb0
   166c0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   166c4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   166c8:	cmp	r2, r3
   166cc:	bcs	1672c <__assert_fail@plt+0x4e10>
   166d0:	mov	r0, r5
   166d4:	bl	14250 <__assert_fail@plt+0x2934>
   166d8:	mov	r0, r7
   166dc:	bl	16f4c <__assert_fail@plt+0x5630>
   166e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166e4:	ldr	r3, [r3, #12]
   166e8:	mov	r0, r3
   166ec:	bl	11904 <closedir@plt>
   166f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166f4:	mov	r2, #0
   166f8:	str	r2, [r3, #12]
   166fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16700:	mov	r2, #7
   16704:	strh	r2, [r3, #56]	; 0x38
   16708:	ldr	r3, [r4, #48]	; 0x30
   1670c:	orr	r3, r3, #8192	; 0x2000
   16710:	str	r3, [r4, #48]	; 0x30
   16714:	bl	11778 <__errno_location@plt>
   16718:	mov	r2, r0
   1671c:	mov	r3, #36	; 0x24
   16720:	str	r3, [r2]
   16724:	mov	r3, #0
   16728:	b	16af8 <__assert_fail@plt+0x51dc>
   1672c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   16730:	str	r3, [r5, #48]	; 0x30
   16734:	ldr	r3, [r4]
   16738:	str	r3, [r5, #4]
   1673c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   16740:	str	r3, [r5, #40]	; 0x28
   16744:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16748:	ldrd	r2, [r3]
   1674c:	strd	r2, [r5, #160]	; 0xa0
   16750:	ldr	r3, [r4, #48]	; 0x30
   16754:	and	r3, r3, #4
   16758:	cmp	r3, #0
   1675c:	beq	16784 <__assert_fail@plt+0x4e68>
   16760:	ldr	r3, [r5, #28]
   16764:	str	r3, [r5, #24]
   16768:	add	r1, r5, #168	; 0xa8
   1676c:	ldr	r3, [r5, #52]	; 0x34
   16770:	add	r3, r3, #1
   16774:	mov	r2, r3
   16778:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1677c:	bl	11550 <memmove@plt>
   16780:	b	1678c <__assert_fail@plt+0x4e70>
   16784:	add	r3, r5, #168	; 0xa8
   16788:	str	r3, [r5, #24]
   1678c:	ldr	r3, [r4, #44]	; 0x2c
   16790:	cmp	r3, #0
   16794:	beq	167a8 <__assert_fail@plt+0x4e8c>
   16798:	ldr	r3, [r4, #48]	; 0x30
   1679c:	and	r3, r3, #1024	; 0x400
   167a0:	cmp	r3, #0
   167a4:	beq	16868 <__assert_fail@plt+0x4f4c>
   167a8:	ldr	r3, [r4, #48]	; 0x30
   167ac:	and	r3, r3, #8
   167b0:	cmp	r3, #0
   167b4:	beq	16800 <__assert_fail@plt+0x4ee4>
   167b8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   167bc:	ldrb	r3, [r3, #18]
   167c0:	cmp	r3, #0
   167c4:	beq	16800 <__assert_fail@plt+0x4ee4>
   167c8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   167cc:	ldrb	r3, [r3, #18]
   167d0:	cmp	r3, #4
   167d4:	beq	16800 <__assert_fail@plt+0x4ee4>
   167d8:	ldr	r3, [r4, #48]	; 0x30
   167dc:	and	r3, r3, #16
   167e0:	cmp	r3, #0
   167e4:	bne	167f8 <__assert_fail@plt+0x4edc>
   167e8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   167ec:	ldrb	r3, [r3, #18]
   167f0:	cmp	r3, #10
   167f4:	beq	16800 <__assert_fail@plt+0x4ee4>
   167f8:	mov	r3, #1
   167fc:	b	16804 <__assert_fail@plt+0x4ee8>
   16800:	mov	r3, #0
   16804:	strb	r3, [fp, #-81]	; 0xffffffaf
   16808:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   1680c:	and	r3, r3, #1
   16810:	strb	r3, [fp, #-81]	; 0xffffffaf
   16814:	mov	r3, #11
   16818:	strh	r3, [r5, #56]	; 0x38
   1681c:	add	r2, r5, #64	; 0x40
   16820:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16824:	ldrb	r3, [r3, #18]
   16828:	mov	r1, r3
   1682c:	mov	r0, r2
   16830:	bl	15f10 <__assert_fail@plt+0x45f4>
   16834:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   16838:	cmp	r3, #0
   1683c:	movne	r3, #1
   16840:	moveq	r3, #0
   16844:	uxtb	r3, r3
   16848:	eor	r3, r3, #1
   1684c:	uxtb	r3, r3
   16850:	and	r3, r3, #1
   16854:	uxtb	r3, r3
   16858:	mov	r1, r3
   1685c:	mov	r0, r5
   16860:	bl	147b4 <__assert_fail@plt+0x2e98>
   16864:	b	16880 <__assert_fail@plt+0x4f64>
   16868:	mov	r2, #0
   1686c:	mov	r1, r5
   16870:	mov	r0, r4
   16874:	bl	16b18 <__assert_fail@plt+0x51fc>
   16878:	mov	r3, r0
   1687c:	strh	r3, [r5, #56]	; 0x38
   16880:	mov	r3, #0
   16884:	str	r3, [r5, #8]
   16888:	cmp	r7, #0
   1688c:	bne	1689c <__assert_fail@plt+0x4f80>
   16890:	str	r5, [fp, #-24]	; 0xffffffe8
   16894:	ldr	r7, [fp, #-24]	; 0xffffffe8
   16898:	b	168a8 <__assert_fail@plt+0x4f8c>
   1689c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   168a0:	str	r5, [r3, #8]
   168a4:	str	r5, [fp, #-24]	; 0xffffffe8
   168a8:	ldr	r3, [pc, #604]	; 16b0c <__assert_fail@plt+0x51f0>
   168ac:	cmp	r6, r3
   168b0:	bne	168d8 <__assert_fail@plt+0x4fbc>
   168b4:	ldr	r3, [r4, #44]	; 0x2c
   168b8:	cmp	r3, #0
   168bc:	bne	168d8 <__assert_fail@plt+0x4fbc>
   168c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   168c4:	mov	r1, r3
   168c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   168cc:	bl	153a4 <__assert_fail@plt+0x3a88>
   168d0:	mov	r3, r0
   168d4:	strb	r3, [fp, #-37]	; 0xffffffdb
   168d8:	add	r6, r6, #1
   168dc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   168e0:	cmp	r3, r6
   168e4:	bls	16930 <__assert_fail@plt+0x5014>
   168e8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   168ec:	ldr	r3, [r3, #12]
   168f0:	cmp	r3, #0
   168f4:	bne	1649c <__assert_fail@plt+0x4b80>
   168f8:	b	16900 <__assert_fail@plt+0x4fe4>
   168fc:	nop			; (mov r0, r0)
   16900:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16904:	ldr	r3, [r3, #12]
   16908:	cmp	r3, #0
   1690c:	beq	16934 <__assert_fail@plt+0x5018>
   16910:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16914:	ldr	r3, [r3, #12]
   16918:	mov	r0, r3
   1691c:	bl	11904 <closedir@plt>
   16920:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16924:	mov	r2, #0
   16928:	str	r2, [r3, #12]
   1692c:	b	16934 <__assert_fail@plt+0x5018>
   16930:	nop			; (mov r0, r0)
   16934:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   16938:	cmp	r3, #0
   1693c:	beq	1694c <__assert_fail@plt+0x5030>
   16940:	mov	r1, r7
   16944:	mov	r0, r4
   16948:	bl	17080 <__assert_fail@plt+0x5764>
   1694c:	ldr	r3, [r4, #48]	; 0x30
   16950:	and	r3, r3, #4
   16954:	cmp	r3, #0
   16958:	beq	1698c <__assert_fail@plt+0x5070>
   1695c:	ldr	r2, [r4, #36]	; 0x24
   16960:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16964:	cmp	r2, r3
   16968:	beq	16974 <__assert_fail@plt+0x5058>
   1696c:	cmp	r6, #0
   16970:	bne	16980 <__assert_fail@plt+0x5064>
   16974:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16978:	sub	r3, r3, #1
   1697c:	str	r3, [fp, #-36]	; 0xffffffdc
   16980:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16984:	mov	r2, #0
   16988:	strb	r2, [r3]
   1698c:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   16990:	eor	r3, r3, #1
   16994:	uxtb	r3, r3
   16998:	cmp	r3, #0
   1699c:	beq	16a4c <__assert_fail@plt+0x5130>
   169a0:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   169a4:	cmp	r3, #0
   169a8:	beq	16a4c <__assert_fail@plt+0x5130>
   169ac:	ldr	r3, [fp, #-96]	; 0xffffffa0
   169b0:	cmp	r3, #1
   169b4:	beq	169c0 <__assert_fail@plt+0x50a4>
   169b8:	cmp	r6, #0
   169bc:	bne	16a4c <__assert_fail@plt+0x5130>
   169c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   169c4:	ldr	r3, [r3, #48]	; 0x30
   169c8:	cmp	r3, #0
   169cc:	bne	169f0 <__assert_fail@plt+0x50d4>
   169d0:	mov	r0, r4
   169d4:	bl	148d8 <__assert_fail@plt+0x2fbc>
   169d8:	mov	r3, r0
   169dc:	cmp	r3, #0
   169e0:	movne	r3, #1
   169e4:	moveq	r3, #0
   169e8:	uxtb	r3, r3
   169ec:	b	16a1c <__assert_fail@plt+0x5100>
   169f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   169f4:	ldr	r1, [r3, #4]
   169f8:	ldr	r3, [pc, #272]	; 16b10 <__assert_fail@plt+0x51f4>
   169fc:	mvn	r2, #0
   16a00:	mov	r0, r4
   16a04:	bl	17234 <__assert_fail@plt+0x5918>
   16a08:	mov	r3, r0
   16a0c:	cmp	r3, #0
   16a10:	movne	r3, #1
   16a14:	moveq	r3, #0
   16a18:	uxtb	r3, r3
   16a1c:	cmp	r3, #0
   16a20:	beq	16a4c <__assert_fail@plt+0x5130>
   16a24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16a28:	mov	r2, #7
   16a2c:	strh	r2, [r3, #56]	; 0x38
   16a30:	ldr	r3, [r4, #48]	; 0x30
   16a34:	orr	r3, r3, #8192	; 0x2000
   16a38:	str	r3, [r4, #48]	; 0x30
   16a3c:	mov	r0, r7
   16a40:	bl	16f4c <__assert_fail@plt+0x5630>
   16a44:	mov	r3, #0
   16a48:	b	16af8 <__assert_fail@plt+0x51dc>
   16a4c:	cmp	r6, #0
   16a50:	bne	16a9c <__assert_fail@plt+0x5180>
   16a54:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16a58:	cmp	r3, #3
   16a5c:	bne	16a8c <__assert_fail@plt+0x5170>
   16a60:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16a64:	ldrh	r3, [r3, #56]	; 0x38
   16a68:	cmp	r3, #4
   16a6c:	beq	16a8c <__assert_fail@plt+0x5170>
   16a70:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16a74:	ldrh	r3, [r3, #56]	; 0x38
   16a78:	cmp	r3, #7
   16a7c:	beq	16a8c <__assert_fail@plt+0x5170>
   16a80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16a84:	mov	r2, #6
   16a88:	strh	r2, [r3, #56]	; 0x38
   16a8c:	mov	r0, r7
   16a90:	bl	16f4c <__assert_fail@plt+0x5630>
   16a94:	mov	r3, #0
   16a98:	b	16af8 <__assert_fail@plt+0x51dc>
   16a9c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   16aa0:	cmp	r3, #0
   16aa4:	beq	16acc <__assert_fail@plt+0x51b0>
   16aa8:	ldr	r3, [pc, #100]	; 16b14 <__assert_fail@plt+0x51f8>
   16aac:	str	r3, [r4, #44]	; 0x2c
   16ab0:	mov	r2, r6
   16ab4:	mov	r1, r7
   16ab8:	mov	r0, r4
   16abc:	bl	16d48 <__assert_fail@plt+0x542c>
   16ac0:	mov	r7, r0
   16ac4:	mov	r3, #0
   16ac8:	str	r3, [r4, #44]	; 0x2c
   16acc:	ldr	r3, [r4, #44]	; 0x2c
   16ad0:	cmp	r3, #0
   16ad4:	beq	16af4 <__assert_fail@plt+0x51d8>
   16ad8:	cmp	r6, #1
   16adc:	bls	16af4 <__assert_fail@plt+0x51d8>
   16ae0:	mov	r2, r6
   16ae4:	mov	r1, r7
   16ae8:	mov	r0, r4
   16aec:	bl	16d48 <__assert_fail@plt+0x542c>
   16af0:	mov	r7, r0
   16af4:	mov	r3, r7
   16af8:	mov	r0, r3
   16afc:	sub	sp, fp, #20
   16b00:	pop	{r4, r5, r6, r7, fp, pc}
   16b04:	andeq	r8, r1, r0, lsr #13
   16b08:	andeq	r0, r0, r6, lsl #8
   16b0c:	andeq	r2, r0, r0, lsl r7
   16b10:	andeq	r1, r2, r0, ror r3
   16b14:	andeq	r5, r1, ip, lsl #29
   16b18:	push	{r4, fp, lr}
   16b1c:	add	fp, sp, #8
   16b20:	sub	sp, sp, #20
   16b24:	str	r0, [fp, #-24]	; 0xffffffe8
   16b28:	mov	r4, r1
   16b2c:	mov	r3, r2
   16b30:	strb	r3, [fp, #-25]	; 0xffffffe7
   16b34:	add	r3, r4, #64	; 0x40
   16b38:	str	r3, [fp, #-16]
   16b3c:	ldr	r3, [r4, #48]	; 0x30
   16b40:	cmp	r3, #0
   16b44:	bne	16b64 <__assert_fail@plt+0x5248>
   16b48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16b4c:	ldr	r3, [r3, #48]	; 0x30
   16b50:	and	r3, r3, #1
   16b54:	cmp	r3, #0
   16b58:	beq	16b64 <__assert_fail@plt+0x5248>
   16b5c:	mov	r3, #1
   16b60:	strb	r3, [fp, #-25]	; 0xffffffe7
   16b64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16b68:	ldr	r3, [r3, #48]	; 0x30
   16b6c:	and	r3, r3, #2
   16b70:	cmp	r3, #0
   16b74:	bne	16b84 <__assert_fail@plt+0x5268>
   16b78:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16b7c:	cmp	r3, #0
   16b80:	beq	16bfc <__assert_fail@plt+0x52e0>
   16b84:	ldr	r3, [r4, #24]
   16b88:	ldr	r1, [fp, #-16]
   16b8c:	mov	r0, r3
   16b90:	bl	20998 <lchmod@@Base+0x75f4>
   16b94:	mov	r3, r0
   16b98:	cmp	r3, #0
   16b9c:	beq	16c48 <__assert_fail@plt+0x532c>
   16ba0:	bl	11778 <__errno_location@plt>
   16ba4:	mov	r3, r0
   16ba8:	ldr	r3, [r3]
   16bac:	cmp	r3, #2
   16bb0:	bne	16be8 <__assert_fail@plt+0x52cc>
   16bb4:	ldr	r3, [r4, #24]
   16bb8:	ldr	r1, [fp, #-16]
   16bbc:	mov	r0, r3
   16bc0:	bl	209b8 <lchmod@@Base+0x7614>
   16bc4:	mov	r3, r0
   16bc8:	cmp	r3, #0
   16bcc:	bne	16be8 <__assert_fail@plt+0x52cc>
   16bd0:	bl	11778 <__errno_location@plt>
   16bd4:	mov	r2, r0
   16bd8:	mov	r3, #0
   16bdc:	str	r3, [r2]
   16be0:	mov	r3, #13
   16be4:	b	16cec <__assert_fail@plt+0x53d0>
   16be8:	bl	11778 <__errno_location@plt>
   16bec:	mov	r3, r0
   16bf0:	ldr	r3, [r3]
   16bf4:	str	r3, [r4, #32]
   16bf8:	b	16c30 <__assert_fail@plt+0x5314>
   16bfc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16c00:	ldr	r0, [r3, #32]
   16c04:	ldr	r1, [r4, #24]
   16c08:	mov	r3, #256	; 0x100
   16c0c:	ldr	r2, [fp, #-16]
   16c10:	bl	209c8 <lchmod@@Base+0x7624>
   16c14:	mov	r3, r0
   16c18:	cmp	r3, #0
   16c1c:	beq	16c48 <__assert_fail@plt+0x532c>
   16c20:	bl	11778 <__errno_location@plt>
   16c24:	mov	r3, r0
   16c28:	ldr	r3, [r3]
   16c2c:	str	r3, [r4, #32]
   16c30:	mov	r2, #104	; 0x68
   16c34:	mov	r1, #0
   16c38:	ldr	r0, [fp, #-16]
   16c3c:	bl	11790 <memset@plt>
   16c40:	mov	r3, #10
   16c44:	b	16cec <__assert_fail@plt+0x53d0>
   16c48:	ldr	r3, [fp, #-16]
   16c4c:	ldr	r3, [r3, #16]
   16c50:	and	r3, r3, #61440	; 0xf000
   16c54:	cmp	r3, #16384	; 0x4000
   16c58:	bne	16cb0 <__assert_fail@plt+0x5394>
   16c5c:	ldrb	r3, [r4, #168]	; 0xa8
   16c60:	cmp	r3, #46	; 0x2e
   16c64:	bne	16ca8 <__assert_fail@plt+0x538c>
   16c68:	ldrb	r3, [r4, #169]	; 0xa9
   16c6c:	cmp	r3, #0
   16c70:	beq	16c8c <__assert_fail@plt+0x5370>
   16c74:	ldrb	r3, [r4, #169]	; 0xa9
   16c78:	cmp	r3, #46	; 0x2e
   16c7c:	bne	16ca8 <__assert_fail@plt+0x538c>
   16c80:	ldrb	r3, [r4, #170]	; 0xaa
   16c84:	cmp	r3, #0
   16c88:	bne	16ca8 <__assert_fail@plt+0x538c>
   16c8c:	ldr	r3, [r4, #48]	; 0x30
   16c90:	cmp	r3, #0
   16c94:	bne	16ca0 <__assert_fail@plt+0x5384>
   16c98:	mov	r3, #1
   16c9c:	b	16cec <__assert_fail@plt+0x53d0>
   16ca0:	mov	r3, #5
   16ca4:	b	16cec <__assert_fail@plt+0x53d0>
   16ca8:	mov	r3, #1
   16cac:	b	16cec <__assert_fail@plt+0x53d0>
   16cb0:	ldr	r3, [fp, #-16]
   16cb4:	ldr	r3, [r3, #16]
   16cb8:	and	r3, r3, #61440	; 0xf000
   16cbc:	cmp	r3, #40960	; 0xa000
   16cc0:	bne	16ccc <__assert_fail@plt+0x53b0>
   16cc4:	mov	r3, #12
   16cc8:	b	16cec <__assert_fail@plt+0x53d0>
   16ccc:	ldr	r3, [fp, #-16]
   16cd0:	ldr	r3, [r3, #16]
   16cd4:	and	r3, r3, #61440	; 0xf000
   16cd8:	cmp	r3, #32768	; 0x8000
   16cdc:	bne	16ce8 <__assert_fail@plt+0x53cc>
   16ce0:	mov	r3, #8
   16ce4:	b	16cec <__assert_fail@plt+0x53d0>
   16ce8:	mov	r3, #3
   16cec:	mov	r0, r3
   16cf0:	sub	sp, fp, #8
   16cf4:	pop	{r4, fp, pc}
   16cf8:	push	{fp, lr}
   16cfc:	add	fp, sp, #4
   16d00:	sub	sp, sp, #16
   16d04:	str	r0, [fp, #-16]
   16d08:	str	r1, [fp, #-20]	; 0xffffffec
   16d0c:	ldr	r3, [fp, #-16]
   16d10:	str	r3, [fp, #-8]
   16d14:	ldr	r3, [fp, #-20]	; 0xffffffec
   16d18:	str	r3, [fp, #-12]
   16d1c:	ldr	r3, [fp, #-8]
   16d20:	ldr	r3, [r3]
   16d24:	ldr	r3, [r3, #44]	; 0x2c
   16d28:	ldr	r3, [r3, #44]	; 0x2c
   16d2c:	ldr	r1, [fp, #-12]
   16d30:	ldr	r0, [fp, #-8]
   16d34:	blx	r3
   16d38:	mov	r3, r0
   16d3c:	mov	r0, r3
   16d40:	sub	sp, fp, #4
   16d44:	pop	{fp, pc}
   16d48:	push	{r4, r5, r6, fp, lr}
   16d4c:	add	fp, sp, #16
   16d50:	sub	sp, sp, #28
   16d54:	str	r0, [fp, #-40]	; 0xffffffd8
   16d58:	str	r1, [fp, #-44]	; 0xffffffd4
   16d5c:	mov	r5, r2
   16d60:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16d64:	ldr	r3, [r3, #44]	; 0x2c
   16d68:	str	r3, [fp, #-24]	; 0xffffffe8
   16d6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16d70:	ldr	r3, [r3, #40]	; 0x28
   16d74:	cmp	r3, r5
   16d78:	bcs	16e04 <__assert_fail@plt+0x54e8>
   16d7c:	add	r2, r5, #40	; 0x28
   16d80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16d84:	str	r2, [r3, #40]	; 0x28
   16d88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16d8c:	ldr	r3, [r3, #40]	; 0x28
   16d90:	cmn	r3, #-1073741823	; 0xc0000001
   16d94:	bhi	16dc8 <__assert_fail@plt+0x54ac>
   16d98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16d9c:	ldr	r2, [r3, #8]
   16da0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16da4:	ldr	r3, [r3, #40]	; 0x28
   16da8:	lsl	r3, r3, #2
   16dac:	mov	r1, r3
   16db0:	mov	r0, r2
   16db4:	bl	1ea28 <lchmod@@Base+0x5684>
   16db8:	str	r0, [fp, #-28]	; 0xffffffe4
   16dbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16dc0:	cmp	r3, #0
   16dc4:	bne	16df8 <__assert_fail@plt+0x54dc>
   16dc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16dcc:	ldr	r3, [r3, #8]
   16dd0:	mov	r0, r3
   16dd4:	bl	14250 <__assert_fail@plt+0x2934>
   16dd8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16ddc:	mov	r2, #0
   16de0:	str	r2, [r3, #8]
   16de4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16de8:	mov	r2, #0
   16dec:	str	r2, [r3, #40]	; 0x28
   16df0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16df4:	b	16e84 <__assert_fail@plt+0x5568>
   16df8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16dfc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16e00:	str	r2, [r3, #8]
   16e04:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16e08:	ldr	r4, [r3, #8]
   16e0c:	ldr	r6, [fp, #-44]	; 0xffffffd4
   16e10:	b	16e24 <__assert_fail@plt+0x5508>
   16e14:	mov	r3, r4
   16e18:	add	r4, r3, #4
   16e1c:	str	r6, [r3]
   16e20:	ldr	r6, [r6, #8]
   16e24:	cmp	r6, #0
   16e28:	bne	16e14 <__assert_fail@plt+0x54f8>
   16e2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16e30:	ldr	r0, [r3, #8]
   16e34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e38:	mov	r2, #4
   16e3c:	mov	r1, r5
   16e40:	bl	11850 <qsort@plt>
   16e44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16e48:	ldr	r4, [r3, #8]
   16e4c:	ldr	r3, [r4]
   16e50:	str	r3, [fp, #-44]	; 0xffffffd4
   16e54:	b	16e68 <__assert_fail@plt+0x554c>
   16e58:	ldr	r3, [r4]
   16e5c:	ldr	r2, [r4, #4]
   16e60:	str	r2, [r3, #8]
   16e64:	add	r4, r4, #4
   16e68:	sub	r5, r5, #1
   16e6c:	cmp	r5, #0
   16e70:	bne	16e58 <__assert_fail@plt+0x553c>
   16e74:	ldr	r3, [r4]
   16e78:	mov	r2, #0
   16e7c:	str	r2, [r3, #8]
   16e80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16e84:	mov	r0, r3
   16e88:	sub	sp, fp, #16
   16e8c:	pop	{r4, r5, r6, fp, pc}
   16e90:	push	{r4, r5, fp, lr}
   16e94:	add	fp, sp, #12
   16e98:	sub	sp, sp, #16
   16e9c:	str	r0, [fp, #-24]	; 0xffffffe8
   16ea0:	str	r1, [fp, #-28]	; 0xffffffe4
   16ea4:	mov	r5, r2
   16ea8:	add	r3, r5, #176	; 0xb0
   16eac:	bic	r3, r3, #7
   16eb0:	str	r3, [fp, #-16]
   16eb4:	ldr	r0, [fp, #-16]
   16eb8:	bl	1e980 <lchmod@@Base+0x55dc>
   16ebc:	mov	r3, r0
   16ec0:	mov	r4, r3
   16ec4:	cmp	r4, #0
   16ec8:	bne	16ed4 <__assert_fail@plt+0x55b8>
   16ecc:	mov	r3, #0
   16ed0:	b	16f40 <__assert_fail@plt+0x5624>
   16ed4:	add	r3, r4, #168	; 0xa8
   16ed8:	mov	r2, r5
   16edc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16ee0:	mov	r0, r3
   16ee4:	bl	11580 <memcpy@plt>
   16ee8:	add	r3, r4, r5
   16eec:	mov	r2, #0
   16ef0:	strb	r2, [r3, #168]	; 0xa8
   16ef4:	str	r5, [r4, #52]	; 0x34
   16ef8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16efc:	str	r3, [r4, #44]	; 0x2c
   16f00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f04:	ldr	r3, [r3, #24]
   16f08:	str	r3, [r4, #28]
   16f0c:	mov	r3, #0
   16f10:	str	r3, [r4, #32]
   16f14:	mov	r3, #0
   16f18:	str	r3, [r4, #12]
   16f1c:	mov	r3, #0
   16f20:	strh	r3, [r4, #58]	; 0x3a
   16f24:	mov	r3, #3
   16f28:	strh	r3, [r4, #60]	; 0x3c
   16f2c:	mov	r3, #0
   16f30:	str	r3, [r4, #16]
   16f34:	mov	r3, #0
   16f38:	str	r3, [r4, #20]
   16f3c:	mov	r3, r4
   16f40:	mov	r0, r3
   16f44:	sub	sp, fp, #12
   16f48:	pop	{r4, r5, fp, pc}
   16f4c:	push	{r4, r5, fp, lr}
   16f50:	add	fp, sp, #12
   16f54:	mov	r5, r0
   16f58:	b	16f80 <__assert_fail@plt+0x5664>
   16f5c:	ldr	r5, [r5, #8]
   16f60:	ldr	r3, [r4, #12]
   16f64:	cmp	r3, #0
   16f68:	beq	16f78 <__assert_fail@plt+0x565c>
   16f6c:	ldr	r3, [r4, #12]
   16f70:	mov	r0, r3
   16f74:	bl	11904 <closedir@plt>
   16f78:	mov	r0, r4
   16f7c:	bl	14250 <__assert_fail@plt+0x2934>
   16f80:	mov	r4, r5
   16f84:	cmp	r4, #0
   16f88:	bne	16f5c <__assert_fail@plt+0x5640>
   16f8c:	nop			; (mov r0, r0)
   16f90:	pop	{r4, r5, fp, pc}
   16f94:	push	{fp, lr}
   16f98:	add	fp, sp, #4
   16f9c:	sub	sp, sp, #16
   16fa0:	str	r0, [fp, #-16]
   16fa4:	str	r1, [fp, #-20]	; 0xffffffec
   16fa8:	ldr	r3, [fp, #-16]
   16fac:	ldr	r2, [r3, #36]	; 0x24
   16fb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   16fb4:	add	r3, r2, r3
   16fb8:	add	r3, r3, #256	; 0x100
   16fbc:	str	r3, [fp, #-8]
   16fc0:	ldr	r3, [fp, #-16]
   16fc4:	ldr	r2, [r3, #36]	; 0x24
   16fc8:	ldr	r3, [fp, #-8]
   16fcc:	cmp	r2, r3
   16fd0:	bls	17008 <__assert_fail@plt+0x56ec>
   16fd4:	ldr	r3, [fp, #-16]
   16fd8:	ldr	r3, [r3, #24]
   16fdc:	mov	r0, r3
   16fe0:	bl	14250 <__assert_fail@plt+0x2934>
   16fe4:	ldr	r3, [fp, #-16]
   16fe8:	mov	r2, #0
   16fec:	str	r2, [r3, #24]
   16ff0:	bl	11778 <__errno_location@plt>
   16ff4:	mov	r2, r0
   16ff8:	mov	r3, #36	; 0x24
   16ffc:	str	r3, [r2]
   17000:	mov	r3, #0
   17004:	b	17074 <__assert_fail@plt+0x5758>
   17008:	ldr	r3, [fp, #-16]
   1700c:	ldr	r2, [fp, #-8]
   17010:	str	r2, [r3, #36]	; 0x24
   17014:	ldr	r3, [fp, #-16]
   17018:	ldr	r2, [r3, #24]
   1701c:	ldr	r3, [fp, #-16]
   17020:	ldr	r3, [r3, #36]	; 0x24
   17024:	mov	r1, r3
   17028:	mov	r0, r2
   1702c:	bl	1ea28 <lchmod@@Base+0x5684>
   17030:	str	r0, [fp, #-12]
   17034:	ldr	r3, [fp, #-12]
   17038:	cmp	r3, #0
   1703c:	bne	17064 <__assert_fail@plt+0x5748>
   17040:	ldr	r3, [fp, #-16]
   17044:	ldr	r3, [r3, #24]
   17048:	mov	r0, r3
   1704c:	bl	14250 <__assert_fail@plt+0x2934>
   17050:	ldr	r3, [fp, #-16]
   17054:	mov	r2, #0
   17058:	str	r2, [r3, #24]
   1705c:	mov	r3, #0
   17060:	b	17074 <__assert_fail@plt+0x5758>
   17064:	ldr	r3, [fp, #-16]
   17068:	ldr	r2, [fp, #-12]
   1706c:	str	r2, [r3, #24]
   17070:	mov	r3, #1
   17074:	mov	r0, r3
   17078:	sub	sp, fp, #4
   1707c:	pop	{fp, pc}
   17080:	push	{fp}		; (str fp, [sp, #-4]!)
   17084:	add	fp, sp, #0
   17088:	sub	sp, sp, #20
   1708c:	str	r0, [fp, #-16]
   17090:	str	r1, [fp, #-20]	; 0xffffffec
   17094:	ldr	r3, [fp, #-16]
   17098:	ldr	r3, [r3, #24]
   1709c:	str	r3, [fp, #-12]
   170a0:	ldr	r3, [fp, #-16]
   170a4:	ldr	r3, [r3, #4]
   170a8:	str	r3, [fp, #-8]
   170ac:	b	1710c <__assert_fail@plt+0x57f0>
   170b0:	ldr	r3, [fp, #-8]
   170b4:	ldr	r2, [r3, #24]
   170b8:	ldr	r3, [fp, #-8]
   170bc:	add	r3, r3, #168	; 0xa8
   170c0:	cmp	r2, r3
   170c4:	beq	170f4 <__assert_fail@plt+0x57d8>
   170c8:	ldr	r3, [fp, #-8]
   170cc:	ldr	r3, [r3, #24]
   170d0:	mov	r2, r3
   170d4:	ldr	r3, [fp, #-8]
   170d8:	ldr	r3, [r3, #28]
   170dc:	sub	r3, r2, r3
   170e0:	mov	r2, r3
   170e4:	ldr	r3, [fp, #-12]
   170e8:	add	r2, r3, r2
   170ec:	ldr	r3, [fp, #-8]
   170f0:	str	r2, [r3, #24]
   170f4:	ldr	r3, [fp, #-8]
   170f8:	ldr	r2, [fp, #-12]
   170fc:	str	r2, [r3, #28]
   17100:	ldr	r3, [fp, #-8]
   17104:	ldr	r3, [r3, #8]
   17108:	str	r3, [fp, #-8]
   1710c:	ldr	r3, [fp, #-8]
   17110:	cmp	r3, #0
   17114:	bne	170b0 <__assert_fail@plt+0x5794>
   17118:	ldr	r3, [fp, #-20]	; 0xffffffec
   1711c:	str	r3, [fp, #-8]
   17120:	b	1719c <__assert_fail@plt+0x5880>
   17124:	ldr	r3, [fp, #-8]
   17128:	ldr	r2, [r3, #24]
   1712c:	ldr	r3, [fp, #-8]
   17130:	add	r3, r3, #168	; 0xa8
   17134:	cmp	r2, r3
   17138:	beq	17168 <__assert_fail@plt+0x584c>
   1713c:	ldr	r3, [fp, #-8]
   17140:	ldr	r3, [r3, #24]
   17144:	mov	r2, r3
   17148:	ldr	r3, [fp, #-8]
   1714c:	ldr	r3, [r3, #28]
   17150:	sub	r3, r2, r3
   17154:	mov	r2, r3
   17158:	ldr	r3, [fp, #-12]
   1715c:	add	r2, r3, r2
   17160:	ldr	r3, [fp, #-8]
   17164:	str	r2, [r3, #24]
   17168:	ldr	r3, [fp, #-8]
   1716c:	ldr	r2, [fp, #-12]
   17170:	str	r2, [r3, #28]
   17174:	ldr	r3, [fp, #-8]
   17178:	ldr	r3, [r3, #8]
   1717c:	cmp	r3, #0
   17180:	beq	17190 <__assert_fail@plt+0x5874>
   17184:	ldr	r3, [fp, #-8]
   17188:	ldr	r3, [r3, #8]
   1718c:	b	17198 <__assert_fail@plt+0x587c>
   17190:	ldr	r3, [fp, #-8]
   17194:	ldr	r3, [r3, #4]
   17198:	str	r3, [fp, #-8]
   1719c:	ldr	r3, [fp, #-8]
   171a0:	ldr	r3, [r3, #48]	; 0x30
   171a4:	cmp	r3, #0
   171a8:	bge	17124 <__assert_fail@plt+0x5808>
   171ac:	nop			; (mov r0, r0)
   171b0:	add	sp, fp, #0
   171b4:	pop	{fp}		; (ldr fp, [sp], #4)
   171b8:	bx	lr
   171bc:	push	{fp, lr}
   171c0:	add	fp, sp, #4
   171c4:	sub	sp, sp, #16
   171c8:	str	r0, [fp, #-16]
   171cc:	mov	r3, #0
   171d0:	str	r3, [fp, #-8]
   171d4:	b	17210 <__assert_fail@plt+0x58f4>
   171d8:	ldr	r3, [fp, #-16]
   171dc:	ldr	r3, [r3]
   171e0:	mov	r0, r3
   171e4:	bl	11730 <strlen@plt>
   171e8:	str	r0, [fp, #-12]
   171ec:	ldr	r2, [fp, #-12]
   171f0:	ldr	r3, [fp, #-8]
   171f4:	cmp	r2, r3
   171f8:	bls	17204 <__assert_fail@plt+0x58e8>
   171fc:	ldr	r3, [fp, #-12]
   17200:	str	r3, [fp, #-8]
   17204:	ldr	r3, [fp, #-16]
   17208:	add	r3, r3, #4
   1720c:	str	r3, [fp, #-16]
   17210:	ldr	r3, [fp, #-16]
   17214:	ldr	r3, [r3]
   17218:	cmp	r3, #0
   1721c:	bne	171d8 <__assert_fail@plt+0x58bc>
   17220:	ldr	r3, [fp, #-8]
   17224:	add	r3, r3, #1
   17228:	mov	r0, r3
   1722c:	sub	sp, fp, #4
   17230:	pop	{fp, pc}
   17234:	push	{fp, lr}
   17238:	add	fp, sp, #4
   1723c:	sub	sp, sp, #144	; 0x90
   17240:	str	r0, [fp, #-136]	; 0xffffff78
   17244:	str	r1, [fp, #-140]	; 0xffffff74
   17248:	str	r2, [fp, #-144]	; 0xffffff70
   1724c:	str	r3, [fp, #-148]	; 0xffffff6c
   17250:	ldr	r3, [fp, #-148]	; 0xffffff6c
   17254:	cmp	r3, #0
   17258:	beq	1727c <__assert_fail@plt+0x5960>
   1725c:	ldr	r1, [pc, #632]	; 174dc <__assert_fail@plt+0x5bc0>
   17260:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17264:	bl	11508 <strcmp@plt>
   17268:	mov	r3, r0
   1726c:	cmp	r3, #0
   17270:	bne	1727c <__assert_fail@plt+0x5960>
   17274:	mov	r3, #1
   17278:	b	17280 <__assert_fail@plt+0x5964>
   1727c:	mov	r3, #0
   17280:	strb	r3, [fp, #-13]
   17284:	ldrb	r3, [fp, #-13]
   17288:	and	r3, r3, #1
   1728c:	strb	r3, [fp, #-13]
   17290:	ldr	r3, [fp, #-136]	; 0xffffff78
   17294:	ldr	r3, [r3, #48]	; 0x30
   17298:	and	r3, r3, #4
   1729c:	cmp	r3, #0
   172a0:	beq	172d4 <__assert_fail@plt+0x59b8>
   172a4:	ldr	r3, [fp, #-136]	; 0xffffff78
   172a8:	ldr	r3, [r3, #48]	; 0x30
   172ac:	and	r3, r3, #512	; 0x200
   172b0:	cmp	r3, #0
   172b4:	beq	172cc <__assert_fail@plt+0x59b0>
   172b8:	ldr	r3, [fp, #-144]	; 0xffffff70
   172bc:	cmp	r3, #0
   172c0:	blt	172cc <__assert_fail@plt+0x59b0>
   172c4:	ldr	r0, [fp, #-144]	; 0xffffff70
   172c8:	bl	118d4 <close@plt>
   172cc:	mov	r3, #0
   172d0:	b	174d0 <__assert_fail@plt+0x5bb4>
   172d4:	ldr	r3, [fp, #-144]	; 0xffffff70
   172d8:	cmp	r3, #0
   172dc:	bge	17354 <__assert_fail@plt+0x5a38>
   172e0:	ldrb	r3, [fp, #-13]
   172e4:	cmp	r3, #0
   172e8:	beq	17354 <__assert_fail@plt+0x5a38>
   172ec:	ldr	r3, [fp, #-136]	; 0xffffff78
   172f0:	ldr	r3, [r3, #48]	; 0x30
   172f4:	and	r3, r3, #512	; 0x200
   172f8:	cmp	r3, #0
   172fc:	beq	17354 <__assert_fail@plt+0x5a38>
   17300:	ldr	r3, [fp, #-136]	; 0xffffff78
   17304:	add	r3, r3, #60	; 0x3c
   17308:	mov	r0, r3
   1730c:	bl	19218 <__assert_fail@plt+0x78fc>
   17310:	mov	r3, r0
   17314:	eor	r3, r3, #1
   17318:	uxtb	r3, r3
   1731c:	cmp	r3, #0
   17320:	beq	17354 <__assert_fail@plt+0x5a38>
   17324:	ldr	r3, [fp, #-136]	; 0xffffff78
   17328:	add	r3, r3, #60	; 0x3c
   1732c:	mov	r0, r3
   17330:	bl	19300 <__assert_fail@plt+0x79e4>
   17334:	str	r0, [fp, #-20]	; 0xffffffec
   17338:	ldr	r3, [fp, #-20]	; 0xffffffec
   1733c:	cmp	r3, #0
   17340:	blt	17354 <__assert_fail@plt+0x5a38>
   17344:	ldr	r3, [fp, #-20]	; 0xffffffec
   17348:	str	r3, [fp, #-144]	; 0xffffff70
   1734c:	mov	r3, #0
   17350:	str	r3, [fp, #-148]	; 0xffffff6c
   17354:	ldr	r3, [fp, #-144]	; 0xffffff70
   17358:	str	r3, [fp, #-12]
   1735c:	ldr	r3, [fp, #-144]	; 0xffffff70
   17360:	cmp	r3, #0
   17364:	bge	1738c <__assert_fail@plt+0x5a70>
   17368:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1736c:	ldr	r0, [fp, #-136]	; 0xffffff78
   17370:	bl	149b0 <__assert_fail@plt+0x3094>
   17374:	str	r0, [fp, #-12]
   17378:	ldr	r3, [fp, #-12]
   1737c:	cmp	r3, #0
   17380:	bge	1738c <__assert_fail@plt+0x5a70>
   17384:	mvn	r3, #0
   17388:	b	174d0 <__assert_fail@plt+0x5bb4>
   1738c:	ldr	r3, [fp, #-136]	; 0xffffff78
   17390:	ldr	r3, [r3, #48]	; 0x30
   17394:	and	r3, r3, #2
   17398:	cmp	r3, #0
   1739c:	bne	173c4 <__assert_fail@plt+0x5aa8>
   173a0:	ldr	r3, [fp, #-148]	; 0xffffff6c
   173a4:	cmp	r3, #0
   173a8:	beq	1743c <__assert_fail@plt+0x5b20>
   173ac:	ldr	r1, [pc, #296]	; 174dc <__assert_fail@plt+0x5bc0>
   173b0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   173b4:	bl	11508 <strcmp@plt>
   173b8:	mov	r3, r0
   173bc:	cmp	r3, #0
   173c0:	bne	1743c <__assert_fail@plt+0x5b20>
   173c4:	sub	r3, fp, #132	; 0x84
   173c8:	mov	r1, r3
   173cc:	ldr	r0, [fp, #-12]
   173d0:	bl	209a8 <lchmod@@Base+0x7604>
   173d4:	mov	r3, r0
   173d8:	cmp	r3, #0
   173dc:	beq	173ec <__assert_fail@plt+0x5ad0>
   173e0:	mvn	r3, #0
   173e4:	str	r3, [fp, #-8]
   173e8:	b	17498 <__assert_fail@plt+0x5b7c>
   173ec:	ldr	r3, [fp, #-140]	; 0xffffff74
   173f0:	ldrd	r0, [r3, #64]	; 0x40
   173f4:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   173f8:	cmp	r1, r3
   173fc:	cmpeq	r0, r2
   17400:	bne	1741c <__assert_fail@plt+0x5b00>
   17404:	ldr	r3, [fp, #-140]	; 0xffffff74
   17408:	ldrd	r0, [r3, #160]	; 0xa0
   1740c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   17410:	cmp	r1, r3
   17414:	cmpeq	r0, r2
   17418:	beq	1743c <__assert_fail@plt+0x5b20>
   1741c:	bl	11778 <__errno_location@plt>
   17420:	mov	r2, r0
   17424:	mov	r3, #2
   17428:	str	r3, [r2]
   1742c:	mvn	r3, #0
   17430:	str	r3, [fp, #-8]
   17434:	nop			; (mov r0, r0)
   17438:	b	17498 <__assert_fail@plt+0x5b7c>
   1743c:	ldr	r3, [fp, #-136]	; 0xffffff78
   17440:	ldr	r3, [r3, #48]	; 0x30
   17444:	and	r3, r3, #512	; 0x200
   17448:	cmp	r3, #0
   1744c:	beq	1748c <__assert_fail@plt+0x5b70>
   17450:	ldrb	r3, [fp, #-13]
   17454:	cmp	r3, #0
   17458:	movne	r3, #1
   1745c:	moveq	r3, #0
   17460:	uxtb	r3, r3
   17464:	eor	r3, r3, #1
   17468:	uxtb	r3, r3
   1746c:	and	r3, r3, #1
   17470:	uxtb	r3, r3
   17474:	mov	r2, r3
   17478:	ldr	r1, [fp, #-12]
   1747c:	ldr	r0, [fp, #-136]	; 0xffffff78
   17480:	bl	14814 <__assert_fail@plt+0x2ef8>
   17484:	mov	r3, #0
   17488:	b	174d0 <__assert_fail@plt+0x5bb4>
   1748c:	ldr	r0, [fp, #-12]
   17490:	bl	11844 <fchdir@plt>
   17494:	str	r0, [fp, #-8]
   17498:	ldr	r3, [fp, #-144]	; 0xffffff70
   1749c:	cmp	r3, #0
   174a0:	bge	174cc <__assert_fail@plt+0x5bb0>
   174a4:	bl	11778 <__errno_location@plt>
   174a8:	mov	r3, r0
   174ac:	ldr	r3, [r3]
   174b0:	str	r3, [fp, #-24]	; 0xffffffe8
   174b4:	ldr	r0, [fp, #-12]
   174b8:	bl	118d4 <close@plt>
   174bc:	bl	11778 <__errno_location@plt>
   174c0:	mov	r2, r0
   174c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   174c8:	str	r3, [r2]
   174cc:	ldr	r3, [fp, #-8]
   174d0:	mov	r0, r3
   174d4:	sub	sp, fp, #4
   174d8:	pop	{fp, pc}
   174dc:	andeq	r1, r2, r0, ror r3
   174e0:	push	{fp}		; (str fp, [sp, #-4]!)
   174e4:	add	fp, sp, #0
   174e8:	sub	sp, sp, #12
   174ec:	str	r0, [fp, #-8]
   174f0:	ldr	r3, [fp, #-8]
   174f4:	ldr	r3, [r3, #8]
   174f8:	mov	r0, r3
   174fc:	add	sp, fp, #0
   17500:	pop	{fp}		; (ldr fp, [sp], #4)
   17504:	bx	lr
   17508:	push	{fp}		; (str fp, [sp, #-4]!)
   1750c:	add	fp, sp, #0
   17510:	sub	sp, sp, #12
   17514:	str	r0, [fp, #-8]
   17518:	ldr	r3, [fp, #-8]
   1751c:	ldr	r3, [r3, #12]
   17520:	mov	r0, r3
   17524:	add	sp, fp, #0
   17528:	pop	{fp}		; (ldr fp, [sp], #4)
   1752c:	bx	lr
   17530:	push	{fp}		; (str fp, [sp, #-4]!)
   17534:	add	fp, sp, #0
   17538:	sub	sp, sp, #12
   1753c:	str	r0, [fp, #-8]
   17540:	ldr	r3, [fp, #-8]
   17544:	ldr	r3, [r3, #16]
   17548:	mov	r0, r3
   1754c:	add	sp, fp, #0
   17550:	pop	{fp}		; (ldr fp, [sp], #4)
   17554:	bx	lr
   17558:	push	{fp}		; (str fp, [sp, #-4]!)
   1755c:	add	fp, sp, #0
   17560:	sub	sp, sp, #28
   17564:	str	r0, [fp, #-24]	; 0xffffffe8
   17568:	mov	r3, #0
   1756c:	str	r3, [fp, #-12]
   17570:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17574:	ldr	r3, [r3]
   17578:	str	r3, [fp, #-8]
   1757c:	b	175ec <__assert_fail@plt+0x5cd0>
   17580:	ldr	r3, [fp, #-8]
   17584:	ldr	r3, [r3]
   17588:	cmp	r3, #0
   1758c:	beq	175e0 <__assert_fail@plt+0x5cc4>
   17590:	ldr	r3, [fp, #-8]
   17594:	str	r3, [fp, #-16]
   17598:	mov	r3, #1
   1759c:	str	r3, [fp, #-20]	; 0xffffffec
   175a0:	b	175b0 <__assert_fail@plt+0x5c94>
   175a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   175a8:	add	r3, r3, #1
   175ac:	str	r3, [fp, #-20]	; 0xffffffec
   175b0:	ldr	r3, [fp, #-16]
   175b4:	ldr	r3, [r3, #4]
   175b8:	str	r3, [fp, #-16]
   175bc:	ldr	r3, [fp, #-16]
   175c0:	cmp	r3, #0
   175c4:	bne	175a4 <__assert_fail@plt+0x5c88>
   175c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   175cc:	ldr	r3, [fp, #-12]
   175d0:	cmp	r2, r3
   175d4:	bls	175e0 <__assert_fail@plt+0x5cc4>
   175d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   175dc:	str	r3, [fp, #-12]
   175e0:	ldr	r3, [fp, #-8]
   175e4:	add	r3, r3, #8
   175e8:	str	r3, [fp, #-8]
   175ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175f0:	ldr	r2, [r3, #4]
   175f4:	ldr	r3, [fp, #-8]
   175f8:	cmp	r2, r3
   175fc:	bhi	17580 <__assert_fail@plt+0x5c64>
   17600:	ldr	r3, [fp, #-12]
   17604:	mov	r0, r3
   17608:	add	sp, fp, #0
   1760c:	pop	{fp}		; (ldr fp, [sp], #4)
   17610:	bx	lr
   17614:	push	{fp}		; (str fp, [sp, #-4]!)
   17618:	add	fp, sp, #0
   1761c:	sub	sp, sp, #28
   17620:	str	r0, [fp, #-24]	; 0xffffffe8
   17624:	mov	r3, #0
   17628:	str	r3, [fp, #-12]
   1762c:	mov	r3, #0
   17630:	str	r3, [fp, #-16]
   17634:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17638:	ldr	r3, [r3]
   1763c:	str	r3, [fp, #-8]
   17640:	b	176a8 <__assert_fail@plt+0x5d8c>
   17644:	ldr	r3, [fp, #-8]
   17648:	ldr	r3, [r3]
   1764c:	cmp	r3, #0
   17650:	beq	1769c <__assert_fail@plt+0x5d80>
   17654:	ldr	r3, [fp, #-8]
   17658:	str	r3, [fp, #-20]	; 0xffffffec
   1765c:	ldr	r3, [fp, #-12]
   17660:	add	r3, r3, #1
   17664:	str	r3, [fp, #-12]
   17668:	ldr	r3, [fp, #-16]
   1766c:	add	r3, r3, #1
   17670:	str	r3, [fp, #-16]
   17674:	b	17684 <__assert_fail@plt+0x5d68>
   17678:	ldr	r3, [fp, #-16]
   1767c:	add	r3, r3, #1
   17680:	str	r3, [fp, #-16]
   17684:	ldr	r3, [fp, #-20]	; 0xffffffec
   17688:	ldr	r3, [r3, #4]
   1768c:	str	r3, [fp, #-20]	; 0xffffffec
   17690:	ldr	r3, [fp, #-20]	; 0xffffffec
   17694:	cmp	r3, #0
   17698:	bne	17678 <__assert_fail@plt+0x5d5c>
   1769c:	ldr	r3, [fp, #-8]
   176a0:	add	r3, r3, #8
   176a4:	str	r3, [fp, #-8]
   176a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176ac:	ldr	r2, [r3, #4]
   176b0:	ldr	r3, [fp, #-8]
   176b4:	cmp	r2, r3
   176b8:	bhi	17644 <__assert_fail@plt+0x5d28>
   176bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176c0:	ldr	r2, [r3, #12]
   176c4:	ldr	r3, [fp, #-12]
   176c8:	cmp	r2, r3
   176cc:	bne	176ec <__assert_fail@plt+0x5dd0>
   176d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176d4:	ldr	r2, [r3, #16]
   176d8:	ldr	r3, [fp, #-16]
   176dc:	cmp	r2, r3
   176e0:	bne	176ec <__assert_fail@plt+0x5dd0>
   176e4:	mov	r3, #1
   176e8:	b	176f0 <__assert_fail@plt+0x5dd4>
   176ec:	mov	r3, #0
   176f0:	mov	r0, r3
   176f4:	add	sp, fp, #0
   176f8:	pop	{fp}		; (ldr fp, [sp], #4)
   176fc:	bx	lr
   17700:	push	{fp, lr}
   17704:	add	fp, sp, #4
   17708:	sub	sp, sp, #32
   1770c:	str	r0, [fp, #-24]	; 0xffffffe8
   17710:	str	r1, [fp, #-28]	; 0xffffffe4
   17714:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17718:	bl	17530 <__assert_fail@plt+0x5c14>
   1771c:	str	r0, [fp, #-8]
   17720:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17724:	bl	174e0 <__assert_fail@plt+0x5bc4>
   17728:	str	r0, [fp, #-12]
   1772c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17730:	bl	17508 <__assert_fail@plt+0x5bec>
   17734:	str	r0, [fp, #-16]
   17738:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1773c:	bl	17558 <__assert_fail@plt+0x5c3c>
   17740:	str	r0, [fp, #-20]	; 0xffffffec
   17744:	ldr	r2, [fp, #-8]
   17748:	ldr	r1, [pc, #112]	; 177c0 <__assert_fail@plt+0x5ea4>
   1774c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17750:	bl	1176c <fprintf@plt>
   17754:	ldr	r2, [fp, #-12]
   17758:	ldr	r1, [pc, #100]	; 177c4 <__assert_fail@plt+0x5ea8>
   1775c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17760:	bl	1176c <fprintf@plt>
   17764:	ldr	r3, [fp, #-16]
   17768:	vmov	s15, r3
   1776c:	vcvt.f64.u32	d7, s15
   17770:	vldr	d6, [pc, #64]	; 177b8 <__assert_fail@plt+0x5e9c>
   17774:	vmul.f64	d5, d7, d6
   17778:	ldr	r3, [fp, #-12]
   1777c:	vmov	s15, r3
   17780:	vcvt.f64.u32	d6, s15
   17784:	vdiv.f64	d7, d5, d6
   17788:	vstr	d7, [sp]
   1778c:	ldr	r2, [fp, #-16]
   17790:	ldr	r1, [pc, #48]	; 177c8 <__assert_fail@plt+0x5eac>
   17794:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17798:	bl	1176c <fprintf@plt>
   1779c:	ldr	r2, [fp, #-20]	; 0xffffffec
   177a0:	ldr	r1, [pc, #36]	; 177cc <__assert_fail@plt+0x5eb0>
   177a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   177a8:	bl	1176c <fprintf@plt>
   177ac:	nop			; (mov r0, r0)
   177b0:	sub	sp, fp, #4
   177b4:	pop	{fp, pc}
   177b8:	andeq	r0, r0, r0
   177bc:	subsmi	r0, r9, r0
   177c0:	andeq	r1, r2, r8, lsl #7
   177c4:	andeq	r1, r2, r0, lsr #7
   177c8:			; <UNDEFINED> instruction: 0x000213b8
   177cc:	ldrdeq	r1, [r2], -ip
   177d0:	push	{fp, lr}
   177d4:	add	fp, sp, #4
   177d8:	sub	sp, sp, #16
   177dc:	str	r0, [fp, #-16]
   177e0:	str	r1, [fp, #-20]	; 0xffffffec
   177e4:	ldr	r3, [fp, #-16]
   177e8:	ldr	r3, [r3, #24]
   177ec:	ldr	r2, [fp, #-16]
   177f0:	ldr	r2, [r2, #8]
   177f4:	mov	r1, r2
   177f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   177fc:	blx	r3
   17800:	str	r0, [fp, #-8]
   17804:	ldr	r3, [fp, #-16]
   17808:	ldr	r2, [r3, #8]
   1780c:	ldr	r3, [fp, #-8]
   17810:	cmp	r2, r3
   17814:	bhi	1781c <__assert_fail@plt+0x5f00>
   17818:	bl	118c8 <abort@plt>
   1781c:	ldr	r3, [fp, #-16]
   17820:	ldr	r2, [r3]
   17824:	ldr	r3, [fp, #-8]
   17828:	lsl	r3, r3, #3
   1782c:	add	r3, r2, r3
   17830:	mov	r0, r3
   17834:	sub	sp, fp, #4
   17838:	pop	{fp, pc}
   1783c:	push	{fp, lr}
   17840:	add	fp, sp, #4
   17844:	sub	sp, sp, #16
   17848:	str	r0, [fp, #-16]
   1784c:	str	r1, [fp, #-20]	; 0xffffffec
   17850:	ldr	r1, [fp, #-20]	; 0xffffffec
   17854:	ldr	r0, [fp, #-16]
   17858:	bl	177d0 <__assert_fail@plt+0x5eb4>
   1785c:	str	r0, [fp, #-12]
   17860:	ldr	r3, [fp, #-12]
   17864:	ldr	r3, [r3]
   17868:	cmp	r3, #0
   1786c:	bne	17878 <__assert_fail@plt+0x5f5c>
   17870:	mov	r3, #0
   17874:	b	178e8 <__assert_fail@plt+0x5fcc>
   17878:	ldr	r3, [fp, #-12]
   1787c:	str	r3, [fp, #-8]
   17880:	b	178d8 <__assert_fail@plt+0x5fbc>
   17884:	ldr	r3, [fp, #-8]
   17888:	ldr	r2, [r3]
   1788c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17890:	cmp	r2, r3
   17894:	beq	178c0 <__assert_fail@plt+0x5fa4>
   17898:	ldr	r3, [fp, #-16]
   1789c:	ldr	r3, [r3, #28]
   178a0:	ldr	r2, [fp, #-8]
   178a4:	ldr	r2, [r2]
   178a8:	mov	r1, r2
   178ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   178b0:	blx	r3
   178b4:	mov	r3, r0
   178b8:	cmp	r3, #0
   178bc:	beq	178cc <__assert_fail@plt+0x5fb0>
   178c0:	ldr	r3, [fp, #-8]
   178c4:	ldr	r3, [r3]
   178c8:	b	178e8 <__assert_fail@plt+0x5fcc>
   178cc:	ldr	r3, [fp, #-8]
   178d0:	ldr	r3, [r3, #4]
   178d4:	str	r3, [fp, #-8]
   178d8:	ldr	r3, [fp, #-8]
   178dc:	cmp	r3, #0
   178e0:	bne	17884 <__assert_fail@plt+0x5f68>
   178e4:	mov	r3, #0
   178e8:	mov	r0, r3
   178ec:	sub	sp, fp, #4
   178f0:	pop	{fp, pc}
   178f4:	push	{fp, lr}
   178f8:	add	fp, sp, #4
   178fc:	sub	sp, sp, #16
   17900:	str	r0, [fp, #-16]
   17904:	ldr	r3, [fp, #-16]
   17908:	ldr	r3, [r3, #16]
   1790c:	cmp	r3, #0
   17910:	bne	1791c <__assert_fail@plt+0x6000>
   17914:	mov	r3, #0
   17918:	b	1796c <__assert_fail@plt+0x6050>
   1791c:	ldr	r3, [fp, #-16]
   17920:	ldr	r3, [r3]
   17924:	str	r3, [fp, #-8]
   17928:	ldr	r3, [fp, #-16]
   1792c:	ldr	r2, [r3, #4]
   17930:	ldr	r3, [fp, #-8]
   17934:	cmp	r2, r3
   17938:	bhi	17940 <__assert_fail@plt+0x6024>
   1793c:	bl	118c8 <abort@plt>
   17940:	ldr	r3, [fp, #-8]
   17944:	ldr	r3, [r3]
   17948:	cmp	r3, #0
   1794c:	beq	1795c <__assert_fail@plt+0x6040>
   17950:	ldr	r3, [fp, #-8]
   17954:	ldr	r3, [r3]
   17958:	b	1796c <__assert_fail@plt+0x6050>
   1795c:	ldr	r3, [fp, #-8]
   17960:	add	r3, r3, #8
   17964:	str	r3, [fp, #-8]
   17968:	b	17928 <__assert_fail@plt+0x600c>
   1796c:	mov	r0, r3
   17970:	sub	sp, fp, #4
   17974:	pop	{fp, pc}
   17978:	push	{fp, lr}
   1797c:	add	fp, sp, #4
   17980:	sub	sp, sp, #16
   17984:	str	r0, [fp, #-16]
   17988:	str	r1, [fp, #-20]	; 0xffffffec
   1798c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17990:	ldr	r0, [fp, #-16]
   17994:	bl	177d0 <__assert_fail@plt+0x5eb4>
   17998:	str	r0, [fp, #-8]
   1799c:	ldr	r3, [fp, #-8]
   179a0:	str	r3, [fp, #-12]
   179a4:	ldr	r3, [fp, #-12]
   179a8:	ldr	r2, [r3]
   179ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   179b0:	cmp	r2, r3
   179b4:	bne	179d8 <__assert_fail@plt+0x60bc>
   179b8:	ldr	r3, [fp, #-12]
   179bc:	ldr	r3, [r3, #4]
   179c0:	cmp	r3, #0
   179c4:	beq	179d8 <__assert_fail@plt+0x60bc>
   179c8:	ldr	r3, [fp, #-12]
   179cc:	ldr	r3, [r3, #4]
   179d0:	ldr	r3, [r3]
   179d4:	b	17a34 <__assert_fail@plt+0x6118>
   179d8:	ldr	r3, [fp, #-12]
   179dc:	ldr	r3, [r3, #4]
   179e0:	str	r3, [fp, #-12]
   179e4:	ldr	r3, [fp, #-12]
   179e8:	cmp	r3, #0
   179ec:	bne	179a4 <__assert_fail@plt+0x6088>
   179f0:	b	17a10 <__assert_fail@plt+0x60f4>
   179f4:	ldr	r3, [fp, #-8]
   179f8:	ldr	r3, [r3]
   179fc:	cmp	r3, #0
   17a00:	beq	17a10 <__assert_fail@plt+0x60f4>
   17a04:	ldr	r3, [fp, #-8]
   17a08:	ldr	r3, [r3]
   17a0c:	b	17a34 <__assert_fail@plt+0x6118>
   17a10:	ldr	r3, [fp, #-8]
   17a14:	add	r3, r3, #8
   17a18:	str	r3, [fp, #-8]
   17a1c:	ldr	r3, [fp, #-16]
   17a20:	ldr	r3, [r3, #4]
   17a24:	ldr	r2, [fp, #-8]
   17a28:	cmp	r2, r3
   17a2c:	bcc	179f4 <__assert_fail@plt+0x60d8>
   17a30:	mov	r3, #0
   17a34:	mov	r0, r3
   17a38:	sub	sp, fp, #4
   17a3c:	pop	{fp, pc}
   17a40:	push	{fp}		; (str fp, [sp, #-4]!)
   17a44:	add	fp, sp, #0
   17a48:	sub	sp, sp, #36	; 0x24
   17a4c:	str	r0, [fp, #-24]	; 0xffffffe8
   17a50:	str	r1, [fp, #-28]	; 0xffffffe4
   17a54:	str	r2, [fp, #-32]	; 0xffffffe0
   17a58:	mov	r3, #0
   17a5c:	str	r3, [fp, #-8]
   17a60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17a64:	ldr	r3, [r3]
   17a68:	str	r3, [fp, #-12]
   17a6c:	b	17aec <__assert_fail@plt+0x61d0>
   17a70:	ldr	r3, [fp, #-12]
   17a74:	ldr	r3, [r3]
   17a78:	cmp	r3, #0
   17a7c:	beq	17ae0 <__assert_fail@plt+0x61c4>
   17a80:	ldr	r3, [fp, #-12]
   17a84:	str	r3, [fp, #-16]
   17a88:	b	17ad4 <__assert_fail@plt+0x61b8>
   17a8c:	ldr	r2, [fp, #-8]
   17a90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17a94:	cmp	r2, r3
   17a98:	bcc	17aa4 <__assert_fail@plt+0x6188>
   17a9c:	ldr	r3, [fp, #-8]
   17aa0:	b	17b04 <__assert_fail@plt+0x61e8>
   17aa4:	ldr	r3, [fp, #-8]
   17aa8:	add	r2, r3, #1
   17aac:	str	r2, [fp, #-8]
   17ab0:	lsl	r3, r3, #2
   17ab4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17ab8:	add	r3, r2, r3
   17abc:	ldr	r2, [fp, #-16]
   17ac0:	ldr	r2, [r2]
   17ac4:	str	r2, [r3]
   17ac8:	ldr	r3, [fp, #-16]
   17acc:	ldr	r3, [r3, #4]
   17ad0:	str	r3, [fp, #-16]
   17ad4:	ldr	r3, [fp, #-16]
   17ad8:	cmp	r3, #0
   17adc:	bne	17a8c <__assert_fail@plt+0x6170>
   17ae0:	ldr	r3, [fp, #-12]
   17ae4:	add	r3, r3, #8
   17ae8:	str	r3, [fp, #-12]
   17aec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17af0:	ldr	r2, [r3, #4]
   17af4:	ldr	r3, [fp, #-12]
   17af8:	cmp	r2, r3
   17afc:	bhi	17a70 <__assert_fail@plt+0x6154>
   17b00:	ldr	r3, [fp, #-8]
   17b04:	mov	r0, r3
   17b08:	add	sp, fp, #0
   17b0c:	pop	{fp}		; (ldr fp, [sp], #4)
   17b10:	bx	lr
   17b14:	push	{fp, lr}
   17b18:	add	fp, sp, #4
   17b1c:	sub	sp, sp, #32
   17b20:	str	r0, [fp, #-24]	; 0xffffffe8
   17b24:	str	r1, [fp, #-28]	; 0xffffffe4
   17b28:	str	r2, [fp, #-32]	; 0xffffffe0
   17b2c:	mov	r3, #0
   17b30:	str	r3, [fp, #-8]
   17b34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17b38:	ldr	r3, [r3]
   17b3c:	str	r3, [fp, #-12]
   17b40:	b	17bc4 <__assert_fail@plt+0x62a8>
   17b44:	ldr	r3, [fp, #-12]
   17b48:	ldr	r3, [r3]
   17b4c:	cmp	r3, #0
   17b50:	beq	17bb8 <__assert_fail@plt+0x629c>
   17b54:	ldr	r3, [fp, #-12]
   17b58:	str	r3, [fp, #-16]
   17b5c:	b	17bac <__assert_fail@plt+0x6290>
   17b60:	ldr	r3, [fp, #-16]
   17b64:	ldr	r2, [r3]
   17b68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17b6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17b70:	mov	r0, r2
   17b74:	blx	r3
   17b78:	mov	r3, r0
   17b7c:	eor	r3, r3, #1
   17b80:	uxtb	r3, r3
   17b84:	cmp	r3, #0
   17b88:	beq	17b94 <__assert_fail@plt+0x6278>
   17b8c:	ldr	r3, [fp, #-8]
   17b90:	b	17bdc <__assert_fail@plt+0x62c0>
   17b94:	ldr	r3, [fp, #-8]
   17b98:	add	r3, r3, #1
   17b9c:	str	r3, [fp, #-8]
   17ba0:	ldr	r3, [fp, #-16]
   17ba4:	ldr	r3, [r3, #4]
   17ba8:	str	r3, [fp, #-16]
   17bac:	ldr	r3, [fp, #-16]
   17bb0:	cmp	r3, #0
   17bb4:	bne	17b60 <__assert_fail@plt+0x6244>
   17bb8:	ldr	r3, [fp, #-12]
   17bbc:	add	r3, r3, #8
   17bc0:	str	r3, [fp, #-12]
   17bc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17bc8:	ldr	r2, [r3, #4]
   17bcc:	ldr	r3, [fp, #-12]
   17bd0:	cmp	r2, r3
   17bd4:	bhi	17b44 <__assert_fail@plt+0x6228>
   17bd8:	ldr	r3, [fp, #-8]
   17bdc:	mov	r0, r3
   17be0:	sub	sp, fp, #4
   17be4:	pop	{fp, pc}
   17be8:	push	{fp, lr}
   17bec:	add	fp, sp, #4
   17bf0:	sub	sp, sp, #16
   17bf4:	str	r0, [fp, #-16]
   17bf8:	str	r1, [fp, #-20]	; 0xffffffec
   17bfc:	mov	r3, #0
   17c00:	str	r3, [fp, #-8]
   17c04:	b	17c40 <__assert_fail@plt+0x6324>
   17c08:	ldr	r2, [fp, #-8]
   17c0c:	mov	r3, r2
   17c10:	lsl	r3, r3, #5
   17c14:	sub	r2, r3, r2
   17c18:	ldrb	r3, [fp, #-9]
   17c1c:	add	r3, r2, r3
   17c20:	ldr	r1, [fp, #-20]	; 0xffffffec
   17c24:	mov	r0, r3
   17c28:	bl	20548 <lchmod@@Base+0x71a4>
   17c2c:	mov	r3, r1
   17c30:	str	r3, [fp, #-8]
   17c34:	ldr	r3, [fp, #-16]
   17c38:	add	r3, r3, #1
   17c3c:	str	r3, [fp, #-16]
   17c40:	ldr	r3, [fp, #-16]
   17c44:	ldrb	r3, [r3]
   17c48:	strb	r3, [fp, #-9]
   17c4c:	ldrb	r3, [fp, #-9]
   17c50:	cmp	r3, #0
   17c54:	bne	17c08 <__assert_fail@plt+0x62ec>
   17c58:	ldr	r3, [fp, #-8]
   17c5c:	mov	r0, r3
   17c60:	sub	sp, fp, #4
   17c64:	pop	{fp, pc}
   17c68:	push	{fp, lr}
   17c6c:	add	fp, sp, #4
   17c70:	sub	sp, sp, #16
   17c74:	str	r0, [fp, #-16]
   17c78:	mov	r3, #3
   17c7c:	str	r3, [fp, #-8]
   17c80:	ldr	r3, [fp, #-8]
   17c84:	ldr	r2, [fp, #-8]
   17c88:	mul	r3, r2, r3
   17c8c:	str	r3, [fp, #-12]
   17c90:	b	17cc0 <__assert_fail@plt+0x63a4>
   17c94:	ldr	r3, [fp, #-8]
   17c98:	add	r3, r3, #1
   17c9c:	str	r3, [fp, #-8]
   17ca0:	ldr	r3, [fp, #-8]
   17ca4:	lsl	r3, r3, #2
   17ca8:	ldr	r2, [fp, #-12]
   17cac:	add	r3, r2, r3
   17cb0:	str	r3, [fp, #-12]
   17cb4:	ldr	r3, [fp, #-8]
   17cb8:	add	r3, r3, #1
   17cbc:	str	r3, [fp, #-8]
   17cc0:	ldr	r2, [fp, #-12]
   17cc4:	ldr	r3, [fp, #-16]
   17cc8:	cmp	r2, r3
   17ccc:	bcs	17cec <__assert_fail@plt+0x63d0>
   17cd0:	ldr	r3, [fp, #-16]
   17cd4:	ldr	r1, [fp, #-8]
   17cd8:	mov	r0, r3
   17cdc:	bl	20548 <lchmod@@Base+0x71a4>
   17ce0:	mov	r3, r1
   17ce4:	cmp	r3, #0
   17ce8:	bne	17c94 <__assert_fail@plt+0x6378>
   17cec:	ldr	r3, [fp, #-16]
   17cf0:	ldr	r1, [fp, #-8]
   17cf4:	mov	r0, r3
   17cf8:	bl	20548 <lchmod@@Base+0x71a4>
   17cfc:	mov	r3, r1
   17d00:	cmp	r3, #0
   17d04:	movne	r3, #1
   17d08:	moveq	r3, #0
   17d0c:	uxtb	r3, r3
   17d10:	mov	r0, r3
   17d14:	sub	sp, fp, #4
   17d18:	pop	{fp, pc}
   17d1c:	push	{fp, lr}
   17d20:	add	fp, sp, #4
   17d24:	sub	sp, sp, #8
   17d28:	str	r0, [fp, #-8]
   17d2c:	ldr	r3, [fp, #-8]
   17d30:	cmp	r3, #9
   17d34:	bhi	17d40 <__assert_fail@plt+0x6424>
   17d38:	mov	r3, #10
   17d3c:	str	r3, [fp, #-8]
   17d40:	ldr	r3, [fp, #-8]
   17d44:	orr	r3, r3, #1
   17d48:	str	r3, [fp, #-8]
   17d4c:	b	17d5c <__assert_fail@plt+0x6440>
   17d50:	ldr	r3, [fp, #-8]
   17d54:	add	r3, r3, #2
   17d58:	str	r3, [fp, #-8]
   17d5c:	ldr	r3, [fp, #-8]
   17d60:	cmn	r3, #1
   17d64:	beq	17d84 <__assert_fail@plt+0x6468>
   17d68:	ldr	r0, [fp, #-8]
   17d6c:	bl	17c68 <__assert_fail@plt+0x634c>
   17d70:	mov	r3, r0
   17d74:	eor	r3, r3, #1
   17d78:	uxtb	r3, r3
   17d7c:	cmp	r3, #0
   17d80:	bne	17d50 <__assert_fail@plt+0x6434>
   17d84:	ldr	r3, [fp, #-8]
   17d88:	mov	r0, r3
   17d8c:	sub	sp, fp, #4
   17d90:	pop	{fp, pc}
   17d94:	push	{fp, lr}
   17d98:	add	fp, sp, #4
   17d9c:	sub	sp, sp, #8
   17da0:	str	r0, [fp, #-8]
   17da4:	ldr	r3, [fp, #-8]
   17da8:	ldr	r2, [pc, #32]	; 17dd0 <__assert_fail@plt+0x64b4>
   17dac:	mov	ip, r3
   17db0:	mov	lr, r2
   17db4:	ldm	lr!, {r0, r1, r2, r3}
   17db8:	stmia	ip!, {r0, r1, r2, r3}
   17dbc:	ldr	r3, [lr]
   17dc0:	str	r3, [ip]
   17dc4:	nop			; (mov r0, r0)
   17dc8:	sub	sp, fp, #4
   17dcc:	pop	{fp, pc}
   17dd0:	andeq	r1, r2, r4, ror r3
   17dd4:	push	{fp, lr}
   17dd8:	add	fp, sp, #4
   17ddc:	sub	sp, sp, #16
   17de0:	str	r0, [fp, #-16]
   17de4:	str	r1, [fp, #-20]	; 0xffffffec
   17de8:	ldr	r3, [fp, #-16]
   17dec:	mov	r1, #3
   17df0:	mov	r0, r3
   17df4:	bl	1eda8 <lchmod@@Base+0x5a04>
   17df8:	str	r0, [fp, #-8]
   17dfc:	ldr	r3, [fp, #-8]
   17e00:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e04:	mov	r0, r3
   17e08:	bl	20548 <lchmod@@Base+0x71a4>
   17e0c:	mov	r3, r1
   17e10:	mov	r0, r3
   17e14:	sub	sp, fp, #4
   17e18:	pop	{fp, pc}
   17e1c:	push	{fp}		; (str fp, [sp, #-4]!)
   17e20:	add	fp, sp, #0
   17e24:	sub	sp, sp, #12
   17e28:	str	r0, [fp, #-8]
   17e2c:	str	r1, [fp, #-12]
   17e30:	ldr	r2, [fp, #-8]
   17e34:	ldr	r3, [fp, #-12]
   17e38:	cmp	r2, r3
   17e3c:	moveq	r3, #1
   17e40:	movne	r3, #0
   17e44:	uxtb	r3, r3
   17e48:	mov	r0, r3
   17e4c:	add	sp, fp, #0
   17e50:	pop	{fp}		; (ldr fp, [sp], #4)
   17e54:	bx	lr
   17e58:	push	{fp}		; (str fp, [sp, #-4]!)
   17e5c:	add	fp, sp, #0
   17e60:	sub	sp, sp, #20
   17e64:	str	r0, [fp, #-16]
   17e68:	ldr	r3, [fp, #-16]
   17e6c:	ldr	r3, [r3, #20]
   17e70:	str	r3, [fp, #-8]
   17e74:	ldr	r3, [fp, #-8]
   17e78:	ldr	r2, [pc, #268]	; 17f8c <__assert_fail@plt+0x6670>
   17e7c:	cmp	r3, r2
   17e80:	bne	17e8c <__assert_fail@plt+0x6570>
   17e84:	mov	r3, #1
   17e88:	b	17f78 <__assert_fail@plt+0x665c>
   17e8c:	ldr	r3, [pc, #252]	; 17f90 <__assert_fail@plt+0x6674>
   17e90:	str	r3, [fp, #-12]
   17e94:	ldr	r3, [fp, #-8]
   17e98:	vldr	s14, [r3, #8]
   17e9c:	vldr	s15, [fp, #-12]
   17ea0:	vcmpe.f32	s14, s15
   17ea4:	vmrs	APSR_nzcv, fpscr
   17ea8:	ble	17f68 <__assert_fail@plt+0x664c>
   17eac:	ldr	r3, [fp, #-8]
   17eb0:	vldr	s14, [r3, #8]
   17eb4:	vldr	s13, [pc, #204]	; 17f88 <__assert_fail@plt+0x666c>
   17eb8:	vldr	s15, [fp, #-12]
   17ebc:	vsub.f32	s15, s13, s15
   17ec0:	vcmpe.f32	s14, s15
   17ec4:	vmrs	APSR_nzcv, fpscr
   17ec8:	bpl	17f68 <__assert_fail@plt+0x664c>
   17ecc:	vldr	s15, [fp, #-12]
   17ed0:	vldr	s14, [pc, #176]	; 17f88 <__assert_fail@plt+0x666c>
   17ed4:	vadd.f32	s14, s15, s14
   17ed8:	ldr	r3, [fp, #-8]
   17edc:	vldr	s15, [r3, #12]
   17ee0:	vcmpe.f32	s14, s15
   17ee4:	vmrs	APSR_nzcv, fpscr
   17ee8:	bpl	17f68 <__assert_fail@plt+0x664c>
   17eec:	ldr	r3, [fp, #-8]
   17ef0:	vldr	s15, [r3]
   17ef4:	vcmpe.f32	s15, #0.0
   17ef8:	vmrs	APSR_nzcv, fpscr
   17efc:	blt	17f68 <__assert_fail@plt+0x664c>
   17f00:	ldr	r3, [fp, #-8]
   17f04:	vldr	s14, [r3]
   17f08:	vldr	s15, [fp, #-12]
   17f0c:	vadd.f32	s14, s14, s15
   17f10:	ldr	r3, [fp, #-8]
   17f14:	vldr	s15, [r3, #4]
   17f18:	vcmpe.f32	s14, s15
   17f1c:	vmrs	APSR_nzcv, fpscr
   17f20:	bpl	17f68 <__assert_fail@plt+0x664c>
   17f24:	ldr	r3, [fp, #-8]
   17f28:	vldr	s15, [r3, #4]
   17f2c:	vldr	s14, [pc, #84]	; 17f88 <__assert_fail@plt+0x666c>
   17f30:	vcmpe.f32	s15, s14
   17f34:	vmrs	APSR_nzcv, fpscr
   17f38:	bhi	17f68 <__assert_fail@plt+0x664c>
   17f3c:	ldr	r3, [fp, #-8]
   17f40:	vldr	s14, [r3]
   17f44:	vldr	s15, [fp, #-12]
   17f48:	vadd.f32	s14, s14, s15
   17f4c:	ldr	r3, [fp, #-8]
   17f50:	vldr	s15, [r3, #8]
   17f54:	vcmpe.f32	s14, s15
   17f58:	vmrs	APSR_nzcv, fpscr
   17f5c:	bpl	17f68 <__assert_fail@plt+0x664c>
   17f60:	mov	r3, #1
   17f64:	b	17f78 <__assert_fail@plt+0x665c>
   17f68:	ldr	r3, [fp, #-16]
   17f6c:	ldr	r2, [pc, #24]	; 17f8c <__assert_fail@plt+0x6670>
   17f70:	str	r2, [r3, #20]
   17f74:	mov	r3, #0
   17f78:	mov	r0, r3
   17f7c:	add	sp, fp, #0
   17f80:	pop	{fp}		; (ldr fp, [sp], #4)
   17f84:	bx	lr
   17f88:	svccc	0x00800000
   17f8c:	andeq	r1, r2, r4, ror r3
   17f90:	stclcc	12, cr12, [ip, #820]	; 0x334
   17f94:	push	{r4, r5, r6, r7, fp, lr}
   17f98:	add	fp, sp, #20
   17f9c:	sub	sp, sp, #16
   17fa0:	str	r0, [fp, #-32]	; 0xffffffe0
   17fa4:	str	r1, [fp, #-36]	; 0xffffffdc
   17fa8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fac:	ldrb	r3, [r3, #16]
   17fb0:	eor	r3, r3, #1
   17fb4:	uxtb	r3, r3
   17fb8:	cmp	r3, #0
   17fbc:	beq	18008 <__assert_fail@plt+0x66ec>
   17fc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17fc4:	vmov	s15, r3
   17fc8:	vcvt.f32.u32	s13, s15
   17fcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fd0:	vldr	s14, [r3, #8]
   17fd4:	vdiv.f32	s15, s13, s14
   17fd8:	vstr	s15, [fp, #-24]	; 0xffffffe8
   17fdc:	vldr	s15, [fp, #-24]	; 0xffffffe8
   17fe0:	vldr	s14, [pc, #156]	; 18084 <__assert_fail@plt+0x6768>
   17fe4:	vcmpe.f32	s15, s14
   17fe8:	vmrs	APSR_nzcv, fpscr
   17fec:	blt	17ff8 <__assert_fail@plt+0x66dc>
   17ff0:	mov	r3, #0
   17ff4:	b	18078 <__assert_fail@plt+0x675c>
   17ff8:	vldr	s15, [fp, #-24]	; 0xffffffe8
   17ffc:	vcvt.u32.f32	s15, s15
   18000:	vmov	r3, s15
   18004:	str	r3, [fp, #-32]	; 0xffffffe0
   18008:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1800c:	bl	17d1c <__assert_fail@plt+0x6400>
   18010:	str	r0, [fp, #-32]	; 0xffffffe0
   18014:	mov	r1, #0
   18018:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1801c:	mov	r2, r3
   18020:	mov	r3, #0
   18024:	lsl	r5, r3, #2
   18028:	orr	r5, r5, r2, lsr #30
   1802c:	lsl	r4, r2, #2
   18030:	mov	r6, r5
   18034:	mov	r7, #0
   18038:	cmp	r6, #0
   1803c:	beq	18044 <__assert_fail@plt+0x6728>
   18040:	mov	r1, #1
   18044:	cmp	r4, #0
   18048:	bge	18050 <__assert_fail@plt+0x6734>
   1804c:	mov	r1, #1
   18050:	mov	r3, r4
   18054:	str	r3, [fp, #-28]	; 0xffffffe4
   18058:	mov	r3, r1
   1805c:	and	r3, r3, #1
   18060:	uxtb	r3, r3
   18064:	cmp	r3, #0
   18068:	beq	18074 <__assert_fail@plt+0x6758>
   1806c:	mov	r3, #0
   18070:	b	18078 <__assert_fail@plt+0x675c>
   18074:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18078:	mov	r0, r3
   1807c:	sub	sp, fp, #20
   18080:	pop	{r4, r5, r6, r7, fp, pc}
   18084:	svcmi	0x00800000
   18088:	push	{fp, lr}
   1808c:	add	fp, sp, #4
   18090:	sub	sp, sp, #24
   18094:	str	r0, [fp, #-16]
   18098:	str	r1, [fp, #-20]	; 0xffffffec
   1809c:	str	r2, [fp, #-24]	; 0xffffffe8
   180a0:	str	r3, [fp, #-28]	; 0xffffffe4
   180a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180a8:	cmp	r3, #0
   180ac:	bne	180b8 <__assert_fail@plt+0x679c>
   180b0:	ldr	r3, [pc, #364]	; 18224 <__assert_fail@plt+0x6908>
   180b4:	str	r3, [fp, #-24]	; 0xffffffe8
   180b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   180bc:	cmp	r3, #0
   180c0:	bne	180cc <__assert_fail@plt+0x67b0>
   180c4:	ldr	r3, [pc, #348]	; 18228 <__assert_fail@plt+0x690c>
   180c8:	str	r3, [fp, #-28]	; 0xffffffe4
   180cc:	mov	r0, #40	; 0x28
   180d0:	bl	1e980 <lchmod@@Base+0x55dc>
   180d4:	mov	r3, r0
   180d8:	str	r3, [fp, #-8]
   180dc:	ldr	r3, [fp, #-8]
   180e0:	cmp	r3, #0
   180e4:	bne	180f0 <__assert_fail@plt+0x67d4>
   180e8:	mov	r3, #0
   180ec:	b	18218 <__assert_fail@plt+0x68fc>
   180f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   180f4:	cmp	r3, #0
   180f8:	bne	18104 <__assert_fail@plt+0x67e8>
   180fc:	ldr	r3, [pc, #296]	; 1822c <__assert_fail@plt+0x6910>
   18100:	str	r3, [fp, #-20]	; 0xffffffec
   18104:	ldr	r3, [fp, #-8]
   18108:	ldr	r2, [fp, #-20]	; 0xffffffec
   1810c:	str	r2, [r3, #20]
   18110:	ldr	r0, [fp, #-8]
   18114:	bl	17e58 <__assert_fail@plt+0x653c>
   18118:	mov	r3, r0
   1811c:	eor	r3, r3, #1
   18120:	uxtb	r3, r3
   18124:	cmp	r3, #0
   18128:	bne	181f8 <__assert_fail@plt+0x68dc>
   1812c:	ldr	r1, [fp, #-20]	; 0xffffffec
   18130:	ldr	r0, [fp, #-16]
   18134:	bl	17f94 <__assert_fail@plt+0x6678>
   18138:	mov	r2, r0
   1813c:	ldr	r3, [fp, #-8]
   18140:	str	r2, [r3, #8]
   18144:	ldr	r3, [fp, #-8]
   18148:	ldr	r3, [r3, #8]
   1814c:	cmp	r3, #0
   18150:	beq	18200 <__assert_fail@plt+0x68e4>
   18154:	ldr	r3, [fp, #-8]
   18158:	ldr	r3, [r3, #8]
   1815c:	mov	r1, #8
   18160:	mov	r0, r3
   18164:	bl	1e8bc <lchmod@@Base+0x5518>
   18168:	mov	r3, r0
   1816c:	mov	r2, r3
   18170:	ldr	r3, [fp, #-8]
   18174:	str	r2, [r3]
   18178:	ldr	r3, [fp, #-8]
   1817c:	ldr	r3, [r3]
   18180:	cmp	r3, #0
   18184:	beq	18208 <__assert_fail@plt+0x68ec>
   18188:	ldr	r3, [fp, #-8]
   1818c:	ldr	r2, [r3]
   18190:	ldr	r3, [fp, #-8]
   18194:	ldr	r3, [r3, #8]
   18198:	lsl	r3, r3, #3
   1819c:	add	r2, r2, r3
   181a0:	ldr	r3, [fp, #-8]
   181a4:	str	r2, [r3, #4]
   181a8:	ldr	r3, [fp, #-8]
   181ac:	mov	r2, #0
   181b0:	str	r2, [r3, #12]
   181b4:	ldr	r3, [fp, #-8]
   181b8:	mov	r2, #0
   181bc:	str	r2, [r3, #16]
   181c0:	ldr	r3, [fp, #-8]
   181c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   181c8:	str	r2, [r3, #24]
   181cc:	ldr	r3, [fp, #-8]
   181d0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   181d4:	str	r2, [r3, #28]
   181d8:	ldr	r3, [fp, #-8]
   181dc:	ldr	r2, [fp, #4]
   181e0:	str	r2, [r3, #32]
   181e4:	ldr	r3, [fp, #-8]
   181e8:	mov	r2, #0
   181ec:	str	r2, [r3, #36]	; 0x24
   181f0:	ldr	r3, [fp, #-8]
   181f4:	b	18218 <__assert_fail@plt+0x68fc>
   181f8:	nop			; (mov r0, r0)
   181fc:	b	1820c <__assert_fail@plt+0x68f0>
   18200:	nop			; (mov r0, r0)
   18204:	b	1820c <__assert_fail@plt+0x68f0>
   18208:	nop			; (mov r0, r0)
   1820c:	ldr	r0, [fp, #-8]
   18210:	bl	14250 <__assert_fail@plt+0x2934>
   18214:	mov	r3, #0
   18218:	mov	r0, r3
   1821c:	sub	sp, fp, #4
   18220:	pop	{fp, pc}
   18224:	ldrdeq	r7, [r1], -r4
   18228:	andeq	r7, r1, ip, lsl lr
   1822c:	andeq	r1, r2, r4, ror r3
   18230:	push	{fp, lr}
   18234:	add	fp, sp, #4
   18238:	sub	sp, sp, #24
   1823c:	str	r0, [fp, #-24]	; 0xffffffe8
   18240:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18244:	ldr	r3, [r3]
   18248:	str	r3, [fp, #-8]
   1824c:	b	1832c <__assert_fail@plt+0x6a10>
   18250:	ldr	r3, [fp, #-8]
   18254:	ldr	r3, [r3]
   18258:	cmp	r3, #0
   1825c:	beq	18320 <__assert_fail@plt+0x6a04>
   18260:	ldr	r3, [fp, #-8]
   18264:	ldr	r3, [r3, #4]
   18268:	str	r3, [fp, #-12]
   1826c:	b	182d4 <__assert_fail@plt+0x69b8>
   18270:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18274:	ldr	r3, [r3, #32]
   18278:	cmp	r3, #0
   1827c:	beq	18298 <__assert_fail@plt+0x697c>
   18280:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18284:	ldr	r3, [r3, #32]
   18288:	ldr	r2, [fp, #-12]
   1828c:	ldr	r2, [r2]
   18290:	mov	r0, r2
   18294:	blx	r3
   18298:	ldr	r3, [fp, #-12]
   1829c:	mov	r2, #0
   182a0:	str	r2, [r3]
   182a4:	ldr	r3, [fp, #-12]
   182a8:	ldr	r3, [r3, #4]
   182ac:	str	r3, [fp, #-16]
   182b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   182b4:	ldr	r2, [r3, #36]	; 0x24
   182b8:	ldr	r3, [fp, #-12]
   182bc:	str	r2, [r3, #4]
   182c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   182c4:	ldr	r2, [fp, #-12]
   182c8:	str	r2, [r3, #36]	; 0x24
   182cc:	ldr	r3, [fp, #-16]
   182d0:	str	r3, [fp, #-12]
   182d4:	ldr	r3, [fp, #-12]
   182d8:	cmp	r3, #0
   182dc:	bne	18270 <__assert_fail@plt+0x6954>
   182e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   182e4:	ldr	r3, [r3, #32]
   182e8:	cmp	r3, #0
   182ec:	beq	18308 <__assert_fail@plt+0x69ec>
   182f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   182f4:	ldr	r3, [r3, #32]
   182f8:	ldr	r2, [fp, #-8]
   182fc:	ldr	r2, [r2]
   18300:	mov	r0, r2
   18304:	blx	r3
   18308:	ldr	r3, [fp, #-8]
   1830c:	mov	r2, #0
   18310:	str	r2, [r3]
   18314:	ldr	r3, [fp, #-8]
   18318:	mov	r2, #0
   1831c:	str	r2, [r3, #4]
   18320:	ldr	r3, [fp, #-8]
   18324:	add	r3, r3, #8
   18328:	str	r3, [fp, #-8]
   1832c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18330:	ldr	r2, [r3, #4]
   18334:	ldr	r3, [fp, #-8]
   18338:	cmp	r2, r3
   1833c:	bhi	18250 <__assert_fail@plt+0x6934>
   18340:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18344:	mov	r2, #0
   18348:	str	r2, [r3, #12]
   1834c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18350:	mov	r2, #0
   18354:	str	r2, [r3, #16]
   18358:	nop			; (mov r0, r0)
   1835c:	sub	sp, fp, #4
   18360:	pop	{fp, pc}
   18364:	push	{fp, lr}
   18368:	add	fp, sp, #4
   1836c:	sub	sp, sp, #24
   18370:	str	r0, [fp, #-24]	; 0xffffffe8
   18374:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18378:	ldr	r3, [r3, #32]
   1837c:	cmp	r3, #0
   18380:	beq	18410 <__assert_fail@plt+0x6af4>
   18384:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18388:	ldr	r3, [r3, #16]
   1838c:	cmp	r3, #0
   18390:	beq	18410 <__assert_fail@plt+0x6af4>
   18394:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18398:	ldr	r3, [r3]
   1839c:	str	r3, [fp, #-8]
   183a0:	b	183fc <__assert_fail@plt+0x6ae0>
   183a4:	ldr	r3, [fp, #-8]
   183a8:	ldr	r3, [r3]
   183ac:	cmp	r3, #0
   183b0:	beq	183f0 <__assert_fail@plt+0x6ad4>
   183b4:	ldr	r3, [fp, #-8]
   183b8:	str	r3, [fp, #-12]
   183bc:	b	183e4 <__assert_fail@plt+0x6ac8>
   183c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   183c4:	ldr	r3, [r3, #32]
   183c8:	ldr	r2, [fp, #-12]
   183cc:	ldr	r2, [r2]
   183d0:	mov	r0, r2
   183d4:	blx	r3
   183d8:	ldr	r3, [fp, #-12]
   183dc:	ldr	r3, [r3, #4]
   183e0:	str	r3, [fp, #-12]
   183e4:	ldr	r3, [fp, #-12]
   183e8:	cmp	r3, #0
   183ec:	bne	183c0 <__assert_fail@plt+0x6aa4>
   183f0:	ldr	r3, [fp, #-8]
   183f4:	add	r3, r3, #8
   183f8:	str	r3, [fp, #-8]
   183fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18400:	ldr	r2, [r3, #4]
   18404:	ldr	r3, [fp, #-8]
   18408:	cmp	r2, r3
   1840c:	bhi	183a4 <__assert_fail@plt+0x6a88>
   18410:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18414:	ldr	r3, [r3]
   18418:	str	r3, [fp, #-8]
   1841c:	b	18464 <__assert_fail@plt+0x6b48>
   18420:	ldr	r3, [fp, #-8]
   18424:	ldr	r3, [r3, #4]
   18428:	str	r3, [fp, #-12]
   1842c:	b	1844c <__assert_fail@plt+0x6b30>
   18430:	ldr	r3, [fp, #-12]
   18434:	ldr	r3, [r3, #4]
   18438:	str	r3, [fp, #-16]
   1843c:	ldr	r0, [fp, #-12]
   18440:	bl	14250 <__assert_fail@plt+0x2934>
   18444:	ldr	r3, [fp, #-16]
   18448:	str	r3, [fp, #-12]
   1844c:	ldr	r3, [fp, #-12]
   18450:	cmp	r3, #0
   18454:	bne	18430 <__assert_fail@plt+0x6b14>
   18458:	ldr	r3, [fp, #-8]
   1845c:	add	r3, r3, #8
   18460:	str	r3, [fp, #-8]
   18464:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18468:	ldr	r2, [r3, #4]
   1846c:	ldr	r3, [fp, #-8]
   18470:	cmp	r2, r3
   18474:	bhi	18420 <__assert_fail@plt+0x6b04>
   18478:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1847c:	ldr	r3, [r3, #36]	; 0x24
   18480:	str	r3, [fp, #-12]
   18484:	b	184a4 <__assert_fail@plt+0x6b88>
   18488:	ldr	r3, [fp, #-12]
   1848c:	ldr	r3, [r3, #4]
   18490:	str	r3, [fp, #-16]
   18494:	ldr	r0, [fp, #-12]
   18498:	bl	14250 <__assert_fail@plt+0x2934>
   1849c:	ldr	r3, [fp, #-16]
   184a0:	str	r3, [fp, #-12]
   184a4:	ldr	r3, [fp, #-12]
   184a8:	cmp	r3, #0
   184ac:	bne	18488 <__assert_fail@plt+0x6b6c>
   184b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   184b4:	ldr	r3, [r3]
   184b8:	mov	r0, r3
   184bc:	bl	14250 <__assert_fail@plt+0x2934>
   184c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184c4:	bl	14250 <__assert_fail@plt+0x2934>
   184c8:	nop			; (mov r0, r0)
   184cc:	sub	sp, fp, #4
   184d0:	pop	{fp, pc}
   184d4:	push	{fp, lr}
   184d8:	add	fp, sp, #4
   184dc:	sub	sp, sp, #16
   184e0:	str	r0, [fp, #-16]
   184e4:	ldr	r3, [fp, #-16]
   184e8:	ldr	r3, [r3, #36]	; 0x24
   184ec:	cmp	r3, #0
   184f0:	beq	18514 <__assert_fail@plt+0x6bf8>
   184f4:	ldr	r3, [fp, #-16]
   184f8:	ldr	r3, [r3, #36]	; 0x24
   184fc:	str	r3, [fp, #-8]
   18500:	ldr	r3, [fp, #-8]
   18504:	ldr	r2, [r3, #4]
   18508:	ldr	r3, [fp, #-16]
   1850c:	str	r2, [r3, #36]	; 0x24
   18510:	b	18524 <__assert_fail@plt+0x6c08>
   18514:	mov	r0, #8
   18518:	bl	1e980 <lchmod@@Base+0x55dc>
   1851c:	mov	r3, r0
   18520:	str	r3, [fp, #-8]
   18524:	ldr	r3, [fp, #-8]
   18528:	mov	r0, r3
   1852c:	sub	sp, fp, #4
   18530:	pop	{fp, pc}
   18534:	push	{fp}		; (str fp, [sp, #-4]!)
   18538:	add	fp, sp, #0
   1853c:	sub	sp, sp, #12
   18540:	str	r0, [fp, #-8]
   18544:	str	r1, [fp, #-12]
   18548:	ldr	r3, [fp, #-12]
   1854c:	mov	r2, #0
   18550:	str	r2, [r3]
   18554:	ldr	r3, [fp, #-8]
   18558:	ldr	r2, [r3, #36]	; 0x24
   1855c:	ldr	r3, [fp, #-12]
   18560:	str	r2, [r3, #4]
   18564:	ldr	r3, [fp, #-8]
   18568:	ldr	r2, [fp, #-12]
   1856c:	str	r2, [r3, #36]	; 0x24
   18570:	nop			; (mov r0, r0)
   18574:	add	sp, fp, #0
   18578:	pop	{fp}		; (ldr fp, [sp], #4)
   1857c:	bx	lr
   18580:	push	{fp, lr}
   18584:	add	fp, sp, #4
   18588:	sub	sp, sp, #40	; 0x28
   1858c:	str	r0, [fp, #-32]	; 0xffffffe0
   18590:	str	r1, [fp, #-36]	; 0xffffffdc
   18594:	str	r2, [fp, #-40]	; 0xffffffd8
   18598:	strb	r3, [fp, #-41]	; 0xffffffd7
   1859c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   185a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185a4:	bl	177d0 <__assert_fail@plt+0x5eb4>
   185a8:	str	r0, [fp, #-12]
   185ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   185b0:	ldr	r2, [fp, #-12]
   185b4:	str	r2, [r3]
   185b8:	ldr	r3, [fp, #-12]
   185bc:	ldr	r3, [r3]
   185c0:	cmp	r3, #0
   185c4:	bne	185d0 <__assert_fail@plt+0x6cb4>
   185c8:	mov	r3, #0
   185cc:	b	18730 <__assert_fail@plt+0x6e14>
   185d0:	ldr	r3, [fp, #-12]
   185d4:	ldr	r2, [r3]
   185d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   185dc:	cmp	r2, r3
   185e0:	beq	1860c <__assert_fail@plt+0x6cf0>
   185e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   185e8:	ldr	r3, [r3, #28]
   185ec:	ldr	r2, [fp, #-12]
   185f0:	ldr	r2, [r2]
   185f4:	mov	r1, r2
   185f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   185fc:	blx	r3
   18600:	mov	r3, r0
   18604:	cmp	r3, #0
   18608:	beq	18674 <__assert_fail@plt+0x6d58>
   1860c:	ldr	r3, [fp, #-12]
   18610:	ldr	r3, [r3]
   18614:	str	r3, [fp, #-24]	; 0xffffffe8
   18618:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1861c:	cmp	r3, #0
   18620:	beq	1866c <__assert_fail@plt+0x6d50>
   18624:	ldr	r3, [fp, #-12]
   18628:	ldr	r3, [r3, #4]
   1862c:	cmp	r3, #0
   18630:	beq	18660 <__assert_fail@plt+0x6d44>
   18634:	ldr	r3, [fp, #-12]
   18638:	ldr	r3, [r3, #4]
   1863c:	str	r3, [fp, #-28]	; 0xffffffe4
   18640:	ldr	r3, [fp, #-12]
   18644:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18648:	ldm	r2, {r0, r1}
   1864c:	stm	r3, {r0, r1}
   18650:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18654:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18658:	bl	18534 <__assert_fail@plt+0x6c18>
   1865c:	b	1866c <__assert_fail@plt+0x6d50>
   18660:	ldr	r3, [fp, #-12]
   18664:	mov	r2, #0
   18668:	str	r2, [r3]
   1866c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18670:	b	18730 <__assert_fail@plt+0x6e14>
   18674:	ldr	r3, [fp, #-12]
   18678:	str	r3, [fp, #-8]
   1867c:	b	1871c <__assert_fail@plt+0x6e00>
   18680:	ldr	r3, [fp, #-8]
   18684:	ldr	r3, [r3, #4]
   18688:	ldr	r2, [r3]
   1868c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18690:	cmp	r2, r3
   18694:	beq	186c4 <__assert_fail@plt+0x6da8>
   18698:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1869c:	ldr	r3, [r3, #28]
   186a0:	ldr	r2, [fp, #-8]
   186a4:	ldr	r2, [r2, #4]
   186a8:	ldr	r2, [r2]
   186ac:	mov	r1, r2
   186b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   186b4:	blx	r3
   186b8:	mov	r3, r0
   186bc:	cmp	r3, #0
   186c0:	beq	18710 <__assert_fail@plt+0x6df4>
   186c4:	ldr	r3, [fp, #-8]
   186c8:	ldr	r3, [r3, #4]
   186cc:	ldr	r3, [r3]
   186d0:	str	r3, [fp, #-16]
   186d4:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   186d8:	cmp	r3, #0
   186dc:	beq	18708 <__assert_fail@plt+0x6dec>
   186e0:	ldr	r3, [fp, #-8]
   186e4:	ldr	r3, [r3, #4]
   186e8:	str	r3, [fp, #-20]	; 0xffffffec
   186ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   186f0:	ldr	r2, [r3, #4]
   186f4:	ldr	r3, [fp, #-8]
   186f8:	str	r2, [r3, #4]
   186fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   18700:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18704:	bl	18534 <__assert_fail@plt+0x6c18>
   18708:	ldr	r3, [fp, #-16]
   1870c:	b	18730 <__assert_fail@plt+0x6e14>
   18710:	ldr	r3, [fp, #-8]
   18714:	ldr	r3, [r3, #4]
   18718:	str	r3, [fp, #-8]
   1871c:	ldr	r3, [fp, #-8]
   18720:	ldr	r3, [r3, #4]
   18724:	cmp	r3, #0
   18728:	bne	18680 <__assert_fail@plt+0x6d64>
   1872c:	mov	r3, #0
   18730:	mov	r0, r3
   18734:	sub	sp, fp, #4
   18738:	pop	{fp, pc}
   1873c:	push	{fp, lr}
   18740:	add	fp, sp, #4
   18744:	sub	sp, sp, #40	; 0x28
   18748:	str	r0, [fp, #-32]	; 0xffffffe0
   1874c:	str	r1, [fp, #-36]	; 0xffffffdc
   18750:	mov	r3, r2
   18754:	strb	r3, [fp, #-37]	; 0xffffffdb
   18758:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1875c:	ldr	r3, [r3]
   18760:	str	r3, [fp, #-8]
   18764:	b	18904 <__assert_fail@plt+0x6fe8>
   18768:	ldr	r3, [fp, #-8]
   1876c:	ldr	r3, [r3]
   18770:	cmp	r3, #0
   18774:	beq	188f8 <__assert_fail@plt+0x6fdc>
   18778:	ldr	r3, [fp, #-8]
   1877c:	ldr	r3, [r3, #4]
   18780:	str	r3, [fp, #-12]
   18784:	b	18814 <__assert_fail@plt+0x6ef8>
   18788:	ldr	r3, [fp, #-12]
   1878c:	ldr	r3, [r3]
   18790:	str	r3, [fp, #-16]
   18794:	ldr	r1, [fp, #-16]
   18798:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1879c:	bl	177d0 <__assert_fail@plt+0x5eb4>
   187a0:	str	r0, [fp, #-20]	; 0xffffffec
   187a4:	ldr	r3, [fp, #-12]
   187a8:	ldr	r3, [r3, #4]
   187ac:	str	r3, [fp, #-24]	; 0xffffffe8
   187b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187b4:	ldr	r3, [r3]
   187b8:	cmp	r3, #0
   187bc:	beq	187e0 <__assert_fail@plt+0x6ec4>
   187c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187c4:	ldr	r2, [r3, #4]
   187c8:	ldr	r3, [fp, #-12]
   187cc:	str	r2, [r3, #4]
   187d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187d4:	ldr	r2, [fp, #-12]
   187d8:	str	r2, [r3, #4]
   187dc:	b	1880c <__assert_fail@plt+0x6ef0>
   187e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187e4:	ldr	r2, [fp, #-16]
   187e8:	str	r2, [r3]
   187ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   187f0:	ldr	r3, [r3, #12]
   187f4:	add	r2, r3, #1
   187f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   187fc:	str	r2, [r3, #12]
   18800:	ldr	r1, [fp, #-12]
   18804:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18808:	bl	18534 <__assert_fail@plt+0x6c18>
   1880c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18810:	str	r3, [fp, #-12]
   18814:	ldr	r3, [fp, #-12]
   18818:	cmp	r3, #0
   1881c:	bne	18788 <__assert_fail@plt+0x6e6c>
   18820:	ldr	r3, [fp, #-8]
   18824:	ldr	r3, [r3]
   18828:	str	r3, [fp, #-16]
   1882c:	ldr	r3, [fp, #-8]
   18830:	mov	r2, #0
   18834:	str	r2, [r3, #4]
   18838:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1883c:	cmp	r3, #0
   18840:	bne	188f4 <__assert_fail@plt+0x6fd8>
   18844:	ldr	r1, [fp, #-16]
   18848:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1884c:	bl	177d0 <__assert_fail@plt+0x5eb4>
   18850:	str	r0, [fp, #-20]	; 0xffffffec
   18854:	ldr	r3, [fp, #-20]	; 0xffffffec
   18858:	ldr	r3, [r3]
   1885c:	cmp	r3, #0
   18860:	beq	188b0 <__assert_fail@plt+0x6f94>
   18864:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18868:	bl	184d4 <__assert_fail@plt+0x6bb8>
   1886c:	str	r0, [fp, #-28]	; 0xffffffe4
   18870:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18874:	cmp	r3, #0
   18878:	bne	18884 <__assert_fail@plt+0x6f68>
   1887c:	mov	r3, #0
   18880:	b	1891c <__assert_fail@plt+0x7000>
   18884:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18888:	ldr	r2, [fp, #-16]
   1888c:	str	r2, [r3]
   18890:	ldr	r3, [fp, #-20]	; 0xffffffec
   18894:	ldr	r2, [r3, #4]
   18898:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1889c:	str	r2, [r3, #4]
   188a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   188a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   188a8:	str	r2, [r3, #4]
   188ac:	b	188d0 <__assert_fail@plt+0x6fb4>
   188b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   188b4:	ldr	r2, [fp, #-16]
   188b8:	str	r2, [r3]
   188bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   188c0:	ldr	r3, [r3, #12]
   188c4:	add	r2, r3, #1
   188c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   188cc:	str	r2, [r3, #12]
   188d0:	ldr	r3, [fp, #-8]
   188d4:	mov	r2, #0
   188d8:	str	r2, [r3]
   188dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188e0:	ldr	r3, [r3, #12]
   188e4:	sub	r2, r3, #1
   188e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   188ec:	str	r2, [r3, #12]
   188f0:	b	188f8 <__assert_fail@plt+0x6fdc>
   188f4:	nop			; (mov r0, r0)
   188f8:	ldr	r3, [fp, #-8]
   188fc:	add	r3, r3, #8
   18900:	str	r3, [fp, #-8]
   18904:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18908:	ldr	r2, [r3, #4]
   1890c:	ldr	r3, [fp, #-8]
   18910:	cmp	r2, r3
   18914:	bhi	18768 <__assert_fail@plt+0x6e4c>
   18918:	mov	r3, #1
   1891c:	mov	r0, r3
   18920:	sub	sp, fp, #4
   18924:	pop	{fp, pc}
   18928:	push	{fp, lr}
   1892c:	add	fp, sp, #4
   18930:	sub	sp, sp, #56	; 0x38
   18934:	str	r0, [fp, #-56]	; 0xffffffc8
   18938:	str	r1, [fp, #-60]	; 0xffffffc4
   1893c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18940:	ldr	r3, [r3, #20]
   18944:	mov	r1, r3
   18948:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1894c:	bl	17f94 <__assert_fail@plt+0x6678>
   18950:	str	r0, [fp, #-8]
   18954:	ldr	r3, [fp, #-8]
   18958:	cmp	r3, #0
   1895c:	bne	18968 <__assert_fail@plt+0x704c>
   18960:	mov	r3, #0
   18964:	b	18b44 <__assert_fail@plt+0x7228>
   18968:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1896c:	ldr	r2, [r3, #8]
   18970:	ldr	r3, [fp, #-8]
   18974:	cmp	r2, r3
   18978:	bne	18984 <__assert_fail@plt+0x7068>
   1897c:	mov	r3, #1
   18980:	b	18b44 <__assert_fail@plt+0x7228>
   18984:	sub	r3, fp, #52	; 0x34
   18988:	str	r3, [fp, #-12]
   1898c:	mov	r1, #8
   18990:	ldr	r0, [fp, #-8]
   18994:	bl	1e8bc <lchmod@@Base+0x5518>
   18998:	mov	r3, r0
   1899c:	mov	r2, r3
   189a0:	ldr	r3, [fp, #-12]
   189a4:	str	r2, [r3]
   189a8:	ldr	r3, [fp, #-12]
   189ac:	ldr	r3, [r3]
   189b0:	cmp	r3, #0
   189b4:	bne	189c0 <__assert_fail@plt+0x70a4>
   189b8:	mov	r3, #0
   189bc:	b	18b44 <__assert_fail@plt+0x7228>
   189c0:	ldr	r3, [fp, #-12]
   189c4:	ldr	r2, [fp, #-8]
   189c8:	str	r2, [r3, #8]
   189cc:	ldr	r3, [fp, #-12]
   189d0:	ldr	r2, [r3]
   189d4:	ldr	r3, [fp, #-8]
   189d8:	lsl	r3, r3, #3
   189dc:	add	r2, r2, r3
   189e0:	ldr	r3, [fp, #-12]
   189e4:	str	r2, [r3, #4]
   189e8:	ldr	r3, [fp, #-12]
   189ec:	mov	r2, #0
   189f0:	str	r2, [r3, #12]
   189f4:	ldr	r3, [fp, #-12]
   189f8:	mov	r2, #0
   189fc:	str	r2, [r3, #16]
   18a00:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a04:	ldr	r2, [r3, #20]
   18a08:	ldr	r3, [fp, #-12]
   18a0c:	str	r2, [r3, #20]
   18a10:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a14:	ldr	r2, [r3, #24]
   18a18:	ldr	r3, [fp, #-12]
   18a1c:	str	r2, [r3, #24]
   18a20:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a24:	ldr	r2, [r3, #28]
   18a28:	ldr	r3, [fp, #-12]
   18a2c:	str	r2, [r3, #28]
   18a30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a34:	ldr	r2, [r3, #32]
   18a38:	ldr	r3, [fp, #-12]
   18a3c:	str	r2, [r3, #32]
   18a40:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a44:	ldr	r2, [r3, #36]	; 0x24
   18a48:	ldr	r3, [fp, #-12]
   18a4c:	str	r2, [r3, #36]	; 0x24
   18a50:	mov	r2, #0
   18a54:	ldr	r1, [fp, #-56]	; 0xffffffc8
   18a58:	ldr	r0, [fp, #-12]
   18a5c:	bl	1873c <__assert_fail@plt+0x6e20>
   18a60:	mov	r3, r0
   18a64:	cmp	r3, #0
   18a68:	beq	18ad4 <__assert_fail@plt+0x71b8>
   18a6c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a70:	ldr	r3, [r3]
   18a74:	mov	r0, r3
   18a78:	bl	14250 <__assert_fail@plt+0x2934>
   18a7c:	ldr	r3, [fp, #-12]
   18a80:	ldr	r2, [r3]
   18a84:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a88:	str	r2, [r3]
   18a8c:	ldr	r3, [fp, #-12]
   18a90:	ldr	r2, [r3, #4]
   18a94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18a98:	str	r2, [r3, #4]
   18a9c:	ldr	r3, [fp, #-12]
   18aa0:	ldr	r2, [r3, #8]
   18aa4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18aa8:	str	r2, [r3, #8]
   18aac:	ldr	r3, [fp, #-12]
   18ab0:	ldr	r2, [r3, #12]
   18ab4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ab8:	str	r2, [r3, #12]
   18abc:	ldr	r3, [fp, #-12]
   18ac0:	ldr	r2, [r3, #36]	; 0x24
   18ac4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ac8:	str	r2, [r3, #36]	; 0x24
   18acc:	mov	r3, #1
   18ad0:	b	18b44 <__assert_fail@plt+0x7228>
   18ad4:	ldr	r3, [fp, #-12]
   18ad8:	ldr	r2, [r3, #36]	; 0x24
   18adc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ae0:	str	r2, [r3, #36]	; 0x24
   18ae4:	mov	r2, #1
   18ae8:	ldr	r1, [fp, #-12]
   18aec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18af0:	bl	1873c <__assert_fail@plt+0x6e20>
   18af4:	mov	r3, r0
   18af8:	eor	r3, r3, #1
   18afc:	uxtb	r3, r3
   18b00:	cmp	r3, #0
   18b04:	bne	18b2c <__assert_fail@plt+0x7210>
   18b08:	mov	r2, #0
   18b0c:	ldr	r1, [fp, #-12]
   18b10:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18b14:	bl	1873c <__assert_fail@plt+0x6e20>
   18b18:	mov	r3, r0
   18b1c:	eor	r3, r3, #1
   18b20:	uxtb	r3, r3
   18b24:	cmp	r3, #0
   18b28:	beq	18b30 <__assert_fail@plt+0x7214>
   18b2c:	bl	118c8 <abort@plt>
   18b30:	ldr	r3, [fp, #-12]
   18b34:	ldr	r3, [r3]
   18b38:	mov	r0, r3
   18b3c:	bl	14250 <__assert_fail@plt+0x2934>
   18b40:	mov	r3, #0
   18b44:	mov	r0, r3
   18b48:	sub	sp, fp, #4
   18b4c:	pop	{fp, pc}
   18b50:	push	{fp, lr}
   18b54:	add	fp, sp, #4
   18b58:	sub	sp, sp, #40	; 0x28
   18b5c:	str	r0, [fp, #-32]	; 0xffffffe0
   18b60:	str	r1, [fp, #-36]	; 0xffffffdc
   18b64:	str	r2, [fp, #-40]	; 0xffffffd8
   18b68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18b6c:	cmp	r3, #0
   18b70:	bne	18b78 <__assert_fail@plt+0x725c>
   18b74:	bl	118c8 <abort@plt>
   18b78:	sub	r2, fp, #24
   18b7c:	mov	r3, #0
   18b80:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18b84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18b88:	bl	18580 <__assert_fail@plt+0x6c64>
   18b8c:	str	r0, [fp, #-8]
   18b90:	ldr	r3, [fp, #-8]
   18b94:	cmp	r3, #0
   18b98:	beq	18bbc <__assert_fail@plt+0x72a0>
   18b9c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18ba0:	cmp	r3, #0
   18ba4:	beq	18bb4 <__assert_fail@plt+0x7298>
   18ba8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18bac:	ldr	r2, [fp, #-8]
   18bb0:	str	r2, [r3]
   18bb4:	mov	r3, #0
   18bb8:	b	18dc0 <__assert_fail@plt+0x74a4>
   18bbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18bc0:	ldr	r3, [r3, #12]
   18bc4:	vmov	s15, r3
   18bc8:	vcvt.f32.u32	s14, s15
   18bcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18bd0:	ldr	r3, [r3, #20]
   18bd4:	vldr	s13, [r3, #8]
   18bd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18bdc:	ldr	r3, [r3, #8]
   18be0:	vmov	s15, r3
   18be4:	vcvt.f32.u32	s15, s15
   18be8:	vmul.f32	s15, s13, s15
   18bec:	vcmpe.f32	s14, s15
   18bf0:	vmrs	APSR_nzcv, fpscr
   18bf4:	ble	18d14 <__assert_fail@plt+0x73f8>
   18bf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18bfc:	bl	17e58 <__assert_fail@plt+0x653c>
   18c00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c04:	ldr	r3, [r3, #12]
   18c08:	vmov	s15, r3
   18c0c:	vcvt.f32.u32	s14, s15
   18c10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c14:	ldr	r3, [r3, #20]
   18c18:	vldr	s13, [r3, #8]
   18c1c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c20:	ldr	r3, [r3, #8]
   18c24:	vmov	s15, r3
   18c28:	vcvt.f32.u32	s15, s15
   18c2c:	vmul.f32	s15, s13, s15
   18c30:	vcmpe.f32	s14, s15
   18c34:	vmrs	APSR_nzcv, fpscr
   18c38:	ble	18d14 <__assert_fail@plt+0x73f8>
   18c3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c40:	ldr	r3, [r3, #20]
   18c44:	str	r3, [fp, #-12]
   18c48:	ldr	r3, [fp, #-12]
   18c4c:	ldrb	r3, [r3, #16]
   18c50:	cmp	r3, #0
   18c54:	beq	18c78 <__assert_fail@plt+0x735c>
   18c58:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c5c:	ldr	r3, [r3, #8]
   18c60:	vmov	s15, r3
   18c64:	vcvt.f32.u32	s14, s15
   18c68:	ldr	r3, [fp, #-12]
   18c6c:	vldr	s15, [r3, #12]
   18c70:	vmul.f32	s15, s14, s15
   18c74:	b	18ca0 <__assert_fail@plt+0x7384>
   18c78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18c7c:	ldr	r3, [r3, #8]
   18c80:	vmov	s15, r3
   18c84:	vcvt.f32.u32	s14, s15
   18c88:	ldr	r3, [fp, #-12]
   18c8c:	vldr	s15, [r3, #12]
   18c90:	vmul.f32	s14, s14, s15
   18c94:	ldr	r3, [fp, #-12]
   18c98:	vldr	s15, [r3, #8]
   18c9c:	vmul.f32	s15, s14, s15
   18ca0:	vstr	s15, [fp, #-16]
   18ca4:	vldr	s15, [fp, #-16]
   18ca8:	vldr	s14, [pc, #284]	; 18dcc <__assert_fail@plt+0x74b0>
   18cac:	vcmpe.f32	s15, s14
   18cb0:	vmrs	APSR_nzcv, fpscr
   18cb4:	blt	18cc0 <__assert_fail@plt+0x73a4>
   18cb8:	mvn	r3, #0
   18cbc:	b	18dc0 <__assert_fail@plt+0x74a4>
   18cc0:	vldr	s15, [fp, #-16]
   18cc4:	vcvt.u32.f32	s15, s15
   18cc8:	vmov	r1, s15
   18ccc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18cd0:	bl	18928 <__assert_fail@plt+0x700c>
   18cd4:	mov	r3, r0
   18cd8:	eor	r3, r3, #1
   18cdc:	uxtb	r3, r3
   18ce0:	cmp	r3, #0
   18ce4:	beq	18cf0 <__assert_fail@plt+0x73d4>
   18ce8:	mvn	r3, #0
   18cec:	b	18dc0 <__assert_fail@plt+0x74a4>
   18cf0:	sub	r2, fp, #24
   18cf4:	mov	r3, #0
   18cf8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18cfc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d00:	bl	18580 <__assert_fail@plt+0x6c64>
   18d04:	mov	r3, r0
   18d08:	cmp	r3, #0
   18d0c:	beq	18d14 <__assert_fail@plt+0x73f8>
   18d10:	bl	118c8 <abort@plt>
   18d14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18d18:	ldr	r3, [r3]
   18d1c:	cmp	r3, #0
   18d20:	beq	18d88 <__assert_fail@plt+0x746c>
   18d24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18d28:	bl	184d4 <__assert_fail@plt+0x6bb8>
   18d2c:	str	r0, [fp, #-20]	; 0xffffffec
   18d30:	ldr	r3, [fp, #-20]	; 0xffffffec
   18d34:	cmp	r3, #0
   18d38:	bne	18d44 <__assert_fail@plt+0x7428>
   18d3c:	mvn	r3, #0
   18d40:	b	18dc0 <__assert_fail@plt+0x74a4>
   18d44:	ldr	r3, [fp, #-20]	; 0xffffffec
   18d48:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18d4c:	str	r2, [r3]
   18d50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18d54:	ldr	r2, [r3, #4]
   18d58:	ldr	r3, [fp, #-20]	; 0xffffffec
   18d5c:	str	r2, [r3, #4]
   18d60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18d64:	ldr	r2, [fp, #-20]	; 0xffffffec
   18d68:	str	r2, [r3, #4]
   18d6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d70:	ldr	r3, [r3, #16]
   18d74:	add	r2, r3, #1
   18d78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d7c:	str	r2, [r3, #16]
   18d80:	mov	r3, #1
   18d84:	b	18dc0 <__assert_fail@plt+0x74a4>
   18d88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18d8c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18d90:	str	r2, [r3]
   18d94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d98:	ldr	r3, [r3, #16]
   18d9c:	add	r2, r3, #1
   18da0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18da4:	str	r2, [r3, #16]
   18da8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18dac:	ldr	r3, [r3, #12]
   18db0:	add	r2, r3, #1
   18db4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18db8:	str	r2, [r3, #12]
   18dbc:	mov	r3, #1
   18dc0:	mov	r0, r3
   18dc4:	sub	sp, fp, #4
   18dc8:	pop	{fp, pc}
   18dcc:	svcmi	0x00800000
   18dd0:	push	{fp, lr}
   18dd4:	add	fp, sp, #4
   18dd8:	sub	sp, sp, #16
   18ddc:	str	r0, [fp, #-16]
   18de0:	str	r1, [fp, #-20]	; 0xffffffec
   18de4:	sub	r3, fp, #12
   18de8:	mov	r2, r3
   18dec:	ldr	r1, [fp, #-20]	; 0xffffffec
   18df0:	ldr	r0, [fp, #-16]
   18df4:	bl	18b50 <__assert_fail@plt+0x7234>
   18df8:	str	r0, [fp, #-8]
   18dfc:	ldr	r3, [fp, #-8]
   18e00:	cmn	r3, #1
   18e04:	beq	18e24 <__assert_fail@plt+0x7508>
   18e08:	ldr	r3, [fp, #-8]
   18e0c:	cmp	r3, #0
   18e10:	bne	18e1c <__assert_fail@plt+0x7500>
   18e14:	ldr	r3, [fp, #-12]
   18e18:	b	18e28 <__assert_fail@plt+0x750c>
   18e1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18e20:	b	18e28 <__assert_fail@plt+0x750c>
   18e24:	mov	r3, #0
   18e28:	mov	r0, r3
   18e2c:	sub	sp, fp, #4
   18e30:	pop	{fp, pc}
   18e34:	push	{fp, lr}
   18e38:	add	fp, sp, #4
   18e3c:	sub	sp, sp, #32
   18e40:	str	r0, [fp, #-32]	; 0xffffffe0
   18e44:	str	r1, [fp, #-36]	; 0xffffffdc
   18e48:	sub	r2, fp, #28
   18e4c:	mov	r3, #1
   18e50:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18e54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e58:	bl	18580 <__assert_fail@plt+0x6c64>
   18e5c:	str	r0, [fp, #-12]
   18e60:	ldr	r3, [fp, #-12]
   18e64:	cmp	r3, #0
   18e68:	bne	18e74 <__assert_fail@plt+0x7558>
   18e6c:	mov	r3, #0
   18e70:	b	19004 <__assert_fail@plt+0x76e8>
   18e74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18e78:	ldr	r3, [r3, #16]
   18e7c:	sub	r2, r3, #1
   18e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18e84:	str	r2, [r3, #16]
   18e88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18e8c:	ldr	r3, [r3]
   18e90:	cmp	r3, #0
   18e94:	bne	19000 <__assert_fail@plt+0x76e4>
   18e98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18e9c:	ldr	r3, [r3, #12]
   18ea0:	sub	r2, r3, #1
   18ea4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ea8:	str	r2, [r3, #12]
   18eac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18eb0:	ldr	r3, [r3, #12]
   18eb4:	vmov	s15, r3
   18eb8:	vcvt.f32.u32	s14, s15
   18ebc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ec0:	ldr	r3, [r3, #20]
   18ec4:	vldr	s13, [r3]
   18ec8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ecc:	ldr	r3, [r3, #8]
   18ed0:	vmov	s15, r3
   18ed4:	vcvt.f32.u32	s15, s15
   18ed8:	vmul.f32	s15, s13, s15
   18edc:	vcmpe.f32	s14, s15
   18ee0:	vmrs	APSR_nzcv, fpscr
   18ee4:	bpl	19000 <__assert_fail@plt+0x76e4>
   18ee8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18eec:	bl	17e58 <__assert_fail@plt+0x653c>
   18ef0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ef4:	ldr	r3, [r3, #12]
   18ef8:	vmov	s15, r3
   18efc:	vcvt.f32.u32	s14, s15
   18f00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18f04:	ldr	r3, [r3, #20]
   18f08:	vldr	s13, [r3]
   18f0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18f10:	ldr	r3, [r3, #8]
   18f14:	vmov	s15, r3
   18f18:	vcvt.f32.u32	s15, s15
   18f1c:	vmul.f32	s15, s13, s15
   18f20:	vcmpe.f32	s14, s15
   18f24:	vmrs	APSR_nzcv, fpscr
   18f28:	bpl	19000 <__assert_fail@plt+0x76e4>
   18f2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18f30:	ldr	r3, [r3, #20]
   18f34:	str	r3, [fp, #-16]
   18f38:	ldr	r3, [fp, #-16]
   18f3c:	ldrb	r3, [r3, #16]
   18f40:	cmp	r3, #0
   18f44:	beq	18f6c <__assert_fail@plt+0x7650>
   18f48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18f4c:	ldr	r3, [r3, #8]
   18f50:	vmov	s15, r3
   18f54:	vcvt.f32.u32	s14, s15
   18f58:	ldr	r3, [fp, #-16]
   18f5c:	vldr	s15, [r3, #4]
   18f60:	vmul.f32	s15, s14, s15
   18f64:	vcvt.u32.f32	s15, s15
   18f68:	b	18f98 <__assert_fail@plt+0x767c>
   18f6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18f70:	ldr	r3, [r3, #8]
   18f74:	vmov	s15, r3
   18f78:	vcvt.f32.u32	s14, s15
   18f7c:	ldr	r3, [fp, #-16]
   18f80:	vldr	s15, [r3, #4]
   18f84:	vmul.f32	s14, s14, s15
   18f88:	ldr	r3, [fp, #-16]
   18f8c:	vldr	s15, [r3, #8]
   18f90:	vmul.f32	s15, s14, s15
   18f94:	vcvt.u32.f32	s15, s15
   18f98:	vstr	s15, [fp, #-20]	; 0xffffffec
   18f9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   18fa0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18fa4:	bl	18928 <__assert_fail@plt+0x700c>
   18fa8:	mov	r3, r0
   18fac:	eor	r3, r3, #1
   18fb0:	uxtb	r3, r3
   18fb4:	cmp	r3, #0
   18fb8:	beq	19000 <__assert_fail@plt+0x76e4>
   18fbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fc0:	ldr	r3, [r3, #36]	; 0x24
   18fc4:	str	r3, [fp, #-8]
   18fc8:	b	18fe8 <__assert_fail@plt+0x76cc>
   18fcc:	ldr	r3, [fp, #-8]
   18fd0:	ldr	r3, [r3, #4]
   18fd4:	str	r3, [fp, #-24]	; 0xffffffe8
   18fd8:	ldr	r0, [fp, #-8]
   18fdc:	bl	14250 <__assert_fail@plt+0x2934>
   18fe0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18fe4:	str	r3, [fp, #-8]
   18fe8:	ldr	r3, [fp, #-8]
   18fec:	cmp	r3, #0
   18ff0:	bne	18fcc <__assert_fail@plt+0x76b0>
   18ff4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18ff8:	mov	r2, #0
   18ffc:	str	r2, [r3, #36]	; 0x24
   19000:	ldr	r3, [fp, #-12]
   19004:	mov	r0, r3
   19008:	sub	sp, fp, #4
   1900c:	pop	{fp, pc}
   19010:	push	{fp, lr}
   19014:	add	fp, sp, #4
   19018:	sub	sp, sp, #8
   1901c:	str	r0, [fp, #-8]
   19020:	str	r1, [fp, #-12]
   19024:	ldr	r1, [fp, #-12]
   19028:	ldr	r0, [fp, #-8]
   1902c:	bl	18e34 <__assert_fail@plt+0x7518>
   19030:	mov	r3, r0
   19034:	mov	r0, r3
   19038:	sub	sp, fp, #4
   1903c:	pop	{fp, pc}
   19040:	push	{fp, lr}
   19044:	add	fp, sp, #4
   19048:	sub	sp, sp, #16
   1904c:	str	r0, [fp, #-16]
   19050:	str	r1, [fp, #-20]	; 0xffffffec
   19054:	ldr	r3, [fp, #-16]
   19058:	str	r3, [fp, #-8]
   1905c:	ldr	r3, [fp, #-8]
   19060:	ldr	r3, [r3]
   19064:	ldr	r1, [fp, #-20]	; 0xffffffec
   19068:	mov	r0, r3
   1906c:	bl	1f8c0 <lchmod@@Base+0x651c>
   19070:	str	r0, [fp, #-12]
   19074:	ldr	r3, [fp, #-12]
   19078:	mov	r0, r3
   1907c:	mov	r1, #0
   19080:	ldr	r3, [fp, #-8]
   19084:	ldrd	r2, [r3, #8]
   19088:	eor	r0, r0, r2
   1908c:	eor	r1, r1, r3
   19090:	ldr	r3, [fp, #-20]	; 0xffffffec
   19094:	mov	r2, r3
   19098:	mov	r3, #0
   1909c:	bl	207a8 <lchmod@@Base+0x7404>
   190a0:	mov	r3, r2
   190a4:	mov	r0, r3
   190a8:	sub	sp, fp, #4
   190ac:	pop	{fp, pc}
   190b0:	push	{fp, lr}
   190b4:	add	fp, sp, #4
   190b8:	sub	sp, sp, #16
   190bc:	str	r0, [fp, #-16]
   190c0:	str	r1, [fp, #-20]	; 0xffffffec
   190c4:	ldr	r3, [fp, #-16]
   190c8:	str	r3, [fp, #-8]
   190cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   190d0:	str	r3, [fp, #-12]
   190d4:	ldr	r3, [fp, #-8]
   190d8:	ldrd	r0, [r3, #8]
   190dc:	ldr	r3, [fp, #-12]
   190e0:	ldrd	r2, [r3, #8]
   190e4:	cmp	r1, r3
   190e8:	cmpeq	r0, r2
   190ec:	bne	1913c <__assert_fail@plt+0x7820>
   190f0:	ldr	r3, [fp, #-8]
   190f4:	ldrd	r0, [r3, #16]
   190f8:	ldr	r3, [fp, #-12]
   190fc:	ldrd	r2, [r3, #16]
   19100:	cmp	r1, r3
   19104:	cmpeq	r0, r2
   19108:	bne	1913c <__assert_fail@plt+0x7820>
   1910c:	ldr	r3, [fp, #-8]
   19110:	ldr	r2, [r3]
   19114:	ldr	r3, [fp, #-12]
   19118:	ldr	r3, [r3]
   1911c:	mov	r1, r3
   19120:	mov	r0, r2
   19124:	bl	11508 <strcmp@plt>
   19128:	mov	r3, r0
   1912c:	cmp	r3, #0
   19130:	bne	1913c <__assert_fail@plt+0x7820>
   19134:	mov	r3, #1
   19138:	b	19140 <__assert_fail@plt+0x7824>
   1913c:	mov	r3, #0
   19140:	and	r3, r3, #1
   19144:	uxtb	r3, r3
   19148:	mov	r0, r3
   1914c:	sub	sp, fp, #4
   19150:	pop	{fp, pc}
   19154:	push	{fp, lr}
   19158:	add	fp, sp, #4
   1915c:	sub	sp, sp, #16
   19160:	str	r0, [fp, #-16]
   19164:	ldr	r3, [fp, #-16]
   19168:	str	r3, [fp, #-8]
   1916c:	ldr	r3, [fp, #-8]
   19170:	ldr	r3, [r3]
   19174:	mov	r0, r3
   19178:	bl	14250 <__assert_fail@plt+0x2934>
   1917c:	ldr	r0, [fp, #-8]
   19180:	bl	14250 <__assert_fail@plt+0x2934>
   19184:	nop			; (mov r0, r0)
   19188:	sub	sp, fp, #4
   1918c:	pop	{fp, pc}
   19190:	push	{fp}		; (str fp, [sp, #-4]!)
   19194:	add	fp, sp, #0
   19198:	sub	sp, sp, #20
   1919c:	str	r0, [fp, #-16]
   191a0:	str	r1, [fp, #-20]	; 0xffffffec
   191a4:	ldr	r3, [fp, #-16]
   191a8:	mov	r2, #1
   191ac:	strb	r2, [r3, #28]
   191b0:	ldr	r3, [fp, #-16]
   191b4:	mov	r2, #0
   191b8:	str	r2, [r3, #20]
   191bc:	ldr	r3, [fp, #-16]
   191c0:	mov	r2, #0
   191c4:	str	r2, [r3, #24]
   191c8:	mov	r3, #0
   191cc:	str	r3, [fp, #-8]
   191d0:	b	191f0 <__assert_fail@plt+0x78d4>
   191d4:	ldr	r3, [fp, #-16]
   191d8:	ldr	r2, [fp, #-8]
   191dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   191e0:	str	r1, [r3, r2, lsl #2]
   191e4:	ldr	r3, [fp, #-8]
   191e8:	add	r3, r3, #1
   191ec:	str	r3, [fp, #-8]
   191f0:	ldr	r3, [fp, #-8]
   191f4:	cmp	r3, #3
   191f8:	ble	191d4 <__assert_fail@plt+0x78b8>
   191fc:	ldr	r3, [fp, #-16]
   19200:	ldr	r2, [fp, #-20]	; 0xffffffec
   19204:	str	r2, [r3, #16]
   19208:	nop			; (mov r0, r0)
   1920c:	add	sp, fp, #0
   19210:	pop	{fp}		; (ldr fp, [sp], #4)
   19214:	bx	lr
   19218:	push	{fp}		; (str fp, [sp, #-4]!)
   1921c:	add	fp, sp, #0
   19220:	sub	sp, sp, #12
   19224:	str	r0, [fp, #-8]
   19228:	ldr	r3, [fp, #-8]
   1922c:	ldrb	r3, [r3, #28]
   19230:	mov	r0, r3
   19234:	add	sp, fp, #0
   19238:	pop	{fp}		; (ldr fp, [sp], #4)
   1923c:	bx	lr
   19240:	push	{fp}		; (str fp, [sp, #-4]!)
   19244:	add	fp, sp, #0
   19248:	sub	sp, sp, #20
   1924c:	str	r0, [fp, #-16]
   19250:	str	r1, [fp, #-20]	; 0xffffffec
   19254:	ldr	r3, [fp, #-16]
   19258:	ldr	r3, [r3, #20]
   1925c:	ldr	r2, [fp, #-16]
   19260:	ldrb	r2, [r2, #28]
   19264:	eor	r2, r2, #1
   19268:	uxtb	r2, r2
   1926c:	add	r3, r3, r2
   19270:	and	r3, r3, #3
   19274:	str	r3, [fp, #-8]
   19278:	ldr	r3, [fp, #-16]
   1927c:	ldr	r2, [fp, #-8]
   19280:	ldr	r3, [r3, r2, lsl #2]
   19284:	str	r3, [fp, #-12]
   19288:	ldr	r3, [fp, #-16]
   1928c:	ldr	r2, [fp, #-8]
   19290:	ldr	r1, [fp, #-20]	; 0xffffffec
   19294:	str	r1, [r3, r2, lsl #2]
   19298:	ldr	r3, [fp, #-16]
   1929c:	ldr	r2, [fp, #-8]
   192a0:	str	r2, [r3, #20]
   192a4:	ldr	r3, [fp, #-16]
   192a8:	ldr	r2, [r3, #24]
   192ac:	ldr	r3, [fp, #-8]
   192b0:	cmp	r2, r3
   192b4:	bne	192e0 <__assert_fail@plt+0x79c4>
   192b8:	ldr	r3, [fp, #-16]
   192bc:	ldr	r3, [r3, #24]
   192c0:	ldr	r2, [fp, #-16]
   192c4:	ldrb	r2, [r2, #28]
   192c8:	eor	r2, r2, #1
   192cc:	uxtb	r2, r2
   192d0:	add	r3, r3, r2
   192d4:	and	r2, r3, #3
   192d8:	ldr	r3, [fp, #-16]
   192dc:	str	r2, [r3, #24]
   192e0:	ldr	r3, [fp, #-16]
   192e4:	mov	r2, #0
   192e8:	strb	r2, [r3, #28]
   192ec:	ldr	r3, [fp, #-12]
   192f0:	mov	r0, r3
   192f4:	add	sp, fp, #0
   192f8:	pop	{fp}		; (ldr fp, [sp], #4)
   192fc:	bx	lr
   19300:	push	{fp, lr}
   19304:	add	fp, sp, #4
   19308:	sub	sp, sp, #16
   1930c:	str	r0, [fp, #-16]
   19310:	ldr	r0, [fp, #-16]
   19314:	bl	19218 <__assert_fail@plt+0x78fc>
   19318:	mov	r3, r0
   1931c:	cmp	r3, #0
   19320:	beq	19328 <__assert_fail@plt+0x7a0c>
   19324:	bl	118c8 <abort@plt>
   19328:	ldr	r3, [fp, #-16]
   1932c:	ldr	r2, [r3, #20]
   19330:	ldr	r3, [fp, #-16]
   19334:	ldr	r3, [r3, r2, lsl #2]
   19338:	str	r3, [fp, #-8]
   1933c:	ldr	r3, [fp, #-16]
   19340:	ldr	r2, [r3, #20]
   19344:	ldr	r3, [fp, #-16]
   19348:	ldr	r1, [r3, #16]
   1934c:	ldr	r3, [fp, #-16]
   19350:	str	r1, [r3, r2, lsl #2]
   19354:	ldr	r3, [fp, #-16]
   19358:	ldr	r2, [r3, #20]
   1935c:	ldr	r3, [fp, #-16]
   19360:	ldr	r3, [r3, #24]
   19364:	cmp	r2, r3
   19368:	bne	1937c <__assert_fail@plt+0x7a60>
   1936c:	ldr	r3, [fp, #-16]
   19370:	mov	r2, #1
   19374:	strb	r2, [r3, #28]
   19378:	b	19394 <__assert_fail@plt+0x7a78>
   1937c:	ldr	r3, [fp, #-16]
   19380:	ldr	r3, [r3, #20]
   19384:	add	r3, r3, #3
   19388:	and	r2, r3, #3
   1938c:	ldr	r3, [fp, #-16]
   19390:	str	r2, [r3, #20]
   19394:	ldr	r3, [fp, #-8]
   19398:	mov	r0, r3
   1939c:	sub	sp, fp, #4
   193a0:	pop	{fp, pc}

000193a4 <lchmod@@Base>:
   193a4:	push	{fp, lr}
   193a8:	add	fp, sp, #4
   193ac:	sub	sp, sp, #160	; 0xa0
   193b0:	str	r0, [fp, #-160]	; 0xffffff60
   193b4:	str	r1, [fp, #-164]	; 0xffffff5c
   193b8:	mov	r1, #2654208	; 0x288000
   193bc:	ldr	r0, [fp, #-160]	; 0xffffff60
   193c0:	bl	11688 <open64@plt>
   193c4:	str	r0, [fp, #-8]
   193c8:	ldr	r3, [fp, #-8]
   193cc:	cmp	r3, #0
   193d0:	bge	193dc <lchmod@@Base+0x38>
   193d4:	ldr	r3, [fp, #-8]
   193d8:	b	194e4 <lchmod@@Base+0x140>
   193dc:	sub	r2, fp, #124	; 0x7c
   193e0:	mov	r3, #4096	; 0x1000
   193e4:	ldr	r1, [pc, #260]	; 194f0 <lchmod@@Base+0x14c>
   193e8:	ldr	r0, [fp, #-8]
   193ec:	bl	209c8 <lchmod@@Base+0x7624>
   193f0:	mov	r3, r0
   193f4:	cmp	r3, #0
   193f8:	beq	1942c <lchmod@@Base+0x88>
   193fc:	bl	11778 <__errno_location@plt>
   19400:	mov	r3, r0
   19404:	ldr	r3, [r3]
   19408:	str	r3, [fp, #-12]
   1940c:	ldr	r0, [fp, #-8]
   19410:	bl	118d4 <close@plt>
   19414:	bl	11778 <__errno_location@plt>
   19418:	mov	r2, r0
   1941c:	ldr	r3, [fp, #-12]
   19420:	str	r3, [r2]
   19424:	mvn	r3, #0
   19428:	b	194e4 <lchmod@@Base+0x140>
   1942c:	ldr	r3, [fp, #-108]	; 0xffffff94
   19430:	and	r3, r3, #61440	; 0xf000
   19434:	cmp	r3, #40960	; 0xa000
   19438:	bne	1945c <lchmod@@Base+0xb8>
   1943c:	ldr	r0, [fp, #-8]
   19440:	bl	118d4 <close@plt>
   19444:	bl	11778 <__errno_location@plt>
   19448:	mov	r2, r0
   1944c:	mov	r3, #95	; 0x5f
   19450:	str	r3, [r2]
   19454:	mvn	r3, #0
   19458:	b	194e4 <lchmod@@Base+0x140>
   1945c:	sub	r3, fp, #152	; 0x98
   19460:	ldr	r2, [fp, #-8]
   19464:	ldr	r1, [pc, #136]	; 194f4 <lchmod@@Base+0x150>
   19468:	mov	r0, r3
   1946c:	bl	11808 <sprintf@plt>
   19470:	sub	r3, fp, #152	; 0x98
   19474:	ldr	r1, [fp, #-164]	; 0xffffff5c
   19478:	mov	r0, r3
   1947c:	bl	11898 <chmod@plt>
   19480:	str	r0, [fp, #-16]
   19484:	bl	11778 <__errno_location@plt>
   19488:	mov	r3, r0
   1948c:	ldr	r3, [r3]
   19490:	str	r3, [fp, #-20]	; 0xffffffec
   19494:	ldr	r0, [fp, #-8]
   19498:	bl	118d4 <close@plt>
   1949c:	ldr	r3, [fp, #-16]
   194a0:	cmp	r3, #0
   194a4:	bne	194b0 <lchmod@@Base+0x10c>
   194a8:	ldr	r3, [fp, #-16]
   194ac:	b	194e4 <lchmod@@Base+0x140>
   194b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   194b4:	cmp	r3, #2
   194b8:	beq	194d4 <lchmod@@Base+0x130>
   194bc:	bl	11778 <__errno_location@plt>
   194c0:	mov	r2, r0
   194c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   194c8:	str	r3, [r2]
   194cc:	ldr	r3, [fp, #-16]
   194d0:	b	194e4 <lchmod@@Base+0x140>
   194d4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   194d8:	ldr	r0, [fp, #-160]	; 0xffffff60
   194dc:	bl	11898 <chmod@plt>
   194e0:	mov	r3, r0
   194e4:	mov	r0, r3
   194e8:	sub	sp, fp, #4
   194ec:	pop	{fp, pc}
   194f0:	strdeq	r1, [r2], -r4
   194f4:	strdeq	r1, [r2], -r8
   194f8:	push	{fp}		; (str fp, [sp, #-4]!)
   194fc:	add	fp, sp, #0
   19500:	sub	sp, sp, #12
   19504:	str	r0, [fp, #-8]
   19508:	ldr	r3, [fp, #-8]
   1950c:	mov	r0, r3
   19510:	add	sp, fp, #0
   19514:	pop	{fp}		; (ldr fp, [sp], #4)
   19518:	bx	lr
   1951c:	push	{fp, lr}
   19520:	add	fp, sp, #4
   19524:	sub	sp, sp, #16
   19528:	str	r0, [fp, #-16]
   1952c:	str	r1, [fp, #-20]	; 0xffffffec
   19530:	mov	r0, #32
   19534:	bl	1d43c <lchmod@@Base+0x4098>
   19538:	mov	r3, r0
   1953c:	str	r3, [fp, #-8]
   19540:	ldr	r3, [fp, #-8]
   19544:	mov	r2, #61	; 0x3d
   19548:	strb	r2, [r3]
   1954c:	ldr	r3, [fp, #-8]
   19550:	mov	r2, #1
   19554:	strb	r2, [r3, #1]
   19558:	ldr	r3, [fp, #-8]
   1955c:	ldr	r2, [pc, #56]	; 1959c <lchmod@@Base+0x1f8>
   19560:	str	r2, [r3, #4]
   19564:	ldr	r3, [fp, #-8]
   19568:	ldr	r2, [fp, #-16]
   1956c:	str	r2, [r3, #8]
   19570:	ldr	r3, [fp, #-8]
   19574:	ldr	r2, [fp, #-20]	; 0xffffffec
   19578:	str	r2, [r3, #12]
   1957c:	ldr	r3, [fp, #-8]
   19580:	add	r3, r3, #16
   19584:	mov	r2, #0
   19588:	strb	r2, [r3, #1]
   1958c:	ldr	r3, [fp, #-8]
   19590:	mov	r0, r3
   19594:	sub	sp, fp, #4
   19598:	pop	{fp, pc}
   1959c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   195a0:	push	{fp, lr}
   195a4:	add	fp, sp, #4
   195a8:	sub	sp, sp, #64	; 0x40
   195ac:	str	r0, [fp, #-64]	; 0xffffffc0
   195b0:	mov	r3, #0
   195b4:	str	r3, [fp, #-8]
   195b8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   195bc:	ldrb	r3, [r3]
   195c0:	cmp	r3, #47	; 0x2f
   195c4:	bls	196a8 <lchmod@@Base+0x304>
   195c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   195cc:	ldrb	r3, [r3]
   195d0:	cmp	r3, #55	; 0x37
   195d4:	bhi	196a8 <lchmod@@Base+0x304>
   195d8:	mov	r3, #0
   195dc:	str	r3, [fp, #-16]
   195e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   195e4:	str	r3, [fp, #-12]
   195e8:	ldr	r3, [fp, #-16]
   195ec:	lsl	r2, r3, #3
   195f0:	ldr	r3, [fp, #-12]
   195f4:	add	r1, r3, #1
   195f8:	str	r1, [fp, #-12]
   195fc:	ldrb	r3, [r3]
   19600:	add	r3, r2, r3
   19604:	sub	r3, r3, #48	; 0x30
   19608:	str	r3, [fp, #-16]
   1960c:	ldr	r3, [fp, #-16]
   19610:	cmp	r3, #4096	; 0x1000
   19614:	bcc	19620 <lchmod@@Base+0x27c>
   19618:	mov	r3, #0
   1961c:	b	19b7c <lchmod@@Base+0x7d8>
   19620:	ldr	r3, [fp, #-12]
   19624:	ldrb	r3, [r3]
   19628:	cmp	r3, #47	; 0x2f
   1962c:	bls	19640 <lchmod@@Base+0x29c>
   19630:	ldr	r3, [fp, #-12]
   19634:	ldrb	r3, [r3]
   19638:	cmp	r3, #55	; 0x37
   1963c:	bls	195e8 <lchmod@@Base+0x244>
   19640:	ldr	r3, [fp, #-12]
   19644:	ldrb	r3, [r3]
   19648:	cmp	r3, #0
   1964c:	beq	19658 <lchmod@@Base+0x2b4>
   19650:	mov	r3, #0
   19654:	b	19b7c <lchmod@@Base+0x7d8>
   19658:	ldr	r0, [fp, #-16]
   1965c:	bl	194f8 <lchmod@@Base+0x154>
   19660:	str	r0, [fp, #-44]	; 0xffffffd4
   19664:	ldr	r2, [fp, #-12]
   19668:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1966c:	sub	r3, r2, r3
   19670:	cmp	r3, #4
   19674:	bgt	1968c <lchmod@@Base+0x2e8>
   19678:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1967c:	and	r3, r3, #3072	; 0xc00
   19680:	mvn	r3, r3, lsr #10
   19684:	mvn	r3, r3, lsl #10
   19688:	b	19690 <lchmod@@Base+0x2ec>
   1968c:	ldr	r3, [pc, #1268]	; 19b88 <lchmod@@Base+0x7e4>
   19690:	str	r3, [fp, #-48]	; 0xffffffd0
   19694:	ldr	r1, [fp, #-48]	; 0xffffffd0
   19698:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1969c:	bl	1951c <lchmod@@Base+0x178>
   196a0:	mov	r3, r0
   196a4:	b	19b7c <lchmod@@Base+0x7d8>
   196a8:	mov	r3, #1
   196ac:	str	r3, [fp, #-20]	; 0xffffffec
   196b0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   196b4:	str	r3, [fp, #-12]
   196b8:	b	19714 <lchmod@@Base+0x370>
   196bc:	ldr	r3, [fp, #-12]
   196c0:	ldrb	r3, [r3]
   196c4:	cmp	r3, #61	; 0x3d
   196c8:	beq	196ec <lchmod@@Base+0x348>
   196cc:	ldr	r3, [fp, #-12]
   196d0:	ldrb	r3, [r3]
   196d4:	cmp	r3, #43	; 0x2b
   196d8:	beq	196ec <lchmod@@Base+0x348>
   196dc:	ldr	r3, [fp, #-12]
   196e0:	ldrb	r3, [r3]
   196e4:	cmp	r3, #45	; 0x2d
   196e8:	bne	196f4 <lchmod@@Base+0x350>
   196ec:	mov	r3, #1
   196f0:	b	196f8 <lchmod@@Base+0x354>
   196f4:	mov	r3, #0
   196f8:	mov	r2, r3
   196fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   19700:	add	r3, r3, r2
   19704:	str	r3, [fp, #-20]	; 0xffffffec
   19708:	ldr	r3, [fp, #-12]
   1970c:	add	r3, r3, #1
   19710:	str	r3, [fp, #-12]
   19714:	ldr	r3, [fp, #-12]
   19718:	ldrb	r3, [r3]
   1971c:	cmp	r3, #0
   19720:	bne	196bc <lchmod@@Base+0x318>
   19724:	mov	r1, #16
   19728:	ldr	r0, [fp, #-20]	; 0xffffffec
   1972c:	bl	1d618 <lchmod@@Base+0x4274>
   19730:	mov	r3, r0
   19734:	str	r3, [fp, #-52]	; 0xffffffcc
   19738:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1973c:	str	r3, [fp, #-12]
   19740:	mov	r3, #0
   19744:	str	r3, [fp, #-24]	; 0xffffffe8
   19748:	ldr	r3, [fp, #-12]
   1974c:	ldrb	r3, [r3]
   19750:	cmp	r3, #97	; 0x61
   19754:	beq	197d0 <lchmod@@Base+0x42c>
   19758:	cmp	r3, #97	; 0x61
   1975c:	bgt	1977c <lchmod@@Base+0x3d8>
   19760:	cmp	r3, #45	; 0x2d
   19764:	beq	197f0 <lchmod@@Base+0x44c>
   19768:	cmp	r3, #61	; 0x3d
   1976c:	beq	197f0 <lchmod@@Base+0x44c>
   19770:	cmp	r3, #43	; 0x2b
   19774:	beq	197f0 <lchmod@@Base+0x44c>
   19778:	b	19b70 <lchmod@@Base+0x7cc>
   1977c:	cmp	r3, #111	; 0x6f
   19780:	beq	197bc <lchmod@@Base+0x418>
   19784:	cmp	r3, #117	; 0x75
   19788:	beq	19798 <lchmod@@Base+0x3f4>
   1978c:	cmp	r3, #103	; 0x67
   19790:	beq	197a8 <lchmod@@Base+0x404>
   19794:	b	19b70 <lchmod@@Base+0x7cc>
   19798:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1979c:	orr	r3, r3, #2496	; 0x9c0
   197a0:	str	r3, [fp, #-24]	; 0xffffffe8
   197a4:	b	197e0 <lchmod@@Base+0x43c>
   197a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   197ac:	orr	r3, r3, #1072	; 0x430
   197b0:	orr	r3, r3, #8
   197b4:	str	r3, [fp, #-24]	; 0xffffffe8
   197b8:	b	197e0 <lchmod@@Base+0x43c>
   197bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   197c0:	orr	r3, r3, #516	; 0x204
   197c4:	orr	r3, r3, #3
   197c8:	str	r3, [fp, #-24]	; 0xffffffe8
   197cc:	b	197e0 <lchmod@@Base+0x43c>
   197d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   197d4:	mvn	r3, r3, lsr #12
   197d8:	mvn	r3, r3, lsl #12
   197dc:	str	r3, [fp, #-24]	; 0xffffffe8
   197e0:	ldr	r3, [fp, #-12]
   197e4:	add	r3, r3, #1
   197e8:	str	r3, [fp, #-12]
   197ec:	b	19748 <lchmod@@Base+0x3a4>
   197f0:	ldr	r3, [fp, #-12]
   197f4:	add	r2, r3, #1
   197f8:	str	r2, [fp, #-12]
   197fc:	ldrb	r3, [r3]
   19800:	strb	r3, [fp, #-53]	; 0xffffffcb
   19804:	mov	r3, #0
   19808:	str	r3, [fp, #-32]	; 0xffffffe0
   1980c:	mov	r3, #3
   19810:	strb	r3, [fp, #-33]	; 0xffffffdf
   19814:	ldr	r3, [fp, #-12]
   19818:	ldrb	r3, [r3]
   1981c:	cmp	r3, #103	; 0x67
   19820:	beq	19914 <lchmod@@Base+0x570>
   19824:	cmp	r3, #103	; 0x67
   19828:	bgt	1983c <lchmod@@Base+0x498>
   1982c:	sub	r3, r3, #48	; 0x30
   19830:	cmp	r3, #7
   19834:	bhi	19944 <lchmod@@Base+0x5a0>
   19838:	b	19850 <lchmod@@Base+0x4ac>
   1983c:	cmp	r3, #111	; 0x6f
   19840:	beq	1992c <lchmod@@Base+0x588>
   19844:	cmp	r3, #117	; 0x75
   19848:	beq	198fc <lchmod@@Base+0x558>
   1984c:	b	19944 <lchmod@@Base+0x5a0>
   19850:	mov	r3, #0
   19854:	str	r3, [fp, #-40]	; 0xffffffd8
   19858:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1985c:	lsl	r2, r3, #3
   19860:	ldr	r3, [fp, #-12]
   19864:	add	r1, r3, #1
   19868:	str	r1, [fp, #-12]
   1986c:	ldrb	r3, [r3]
   19870:	add	r3, r2, r3
   19874:	sub	r3, r3, #48	; 0x30
   19878:	str	r3, [fp, #-40]	; 0xffffffd8
   1987c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19880:	cmp	r3, #4096	; 0x1000
   19884:	bcs	19b6c <lchmod@@Base+0x7c8>
   19888:	ldr	r3, [fp, #-12]
   1988c:	ldrb	r3, [r3]
   19890:	cmp	r3, #47	; 0x2f
   19894:	bls	198a8 <lchmod@@Base+0x504>
   19898:	ldr	r3, [fp, #-12]
   1989c:	ldrb	r3, [r3]
   198a0:	cmp	r3, #55	; 0x37
   198a4:	bls	19858 <lchmod@@Base+0x4b4>
   198a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   198ac:	cmp	r3, #0
   198b0:	bne	19b70 <lchmod@@Base+0x7cc>
   198b4:	ldr	r3, [fp, #-12]
   198b8:	ldrb	r3, [r3]
   198bc:	cmp	r3, #0
   198c0:	beq	198d4 <lchmod@@Base+0x530>
   198c4:	ldr	r3, [fp, #-12]
   198c8:	ldrb	r3, [r3]
   198cc:	cmp	r3, #44	; 0x2c
   198d0:	bne	19b70 <lchmod@@Base+0x7cc>
   198d4:	ldr	r3, [pc, #684]	; 19b88 <lchmod@@Base+0x7e4>
   198d8:	str	r3, [fp, #-32]	; 0xffffffe0
   198dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   198e0:	str	r3, [fp, #-24]	; 0xffffffe8
   198e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   198e8:	bl	194f8 <lchmod@@Base+0x154>
   198ec:	str	r0, [fp, #-28]	; 0xffffffe4
   198f0:	mov	r3, #1
   198f4:	strb	r3, [fp, #-33]	; 0xffffffdf
   198f8:	b	19a60 <lchmod@@Base+0x6bc>
   198fc:	mov	r3, #448	; 0x1c0
   19900:	str	r3, [fp, #-28]	; 0xffffffe4
   19904:	ldr	r3, [fp, #-12]
   19908:	add	r3, r3, #1
   1990c:	str	r3, [fp, #-12]
   19910:	b	19a60 <lchmod@@Base+0x6bc>
   19914:	mov	r3, #56	; 0x38
   19918:	str	r3, [fp, #-28]	; 0xffffffe4
   1991c:	ldr	r3, [fp, #-12]
   19920:	add	r3, r3, #1
   19924:	str	r3, [fp, #-12]
   19928:	b	19a60 <lchmod@@Base+0x6bc>
   1992c:	mov	r3, #7
   19930:	str	r3, [fp, #-28]	; 0xffffffe4
   19934:	ldr	r3, [fp, #-12]
   19938:	add	r3, r3, #1
   1993c:	str	r3, [fp, #-12]
   19940:	b	19a60 <lchmod@@Base+0x6bc>
   19944:	mov	r3, #0
   19948:	str	r3, [fp, #-28]	; 0xffffffe4
   1994c:	mov	r3, #1
   19950:	strb	r3, [fp, #-33]	; 0xffffffdf
   19954:	ldr	r3, [fp, #-12]
   19958:	ldrb	r3, [r3]
   1995c:	sub	r3, r3, #88	; 0x58
   19960:	cmp	r3, #32
   19964:	ldrls	pc, [pc, r3, lsl #2]
   19968:	b	19a5c <lchmod@@Base+0x6b8>
   1996c:	andeq	r9, r1, r0, lsr #20
   19970:	andeq	r9, r1, ip, asr sl
   19974:	andeq	r9, r1, ip, asr sl
   19978:	andeq	r9, r1, ip, asr sl
   1997c:	andeq	r9, r1, ip, asr sl
   19980:	andeq	r9, r1, ip, asr sl
   19984:	andeq	r9, r1, ip, asr sl
   19988:	andeq	r9, r1, ip, asr sl
   1998c:	andeq	r9, r1, ip, asr sl
   19990:	andeq	r9, r1, ip, asr sl
   19994:	andeq	r9, r1, ip, asr sl
   19998:	andeq	r9, r1, ip, asr sl
   1999c:	andeq	r9, r1, ip, asr sl
   199a0:	andeq	r9, r1, ip, asr sl
   199a4:	andeq	r9, r1, ip, asr sl
   199a8:	andeq	r9, r1, ip, asr sl
   199ac:	andeq	r9, r1, ip, asr sl
   199b0:	andeq	r9, r1, ip, asr sl
   199b4:	andeq	r9, r1, ip, asr sl
   199b8:	andeq	r9, r1, ip, asr sl
   199bc:	andeq	r9, r1, ip, asr sl
   199c0:	andeq	r9, r1, ip, asr sl
   199c4:	andeq	r9, r1, ip, asr sl
   199c8:	andeq	r9, r1, ip, asr sl
   199cc:	andeq	r9, r1, ip, asr sl
   199d0:	andeq	r9, r1, ip, asr sl
   199d4:	strdeq	r9, [r1], -r0
   199d8:	andeq	r9, r1, ip, lsr #20
   199dc:	andeq	r9, r1, ip, lsr sl
   199e0:	andeq	r9, r1, ip, asr sl
   199e4:	andeq	r9, r1, ip, asr sl
   199e8:	andeq	r9, r1, r0, lsl #20
   199ec:	andeq	r9, r1, r0, lsl sl
   199f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   199f4:	orr	r3, r3, #292	; 0x124
   199f8:	str	r3, [fp, #-28]	; 0xffffffe4
   199fc:	b	19a4c <lchmod@@Base+0x6a8>
   19a00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19a04:	orr	r3, r3, #146	; 0x92
   19a08:	str	r3, [fp, #-28]	; 0xffffffe4
   19a0c:	b	19a4c <lchmod@@Base+0x6a8>
   19a10:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19a14:	orr	r3, r3, #73	; 0x49
   19a18:	str	r3, [fp, #-28]	; 0xffffffe4
   19a1c:	b	19a4c <lchmod@@Base+0x6a8>
   19a20:	mov	r3, #2
   19a24:	strb	r3, [fp, #-33]	; 0xffffffdf
   19a28:	b	19a4c <lchmod@@Base+0x6a8>
   19a2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19a30:	orr	r3, r3, #3072	; 0xc00
   19a34:	str	r3, [fp, #-28]	; 0xffffffe4
   19a38:	b	19a4c <lchmod@@Base+0x6a8>
   19a3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19a40:	orr	r3, r3, #512	; 0x200
   19a44:	str	r3, [fp, #-28]	; 0xffffffe4
   19a48:	nop			; (mov r0, r0)
   19a4c:	ldr	r3, [fp, #-12]
   19a50:	add	r3, r3, #1
   19a54:	str	r3, [fp, #-12]
   19a58:	b	19954 <lchmod@@Base+0x5b0>
   19a5c:	nop			; (mov r0, r0)
   19a60:	ldr	r3, [fp, #-8]
   19a64:	add	r2, r3, #1
   19a68:	str	r2, [fp, #-8]
   19a6c:	lsl	r3, r3, #4
   19a70:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19a74:	add	r3, r2, r3
   19a78:	str	r3, [fp, #-60]	; 0xffffffc4
   19a7c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19a80:	ldrb	r2, [fp, #-53]	; 0xffffffcb
   19a84:	strb	r2, [r3]
   19a88:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19a8c:	ldrb	r2, [fp, #-33]	; 0xffffffdf
   19a90:	strb	r2, [r3, #1]
   19a94:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19a98:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19a9c:	str	r2, [r3, #4]
   19aa0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19aa4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19aa8:	str	r2, [r3, #8]
   19aac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19ab0:	cmp	r3, #0
   19ab4:	bne	19adc <lchmod@@Base+0x738>
   19ab8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19abc:	cmp	r3, #0
   19ac0:	beq	19ad4 <lchmod@@Base+0x730>
   19ac4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19ac8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19acc:	and	r3, r3, r2
   19ad0:	b	19ae0 <lchmod@@Base+0x73c>
   19ad4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19ad8:	b	19ae0 <lchmod@@Base+0x73c>
   19adc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19ae0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19ae4:	str	r3, [r2, #12]
   19ae8:	ldr	r3, [fp, #-12]
   19aec:	ldrb	r3, [r3]
   19af0:	cmp	r3, #61	; 0x3d
   19af4:	beq	197f0 <lchmod@@Base+0x44c>
   19af8:	ldr	r3, [fp, #-12]
   19afc:	ldrb	r3, [r3]
   19b00:	cmp	r3, #43	; 0x2b
   19b04:	beq	197f0 <lchmod@@Base+0x44c>
   19b08:	ldr	r3, [fp, #-12]
   19b0c:	ldrb	r3, [r3]
   19b10:	cmp	r3, #45	; 0x2d
   19b14:	beq	197f0 <lchmod@@Base+0x44c>
   19b18:	ldr	r3, [fp, #-12]
   19b1c:	ldrb	r3, [r3]
   19b20:	cmp	r3, #44	; 0x2c
   19b24:	bne	19b38 <lchmod@@Base+0x794>
   19b28:	ldr	r3, [fp, #-12]
   19b2c:	add	r3, r3, #1
   19b30:	str	r3, [fp, #-12]
   19b34:	b	19740 <lchmod@@Base+0x39c>
   19b38:	nop			; (mov r0, r0)
   19b3c:	ldr	r3, [fp, #-12]
   19b40:	ldrb	r3, [r3]
   19b44:	cmp	r3, #0
   19b48:	bne	19b70 <lchmod@@Base+0x7cc>
   19b4c:	ldr	r3, [fp, #-8]
   19b50:	lsl	r3, r3, #4
   19b54:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19b58:	add	r3, r2, r3
   19b5c:	mov	r2, #0
   19b60:	strb	r2, [r3, #1]
   19b64:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19b68:	b	19b7c <lchmod@@Base+0x7d8>
   19b6c:	nop			; (mov r0, r0)
   19b70:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19b74:	bl	14250 <__assert_fail@plt+0x2934>
   19b78:	mov	r3, #0
   19b7c:	mov	r0, r3
   19b80:	sub	sp, fp, #4
   19b84:	pop	{fp, pc}
   19b88:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   19b8c:	push	{fp, lr}
   19b90:	add	fp, sp, #4
   19b94:	sub	sp, sp, #112	; 0x70
   19b98:	str	r0, [fp, #-112]	; 0xffffff90
   19b9c:	sub	r3, fp, #108	; 0x6c
   19ba0:	mov	r1, r3
   19ba4:	ldr	r0, [fp, #-112]	; 0xffffff90
   19ba8:	bl	20998 <lchmod@@Base+0x75f4>
   19bac:	mov	r3, r0
   19bb0:	cmp	r3, #0
   19bb4:	beq	19bc0 <lchmod@@Base+0x81c>
   19bb8:	mov	r3, #0
   19bbc:	b	19bd4 <lchmod@@Base+0x830>
   19bc0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19bc4:	ldr	r1, [pc, #20]	; 19be0 <lchmod@@Base+0x83c>
   19bc8:	mov	r0, r3
   19bcc:	bl	1951c <lchmod@@Base+0x178>
   19bd0:	mov	r3, r0
   19bd4:	mov	r0, r3
   19bd8:	sub	sp, fp, #4
   19bdc:	pop	{fp, pc}
   19be0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   19be4:	push	{fp}		; (str fp, [sp, #-4]!)
   19be8:	add	fp, sp, #0
   19bec:	sub	sp, sp, #44	; 0x2c
   19bf0:	str	r0, [fp, #-32]	; 0xffffffe0
   19bf4:	str	r2, [fp, #-40]	; 0xffffffd8
   19bf8:	str	r3, [fp, #-44]	; 0xffffffd4
   19bfc:	mov	r3, r1
   19c00:	strb	r3, [fp, #-33]	; 0xffffffdf
   19c04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19c08:	lsl	r3, r3, #20
   19c0c:	lsr	r3, r3, #20
   19c10:	str	r3, [fp, #-8]
   19c14:	mov	r3, #0
   19c18:	str	r3, [fp, #-12]
   19c1c:	b	19e3c <lchmod@@Base+0xa98>
   19c20:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c24:	ldr	r3, [r3, #4]
   19c28:	str	r3, [fp, #-20]	; 0xffffffec
   19c2c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   19c30:	cmp	r3, #0
   19c34:	beq	19c40 <lchmod@@Base+0x89c>
   19c38:	mov	r2, #3072	; 0xc00
   19c3c:	b	19c44 <lchmod@@Base+0x8a0>
   19c40:	mov	r2, #0
   19c44:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c48:	ldr	r3, [r3, #12]
   19c4c:	mvn	r3, r3
   19c50:	and	r3, r3, r2
   19c54:	str	r3, [fp, #-24]	; 0xffffffe8
   19c58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c5c:	ldr	r3, [r3, #8]
   19c60:	str	r3, [fp, #-16]
   19c64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c68:	ldrb	r3, [r3, #1]
   19c6c:	cmp	r3, #2
   19c70:	beq	19d04 <lchmod@@Base+0x960>
   19c74:	cmp	r3, #3
   19c78:	beq	19c84 <lchmod@@Base+0x8e0>
   19c7c:	cmp	r3, #1
   19c80:	b	19d2c <lchmod@@Base+0x988>
   19c84:	ldr	r2, [fp, #-16]
   19c88:	ldr	r3, [fp, #-8]
   19c8c:	and	r3, r3, r2
   19c90:	str	r3, [fp, #-16]
   19c94:	ldr	r3, [fp, #-16]
   19c98:	and	r3, r3, #292	; 0x124
   19c9c:	cmp	r3, #0
   19ca0:	beq	19cac <lchmod@@Base+0x908>
   19ca4:	mov	r2, #292	; 0x124
   19ca8:	b	19cb0 <lchmod@@Base+0x90c>
   19cac:	mov	r2, #0
   19cb0:	ldr	r3, [fp, #-16]
   19cb4:	and	r3, r3, #146	; 0x92
   19cb8:	cmp	r3, #0
   19cbc:	beq	19cc8 <lchmod@@Base+0x924>
   19cc0:	mov	r3, #146	; 0x92
   19cc4:	b	19ccc <lchmod@@Base+0x928>
   19cc8:	mov	r3, #0
   19ccc:	orr	r2, r2, r3
   19cd0:	ldr	r3, [fp, #-16]
   19cd4:	and	r3, r3, #73	; 0x49
   19cd8:	cmp	r3, #0
   19cdc:	beq	19ce8 <lchmod@@Base+0x944>
   19ce0:	mov	r3, #73	; 0x49
   19ce4:	b	19cec <lchmod@@Base+0x948>
   19ce8:	mov	r3, #0
   19cec:	orr	r3, r2, r3
   19cf0:	mov	r2, r3
   19cf4:	ldr	r3, [fp, #-16]
   19cf8:	orr	r3, r3, r2
   19cfc:	str	r3, [fp, #-16]
   19d00:	b	19d2c <lchmod@@Base+0x988>
   19d04:	ldr	r3, [fp, #-8]
   19d08:	and	r2, r3, #73	; 0x49
   19d0c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   19d10:	orr	r3, r2, r3
   19d14:	cmp	r3, #0
   19d18:	beq	19d28 <lchmod@@Base+0x984>
   19d1c:	ldr	r3, [fp, #-16]
   19d20:	orr	r3, r3, #73	; 0x49
   19d24:	str	r3, [fp, #-16]
   19d28:	nop			; (mov r0, r0)
   19d2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19d30:	cmp	r3, #0
   19d34:	bne	19d44 <lchmod@@Base+0x9a0>
   19d38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19d3c:	mvn	r3, r3
   19d40:	b	19d48 <lchmod@@Base+0x9a4>
   19d44:	ldr	r3, [fp, #-20]	; 0xffffffec
   19d48:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19d4c:	mvn	r2, r2
   19d50:	and	r3, r3, r2
   19d54:	ldr	r2, [fp, #-16]
   19d58:	and	r3, r3, r2
   19d5c:	str	r3, [fp, #-16]
   19d60:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19d64:	ldrb	r3, [r3]
   19d68:	cmp	r3, #45	; 0x2d
   19d6c:	beq	19e08 <lchmod@@Base+0xa64>
   19d70:	cmp	r3, #61	; 0x3d
   19d74:	beq	19d84 <lchmod@@Base+0x9e0>
   19d78:	cmp	r3, #43	; 0x2b
   19d7c:	beq	19de4 <lchmod@@Base+0xa40>
   19d80:	b	19e30 <lchmod@@Base+0xa8c>
   19d84:	ldr	r3, [fp, #-20]	; 0xffffffec
   19d88:	cmp	r3, #0
   19d8c:	beq	19d9c <lchmod@@Base+0x9f8>
   19d90:	ldr	r3, [fp, #-20]	; 0xffffffec
   19d94:	mvn	r3, r3
   19d98:	b	19da0 <lchmod@@Base+0x9fc>
   19d9c:	mov	r3, #0
   19da0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19da4:	orr	r3, r3, r2
   19da8:	str	r3, [fp, #-28]	; 0xffffffe4
   19dac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19db0:	mvn	r3, r3
   19db4:	lsl	r3, r3, #20
   19db8:	lsr	r3, r3, #20
   19dbc:	ldr	r2, [fp, #-12]
   19dc0:	orr	r3, r2, r3
   19dc4:	str	r3, [fp, #-12]
   19dc8:	ldr	r2, [fp, #-8]
   19dcc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19dd0:	and	r2, r2, r3
   19dd4:	ldr	r3, [fp, #-16]
   19dd8:	orr	r3, r2, r3
   19ddc:	str	r3, [fp, #-8]
   19de0:	b	19e30 <lchmod@@Base+0xa8c>
   19de4:	ldr	r2, [fp, #-12]
   19de8:	ldr	r3, [fp, #-16]
   19dec:	orr	r3, r2, r3
   19df0:	str	r3, [fp, #-12]
   19df4:	ldr	r2, [fp, #-8]
   19df8:	ldr	r3, [fp, #-16]
   19dfc:	orr	r3, r2, r3
   19e00:	str	r3, [fp, #-8]
   19e04:	b	19e30 <lchmod@@Base+0xa8c>
   19e08:	ldr	r2, [fp, #-12]
   19e0c:	ldr	r3, [fp, #-16]
   19e10:	orr	r3, r2, r3
   19e14:	str	r3, [fp, #-12]
   19e18:	ldr	r3, [fp, #-16]
   19e1c:	mvn	r3, r3
   19e20:	ldr	r2, [fp, #-8]
   19e24:	and	r3, r3, r2
   19e28:	str	r3, [fp, #-8]
   19e2c:	nop			; (mov r0, r0)
   19e30:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19e34:	add	r3, r3, #16
   19e38:	str	r3, [fp, #-44]	; 0xffffffd4
   19e3c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19e40:	ldrb	r3, [r3, #1]
   19e44:	cmp	r3, #0
   19e48:	bne	19c20 <lchmod@@Base+0x87c>
   19e4c:	ldr	r3, [fp, #4]
   19e50:	cmp	r3, #0
   19e54:	beq	19e64 <lchmod@@Base+0xac0>
   19e58:	ldr	r3, [fp, #4]
   19e5c:	ldr	r2, [fp, #-12]
   19e60:	str	r2, [r3]
   19e64:	ldr	r3, [fp, #-8]
   19e68:	mov	r0, r3
   19e6c:	add	sp, fp, #0
   19e70:	pop	{fp}		; (ldr fp, [sp], #4)
   19e74:	bx	lr
   19e78:	push	{r2, r3}
   19e7c:	push	{fp, lr}
   19e80:	add	fp, sp, #4
   19e84:	sub	sp, sp, #16
   19e88:	str	r0, [fp, #-16]
   19e8c:	str	r1, [fp, #-20]	; 0xffffffec
   19e90:	mov	r3, #0
   19e94:	str	r3, [fp, #-8]
   19e98:	ldr	r3, [fp, #4]
   19e9c:	and	r3, r3, #64	; 0x40
   19ea0:	cmp	r3, #0
   19ea4:	beq	19ec4 <lchmod@@Base+0xb20>
   19ea8:	add	r3, fp, #8
   19eac:	str	r3, [fp, #-12]
   19eb0:	ldr	r3, [fp, #-12]
   19eb4:	add	r2, r3, #4
   19eb8:	str	r2, [fp, #-12]
   19ebc:	ldr	r3, [r3]
   19ec0:	str	r3, [fp, #-8]
   19ec4:	ldr	r3, [fp, #-8]
   19ec8:	ldr	r2, [fp, #4]
   19ecc:	ldr	r1, [fp, #-20]	; 0xffffffec
   19ed0:	ldr	r0, [fp, #-16]
   19ed4:	bl	11754 <openat64@plt>
   19ed8:	mov	r3, r0
   19edc:	mov	r0, r3
   19ee0:	bl	1cbdc <lchmod@@Base+0x3838>
   19ee4:	mov	r3, r0
   19ee8:	mov	r0, r3
   19eec:	sub	sp, fp, #4
   19ef0:	pop	{fp, lr}
   19ef4:	add	sp, sp, #8
   19ef8:	bx	lr
   19efc:	push	{fp, lr}
   19f00:	add	fp, sp, #4
   19f04:	sub	sp, sp, #32
   19f08:	str	r0, [fp, #-24]	; 0xffffffe8
   19f0c:	str	r1, [fp, #-28]	; 0xffffffe4
   19f10:	str	r2, [fp, #-32]	; 0xffffffe0
   19f14:	str	r3, [fp, #-36]	; 0xffffffdc
   19f18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19f1c:	orr	r3, r3, #540672	; 0x84000
   19f20:	orr	r3, r3, #2304	; 0x900
   19f24:	str	r3, [fp, #-8]
   19f28:	ldr	r2, [fp, #-8]
   19f2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19f30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f34:	bl	19e78 <lchmod@@Base+0xad4>
   19f38:	str	r0, [fp, #-12]
   19f3c:	ldr	r3, [fp, #-12]
   19f40:	cmp	r3, #0
   19f44:	bge	19f50 <lchmod@@Base+0xbac>
   19f48:	mov	r3, #0
   19f4c:	b	19fa4 <lchmod@@Base+0xc00>
   19f50:	ldr	r0, [fp, #-12]
   19f54:	bl	11820 <fdopendir@plt>
   19f58:	str	r0, [fp, #-16]
   19f5c:	ldr	r3, [fp, #-16]
   19f60:	cmp	r3, #0
   19f64:	beq	19f78 <lchmod@@Base+0xbd4>
   19f68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19f6c:	ldr	r2, [fp, #-12]
   19f70:	str	r2, [r3]
   19f74:	b	19fa0 <lchmod@@Base+0xbfc>
   19f78:	bl	11778 <__errno_location@plt>
   19f7c:	mov	r3, r0
   19f80:	ldr	r3, [r3]
   19f84:	str	r3, [fp, #-20]	; 0xffffffec
   19f88:	ldr	r0, [fp, #-12]
   19f8c:	bl	118d4 <close@plt>
   19f90:	bl	11778 <__errno_location@plt>
   19f94:	mov	r2, r0
   19f98:	ldr	r3, [fp, #-20]	; 0xffffffec
   19f9c:	str	r3, [r2]
   19fa0:	ldr	r3, [fp, #-16]
   19fa4:	mov	r0, r3
   19fa8:	sub	sp, fp, #4
   19fac:	pop	{fp, pc}
   19fb0:	push	{fp, lr}
   19fb4:	add	fp, sp, #4
   19fb8:	sub	sp, sp, #16
   19fbc:	str	r0, [fp, #-16]
   19fc0:	ldr	r3, [fp, #-16]
   19fc4:	cmp	r3, #0
   19fc8:	bne	19fe8 <lchmod@@Base+0xc44>
   19fcc:	ldr	r3, [pc, #220]	; 1a0b0 <lchmod@@Base+0xd0c>
   19fd0:	ldr	r3, [r3]
   19fd4:	mov	r2, #55	; 0x37
   19fd8:	mov	r1, #1
   19fdc:	ldr	r0, [pc, #208]	; 1a0b4 <lchmod@@Base+0xd10>
   19fe0:	bl	11628 <fwrite@plt>
   19fe4:	bl	118c8 <abort@plt>
   19fe8:	mov	r1, #47	; 0x2f
   19fec:	ldr	r0, [fp, #-16]
   19ff0:	bl	117f0 <strrchr@plt>
   19ff4:	str	r0, [fp, #-8]
   19ff8:	ldr	r3, [fp, #-8]
   19ffc:	cmp	r3, #0
   1a000:	beq	1a010 <lchmod@@Base+0xc6c>
   1a004:	ldr	r3, [fp, #-8]
   1a008:	add	r3, r3, #1
   1a00c:	b	1a014 <lchmod@@Base+0xc70>
   1a010:	ldr	r3, [fp, #-16]
   1a014:	str	r3, [fp, #-12]
   1a018:	ldr	r2, [fp, #-12]
   1a01c:	ldr	r3, [fp, #-16]
   1a020:	sub	r3, r2, r3
   1a024:	cmp	r3, #6
   1a028:	ble	1a08c <lchmod@@Base+0xce8>
   1a02c:	ldr	r3, [fp, #-12]
   1a030:	sub	r3, r3, #7
   1a034:	mov	r2, #7
   1a038:	ldr	r1, [pc, #120]	; 1a0b8 <lchmod@@Base+0xd14>
   1a03c:	mov	r0, r3
   1a040:	bl	118bc <strncmp@plt>
   1a044:	mov	r3, r0
   1a048:	cmp	r3, #0
   1a04c:	bne	1a08c <lchmod@@Base+0xce8>
   1a050:	ldr	r3, [fp, #-12]
   1a054:	str	r3, [fp, #-16]
   1a058:	mov	r2, #3
   1a05c:	ldr	r1, [pc, #88]	; 1a0bc <lchmod@@Base+0xd18>
   1a060:	ldr	r0, [fp, #-12]
   1a064:	bl	118bc <strncmp@plt>
   1a068:	mov	r3, r0
   1a06c:	cmp	r3, #0
   1a070:	bne	1a08c <lchmod@@Base+0xce8>
   1a074:	ldr	r3, [fp, #-12]
   1a078:	add	r3, r3, #3
   1a07c:	str	r3, [fp, #-16]
   1a080:	ldr	r2, [pc, #56]	; 1a0c0 <lchmod@@Base+0xd1c>
   1a084:	ldr	r3, [fp, #-16]
   1a088:	str	r3, [r2]
   1a08c:	ldr	r2, [pc, #48]	; 1a0c4 <lchmod@@Base+0xd20>
   1a090:	ldr	r3, [fp, #-16]
   1a094:	str	r3, [r2]
   1a098:	ldr	r2, [pc, #40]	; 1a0c8 <lchmod@@Base+0xd24>
   1a09c:	ldr	r3, [fp, #-16]
   1a0a0:	str	r3, [r2]
   1a0a4:	nop			; (mov r0, r0)
   1a0a8:	sub	sp, fp, #4
   1a0ac:	pop	{fp, pc}
   1a0b0:	andeq	r2, r3, r8, ror #3
   1a0b4:	andeq	r1, r2, ip, lsl #8
   1a0b8:	andeq	r1, r2, r4, asr #8
   1a0bc:	andeq	r1, r2, ip, asr #8
   1a0c0:	ldrdeq	r2, [r3], -r8
   1a0c4:	andeq	r2, r3, r0, lsl #4
   1a0c8:	ldrdeq	r2, [r3], -ip
   1a0cc:	push	{fp, lr}
   1a0d0:	add	fp, sp, #4
   1a0d4:	sub	sp, sp, #16
   1a0d8:	str	r0, [fp, #-16]
   1a0dc:	bl	11778 <__errno_location@plt>
   1a0e0:	mov	r3, r0
   1a0e4:	ldr	r3, [r3]
   1a0e8:	str	r3, [fp, #-8]
   1a0ec:	ldr	r3, [fp, #-16]
   1a0f0:	cmp	r3, #0
   1a0f4:	beq	1a100 <lchmod@@Base+0xd5c>
   1a0f8:	ldr	r3, [fp, #-16]
   1a0fc:	b	1a104 <lchmod@@Base+0xd60>
   1a100:	ldr	r3, [pc, #48]	; 1a138 <lchmod@@Base+0xd94>
   1a104:	mov	r1, #48	; 0x30
   1a108:	mov	r0, r3
   1a10c:	bl	1de34 <lchmod@@Base+0x4a90>
   1a110:	mov	r3, r0
   1a114:	str	r3, [fp, #-12]
   1a118:	bl	11778 <__errno_location@plt>
   1a11c:	mov	r2, r0
   1a120:	ldr	r3, [fp, #-8]
   1a124:	str	r3, [r2]
   1a128:	ldr	r3, [fp, #-12]
   1a12c:	mov	r0, r3
   1a130:	sub	sp, fp, #4
   1a134:	pop	{fp, pc}
   1a138:	andeq	r2, r3, r4, lsl #4
   1a13c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a140:	add	fp, sp, #0
   1a144:	sub	sp, sp, #12
   1a148:	str	r0, [fp, #-8]
   1a14c:	ldr	r3, [fp, #-8]
   1a150:	cmp	r3, #0
   1a154:	beq	1a160 <lchmod@@Base+0xdbc>
   1a158:	ldr	r3, [fp, #-8]
   1a15c:	b	1a164 <lchmod@@Base+0xdc0>
   1a160:	ldr	r3, [pc, #16]	; 1a178 <lchmod@@Base+0xdd4>
   1a164:	ldr	r3, [r3]
   1a168:	mov	r0, r3
   1a16c:	add	sp, fp, #0
   1a170:	pop	{fp}		; (ldr fp, [sp], #4)
   1a174:	bx	lr
   1a178:	andeq	r2, r3, r4, lsl #4
   1a17c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a180:	add	fp, sp, #0
   1a184:	sub	sp, sp, #12
   1a188:	str	r0, [fp, #-8]
   1a18c:	str	r1, [fp, #-12]
   1a190:	ldr	r3, [fp, #-8]
   1a194:	cmp	r3, #0
   1a198:	beq	1a1a4 <lchmod@@Base+0xe00>
   1a19c:	ldr	r3, [fp, #-8]
   1a1a0:	b	1a1a8 <lchmod@@Base+0xe04>
   1a1a4:	ldr	r3, [pc, #20]	; 1a1c0 <lchmod@@Base+0xe1c>
   1a1a8:	ldr	r2, [fp, #-12]
   1a1ac:	str	r2, [r3]
   1a1b0:	nop			; (mov r0, r0)
   1a1b4:	add	sp, fp, #0
   1a1b8:	pop	{fp}		; (ldr fp, [sp], #4)
   1a1bc:	bx	lr
   1a1c0:	andeq	r2, r3, r4, lsl #4
   1a1c4:	push	{fp}		; (str fp, [sp, #-4]!)
   1a1c8:	add	fp, sp, #0
   1a1cc:	sub	sp, sp, #36	; 0x24
   1a1d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a1d4:	mov	r3, r1
   1a1d8:	str	r2, [fp, #-32]	; 0xffffffe0
   1a1dc:	strb	r3, [fp, #-25]	; 0xffffffe7
   1a1e0:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   1a1e4:	strb	r3, [fp, #-5]
   1a1e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a1ec:	cmp	r3, #0
   1a1f0:	beq	1a1fc <lchmod@@Base+0xe58>
   1a1f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a1f8:	b	1a200 <lchmod@@Base+0xe5c>
   1a1fc:	ldr	r3, [pc, #124]	; 1a280 <lchmod@@Base+0xedc>
   1a200:	add	r2, r3, #8
   1a204:	ldrb	r3, [fp, #-5]
   1a208:	lsr	r3, r3, #5
   1a20c:	uxtb	r3, r3
   1a210:	lsl	r3, r3, #2
   1a214:	add	r3, r2, r3
   1a218:	str	r3, [fp, #-12]
   1a21c:	ldrb	r3, [fp, #-5]
   1a220:	and	r3, r3, #31
   1a224:	str	r3, [fp, #-16]
   1a228:	ldr	r3, [fp, #-12]
   1a22c:	ldr	r2, [r3]
   1a230:	ldr	r3, [fp, #-16]
   1a234:	lsr	r3, r2, r3
   1a238:	and	r3, r3, #1
   1a23c:	str	r3, [fp, #-20]	; 0xffffffec
   1a240:	ldr	r3, [fp, #-12]
   1a244:	ldr	r3, [r3]
   1a248:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a24c:	and	r1, r2, #1
   1a250:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a254:	eor	r1, r1, r2
   1a258:	ldr	r2, [fp, #-16]
   1a25c:	lsl	r2, r1, r2
   1a260:	eor	r2, r2, r3
   1a264:	ldr	r3, [fp, #-12]
   1a268:	str	r2, [r3]
   1a26c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a270:	mov	r0, r3
   1a274:	add	sp, fp, #0
   1a278:	pop	{fp}		; (ldr fp, [sp], #4)
   1a27c:	bx	lr
   1a280:	andeq	r2, r3, r4, lsl #4
   1a284:	push	{fp}		; (str fp, [sp, #-4]!)
   1a288:	add	fp, sp, #0
   1a28c:	sub	sp, sp, #20
   1a290:	str	r0, [fp, #-16]
   1a294:	str	r1, [fp, #-20]	; 0xffffffec
   1a298:	ldr	r3, [fp, #-16]
   1a29c:	cmp	r3, #0
   1a2a0:	bne	1a2ac <lchmod@@Base+0xf08>
   1a2a4:	ldr	r3, [pc, #44]	; 1a2d8 <lchmod@@Base+0xf34>
   1a2a8:	str	r3, [fp, #-16]
   1a2ac:	ldr	r3, [fp, #-16]
   1a2b0:	ldr	r3, [r3, #4]
   1a2b4:	str	r3, [fp, #-8]
   1a2b8:	ldr	r3, [fp, #-16]
   1a2bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a2c0:	str	r2, [r3, #4]
   1a2c4:	ldr	r3, [fp, #-8]
   1a2c8:	mov	r0, r3
   1a2cc:	add	sp, fp, #0
   1a2d0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a2d4:	bx	lr
   1a2d8:	andeq	r2, r3, r4, lsl #4
   1a2dc:	push	{fp, lr}
   1a2e0:	add	fp, sp, #4
   1a2e4:	sub	sp, sp, #16
   1a2e8:	str	r0, [fp, #-8]
   1a2ec:	str	r1, [fp, #-12]
   1a2f0:	str	r2, [fp, #-16]
   1a2f4:	ldr	r3, [fp, #-8]
   1a2f8:	cmp	r3, #0
   1a2fc:	bne	1a308 <lchmod@@Base+0xf64>
   1a300:	ldr	r3, [pc, #76]	; 1a354 <lchmod@@Base+0xfb0>
   1a304:	str	r3, [fp, #-8]
   1a308:	ldr	r3, [fp, #-8]
   1a30c:	mov	r2, #10
   1a310:	str	r2, [r3]
   1a314:	ldr	r3, [fp, #-12]
   1a318:	cmp	r3, #0
   1a31c:	beq	1a32c <lchmod@@Base+0xf88>
   1a320:	ldr	r3, [fp, #-16]
   1a324:	cmp	r3, #0
   1a328:	bne	1a330 <lchmod@@Base+0xf8c>
   1a32c:	bl	118c8 <abort@plt>
   1a330:	ldr	r3, [fp, #-8]
   1a334:	ldr	r2, [fp, #-12]
   1a338:	str	r2, [r3, #40]	; 0x28
   1a33c:	ldr	r3, [fp, #-8]
   1a340:	ldr	r2, [fp, #-16]
   1a344:	str	r2, [r3, #44]	; 0x2c
   1a348:	nop			; (mov r0, r0)
   1a34c:	sub	sp, fp, #4
   1a350:	pop	{fp, pc}
   1a354:	andeq	r2, r3, r4, lsl #4
   1a358:	push	{fp, lr}
   1a35c:	add	fp, sp, #4
   1a360:	sub	sp, sp, #56	; 0x38
   1a364:	str	r0, [fp, #-56]	; 0xffffffc8
   1a368:	str	r1, [fp, #-60]	; 0xffffffc4
   1a36c:	sub	r3, fp, #52	; 0x34
   1a370:	mov	r2, #48	; 0x30
   1a374:	mov	r1, #0
   1a378:	mov	r0, r3
   1a37c:	bl	11790 <memset@plt>
   1a380:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a384:	cmp	r3, #10
   1a388:	bne	1a390 <lchmod@@Base+0xfec>
   1a38c:	bl	118c8 <abort@plt>
   1a390:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a394:	str	r3, [fp, #-52]	; 0xffffffcc
   1a398:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1a39c:	mov	lr, r3
   1a3a0:	sub	ip, fp, #52	; 0x34
   1a3a4:	ldm	ip!, {r0, r1, r2, r3}
   1a3a8:	stmia	lr!, {r0, r1, r2, r3}
   1a3ac:	ldm	ip!, {r0, r1, r2, r3}
   1a3b0:	stmia	lr!, {r0, r1, r2, r3}
   1a3b4:	ldm	ip, {r0, r1, r2, r3}
   1a3b8:	stm	lr, {r0, r1, r2, r3}
   1a3bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a3c0:	sub	sp, fp, #4
   1a3c4:	pop	{fp, pc}
   1a3c8:	push	{fp, lr}
   1a3cc:	add	fp, sp, #4
   1a3d0:	sub	sp, sp, #16
   1a3d4:	str	r0, [fp, #-16]
   1a3d8:	str	r1, [fp, #-20]	; 0xffffffec
   1a3dc:	ldr	r0, [fp, #-16]
   1a3e0:	bl	11718 <gettext@plt>
   1a3e4:	str	r0, [fp, #-8]
   1a3e8:	ldr	r2, [fp, #-8]
   1a3ec:	ldr	r3, [fp, #-16]
   1a3f0:	cmp	r2, r3
   1a3f4:	beq	1a400 <lchmod@@Base+0x105c>
   1a3f8:	ldr	r3, [fp, #-8]
   1a3fc:	b	1a490 <lchmod@@Base+0x10ec>
   1a400:	bl	1fa7c <lchmod@@Base+0x66d8>
   1a404:	str	r0, [fp, #-12]
   1a408:	ldr	r1, [pc, #140]	; 1a49c <lchmod@@Base+0x10f8>
   1a40c:	ldr	r0, [fp, #-12]
   1a410:	bl	1ef28 <lchmod@@Base+0x5b84>
   1a414:	mov	r3, r0
   1a418:	cmp	r3, #0
   1a41c:	bne	1a440 <lchmod@@Base+0x109c>
   1a420:	ldr	r3, [fp, #-16]
   1a424:	ldrb	r3, [r3]
   1a428:	cmp	r3, #96	; 0x60
   1a42c:	bne	1a438 <lchmod@@Base+0x1094>
   1a430:	ldr	r3, [pc, #104]	; 1a4a0 <lchmod@@Base+0x10fc>
   1a434:	b	1a490 <lchmod@@Base+0x10ec>
   1a438:	ldr	r3, [pc, #100]	; 1a4a4 <lchmod@@Base+0x1100>
   1a43c:	b	1a490 <lchmod@@Base+0x10ec>
   1a440:	ldr	r1, [pc, #96]	; 1a4a8 <lchmod@@Base+0x1104>
   1a444:	ldr	r0, [fp, #-12]
   1a448:	bl	1ef28 <lchmod@@Base+0x5b84>
   1a44c:	mov	r3, r0
   1a450:	cmp	r3, #0
   1a454:	bne	1a478 <lchmod@@Base+0x10d4>
   1a458:	ldr	r3, [fp, #-16]
   1a45c:	ldrb	r3, [r3]
   1a460:	cmp	r3, #96	; 0x60
   1a464:	bne	1a470 <lchmod@@Base+0x10cc>
   1a468:	ldr	r3, [pc, #60]	; 1a4ac <lchmod@@Base+0x1108>
   1a46c:	b	1a490 <lchmod@@Base+0x10ec>
   1a470:	ldr	r3, [pc, #56]	; 1a4b0 <lchmod@@Base+0x110c>
   1a474:	b	1a490 <lchmod@@Base+0x10ec>
   1a478:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a47c:	cmp	r3, #9
   1a480:	bne	1a48c <lchmod@@Base+0x10e8>
   1a484:	ldr	r3, [pc, #40]	; 1a4b4 <lchmod@@Base+0x1110>
   1a488:	b	1a490 <lchmod@@Base+0x10ec>
   1a48c:	ldr	r3, [pc, #36]	; 1a4b8 <lchmod@@Base+0x1114>
   1a490:	mov	r0, r3
   1a494:	sub	sp, fp, #4
   1a498:	pop	{fp, pc}
   1a49c:	andeq	r1, r2, ip, lsl #10
   1a4a0:	andeq	r1, r2, r4, lsl r5
   1a4a4:	andeq	r1, r2, r8, lsl r5
   1a4a8:	andeq	r1, r2, ip, lsl r5
   1a4ac:	andeq	r1, r2, r4, lsr #10
   1a4b0:	andeq	r1, r2, r8, lsr #10
   1a4b4:	andeq	r1, r2, ip, lsr #10
   1a4b8:	andeq	r1, r2, r0, lsr r5
   1a4bc:	push	{r4, fp, lr}
   1a4c0:	add	fp, sp, #8
   1a4c4:	sub	sp, sp, #116	; 0x74
   1a4c8:	str	r0, [fp, #-88]	; 0xffffffa8
   1a4cc:	str	r1, [fp, #-92]	; 0xffffffa4
   1a4d0:	str	r2, [fp, #-96]	; 0xffffffa0
   1a4d4:	str	r3, [fp, #-100]	; 0xffffff9c
   1a4d8:	mov	r3, #0
   1a4dc:	str	r3, [fp, #-20]	; 0xffffffec
   1a4e0:	mov	r3, #0
   1a4e4:	str	r3, [fp, #-24]	; 0xffffffe8
   1a4e8:	mov	r3, #0
   1a4ec:	str	r3, [fp, #-28]	; 0xffffffe4
   1a4f0:	mov	r3, #0
   1a4f4:	str	r3, [fp, #-32]	; 0xffffffe0
   1a4f8:	mov	r3, #0
   1a4fc:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a500:	bl	11640 <__ctype_get_mb_cur_max@plt>
   1a504:	mov	r3, r0
   1a508:	cmp	r3, #1
   1a50c:	moveq	r3, #1
   1a510:	movne	r3, #0
   1a514:	strb	r3, [fp, #-57]	; 0xffffffc7
   1a518:	ldr	r3, [fp, #8]
   1a51c:	and	r3, r3, #2
   1a520:	cmp	r3, #0
   1a524:	movne	r3, #1
   1a528:	moveq	r3, #0
   1a52c:	strb	r3, [fp, #-34]	; 0xffffffde
   1a530:	mov	r3, #0
   1a534:	strb	r3, [fp, #-35]	; 0xffffffdd
   1a538:	mov	r3, #0
   1a53c:	strb	r3, [fp, #-36]	; 0xffffffdc
   1a540:	mov	r3, #1
   1a544:	strb	r3, [fp, #-37]	; 0xffffffdb
   1a548:	ldr	r3, [fp, #4]
   1a54c:	cmp	r3, #10
   1a550:	ldrls	pc, [pc, r3, lsl #2]
   1a554:	b	1a75c <lchmod@@Base+0x13b8>
   1a558:	andeq	sl, r1, r0, asr r7
   1a55c:	andeq	sl, r1, ip, asr #13
   1a560:	strdeq	sl, [r1], -r0
   1a564:	andeq	sl, r1, r4, asr #13
   1a568:	ldrdeq	sl, [r1], -r4
   1a56c:	muleq	r1, r4, r5
   1a570:	andeq	sl, r1, r4, lsl #11
   1a574:	strdeq	sl, [r1], -r4
   1a578:	andeq	sl, r1, r8, lsl #12
   1a57c:	andeq	sl, r1, r8, lsl #12
   1a580:	andeq	sl, r1, r8, lsl #12
   1a584:	mov	r3, #5
   1a588:	str	r3, [fp, #4]
   1a58c:	mov	r3, #1
   1a590:	strb	r3, [fp, #-34]	; 0xffffffde
   1a594:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a598:	eor	r3, r3, #1
   1a59c:	uxtb	r3, r3
   1a5a0:	cmp	r3, #0
   1a5a4:	beq	1a5d8 <lchmod@@Base+0x1234>
   1a5a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a5ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a5b0:	cmp	r2, r3
   1a5b4:	bcs	1a5cc <lchmod@@Base+0x1228>
   1a5b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a5bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a5c0:	add	r3, r2, r3
   1a5c4:	mov	r2, #34	; 0x22
   1a5c8:	strb	r2, [r3]
   1a5cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a5d0:	add	r3, r3, #1
   1a5d4:	str	r3, [fp, #-20]	; 0xffffffec
   1a5d8:	mov	r3, #1
   1a5dc:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a5e0:	ldr	r3, [pc, #3872]	; 1b508 <lchmod@@Base+0x2164>
   1a5e4:	str	r3, [fp, #-28]	; 0xffffffe4
   1a5e8:	mov	r3, #1
   1a5ec:	str	r3, [fp, #-32]	; 0xffffffe0
   1a5f0:	b	1a760 <lchmod@@Base+0x13bc>
   1a5f4:	mov	r3, #1
   1a5f8:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a5fc:	mov	r3, #0
   1a600:	strb	r3, [fp, #-34]	; 0xffffffde
   1a604:	b	1a760 <lchmod@@Base+0x13bc>
   1a608:	ldr	r3, [fp, #4]
   1a60c:	cmp	r3, #10
   1a610:	beq	1a634 <lchmod@@Base+0x1290>
   1a614:	ldr	r1, [fp, #4]
   1a618:	ldr	r0, [pc, #3820]	; 1b50c <lchmod@@Base+0x2168>
   1a61c:	bl	1a3c8 <lchmod@@Base+0x1024>
   1a620:	str	r0, [fp, #16]
   1a624:	ldr	r1, [fp, #4]
   1a628:	ldr	r0, [pc, #3808]	; 1b510 <lchmod@@Base+0x216c>
   1a62c:	bl	1a3c8 <lchmod@@Base+0x1024>
   1a630:	str	r0, [fp, #20]
   1a634:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a638:	eor	r3, r3, #1
   1a63c:	uxtb	r3, r3
   1a640:	cmp	r3, #0
   1a644:	beq	1a6a4 <lchmod@@Base+0x1300>
   1a648:	ldr	r3, [fp, #16]
   1a64c:	str	r3, [fp, #-28]	; 0xffffffe4
   1a650:	b	1a694 <lchmod@@Base+0x12f0>
   1a654:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a658:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a65c:	cmp	r2, r3
   1a660:	bcs	1a67c <lchmod@@Base+0x12d8>
   1a664:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a668:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a66c:	add	r3, r2, r3
   1a670:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1a674:	ldrb	r2, [r2]
   1a678:	strb	r2, [r3]
   1a67c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a680:	add	r3, r3, #1
   1a684:	str	r3, [fp, #-20]	; 0xffffffec
   1a688:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a68c:	add	r3, r3, #1
   1a690:	str	r3, [fp, #-28]	; 0xffffffe4
   1a694:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a698:	ldrb	r3, [r3]
   1a69c:	cmp	r3, #0
   1a6a0:	bne	1a654 <lchmod@@Base+0x12b0>
   1a6a4:	mov	r3, #1
   1a6a8:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a6ac:	ldr	r3, [fp, #20]
   1a6b0:	str	r3, [fp, #-28]	; 0xffffffe4
   1a6b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a6b8:	bl	11730 <strlen@plt>
   1a6bc:	str	r0, [fp, #-32]	; 0xffffffe0
   1a6c0:	b	1a760 <lchmod@@Base+0x13bc>
   1a6c4:	mov	r3, #1
   1a6c8:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a6cc:	mov	r3, #1
   1a6d0:	strb	r3, [fp, #-34]	; 0xffffffde
   1a6d4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a6d8:	eor	r3, r3, #1
   1a6dc:	uxtb	r3, r3
   1a6e0:	cmp	r3, #0
   1a6e4:	beq	1a6f0 <lchmod@@Base+0x134c>
   1a6e8:	mov	r3, #1
   1a6ec:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a6f0:	mov	r3, #2
   1a6f4:	str	r3, [fp, #4]
   1a6f8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a6fc:	eor	r3, r3, #1
   1a700:	uxtb	r3, r3
   1a704:	cmp	r3, #0
   1a708:	beq	1a73c <lchmod@@Base+0x1398>
   1a70c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a710:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a714:	cmp	r2, r3
   1a718:	bcs	1a730 <lchmod@@Base+0x138c>
   1a71c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1a720:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a724:	add	r3, r2, r3
   1a728:	mov	r2, #39	; 0x27
   1a72c:	strb	r2, [r3]
   1a730:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a734:	add	r3, r3, #1
   1a738:	str	r3, [fp, #-20]	; 0xffffffec
   1a73c:	ldr	r3, [pc, #3532]	; 1b510 <lchmod@@Base+0x216c>
   1a740:	str	r3, [fp, #-28]	; 0xffffffe4
   1a744:	mov	r3, #1
   1a748:	str	r3, [fp, #-32]	; 0xffffffe0
   1a74c:	b	1a760 <lchmod@@Base+0x13bc>
   1a750:	mov	r3, #0
   1a754:	strb	r3, [fp, #-34]	; 0xffffffde
   1a758:	b	1a760 <lchmod@@Base+0x13bc>
   1a75c:	bl	118c8 <abort@plt>
   1a760:	mov	r3, #0
   1a764:	str	r3, [fp, #-16]
   1a768:	b	1b8f8 <lchmod@@Base+0x2554>
   1a76c:	mov	r3, #0
   1a770:	strb	r3, [fp, #-40]	; 0xffffffd8
   1a774:	mov	r3, #0
   1a778:	strb	r3, [fp, #-41]	; 0xffffffd7
   1a77c:	mov	r3, #0
   1a780:	strb	r3, [fp, #-42]	; 0xffffffd6
   1a784:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1a788:	cmp	r3, #0
   1a78c:	beq	1a828 <lchmod@@Base+0x1484>
   1a790:	ldr	r3, [fp, #4]
   1a794:	cmp	r3, #2
   1a798:	beq	1a828 <lchmod@@Base+0x1484>
   1a79c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a7a0:	cmp	r3, #0
   1a7a4:	beq	1a828 <lchmod@@Base+0x1484>
   1a7a8:	ldr	r2, [fp, #-16]
   1a7ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a7b0:	add	r4, r2, r3
   1a7b4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a7b8:	cmn	r3, #1
   1a7bc:	bne	1a7e0 <lchmod@@Base+0x143c>
   1a7c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a7c4:	cmp	r3, #1
   1a7c8:	bls	1a7e0 <lchmod@@Base+0x143c>
   1a7cc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1a7d0:	bl	11730 <strlen@plt>
   1a7d4:	str	r0, [fp, #-100]	; 0xffffff9c
   1a7d8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a7dc:	b	1a7e4 <lchmod@@Base+0x1440>
   1a7e0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1a7e4:	cmp	r4, r3
   1a7e8:	bhi	1a828 <lchmod@@Base+0x1484>
   1a7ec:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a7f0:	ldr	r3, [fp, #-16]
   1a7f4:	add	r3, r2, r3
   1a7f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a7fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a800:	mov	r0, r3
   1a804:	bl	115a4 <memcmp@plt>
   1a808:	mov	r3, r0
   1a80c:	cmp	r3, #0
   1a810:	bne	1a828 <lchmod@@Base+0x1484>
   1a814:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1a818:	cmp	r3, #0
   1a81c:	bne	1bab4 <lchmod@@Base+0x2710>
   1a820:	mov	r3, #1
   1a824:	strb	r3, [fp, #-40]	; 0xffffffd8
   1a828:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a82c:	ldr	r3, [fp, #-16]
   1a830:	add	r3, r2, r3
   1a834:	ldrb	r3, [r3]
   1a838:	strb	r3, [fp, #-38]	; 0xffffffda
   1a83c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1a840:	cmp	r3, #126	; 0x7e
   1a844:	ldrls	pc, [pc, r3, lsl #2]
   1a848:	b	1b074 <lchmod@@Base+0x1cd0>
   1a84c:	andeq	sl, r1, r8, asr #20
   1a850:	andeq	fp, r1, r4, ror r0
   1a854:	andeq	fp, r1, r4, ror r0
   1a858:	andeq	fp, r1, r4, ror r0
   1a85c:	andeq	fp, r1, r4, ror r0
   1a860:	andeq	fp, r1, r4, ror r0
   1a864:	andeq	fp, r1, r4, ror r0
   1a868:	andeq	sl, r1, r8, lsr lr
   1a86c:	andeq	sl, r1, r4, asr #28
   1a870:	andeq	sl, r1, r4, ror lr
   1a874:	andeq	sl, r1, ip, asr lr
   1a878:	andeq	sl, r1, r0, lsl #29
   1a87c:	andeq	sl, r1, r0, asr lr
   1a880:	andeq	sl, r1, r8, ror #28
   1a884:	andeq	fp, r1, r4, ror r0
   1a888:	andeq	fp, r1, r4, ror r0
   1a88c:	andeq	fp, r1, r4, ror r0
   1a890:	andeq	fp, r1, r4, ror r0
   1a894:	andeq	fp, r1, r4, ror r0
   1a898:	andeq	fp, r1, r4, ror r0
   1a89c:	andeq	fp, r1, r4, ror r0
   1a8a0:	andeq	fp, r1, r4, ror r0
   1a8a4:	andeq	fp, r1, r4, ror r0
   1a8a8:	andeq	fp, r1, r4, ror r0
   1a8ac:	andeq	fp, r1, r4, ror r0
   1a8b0:	andeq	fp, r1, r4, ror r0
   1a8b4:	andeq	fp, r1, r4, ror r0
   1a8b8:	andeq	fp, r1, r4, ror r0
   1a8bc:	andeq	fp, r1, r4, ror r0
   1a8c0:	andeq	fp, r1, r4, ror r0
   1a8c4:	andeq	fp, r1, r4, ror r0
   1a8c8:	andeq	fp, r1, r4, ror r0
   1a8cc:	andeq	sl, r1, r8, asr pc
   1a8d0:	andeq	sl, r1, r0, ror #30
   1a8d4:	andeq	sl, r1, r0, ror #30
   1a8d8:	andeq	sl, r1, ip, asr #30
   1a8dc:	andeq	sl, r1, r0, ror #30
   1a8e0:	andeq	fp, r1, r8, rrx
   1a8e4:	andeq	sl, r1, r0, ror #30
   1a8e8:	andeq	sl, r1, ip, ror pc
   1a8ec:	andeq	sl, r1, r0, ror #30
   1a8f0:	andeq	sl, r1, r0, ror #30
   1a8f4:	andeq	sl, r1, r0, ror #30
   1a8f8:	andeq	fp, r1, r8, rrx
   1a8fc:	andeq	fp, r1, r8, rrx
   1a900:	andeq	fp, r1, r8, rrx
   1a904:	andeq	fp, r1, r8, rrx
   1a908:	andeq	fp, r1, r8, rrx
   1a90c:	andeq	fp, r1, r8, rrx
   1a910:	andeq	fp, r1, r8, rrx
   1a914:	andeq	fp, r1, r8, rrx
   1a918:	andeq	fp, r1, r8, rrx
   1a91c:	andeq	fp, r1, r8, rrx
   1a920:	andeq	fp, r1, r8, rrx
   1a924:	andeq	fp, r1, r8, rrx
   1a928:	andeq	fp, r1, r8, rrx
   1a92c:	andeq	fp, r1, r8, rrx
   1a930:	andeq	fp, r1, r8, rrx
   1a934:	andeq	fp, r1, r8, rrx
   1a938:	andeq	sl, r1, r0, ror #30
   1a93c:	andeq	sl, r1, r0, ror #30
   1a940:	andeq	sl, r1, r0, ror #30
   1a944:	andeq	sl, r1, r0, ror #30
   1a948:	andeq	sl, r1, r8, lsr #24
   1a94c:	andeq	fp, r1, r4, ror r0
   1a950:	andeq	fp, r1, r8, rrx
   1a954:	andeq	fp, r1, r8, rrx
   1a958:	andeq	fp, r1, r8, rrx
   1a95c:	andeq	fp, r1, r8, rrx
   1a960:	andeq	fp, r1, r8, rrx
   1a964:	andeq	fp, r1, r8, rrx
   1a968:	andeq	fp, r1, r8, rrx
   1a96c:	andeq	fp, r1, r8, rrx
   1a970:	andeq	fp, r1, r8, rrx
   1a974:	andeq	fp, r1, r8, rrx
   1a978:	andeq	fp, r1, r8, rrx
   1a97c:	andeq	fp, r1, r8, rrx
   1a980:	andeq	fp, r1, r8, rrx
   1a984:	andeq	fp, r1, r8, rrx
   1a988:	andeq	fp, r1, r8, rrx
   1a98c:	andeq	fp, r1, r8, rrx
   1a990:	andeq	fp, r1, r8, rrx
   1a994:	andeq	fp, r1, r8, rrx
   1a998:	andeq	fp, r1, r8, rrx
   1a99c:	andeq	fp, r1, r8, rrx
   1a9a0:	andeq	fp, r1, r8, rrx
   1a9a4:	andeq	fp, r1, r8, rrx
   1a9a8:	andeq	fp, r1, r8, rrx
   1a9ac:	andeq	fp, r1, r8, rrx
   1a9b0:	andeq	fp, r1, r8, rrx
   1a9b4:	andeq	fp, r1, r8, rrx
   1a9b8:	andeq	sl, r1, r0, ror #30
   1a9bc:	andeq	sl, r1, ip, lsl #29
   1a9c0:	andeq	fp, r1, r8, rrx
   1a9c4:	andeq	sl, r1, r0, ror #30
   1a9c8:	andeq	fp, r1, r8, rrx
   1a9cc:	andeq	sl, r1, r0, ror #30
   1a9d0:	andeq	fp, r1, r8, rrx
   1a9d4:	andeq	fp, r1, r8, rrx
   1a9d8:	andeq	fp, r1, r8, rrx
   1a9dc:	andeq	fp, r1, r8, rrx
   1a9e0:	andeq	fp, r1, r8, rrx
   1a9e4:	andeq	fp, r1, r8, rrx
   1a9e8:	andeq	fp, r1, r8, rrx
   1a9ec:	andeq	fp, r1, r8, rrx
   1a9f0:	andeq	fp, r1, r8, rrx
   1a9f4:	andeq	fp, r1, r8, rrx
   1a9f8:	andeq	fp, r1, r8, rrx
   1a9fc:	andeq	fp, r1, r8, rrx
   1aa00:	andeq	fp, r1, r8, rrx
   1aa04:	andeq	fp, r1, r8, rrx
   1aa08:	andeq	fp, r1, r8, rrx
   1aa0c:	andeq	fp, r1, r8, rrx
   1aa10:	andeq	fp, r1, r8, rrx
   1aa14:	andeq	fp, r1, r8, rrx
   1aa18:	andeq	fp, r1, r8, rrx
   1aa1c:	andeq	fp, r1, r8, rrx
   1aa20:	andeq	fp, r1, r8, rrx
   1aa24:	andeq	fp, r1, r8, rrx
   1aa28:	andeq	fp, r1, r8, rrx
   1aa2c:	andeq	fp, r1, r8, rrx
   1aa30:	andeq	fp, r1, r8, rrx
   1aa34:	andeq	fp, r1, r8, rrx
   1aa38:	andeq	sl, r1, r4, lsl #30
   1aa3c:	andeq	sl, r1, r0, ror #30
   1aa40:	andeq	sl, r1, r4, lsl #30
   1aa44:	andeq	sl, r1, ip, asr #30
   1aa48:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1aa4c:	cmp	r3, #0
   1aa50:	beq	1ac14 <lchmod@@Base+0x1870>
   1aa54:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1aa58:	cmp	r3, #0
   1aa5c:	bne	1babc <lchmod@@Base+0x2718>
   1aa60:	mov	r3, #1
   1aa64:	strb	r3, [fp, #-41]	; 0xffffffd7
   1aa68:	ldr	r3, [fp, #4]
   1aa6c:	cmp	r3, #2
   1aa70:	bne	1ab20 <lchmod@@Base+0x177c>
   1aa74:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1aa78:	eor	r3, r3, #1
   1aa7c:	uxtb	r3, r3
   1aa80:	cmp	r3, #0
   1aa84:	beq	1ab20 <lchmod@@Base+0x177c>
   1aa88:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aa8c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aa90:	cmp	r2, r3
   1aa94:	bcs	1aaac <lchmod@@Base+0x1708>
   1aa98:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aa9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aaa0:	add	r3, r2, r3
   1aaa4:	mov	r2, #39	; 0x27
   1aaa8:	strb	r2, [r3]
   1aaac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aab0:	add	r3, r3, #1
   1aab4:	str	r3, [fp, #-20]	; 0xffffffec
   1aab8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aabc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aac0:	cmp	r2, r3
   1aac4:	bcs	1aadc <lchmod@@Base+0x1738>
   1aac8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aacc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aad0:	add	r3, r2, r3
   1aad4:	mov	r2, #36	; 0x24
   1aad8:	strb	r2, [r3]
   1aadc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aae0:	add	r3, r3, #1
   1aae4:	str	r3, [fp, #-20]	; 0xffffffec
   1aae8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aaec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aaf0:	cmp	r2, r3
   1aaf4:	bcs	1ab0c <lchmod@@Base+0x1768>
   1aaf8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aafc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ab00:	add	r3, r2, r3
   1ab04:	mov	r2, #39	; 0x27
   1ab08:	strb	r2, [r3]
   1ab0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ab10:	add	r3, r3, #1
   1ab14:	str	r3, [fp, #-20]	; 0xffffffec
   1ab18:	mov	r3, #1
   1ab1c:	strb	r3, [fp, #-35]	; 0xffffffdd
   1ab20:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ab24:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ab28:	cmp	r2, r3
   1ab2c:	bcs	1ab44 <lchmod@@Base+0x17a0>
   1ab30:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ab34:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ab38:	add	r3, r2, r3
   1ab3c:	mov	r2, #92	; 0x5c
   1ab40:	strb	r2, [r3]
   1ab44:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ab48:	add	r3, r3, #1
   1ab4c:	str	r3, [fp, #-20]	; 0xffffffec
   1ab50:	ldr	r3, [fp, #4]
   1ab54:	cmp	r3, #2
   1ab58:	beq	1ac08 <lchmod@@Base+0x1864>
   1ab5c:	ldr	r3, [fp, #-16]
   1ab60:	add	r2, r3, #1
   1ab64:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ab68:	cmp	r2, r3
   1ab6c:	bcs	1ac08 <lchmod@@Base+0x1864>
   1ab70:	ldr	r3, [fp, #-16]
   1ab74:	add	r3, r3, #1
   1ab78:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ab7c:	add	r3, r2, r3
   1ab80:	ldrb	r3, [r3]
   1ab84:	cmp	r3, #47	; 0x2f
   1ab88:	bls	1ac08 <lchmod@@Base+0x1864>
   1ab8c:	ldr	r3, [fp, #-16]
   1ab90:	add	r3, r3, #1
   1ab94:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ab98:	add	r3, r2, r3
   1ab9c:	ldrb	r3, [r3]
   1aba0:	cmp	r3, #57	; 0x39
   1aba4:	bhi	1ac08 <lchmod@@Base+0x1864>
   1aba8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1abac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1abb0:	cmp	r2, r3
   1abb4:	bcs	1abcc <lchmod@@Base+0x1828>
   1abb8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1abbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1abc0:	add	r3, r2, r3
   1abc4:	mov	r2, #48	; 0x30
   1abc8:	strb	r2, [r3]
   1abcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1abd0:	add	r3, r3, #1
   1abd4:	str	r3, [fp, #-20]	; 0xffffffec
   1abd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1abdc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1abe0:	cmp	r2, r3
   1abe4:	bcs	1abfc <lchmod@@Base+0x1858>
   1abe8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1abec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1abf0:	add	r3, r2, r3
   1abf4:	mov	r2, #48	; 0x30
   1abf8:	strb	r2, [r3]
   1abfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac00:	add	r3, r3, #1
   1ac04:	str	r3, [fp, #-20]	; 0xffffffec
   1ac08:	mov	r3, #48	; 0x30
   1ac0c:	strb	r3, [fp, #-38]	; 0xffffffda
   1ac10:	b	1b650 <lchmod@@Base+0x22ac>
   1ac14:	ldr	r3, [fp, #8]
   1ac18:	and	r3, r3, #1
   1ac1c:	cmp	r3, #0
   1ac20:	beq	1b650 <lchmod@@Base+0x22ac>
   1ac24:	b	1b8ec <lchmod@@Base+0x2548>
   1ac28:	ldr	r3, [fp, #4]
   1ac2c:	cmp	r3, #2
   1ac30:	beq	1ac40 <lchmod@@Base+0x189c>
   1ac34:	cmp	r3, #5
   1ac38:	beq	1ac50 <lchmod@@Base+0x18ac>
   1ac3c:	b	1ae34 <lchmod@@Base+0x1a90>
   1ac40:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ac44:	cmp	r3, #0
   1ac48:	beq	1ae28 <lchmod@@Base+0x1a84>
   1ac4c:	b	1baf8 <lchmod@@Base+0x2754>
   1ac50:	ldr	r3, [fp, #8]
   1ac54:	and	r3, r3, #4
   1ac58:	cmp	r3, #0
   1ac5c:	beq	1ae30 <lchmod@@Base+0x1a8c>
   1ac60:	ldr	r3, [fp, #-16]
   1ac64:	add	r2, r3, #2
   1ac68:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ac6c:	cmp	r2, r3
   1ac70:	bcs	1ae30 <lchmod@@Base+0x1a8c>
   1ac74:	ldr	r3, [fp, #-16]
   1ac78:	add	r3, r3, #1
   1ac7c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ac80:	add	r3, r2, r3
   1ac84:	ldrb	r3, [r3]
   1ac88:	cmp	r3, #63	; 0x3f
   1ac8c:	bne	1ae30 <lchmod@@Base+0x1a8c>
   1ac90:	ldr	r3, [fp, #-16]
   1ac94:	add	r3, r3, #2
   1ac98:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ac9c:	add	r3, r2, r3
   1aca0:	ldrb	r3, [r3]
   1aca4:	sub	r3, r3, #33	; 0x21
   1aca8:	cmp	r3, #29
   1acac:	ldrls	pc, [pc, r3, lsl #2]
   1acb0:	b	1ae20 <lchmod@@Base+0x1a7c>
   1acb4:	andeq	sl, r1, ip, lsr #26
   1acb8:	andeq	sl, r1, r0, lsr #28
   1acbc:	andeq	sl, r1, r0, lsr #28
   1acc0:	andeq	sl, r1, r0, lsr #28
   1acc4:	andeq	sl, r1, r0, lsr #28
   1acc8:	andeq	sl, r1, r0, lsr #28
   1accc:	andeq	sl, r1, ip, lsr #26
   1acd0:	andeq	sl, r1, ip, lsr #26
   1acd4:	andeq	sl, r1, ip, lsr #26
   1acd8:	andeq	sl, r1, r0, lsr #28
   1acdc:	andeq	sl, r1, r0, lsr #28
   1ace0:	andeq	sl, r1, r0, lsr #28
   1ace4:	andeq	sl, r1, ip, lsr #26
   1ace8:	andeq	sl, r1, r0, lsr #28
   1acec:	andeq	sl, r1, ip, lsr #26
   1acf0:	andeq	sl, r1, r0, lsr #28
   1acf4:	andeq	sl, r1, r0, lsr #28
   1acf8:	andeq	sl, r1, r0, lsr #28
   1acfc:	andeq	sl, r1, r0, lsr #28
   1ad00:	andeq	sl, r1, r0, lsr #28
   1ad04:	andeq	sl, r1, r0, lsr #28
   1ad08:	andeq	sl, r1, r0, lsr #28
   1ad0c:	andeq	sl, r1, r0, lsr #28
   1ad10:	andeq	sl, r1, r0, lsr #28
   1ad14:	andeq	sl, r1, r0, lsr #28
   1ad18:	andeq	sl, r1, r0, lsr #28
   1ad1c:	andeq	sl, r1, r0, lsr #28
   1ad20:	andeq	sl, r1, ip, lsr #26
   1ad24:	andeq	sl, r1, ip, lsr #26
   1ad28:	andeq	sl, r1, ip, lsr #26
   1ad2c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ad30:	cmp	r3, #0
   1ad34:	bne	1bac4 <lchmod@@Base+0x2720>
   1ad38:	ldr	r3, [fp, #-16]
   1ad3c:	add	r3, r3, #2
   1ad40:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ad44:	add	r3, r2, r3
   1ad48:	ldrb	r3, [r3]
   1ad4c:	strb	r3, [fp, #-38]	; 0xffffffda
   1ad50:	ldr	r3, [fp, #-16]
   1ad54:	add	r3, r3, #2
   1ad58:	str	r3, [fp, #-16]
   1ad5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ad60:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ad64:	cmp	r2, r3
   1ad68:	bcs	1ad80 <lchmod@@Base+0x19dc>
   1ad6c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ad70:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ad74:	add	r3, r2, r3
   1ad78:	mov	r2, #63	; 0x3f
   1ad7c:	strb	r2, [r3]
   1ad80:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ad84:	add	r3, r3, #1
   1ad88:	str	r3, [fp, #-20]	; 0xffffffec
   1ad8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ad90:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ad94:	cmp	r2, r3
   1ad98:	bcs	1adb0 <lchmod@@Base+0x1a0c>
   1ad9c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ada0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ada4:	add	r3, r2, r3
   1ada8:	mov	r2, #34	; 0x22
   1adac:	strb	r2, [r3]
   1adb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1adb4:	add	r3, r3, #1
   1adb8:	str	r3, [fp, #-20]	; 0xffffffec
   1adbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1adc0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1adc4:	cmp	r2, r3
   1adc8:	bcs	1ade0 <lchmod@@Base+0x1a3c>
   1adcc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1add0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1add4:	add	r3, r2, r3
   1add8:	mov	r2, #34	; 0x22
   1addc:	strb	r2, [r3]
   1ade0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ade4:	add	r3, r3, #1
   1ade8:	str	r3, [fp, #-20]	; 0xffffffec
   1adec:	ldr	r2, [fp, #-20]	; 0xffffffec
   1adf0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1adf4:	cmp	r2, r3
   1adf8:	bcs	1ae10 <lchmod@@Base+0x1a6c>
   1adfc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ae00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ae04:	add	r3, r2, r3
   1ae08:	mov	r2, #63	; 0x3f
   1ae0c:	strb	r2, [r3]
   1ae10:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ae14:	add	r3, r3, #1
   1ae18:	str	r3, [fp, #-20]	; 0xffffffec
   1ae1c:	b	1ae24 <lchmod@@Base+0x1a80>
   1ae20:	nop			; (mov r0, r0)
   1ae24:	b	1ae30 <lchmod@@Base+0x1a8c>
   1ae28:	nop			; (mov r0, r0)
   1ae2c:	b	1b67c <lchmod@@Base+0x22d8>
   1ae30:	nop			; (mov r0, r0)
   1ae34:	b	1b67c <lchmod@@Base+0x22d8>
   1ae38:	mov	r3, #97	; 0x61
   1ae3c:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae40:	b	1aeec <lchmod@@Base+0x1b48>
   1ae44:	mov	r3, #98	; 0x62
   1ae48:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae4c:	b	1aeec <lchmod@@Base+0x1b48>
   1ae50:	mov	r3, #102	; 0x66
   1ae54:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae58:	b	1aeec <lchmod@@Base+0x1b48>
   1ae5c:	mov	r3, #110	; 0x6e
   1ae60:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae64:	b	1aed4 <lchmod@@Base+0x1b30>
   1ae68:	mov	r3, #114	; 0x72
   1ae6c:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae70:	b	1aed4 <lchmod@@Base+0x1b30>
   1ae74:	mov	r3, #116	; 0x74
   1ae78:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae7c:	b	1aed4 <lchmod@@Base+0x1b30>
   1ae80:	mov	r3, #118	; 0x76
   1ae84:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae88:	b	1aeec <lchmod@@Base+0x1b48>
   1ae8c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1ae90:	strb	r3, [fp, #-39]	; 0xffffffd9
   1ae94:	ldr	r3, [fp, #4]
   1ae98:	cmp	r3, #2
   1ae9c:	bne	1aeb0 <lchmod@@Base+0x1b0c>
   1aea0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1aea4:	cmp	r3, #0
   1aea8:	beq	1b804 <lchmod@@Base+0x2460>
   1aeac:	b	1baf8 <lchmod@@Base+0x2754>
   1aeb0:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1aeb4:	cmp	r3, #0
   1aeb8:	beq	1aed4 <lchmod@@Base+0x1b30>
   1aebc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1aec0:	cmp	r3, #0
   1aec4:	beq	1aed4 <lchmod@@Base+0x1b30>
   1aec8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1aecc:	cmp	r3, #0
   1aed0:	bne	1b80c <lchmod@@Base+0x2468>
   1aed4:	ldr	r3, [fp, #4]
   1aed8:	cmp	r3, #2
   1aedc:	bne	1aeec <lchmod@@Base+0x1b48>
   1aee0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1aee4:	cmp	r3, #0
   1aee8:	bne	1bacc <lchmod@@Base+0x2728>
   1aeec:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1aef0:	cmp	r3, #0
   1aef4:	beq	1b658 <lchmod@@Base+0x22b4>
   1aef8:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   1aefc:	strb	r3, [fp, #-38]	; 0xffffffda
   1af00:	b	1b704 <lchmod@@Base+0x2360>
   1af04:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1af08:	cmn	r3, #1
   1af0c:	bne	1af30 <lchmod@@Base+0x1b8c>
   1af10:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1af14:	add	r3, r3, #1
   1af18:	ldrb	r3, [r3]
   1af1c:	cmp	r3, #0
   1af20:	movne	r3, #1
   1af24:	moveq	r3, #0
   1af28:	uxtb	r3, r3
   1af2c:	b	1af44 <lchmod@@Base+0x1ba0>
   1af30:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1af34:	cmp	r3, #1
   1af38:	movne	r3, #1
   1af3c:	moveq	r3, #0
   1af40:	uxtb	r3, r3
   1af44:	cmp	r3, #0
   1af48:	bne	1b660 <lchmod@@Base+0x22bc>
   1af4c:	ldr	r3, [fp, #-16]
   1af50:	cmp	r3, #0
   1af54:	bne	1b668 <lchmod@@Base+0x22c4>
   1af58:	mov	r3, #1
   1af5c:	strb	r3, [fp, #-42]	; 0xffffffd6
   1af60:	ldr	r3, [fp, #4]
   1af64:	cmp	r3, #2
   1af68:	bne	1b670 <lchmod@@Base+0x22cc>
   1af6c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1af70:	cmp	r3, #0
   1af74:	beq	1b670 <lchmod@@Base+0x22cc>
   1af78:	b	1baf8 <lchmod@@Base+0x2754>
   1af7c:	mov	r3, #1
   1af80:	strb	r3, [fp, #-36]	; 0xffffffdc
   1af84:	mov	r3, #1
   1af88:	strb	r3, [fp, #-42]	; 0xffffffd6
   1af8c:	ldr	r3, [fp, #4]
   1af90:	cmp	r3, #2
   1af94:	bne	1b678 <lchmod@@Base+0x22d4>
   1af98:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1af9c:	cmp	r3, #0
   1afa0:	bne	1bad4 <lchmod@@Base+0x2730>
   1afa4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1afa8:	cmp	r3, #0
   1afac:	beq	1afcc <lchmod@@Base+0x1c28>
   1afb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1afb4:	cmp	r3, #0
   1afb8:	bne	1afcc <lchmod@@Base+0x1c28>
   1afbc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1afc0:	str	r3, [fp, #-24]	; 0xffffffe8
   1afc4:	mov	r3, #0
   1afc8:	str	r3, [fp, #-92]	; 0xffffffa4
   1afcc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1afd0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1afd4:	cmp	r2, r3
   1afd8:	bcs	1aff0 <lchmod@@Base+0x1c4c>
   1afdc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1afe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1afe4:	add	r3, r2, r3
   1afe8:	mov	r2, #39	; 0x27
   1afec:	strb	r2, [r3]
   1aff0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aff4:	add	r3, r3, #1
   1aff8:	str	r3, [fp, #-20]	; 0xffffffec
   1affc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b000:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b004:	cmp	r2, r3
   1b008:	bcs	1b020 <lchmod@@Base+0x1c7c>
   1b00c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b010:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b014:	add	r3, r2, r3
   1b018:	mov	r2, #92	; 0x5c
   1b01c:	strb	r2, [r3]
   1b020:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b024:	add	r3, r3, #1
   1b028:	str	r3, [fp, #-20]	; 0xffffffec
   1b02c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b030:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b034:	cmp	r2, r3
   1b038:	bcs	1b050 <lchmod@@Base+0x1cac>
   1b03c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b040:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b044:	add	r3, r2, r3
   1b048:	mov	r2, #39	; 0x27
   1b04c:	strb	r2, [r3]
   1b050:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b054:	add	r3, r3, #1
   1b058:	str	r3, [fp, #-20]	; 0xffffffec
   1b05c:	mov	r3, #0
   1b060:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b064:	b	1b678 <lchmod@@Base+0x22d4>
   1b068:	mov	r3, #1
   1b06c:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b070:	b	1b67c <lchmod@@Base+0x22d8>
   1b074:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   1b078:	cmp	r3, #0
   1b07c:	beq	1b0bc <lchmod@@Base+0x1d18>
   1b080:	mov	r3, #1
   1b084:	str	r3, [fp, #-48]	; 0xffffffd0
   1b088:	bl	116f4 <__ctype_b_loc@plt>
   1b08c:	mov	r3, r0
   1b090:	ldr	r2, [r3]
   1b094:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b098:	lsl	r3, r3, #1
   1b09c:	add	r3, r2, r3
   1b0a0:	ldrh	r3, [r3]
   1b0a4:	and	r3, r3, #16384	; 0x4000
   1b0a8:	cmp	r3, #0
   1b0ac:	movne	r3, #1
   1b0b0:	moveq	r3, #0
   1b0b4:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b0b8:	b	1b308 <lchmod@@Base+0x1f64>
   1b0bc:	sub	r3, fp, #76	; 0x4c
   1b0c0:	mov	r2, #8
   1b0c4:	mov	r1, #0
   1b0c8:	mov	r0, r3
   1b0cc:	bl	11790 <memset@plt>
   1b0d0:	mov	r3, #0
   1b0d4:	str	r3, [fp, #-48]	; 0xffffffd0
   1b0d8:	mov	r3, #1
   1b0dc:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b0e0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b0e4:	cmn	r3, #1
   1b0e8:	bne	1b0f8 <lchmod@@Base+0x1d54>
   1b0ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b0f0:	bl	11730 <strlen@plt>
   1b0f4:	str	r0, [fp, #-100]	; 0xffffff9c
   1b0f8:	ldr	r2, [fp, #-16]
   1b0fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b100:	add	r3, r2, r3
   1b104:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b108:	add	r1, r2, r3
   1b10c:	ldr	r2, [fp, #-16]
   1b110:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b114:	add	r3, r2, r3
   1b118:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b11c:	sub	r2, r2, r3
   1b120:	sub	r3, fp, #76	; 0x4c
   1b124:	sub	r0, fp, #80	; 0x50
   1b128:	bl	1fad8 <lchmod@@Base+0x6734>
   1b12c:	str	r0, [fp, #-64]	; 0xffffffc0
   1b130:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b134:	cmp	r3, #0
   1b138:	beq	1b2fc <lchmod@@Base+0x1f58>
   1b13c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b140:	cmn	r3, #1
   1b144:	bne	1b154 <lchmod@@Base+0x1db0>
   1b148:	mov	r3, #0
   1b14c:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b150:	b	1b308 <lchmod@@Base+0x1f64>
   1b154:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b158:	cmn	r3, #2
   1b15c:	bne	1b1b4 <lchmod@@Base+0x1e10>
   1b160:	mov	r3, #0
   1b164:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b168:	b	1b178 <lchmod@@Base+0x1dd4>
   1b16c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b170:	add	r3, r3, #1
   1b174:	str	r3, [fp, #-48]	; 0xffffffd0
   1b178:	ldr	r2, [fp, #-16]
   1b17c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b180:	add	r2, r2, r3
   1b184:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b188:	cmp	r2, r3
   1b18c:	bcs	1b304 <lchmod@@Base+0x1f60>
   1b190:	ldr	r2, [fp, #-16]
   1b194:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b198:	add	r3, r2, r3
   1b19c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b1a0:	add	r3, r2, r3
   1b1a4:	ldrb	r3, [r3]
   1b1a8:	cmp	r3, #0
   1b1ac:	bne	1b16c <lchmod@@Base+0x1dc8>
   1b1b0:	b	1b304 <lchmod@@Base+0x1f60>
   1b1b4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b1b8:	cmp	r3, #0
   1b1bc:	beq	1b2b0 <lchmod@@Base+0x1f0c>
   1b1c0:	ldr	r3, [fp, #4]
   1b1c4:	cmp	r3, #2
   1b1c8:	bne	1b2b0 <lchmod@@Base+0x1f0c>
   1b1cc:	mov	r3, #1
   1b1d0:	str	r3, [fp, #-56]	; 0xffffffc8
   1b1d4:	b	1b2a0 <lchmod@@Base+0x1efc>
   1b1d8:	ldr	r2, [fp, #-16]
   1b1dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b1e0:	add	r2, r2, r3
   1b1e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b1e8:	add	r3, r2, r3
   1b1ec:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b1f0:	add	r3, r2, r3
   1b1f4:	ldrb	r3, [r3]
   1b1f8:	sub	r3, r3, #91	; 0x5b
   1b1fc:	cmp	r3, #33	; 0x21
   1b200:	ldrls	pc, [pc, r3, lsl #2]
   1b204:	b	1b290 <lchmod@@Base+0x1eec>
   1b208:	ldrdeq	fp, [r1], -ip
   1b20c:	ldrdeq	fp, [r1], -ip
   1b210:	muleq	r1, r0, r2
   1b214:	ldrdeq	fp, [r1], -ip
   1b218:	muleq	r1, r0, r2
   1b21c:	ldrdeq	fp, [r1], -ip
   1b220:	muleq	r1, r0, r2
   1b224:	muleq	r1, r0, r2
   1b228:	muleq	r1, r0, r2
   1b22c:	muleq	r1, r0, r2
   1b230:	muleq	r1, r0, r2
   1b234:	muleq	r1, r0, r2
   1b238:	muleq	r1, r0, r2
   1b23c:	muleq	r1, r0, r2
   1b240:	muleq	r1, r0, r2
   1b244:	muleq	r1, r0, r2
   1b248:	muleq	r1, r0, r2
   1b24c:	muleq	r1, r0, r2
   1b250:	muleq	r1, r0, r2
   1b254:	muleq	r1, r0, r2
   1b258:	muleq	r1, r0, r2
   1b25c:	muleq	r1, r0, r2
   1b260:	muleq	r1, r0, r2
   1b264:	muleq	r1, r0, r2
   1b268:	muleq	r1, r0, r2
   1b26c:	muleq	r1, r0, r2
   1b270:	muleq	r1, r0, r2
   1b274:	muleq	r1, r0, r2
   1b278:	muleq	r1, r0, r2
   1b27c:	muleq	r1, r0, r2
   1b280:	muleq	r1, r0, r2
   1b284:	muleq	r1, r0, r2
   1b288:	muleq	r1, r0, r2
   1b28c:	ldrdeq	fp, [r1], -ip
   1b290:	nop			; (mov r0, r0)
   1b294:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b298:	add	r3, r3, #1
   1b29c:	str	r3, [fp, #-56]	; 0xffffffc8
   1b2a0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b2a4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b2a8:	cmp	r2, r3
   1b2ac:	bcc	1b1d8 <lchmod@@Base+0x1e34>
   1b2b0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1b2b4:	mov	r0, r3
   1b2b8:	bl	11604 <iswprint@plt>
   1b2bc:	mov	r3, r0
   1b2c0:	cmp	r3, #0
   1b2c4:	bne	1b2d0 <lchmod@@Base+0x1f2c>
   1b2c8:	mov	r3, #0
   1b2cc:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b2d0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1b2d4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b2d8:	add	r3, r2, r3
   1b2dc:	str	r3, [fp, #-48]	; 0xffffffd0
   1b2e0:	sub	r3, fp, #76	; 0x4c
   1b2e4:	mov	r0, r3
   1b2e8:	bl	1158c <mbsinit@plt>
   1b2ec:	mov	r3, r0
   1b2f0:	cmp	r3, #0
   1b2f4:	beq	1b0f8 <lchmod@@Base+0x1d54>
   1b2f8:	b	1b308 <lchmod@@Base+0x1f64>
   1b2fc:	nop			; (mov r0, r0)
   1b300:	b	1b308 <lchmod@@Base+0x1f64>
   1b304:	nop			; (mov r0, r0)
   1b308:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b30c:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b310:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b314:	cmp	r3, #1
   1b318:	bhi	1b33c <lchmod@@Base+0x1f98>
   1b31c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b320:	cmp	r3, #0
   1b324:	beq	1b67c <lchmod@@Base+0x22d8>
   1b328:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b32c:	eor	r3, r3, #1
   1b330:	uxtb	r3, r3
   1b334:	cmp	r3, #0
   1b338:	beq	1b67c <lchmod@@Base+0x22d8>
   1b33c:	ldr	r2, [fp, #-16]
   1b340:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b344:	add	r3, r2, r3
   1b348:	str	r3, [fp, #-68]	; 0xffffffbc
   1b34c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b350:	cmp	r3, #0
   1b354:	beq	1b514 <lchmod@@Base+0x2170>
   1b358:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b35c:	eor	r3, r3, #1
   1b360:	uxtb	r3, r3
   1b364:	cmp	r3, #0
   1b368:	beq	1b514 <lchmod@@Base+0x2170>
   1b36c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b370:	cmp	r3, #0
   1b374:	bne	1bae4 <lchmod@@Base+0x2740>
   1b378:	mov	r3, #1
   1b37c:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b380:	ldr	r3, [fp, #4]
   1b384:	cmp	r3, #2
   1b388:	bne	1b438 <lchmod@@Base+0x2094>
   1b38c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b390:	eor	r3, r3, #1
   1b394:	uxtb	r3, r3
   1b398:	cmp	r3, #0
   1b39c:	beq	1b438 <lchmod@@Base+0x2094>
   1b3a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b3a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b3a8:	cmp	r2, r3
   1b3ac:	bcs	1b3c4 <lchmod@@Base+0x2020>
   1b3b0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b3b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3b8:	add	r3, r2, r3
   1b3bc:	mov	r2, #39	; 0x27
   1b3c0:	strb	r2, [r3]
   1b3c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3c8:	add	r3, r3, #1
   1b3cc:	str	r3, [fp, #-20]	; 0xffffffec
   1b3d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b3d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b3d8:	cmp	r2, r3
   1b3dc:	bcs	1b3f4 <lchmod@@Base+0x2050>
   1b3e0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b3e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3e8:	add	r3, r2, r3
   1b3ec:	mov	r2, #36	; 0x24
   1b3f0:	strb	r2, [r3]
   1b3f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b3f8:	add	r3, r3, #1
   1b3fc:	str	r3, [fp, #-20]	; 0xffffffec
   1b400:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b404:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b408:	cmp	r2, r3
   1b40c:	bcs	1b424 <lchmod@@Base+0x2080>
   1b410:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b414:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b418:	add	r3, r2, r3
   1b41c:	mov	r2, #39	; 0x27
   1b420:	strb	r2, [r3]
   1b424:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b428:	add	r3, r3, #1
   1b42c:	str	r3, [fp, #-20]	; 0xffffffec
   1b430:	mov	r3, #1
   1b434:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b438:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b43c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b440:	cmp	r2, r3
   1b444:	bcs	1b45c <lchmod@@Base+0x20b8>
   1b448:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b44c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b450:	add	r3, r2, r3
   1b454:	mov	r2, #92	; 0x5c
   1b458:	strb	r2, [r3]
   1b45c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b460:	add	r3, r3, #1
   1b464:	str	r3, [fp, #-20]	; 0xffffffec
   1b468:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b46c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b470:	cmp	r2, r3
   1b474:	bcs	1b49c <lchmod@@Base+0x20f8>
   1b478:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b47c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b480:	add	r3, r2, r3
   1b484:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b488:	lsr	r2, r2, #6
   1b48c:	uxtb	r2, r2
   1b490:	add	r2, r2, #48	; 0x30
   1b494:	uxtb	r2, r2
   1b498:	strb	r2, [r3]
   1b49c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4a0:	add	r3, r3, #1
   1b4a4:	str	r3, [fp, #-20]	; 0xffffffec
   1b4a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b4ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b4b0:	cmp	r2, r3
   1b4b4:	bcs	1b4e4 <lchmod@@Base+0x2140>
   1b4b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b4bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4c0:	add	r3, r2, r3
   1b4c4:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b4c8:	lsr	r2, r2, #3
   1b4cc:	uxtb	r2, r2
   1b4d0:	and	r2, r2, #7
   1b4d4:	uxtb	r2, r2
   1b4d8:	add	r2, r2, #48	; 0x30
   1b4dc:	uxtb	r2, r2
   1b4e0:	strb	r2, [r3]
   1b4e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b4e8:	add	r3, r3, #1
   1b4ec:	str	r3, [fp, #-20]	; 0xffffffec
   1b4f0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b4f4:	and	r3, r3, #7
   1b4f8:	uxtb	r3, r3
   1b4fc:	add	r3, r3, #48	; 0x30
   1b500:	strb	r3, [fp, #-38]	; 0xffffffda
   1b504:	b	1b558 <lchmod@@Base+0x21b4>
   1b508:	andeq	r1, r2, ip, lsr #10
   1b50c:	andeq	r1, r2, r4, lsr r5
   1b510:	andeq	r1, r2, r0, lsr r5
   1b514:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1b518:	cmp	r3, #0
   1b51c:	beq	1b558 <lchmod@@Base+0x21b4>
   1b520:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b524:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b528:	cmp	r2, r3
   1b52c:	bcs	1b544 <lchmod@@Base+0x21a0>
   1b530:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b534:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b538:	add	r3, r2, r3
   1b53c:	mov	r2, #92	; 0x5c
   1b540:	strb	r2, [r3]
   1b544:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b548:	add	r3, r3, #1
   1b54c:	str	r3, [fp, #-20]	; 0xffffffec
   1b550:	mov	r3, #0
   1b554:	strb	r3, [fp, #-40]	; 0xffffffd8
   1b558:	ldr	r3, [fp, #-16]
   1b55c:	add	r2, r3, #1
   1b560:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1b564:	cmp	r2, r3
   1b568:	bcs	1b648 <lchmod@@Base+0x22a4>
   1b56c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b570:	cmp	r3, #0
   1b574:	beq	1b5f4 <lchmod@@Base+0x2250>
   1b578:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b57c:	eor	r3, r3, #1
   1b580:	uxtb	r3, r3
   1b584:	cmp	r3, #0
   1b588:	beq	1b5f4 <lchmod@@Base+0x2250>
   1b58c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b590:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b594:	cmp	r2, r3
   1b598:	bcs	1b5b0 <lchmod@@Base+0x220c>
   1b59c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b5a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5a4:	add	r3, r2, r3
   1b5a8:	mov	r2, #39	; 0x27
   1b5ac:	strb	r2, [r3]
   1b5b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5b4:	add	r3, r3, #1
   1b5b8:	str	r3, [fp, #-20]	; 0xffffffec
   1b5bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b5c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b5c4:	cmp	r2, r3
   1b5c8:	bcs	1b5e0 <lchmod@@Base+0x223c>
   1b5cc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b5d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5d4:	add	r3, r2, r3
   1b5d8:	mov	r2, #39	; 0x27
   1b5dc:	strb	r2, [r3]
   1b5e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5e4:	add	r3, r3, #1
   1b5e8:	str	r3, [fp, #-20]	; 0xffffffec
   1b5ec:	mov	r3, #0
   1b5f0:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b5f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b5f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b5fc:	cmp	r2, r3
   1b600:	bcs	1b618 <lchmod@@Base+0x2274>
   1b604:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b608:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b60c:	add	r3, r2, r3
   1b610:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b614:	strb	r2, [r3]
   1b618:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b61c:	add	r3, r3, #1
   1b620:	str	r3, [fp, #-20]	; 0xffffffec
   1b624:	ldr	r3, [fp, #-16]
   1b628:	add	r3, r3, #1
   1b62c:	str	r3, [fp, #-16]
   1b630:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b634:	ldr	r3, [fp, #-16]
   1b638:	add	r3, r2, r3
   1b63c:	ldrb	r3, [r3]
   1b640:	strb	r3, [fp, #-38]	; 0xffffffda
   1b644:	b	1b34c <lchmod@@Base+0x1fa8>
   1b648:	nop			; (mov r0, r0)
   1b64c:	b	1b818 <lchmod@@Base+0x2474>
   1b650:	nop			; (mov r0, r0)
   1b654:	b	1b67c <lchmod@@Base+0x22d8>
   1b658:	nop			; (mov r0, r0)
   1b65c:	b	1b67c <lchmod@@Base+0x22d8>
   1b660:	nop			; (mov r0, r0)
   1b664:	b	1b67c <lchmod@@Base+0x22d8>
   1b668:	nop			; (mov r0, r0)
   1b66c:	b	1b67c <lchmod@@Base+0x22d8>
   1b670:	nop			; (mov r0, r0)
   1b674:	b	1b67c <lchmod@@Base+0x22d8>
   1b678:	nop			; (mov r0, r0)
   1b67c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b680:	eor	r3, r3, #1
   1b684:	uxtb	r3, r3
   1b688:	cmp	r3, #0
   1b68c:	bne	1b69c <lchmod@@Base+0x22f8>
   1b690:	ldr	r3, [fp, #4]
   1b694:	cmp	r3, #2
   1b698:	bne	1b6b0 <lchmod@@Base+0x230c>
   1b69c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b6a0:	eor	r3, r3, #1
   1b6a4:	uxtb	r3, r3
   1b6a8:	cmp	r3, #0
   1b6ac:	bne	1b6f0 <lchmod@@Base+0x234c>
   1b6b0:	ldr	r3, [fp, #12]
   1b6b4:	cmp	r3, #0
   1b6b8:	beq	1b6f0 <lchmod@@Base+0x234c>
   1b6bc:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b6c0:	lsr	r3, r3, #5
   1b6c4:	uxtb	r3, r3
   1b6c8:	lsl	r3, r3, #2
   1b6cc:	ldr	r2, [fp, #12]
   1b6d0:	add	r3, r2, r3
   1b6d4:	ldr	r2, [r3]
   1b6d8:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b6dc:	and	r3, r3, #31
   1b6e0:	lsr	r3, r2, r3
   1b6e4:	and	r3, r3, #1
   1b6e8:	cmp	r3, #0
   1b6ec:	bne	1b704 <lchmod@@Base+0x2360>
   1b6f0:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1b6f4:	eor	r3, r3, #1
   1b6f8:	uxtb	r3, r3
   1b6fc:	cmp	r3, #0
   1b700:	bne	1b814 <lchmod@@Base+0x2470>
   1b704:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b708:	cmp	r3, #0
   1b70c:	bne	1baec <lchmod@@Base+0x2748>
   1b710:	mov	r3, #1
   1b714:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b718:	ldr	r3, [fp, #4]
   1b71c:	cmp	r3, #2
   1b720:	bne	1b7d0 <lchmod@@Base+0x242c>
   1b724:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b728:	eor	r3, r3, #1
   1b72c:	uxtb	r3, r3
   1b730:	cmp	r3, #0
   1b734:	beq	1b7d0 <lchmod@@Base+0x242c>
   1b738:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b73c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b740:	cmp	r2, r3
   1b744:	bcs	1b75c <lchmod@@Base+0x23b8>
   1b748:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b74c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b750:	add	r3, r2, r3
   1b754:	mov	r2, #39	; 0x27
   1b758:	strb	r2, [r3]
   1b75c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b760:	add	r3, r3, #1
   1b764:	str	r3, [fp, #-20]	; 0xffffffec
   1b768:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b76c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b770:	cmp	r2, r3
   1b774:	bcs	1b78c <lchmod@@Base+0x23e8>
   1b778:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b77c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b780:	add	r3, r2, r3
   1b784:	mov	r2, #36	; 0x24
   1b788:	strb	r2, [r3]
   1b78c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b790:	add	r3, r3, #1
   1b794:	str	r3, [fp, #-20]	; 0xffffffec
   1b798:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b79c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b7a0:	cmp	r2, r3
   1b7a4:	bcs	1b7bc <lchmod@@Base+0x2418>
   1b7a8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b7ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7b0:	add	r3, r2, r3
   1b7b4:	mov	r2, #39	; 0x27
   1b7b8:	strb	r2, [r3]
   1b7bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7c0:	add	r3, r3, #1
   1b7c4:	str	r3, [fp, #-20]	; 0xffffffec
   1b7c8:	mov	r3, #1
   1b7cc:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b7d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b7d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b7d8:	cmp	r2, r3
   1b7dc:	bcs	1b7f4 <lchmod@@Base+0x2450>
   1b7e0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b7e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7e8:	add	r3, r2, r3
   1b7ec:	mov	r2, #92	; 0x5c
   1b7f0:	strb	r2, [r3]
   1b7f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7f8:	add	r3, r3, #1
   1b7fc:	str	r3, [fp, #-20]	; 0xffffffec
   1b800:	b	1b818 <lchmod@@Base+0x2474>
   1b804:	nop			; (mov r0, r0)
   1b808:	b	1b818 <lchmod@@Base+0x2474>
   1b80c:	nop			; (mov r0, r0)
   1b810:	b	1b818 <lchmod@@Base+0x2474>
   1b814:	nop			; (mov r0, r0)
   1b818:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b81c:	cmp	r3, #0
   1b820:	beq	1b8a0 <lchmod@@Base+0x24fc>
   1b824:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b828:	eor	r3, r3, #1
   1b82c:	uxtb	r3, r3
   1b830:	cmp	r3, #0
   1b834:	beq	1b8a0 <lchmod@@Base+0x24fc>
   1b838:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b83c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b840:	cmp	r2, r3
   1b844:	bcs	1b85c <lchmod@@Base+0x24b8>
   1b848:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b84c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b850:	add	r3, r2, r3
   1b854:	mov	r2, #39	; 0x27
   1b858:	strb	r2, [r3]
   1b85c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b860:	add	r3, r3, #1
   1b864:	str	r3, [fp, #-20]	; 0xffffffec
   1b868:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b86c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b870:	cmp	r2, r3
   1b874:	bcs	1b88c <lchmod@@Base+0x24e8>
   1b878:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b87c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b880:	add	r3, r2, r3
   1b884:	mov	r2, #39	; 0x27
   1b888:	strb	r2, [r3]
   1b88c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b890:	add	r3, r3, #1
   1b894:	str	r3, [fp, #-20]	; 0xffffffec
   1b898:	mov	r3, #0
   1b89c:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b8a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b8a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b8a8:	cmp	r2, r3
   1b8ac:	bcs	1b8c4 <lchmod@@Base+0x2520>
   1b8b0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b8b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b8b8:	add	r3, r2, r3
   1b8bc:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1b8c0:	strb	r2, [r3]
   1b8c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b8c8:	add	r3, r3, #1
   1b8cc:	str	r3, [fp, #-20]	; 0xffffffec
   1b8d0:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   1b8d4:	eor	r3, r3, #1
   1b8d8:	uxtb	r3, r3
   1b8dc:	cmp	r3, #0
   1b8e0:	beq	1b8ec <lchmod@@Base+0x2548>
   1b8e4:	mov	r3, #0
   1b8e8:	strb	r3, [fp, #-37]	; 0xffffffdb
   1b8ec:	ldr	r3, [fp, #-16]
   1b8f0:	add	r3, r3, #1
   1b8f4:	str	r3, [fp, #-16]
   1b8f8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b8fc:	cmn	r3, #1
   1b900:	bne	1b928 <lchmod@@Base+0x2584>
   1b904:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b908:	ldr	r3, [fp, #-16]
   1b90c:	add	r3, r2, r3
   1b910:	ldrb	r3, [r3]
   1b914:	cmp	r3, #0
   1b918:	movne	r3, #1
   1b91c:	moveq	r3, #0
   1b920:	uxtb	r3, r3
   1b924:	b	1b940 <lchmod@@Base+0x259c>
   1b928:	ldr	r2, [fp, #-16]
   1b92c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b930:	cmp	r2, r3
   1b934:	movne	r3, #1
   1b938:	moveq	r3, #0
   1b93c:	uxtb	r3, r3
   1b940:	cmp	r3, #0
   1b944:	bne	1a76c <lchmod@@Base+0x13c8>
   1b948:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b94c:	cmp	r3, #0
   1b950:	bne	1b96c <lchmod@@Base+0x25c8>
   1b954:	ldr	r3, [fp, #4]
   1b958:	cmp	r3, #2
   1b95c:	bne	1b96c <lchmod@@Base+0x25c8>
   1b960:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b964:	cmp	r3, #0
   1b968:	bne	1baf4 <lchmod@@Base+0x2750>
   1b96c:	ldr	r3, [fp, #4]
   1b970:	cmp	r3, #2
   1b974:	bne	1ba14 <lchmod@@Base+0x2670>
   1b978:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b97c:	eor	r3, r3, #1
   1b980:	uxtb	r3, r3
   1b984:	cmp	r3, #0
   1b988:	beq	1ba14 <lchmod@@Base+0x2670>
   1b98c:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   1b990:	cmp	r3, #0
   1b994:	beq	1ba14 <lchmod@@Base+0x2670>
   1b998:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1b99c:	cmp	r3, #0
   1b9a0:	beq	1b9e8 <lchmod@@Base+0x2644>
   1b9a4:	ldr	r3, [fp, #20]
   1b9a8:	str	r3, [sp, #16]
   1b9ac:	ldr	r3, [fp, #16]
   1b9b0:	str	r3, [sp, #12]
   1b9b4:	ldr	r3, [fp, #12]
   1b9b8:	str	r3, [sp, #8]
   1b9bc:	ldr	r3, [fp, #8]
   1b9c0:	str	r3, [sp, #4]
   1b9c4:	mov	r3, #5
   1b9c8:	str	r3, [sp]
   1b9cc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b9d0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b9d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b9d8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1b9dc:	bl	1a4bc <lchmod@@Base+0x1118>
   1b9e0:	mov	r3, r0
   1b9e4:	b	1bb5c <lchmod@@Base+0x27b8>
   1b9e8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b9ec:	cmp	r3, #0
   1b9f0:	bne	1ba14 <lchmod@@Base+0x2670>
   1b9f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b9f8:	cmp	r3, #0
   1b9fc:	beq	1ba14 <lchmod@@Base+0x2670>
   1ba00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba04:	str	r3, [fp, #-92]	; 0xffffffa4
   1ba08:	mov	r3, #0
   1ba0c:	str	r3, [fp, #-20]	; 0xffffffec
   1ba10:	b	1a548 <lchmod@@Base+0x11a4>
   1ba14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ba18:	cmp	r3, #0
   1ba1c:	beq	1ba88 <lchmod@@Base+0x26e4>
   1ba20:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ba24:	eor	r3, r3, #1
   1ba28:	uxtb	r3, r3
   1ba2c:	cmp	r3, #0
   1ba30:	beq	1ba88 <lchmod@@Base+0x26e4>
   1ba34:	b	1ba78 <lchmod@@Base+0x26d4>
   1ba38:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ba3c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ba40:	cmp	r2, r3
   1ba44:	bcs	1ba60 <lchmod@@Base+0x26bc>
   1ba48:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ba4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba50:	add	r3, r2, r3
   1ba54:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ba58:	ldrb	r2, [r2]
   1ba5c:	strb	r2, [r3]
   1ba60:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba64:	add	r3, r3, #1
   1ba68:	str	r3, [fp, #-20]	; 0xffffffec
   1ba6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ba70:	add	r3, r3, #1
   1ba74:	str	r3, [fp, #-28]	; 0xffffffe4
   1ba78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ba7c:	ldrb	r3, [r3]
   1ba80:	cmp	r3, #0
   1ba84:	bne	1ba38 <lchmod@@Base+0x2694>
   1ba88:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ba8c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ba90:	cmp	r2, r3
   1ba94:	bcs	1baac <lchmod@@Base+0x2708>
   1ba98:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ba9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1baa0:	add	r3, r2, r3
   1baa4:	mov	r2, #0
   1baa8:	strb	r2, [r3]
   1baac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bab0:	b	1bb5c <lchmod@@Base+0x27b8>
   1bab4:	nop			; (mov r0, r0)
   1bab8:	b	1baf8 <lchmod@@Base+0x2754>
   1babc:	nop			; (mov r0, r0)
   1bac0:	b	1baf8 <lchmod@@Base+0x2754>
   1bac4:	nop			; (mov r0, r0)
   1bac8:	b	1baf8 <lchmod@@Base+0x2754>
   1bacc:	nop			; (mov r0, r0)
   1bad0:	b	1baf8 <lchmod@@Base+0x2754>
   1bad4:	nop			; (mov r0, r0)
   1bad8:	b	1baf8 <lchmod@@Base+0x2754>
   1badc:	nop			; (mov r0, r0)
   1bae0:	b	1baf8 <lchmod@@Base+0x2754>
   1bae4:	nop			; (mov r0, r0)
   1bae8:	b	1baf8 <lchmod@@Base+0x2754>
   1baec:	nop			; (mov r0, r0)
   1baf0:	b	1baf8 <lchmod@@Base+0x2754>
   1baf4:	nop			; (mov r0, r0)
   1baf8:	ldr	r3, [fp, #4]
   1bafc:	cmp	r3, #2
   1bb00:	bne	1bb18 <lchmod@@Base+0x2774>
   1bb04:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1bb08:	cmp	r3, #0
   1bb0c:	beq	1bb18 <lchmod@@Base+0x2774>
   1bb10:	mov	r3, #4
   1bb14:	str	r3, [fp, #4]
   1bb18:	ldr	r3, [fp, #8]
   1bb1c:	bic	r3, r3, #2
   1bb20:	ldr	r2, [fp, #20]
   1bb24:	str	r2, [sp, #16]
   1bb28:	ldr	r2, [fp, #16]
   1bb2c:	str	r2, [sp, #12]
   1bb30:	mov	r2, #0
   1bb34:	str	r2, [sp, #8]
   1bb38:	str	r3, [sp, #4]
   1bb3c:	ldr	r3, [fp, #4]
   1bb40:	str	r3, [sp]
   1bb44:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1bb48:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bb4c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1bb50:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1bb54:	bl	1a4bc <lchmod@@Base+0x1118>
   1bb58:	mov	r3, r0
   1bb5c:	mov	r0, r3
   1bb60:	sub	sp, fp, #8
   1bb64:	pop	{r4, fp, pc}
   1bb68:	push	{fp, lr}
   1bb6c:	add	fp, sp, #4
   1bb70:	sub	sp, sp, #56	; 0x38
   1bb74:	str	r0, [fp, #-24]	; 0xffffffe8
   1bb78:	str	r1, [fp, #-28]	; 0xffffffe4
   1bb7c:	str	r2, [fp, #-32]	; 0xffffffe0
   1bb80:	str	r3, [fp, #-36]	; 0xffffffdc
   1bb84:	ldr	r3, [fp, #4]
   1bb88:	cmp	r3, #0
   1bb8c:	beq	1bb98 <lchmod@@Base+0x27f4>
   1bb90:	ldr	r3, [fp, #4]
   1bb94:	b	1bb9c <lchmod@@Base+0x27f8>
   1bb98:	ldr	r3, [pc, #132]	; 1bc24 <lchmod@@Base+0x2880>
   1bb9c:	str	r3, [fp, #-8]
   1bba0:	bl	11778 <__errno_location@plt>
   1bba4:	mov	r3, r0
   1bba8:	ldr	r3, [r3]
   1bbac:	str	r3, [fp, #-12]
   1bbb0:	ldr	r3, [fp, #-8]
   1bbb4:	ldr	r3, [r3]
   1bbb8:	ldr	r2, [fp, #-8]
   1bbbc:	ldr	r2, [r2, #4]
   1bbc0:	ldr	r1, [fp, #-8]
   1bbc4:	add	r1, r1, #8
   1bbc8:	ldr	r0, [fp, #-8]
   1bbcc:	ldr	r0, [r0, #40]	; 0x28
   1bbd0:	ldr	ip, [fp, #-8]
   1bbd4:	ldr	ip, [ip, #44]	; 0x2c
   1bbd8:	str	ip, [sp, #16]
   1bbdc:	str	r0, [sp, #12]
   1bbe0:	str	r1, [sp, #8]
   1bbe4:	str	r2, [sp, #4]
   1bbe8:	str	r3, [sp]
   1bbec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bbf0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bbf4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bbf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bbfc:	bl	1a4bc <lchmod@@Base+0x1118>
   1bc00:	str	r0, [fp, #-16]
   1bc04:	bl	11778 <__errno_location@plt>
   1bc08:	mov	r2, r0
   1bc0c:	ldr	r3, [fp, #-12]
   1bc10:	str	r3, [r2]
   1bc14:	ldr	r3, [fp, #-16]
   1bc18:	mov	r0, r3
   1bc1c:	sub	sp, fp, #4
   1bc20:	pop	{fp, pc}
   1bc24:	andeq	r2, r3, r4, lsl #4
   1bc28:	push	{fp, lr}
   1bc2c:	add	fp, sp, #4
   1bc30:	sub	sp, sp, #16
   1bc34:	str	r0, [fp, #-8]
   1bc38:	str	r1, [fp, #-12]
   1bc3c:	str	r2, [fp, #-16]
   1bc40:	ldr	r3, [fp, #-16]
   1bc44:	mov	r2, #0
   1bc48:	ldr	r1, [fp, #-12]
   1bc4c:	ldr	r0, [fp, #-8]
   1bc50:	bl	1bc64 <lchmod@@Base+0x28c0>
   1bc54:	mov	r3, r0
   1bc58:	mov	r0, r3
   1bc5c:	sub	sp, fp, #4
   1bc60:	pop	{fp, pc}
   1bc64:	push	{fp, lr}
   1bc68:	add	fp, sp, #4
   1bc6c:	sub	sp, sp, #64	; 0x40
   1bc70:	str	r0, [fp, #-32]	; 0xffffffe0
   1bc74:	str	r1, [fp, #-36]	; 0xffffffdc
   1bc78:	str	r2, [fp, #-40]	; 0xffffffd8
   1bc7c:	str	r3, [fp, #-44]	; 0xffffffd4
   1bc80:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1bc84:	cmp	r3, #0
   1bc88:	beq	1bc94 <lchmod@@Base+0x28f0>
   1bc8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1bc90:	b	1bc98 <lchmod@@Base+0x28f4>
   1bc94:	ldr	r3, [pc, #292]	; 1bdc0 <lchmod@@Base+0x2a1c>
   1bc98:	str	r3, [fp, #-8]
   1bc9c:	bl	11778 <__errno_location@plt>
   1bca0:	mov	r3, r0
   1bca4:	ldr	r3, [r3]
   1bca8:	str	r3, [fp, #-12]
   1bcac:	ldr	r3, [fp, #-8]
   1bcb0:	ldr	r3, [r3, #4]
   1bcb4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1bcb8:	cmp	r2, #0
   1bcbc:	moveq	r2, #1
   1bcc0:	movne	r2, #0
   1bcc4:	uxtb	r2, r2
   1bcc8:	orr	r3, r3, r2
   1bccc:	str	r3, [fp, #-16]
   1bcd0:	ldr	r3, [fp, #-8]
   1bcd4:	ldr	r3, [r3]
   1bcd8:	ldr	r2, [fp, #-8]
   1bcdc:	add	r2, r2, #8
   1bce0:	ldr	r1, [fp, #-8]
   1bce4:	ldr	r1, [r1, #40]	; 0x28
   1bce8:	ldr	r0, [fp, #-8]
   1bcec:	ldr	r0, [r0, #44]	; 0x2c
   1bcf0:	str	r0, [sp, #16]
   1bcf4:	str	r1, [sp, #12]
   1bcf8:	str	r2, [sp, #8]
   1bcfc:	ldr	r2, [fp, #-16]
   1bd00:	str	r2, [sp, #4]
   1bd04:	str	r3, [sp]
   1bd08:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bd0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bd10:	mov	r1, #0
   1bd14:	mov	r0, #0
   1bd18:	bl	1a4bc <lchmod@@Base+0x1118>
   1bd1c:	mov	r3, r0
   1bd20:	add	r3, r3, #1
   1bd24:	str	r3, [fp, #-20]	; 0xffffffec
   1bd28:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bd2c:	bl	1d4a4 <lchmod@@Base+0x4100>
   1bd30:	mov	r3, r0
   1bd34:	str	r3, [fp, #-24]	; 0xffffffe8
   1bd38:	ldr	r3, [fp, #-8]
   1bd3c:	ldr	r3, [r3]
   1bd40:	ldr	r2, [fp, #-8]
   1bd44:	add	r2, r2, #8
   1bd48:	ldr	r1, [fp, #-8]
   1bd4c:	ldr	r1, [r1, #40]	; 0x28
   1bd50:	ldr	r0, [fp, #-8]
   1bd54:	ldr	r0, [r0, #44]	; 0x2c
   1bd58:	str	r0, [sp, #16]
   1bd5c:	str	r1, [sp, #12]
   1bd60:	str	r2, [sp, #8]
   1bd64:	ldr	r2, [fp, #-16]
   1bd68:	str	r2, [sp, #4]
   1bd6c:	str	r3, [sp]
   1bd70:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bd74:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bd78:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bd80:	bl	1a4bc <lchmod@@Base+0x1118>
   1bd84:	bl	11778 <__errno_location@plt>
   1bd88:	mov	r2, r0
   1bd8c:	ldr	r3, [fp, #-12]
   1bd90:	str	r3, [r2]
   1bd94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bd98:	cmp	r3, #0
   1bd9c:	beq	1bdb0 <lchmod@@Base+0x2a0c>
   1bda0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bda4:	sub	r2, r3, #1
   1bda8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bdac:	str	r2, [r3]
   1bdb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bdb4:	mov	r0, r3
   1bdb8:	sub	sp, fp, #4
   1bdbc:	pop	{fp, pc}
   1bdc0:	andeq	r2, r3, r4, lsl #4
   1bdc4:	push	{fp, lr}
   1bdc8:	add	fp, sp, #4
   1bdcc:	sub	sp, sp, #8
   1bdd0:	ldr	r3, [pc, #196]	; 1be9c <lchmod@@Base+0x2af8>
   1bdd4:	ldr	r3, [r3]
   1bdd8:	str	r3, [fp, #-12]
   1bddc:	mov	r3, #1
   1bde0:	str	r3, [fp, #-8]
   1bde4:	b	1be10 <lchmod@@Base+0x2a6c>
   1bde8:	ldr	r3, [fp, #-8]
   1bdec:	lsl	r3, r3, #3
   1bdf0:	ldr	r2, [fp, #-12]
   1bdf4:	add	r3, r2, r3
   1bdf8:	ldr	r3, [r3, #4]
   1bdfc:	mov	r0, r3
   1be00:	bl	14250 <__assert_fail@plt+0x2934>
   1be04:	ldr	r3, [fp, #-8]
   1be08:	add	r3, r3, #1
   1be0c:	str	r3, [fp, #-8]
   1be10:	ldr	r3, [pc, #136]	; 1bea0 <lchmod@@Base+0x2afc>
   1be14:	ldr	r3, [r3]
   1be18:	ldr	r2, [fp, #-8]
   1be1c:	cmp	r2, r3
   1be20:	blt	1bde8 <lchmod@@Base+0x2a44>
   1be24:	ldr	r3, [fp, #-12]
   1be28:	ldr	r3, [r3, #4]
   1be2c:	ldr	r2, [pc, #112]	; 1bea4 <lchmod@@Base+0x2b00>
   1be30:	cmp	r3, r2
   1be34:	beq	1be60 <lchmod@@Base+0x2abc>
   1be38:	ldr	r3, [fp, #-12]
   1be3c:	ldr	r3, [r3, #4]
   1be40:	mov	r0, r3
   1be44:	bl	14250 <__assert_fail@plt+0x2934>
   1be48:	ldr	r3, [pc, #88]	; 1bea8 <lchmod@@Base+0x2b04>
   1be4c:	mov	r2, #256	; 0x100
   1be50:	str	r2, [r3]
   1be54:	ldr	r3, [pc, #76]	; 1bea8 <lchmod@@Base+0x2b04>
   1be58:	ldr	r2, [pc, #68]	; 1bea4 <lchmod@@Base+0x2b00>
   1be5c:	str	r2, [r3, #4]
   1be60:	ldr	r3, [fp, #-12]
   1be64:	ldr	r2, [pc, #60]	; 1bea8 <lchmod@@Base+0x2b04>
   1be68:	cmp	r3, r2
   1be6c:	beq	1be84 <lchmod@@Base+0x2ae0>
   1be70:	ldr	r0, [fp, #-12]
   1be74:	bl	14250 <__assert_fail@plt+0x2934>
   1be78:	ldr	r3, [pc, #28]	; 1be9c <lchmod@@Base+0x2af8>
   1be7c:	ldr	r2, [pc, #36]	; 1bea8 <lchmod@@Base+0x2b04>
   1be80:	str	r2, [r3]
   1be84:	ldr	r3, [pc, #20]	; 1bea0 <lchmod@@Base+0x2afc>
   1be88:	mov	r2, #1
   1be8c:	str	r2, [r3]
   1be90:	nop			; (mov r0, r0)
   1be94:	sub	sp, fp, #4
   1be98:	pop	{fp, pc}
   1be9c:	andeq	r2, r3, r4, lsr #3
   1bea0:	muleq	r3, r8, r1
   1bea4:	andeq	r2, r3, r4, lsr r2
   1bea8:	muleq	r3, ip, r1
   1beac:	push	{r4, fp, lr}
   1beb0:	add	fp, sp, #8
   1beb4:	sub	sp, sp, #84	; 0x54
   1beb8:	str	r0, [fp, #-56]	; 0xffffffc8
   1bebc:	str	r1, [fp, #-60]	; 0xffffffc4
   1bec0:	str	r2, [fp, #-64]	; 0xffffffc0
   1bec4:	str	r3, [fp, #-68]	; 0xffffffbc
   1bec8:	bl	11778 <__errno_location@plt>
   1becc:	mov	r3, r0
   1bed0:	ldr	r3, [r3]
   1bed4:	str	r3, [fp, #-24]	; 0xffffffe8
   1bed8:	ldr	r3, [pc, #640]	; 1c160 <lchmod@@Base+0x2dbc>
   1bedc:	ldr	r3, [r3]
   1bee0:	str	r3, [fp, #-16]
   1bee4:	mvn	r3, #-2147483648	; 0x80000000
   1bee8:	str	r3, [fp, #-28]	; 0xffffffe4
   1beec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bef0:	cmp	r3, #0
   1bef4:	blt	1bf08 <lchmod@@Base+0x2b64>
   1bef8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1befc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bf00:	cmp	r2, r3
   1bf04:	blt	1bf0c <lchmod@@Base+0x2b68>
   1bf08:	bl	118c8 <abort@plt>
   1bf0c:	ldr	r3, [pc, #592]	; 1c164 <lchmod@@Base+0x2dc0>
   1bf10:	ldr	r2, [r3]
   1bf14:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf18:	cmp	r2, r3
   1bf1c:	bgt	1bff0 <lchmod@@Base+0x2c4c>
   1bf20:	ldr	r3, [fp, #-16]
   1bf24:	ldr	r2, [pc, #572]	; 1c168 <lchmod@@Base+0x2dc4>
   1bf28:	cmp	r3, r2
   1bf2c:	moveq	r3, #1
   1bf30:	movne	r3, #0
   1bf34:	strb	r3, [fp, #-29]	; 0xffffffe3
   1bf38:	ldr	r3, [pc, #548]	; 1c164 <lchmod@@Base+0x2dc0>
   1bf3c:	ldr	r3, [r3]
   1bf40:	str	r3, [fp, #-48]	; 0xffffffd0
   1bf44:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   1bf48:	cmp	r3, #0
   1bf4c:	beq	1bf58 <lchmod@@Base+0x2bb4>
   1bf50:	mov	r0, #0
   1bf54:	b	1bf5c <lchmod@@Base+0x2bb8>
   1bf58:	ldr	r0, [fp, #-16]
   1bf5c:	ldr	r3, [pc, #512]	; 1c164 <lchmod@@Base+0x2dc0>
   1bf60:	ldr	r3, [r3]
   1bf64:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1bf68:	sub	r3, r2, r3
   1bf6c:	add	r2, r3, #1
   1bf70:	sub	r1, fp, #48	; 0x30
   1bf74:	mov	r3, #8
   1bf78:	str	r3, [sp]
   1bf7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bf80:	bl	1d7c4 <lchmod@@Base+0x4420>
   1bf84:	str	r0, [fp, #-16]
   1bf88:	ldr	r2, [pc, #464]	; 1c160 <lchmod@@Base+0x2dbc>
   1bf8c:	ldr	r3, [fp, #-16]
   1bf90:	str	r3, [r2]
   1bf94:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   1bf98:	cmp	r3, #0
   1bf9c:	beq	1bfb0 <lchmod@@Base+0x2c0c>
   1bfa0:	ldr	r3, [fp, #-16]
   1bfa4:	ldr	r2, [pc, #444]	; 1c168 <lchmod@@Base+0x2dc4>
   1bfa8:	ldm	r2, {r0, r1}
   1bfac:	stm	r3, {r0, r1}
   1bfb0:	ldr	r3, [pc, #428]	; 1c164 <lchmod@@Base+0x2dc0>
   1bfb4:	ldr	r3, [r3]
   1bfb8:	lsl	r3, r3, #3
   1bfbc:	ldr	r2, [fp, #-16]
   1bfc0:	add	r0, r2, r3
   1bfc4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1bfc8:	ldr	r3, [pc, #404]	; 1c164 <lchmod@@Base+0x2dc0>
   1bfcc:	ldr	r3, [r3]
   1bfd0:	sub	r3, r2, r3
   1bfd4:	lsl	r3, r3, #3
   1bfd8:	mov	r2, r3
   1bfdc:	mov	r1, #0
   1bfe0:	bl	11790 <memset@plt>
   1bfe4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1bfe8:	ldr	r2, [pc, #372]	; 1c164 <lchmod@@Base+0x2dc0>
   1bfec:	str	r3, [r2]
   1bff0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bff4:	lsl	r3, r3, #3
   1bff8:	ldr	r2, [fp, #-16]
   1bffc:	add	r3, r2, r3
   1c000:	ldr	r3, [r3]
   1c004:	str	r3, [fp, #-36]	; 0xffffffdc
   1c008:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c00c:	lsl	r3, r3, #3
   1c010:	ldr	r2, [fp, #-16]
   1c014:	add	r3, r2, r3
   1c018:	ldr	r3, [r3, #4]
   1c01c:	str	r3, [fp, #-20]	; 0xffffffec
   1c020:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c024:	ldr	r3, [r3, #4]
   1c028:	orr	r3, r3, #1
   1c02c:	str	r3, [fp, #-40]	; 0xffffffd8
   1c030:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c034:	ldr	r3, [r3]
   1c038:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c03c:	add	r2, r2, #8
   1c040:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c044:	ldr	r1, [r1, #40]	; 0x28
   1c048:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c04c:	ldr	r0, [r0, #44]	; 0x2c
   1c050:	str	r0, [sp, #16]
   1c054:	str	r1, [sp, #12]
   1c058:	str	r2, [sp, #8]
   1c05c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c060:	str	r2, [sp, #4]
   1c064:	str	r3, [sp]
   1c068:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1c06c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c070:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c074:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c078:	bl	1a4bc <lchmod@@Base+0x1118>
   1c07c:	str	r0, [fp, #-44]	; 0xffffffd4
   1c080:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c084:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c088:	cmp	r2, r3
   1c08c:	bhi	1c140 <lchmod@@Base+0x2d9c>
   1c090:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c094:	lsl	r3, r3, #3
   1c098:	ldr	r2, [fp, #-16]
   1c09c:	add	r3, r2, r3
   1c0a0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1c0a4:	add	r2, r2, #1
   1c0a8:	str	r2, [fp, #-36]	; 0xffffffdc
   1c0ac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c0b0:	str	r2, [r3]
   1c0b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c0b8:	ldr	r2, [pc, #172]	; 1c16c <lchmod@@Base+0x2dc8>
   1c0bc:	cmp	r3, r2
   1c0c0:	beq	1c0cc <lchmod@@Base+0x2d28>
   1c0c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c0c8:	bl	14250 <__assert_fail@plt+0x2934>
   1c0cc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c0d0:	lsl	r3, r3, #3
   1c0d4:	ldr	r2, [fp, #-16]
   1c0d8:	add	r4, r2, r3
   1c0dc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c0e0:	bl	1d4a4 <lchmod@@Base+0x4100>
   1c0e4:	mov	r3, r0
   1c0e8:	str	r3, [fp, #-20]	; 0xffffffec
   1c0ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c0f0:	str	r3, [r4, #4]
   1c0f4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c0f8:	ldr	r3, [r3]
   1c0fc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c100:	add	r2, r2, #8
   1c104:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c108:	ldr	r1, [r1, #40]	; 0x28
   1c10c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c110:	ldr	r0, [r0, #44]	; 0x2c
   1c114:	str	r0, [sp, #16]
   1c118:	str	r1, [sp, #12]
   1c11c:	str	r2, [sp, #8]
   1c120:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c124:	str	r2, [sp, #4]
   1c128:	str	r3, [sp]
   1c12c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1c130:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c134:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c138:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c13c:	bl	1a4bc <lchmod@@Base+0x1118>
   1c140:	bl	11778 <__errno_location@plt>
   1c144:	mov	r2, r0
   1c148:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c14c:	str	r3, [r2]
   1c150:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c154:	mov	r0, r3
   1c158:	sub	sp, fp, #8
   1c15c:	pop	{r4, fp, pc}
   1c160:	andeq	r2, r3, r4, lsr #3
   1c164:	muleq	r3, r8, r1
   1c168:	muleq	r3, ip, r1
   1c16c:	andeq	r2, r3, r4, lsr r2
   1c170:	push	{fp, lr}
   1c174:	add	fp, sp, #4
   1c178:	sub	sp, sp, #8
   1c17c:	str	r0, [fp, #-8]
   1c180:	str	r1, [fp, #-12]
   1c184:	ldr	r3, [pc, #28]	; 1c1a8 <lchmod@@Base+0x2e04>
   1c188:	mvn	r2, #0
   1c18c:	ldr	r1, [fp, #-12]
   1c190:	ldr	r0, [fp, #-8]
   1c194:	bl	1beac <lchmod@@Base+0x2b08>
   1c198:	mov	r3, r0
   1c19c:	mov	r0, r3
   1c1a0:	sub	sp, fp, #4
   1c1a4:	pop	{fp, pc}
   1c1a8:	andeq	r2, r3, r4, lsl #4
   1c1ac:	push	{fp, lr}
   1c1b0:	add	fp, sp, #4
   1c1b4:	sub	sp, sp, #16
   1c1b8:	str	r0, [fp, #-8]
   1c1bc:	str	r1, [fp, #-12]
   1c1c0:	str	r2, [fp, #-16]
   1c1c4:	ldr	r3, [pc, #28]	; 1c1e8 <lchmod@@Base+0x2e44>
   1c1c8:	ldr	r2, [fp, #-16]
   1c1cc:	ldr	r1, [fp, #-12]
   1c1d0:	ldr	r0, [fp, #-8]
   1c1d4:	bl	1beac <lchmod@@Base+0x2b08>
   1c1d8:	mov	r3, r0
   1c1dc:	mov	r0, r3
   1c1e0:	sub	sp, fp, #4
   1c1e4:	pop	{fp, pc}
   1c1e8:	andeq	r2, r3, r4, lsl #4
   1c1ec:	push	{fp, lr}
   1c1f0:	add	fp, sp, #4
   1c1f4:	sub	sp, sp, #8
   1c1f8:	str	r0, [fp, #-8]
   1c1fc:	ldr	r1, [fp, #-8]
   1c200:	mov	r0, #0
   1c204:	bl	1c170 <lchmod@@Base+0x2dcc>
   1c208:	mov	r3, r0
   1c20c:	mov	r0, r3
   1c210:	sub	sp, fp, #4
   1c214:	pop	{fp, pc}
   1c218:	push	{fp, lr}
   1c21c:	add	fp, sp, #4
   1c220:	sub	sp, sp, #8
   1c224:	str	r0, [fp, #-8]
   1c228:	str	r1, [fp, #-12]
   1c22c:	ldr	r2, [fp, #-12]
   1c230:	ldr	r1, [fp, #-8]
   1c234:	mov	r0, #0
   1c238:	bl	1c1ac <lchmod@@Base+0x2e08>
   1c23c:	mov	r3, r0
   1c240:	mov	r0, r3
   1c244:	sub	sp, fp, #4
   1c248:	pop	{fp, pc}
   1c24c:	push	{fp, lr}
   1c250:	add	fp, sp, #4
   1c254:	sub	sp, sp, #64	; 0x40
   1c258:	str	r0, [fp, #-56]	; 0xffffffc8
   1c25c:	str	r1, [fp, #-60]	; 0xffffffc4
   1c260:	str	r2, [fp, #-64]	; 0xffffffc0
   1c264:	sub	r3, fp, #52	; 0x34
   1c268:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c26c:	mov	r0, r3
   1c270:	bl	1a358 <lchmod@@Base+0xfb4>
   1c274:	sub	r3, fp, #52	; 0x34
   1c278:	mvn	r2, #0
   1c27c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c280:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c284:	bl	1beac <lchmod@@Base+0x2b08>
   1c288:	mov	r3, r0
   1c28c:	mov	r0, r3
   1c290:	sub	sp, fp, #4
   1c294:	pop	{fp, pc}
   1c298:	push	{fp, lr}
   1c29c:	add	fp, sp, #4
   1c2a0:	sub	sp, sp, #64	; 0x40
   1c2a4:	str	r0, [fp, #-56]	; 0xffffffc8
   1c2a8:	str	r1, [fp, #-60]	; 0xffffffc4
   1c2ac:	str	r2, [fp, #-64]	; 0xffffffc0
   1c2b0:	str	r3, [fp, #-68]	; 0xffffffbc
   1c2b4:	sub	r3, fp, #52	; 0x34
   1c2b8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c2bc:	mov	r0, r3
   1c2c0:	bl	1a358 <lchmod@@Base+0xfb4>
   1c2c4:	sub	r3, fp, #52	; 0x34
   1c2c8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c2cc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c2d0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c2d4:	bl	1beac <lchmod@@Base+0x2b08>
   1c2d8:	mov	r3, r0
   1c2dc:	mov	r0, r3
   1c2e0:	sub	sp, fp, #4
   1c2e4:	pop	{fp, pc}
   1c2e8:	push	{fp, lr}
   1c2ec:	add	fp, sp, #4
   1c2f0:	sub	sp, sp, #8
   1c2f4:	str	r0, [fp, #-8]
   1c2f8:	str	r1, [fp, #-12]
   1c2fc:	ldr	r2, [fp, #-12]
   1c300:	ldr	r1, [fp, #-8]
   1c304:	mov	r0, #0
   1c308:	bl	1c24c <lchmod@@Base+0x2ea8>
   1c30c:	mov	r3, r0
   1c310:	mov	r0, r3
   1c314:	sub	sp, fp, #4
   1c318:	pop	{fp, pc}
   1c31c:	push	{fp, lr}
   1c320:	add	fp, sp, #4
   1c324:	sub	sp, sp, #16
   1c328:	str	r0, [fp, #-8]
   1c32c:	str	r1, [fp, #-12]
   1c330:	str	r2, [fp, #-16]
   1c334:	ldr	r3, [fp, #-16]
   1c338:	ldr	r2, [fp, #-12]
   1c33c:	ldr	r1, [fp, #-8]
   1c340:	mov	r0, #0
   1c344:	bl	1c298 <lchmod@@Base+0x2ef4>
   1c348:	mov	r3, r0
   1c34c:	mov	r0, r3
   1c350:	sub	sp, fp, #4
   1c354:	pop	{fp, pc}
   1c358:	push	{fp, lr}
   1c35c:	add	fp, sp, #4
   1c360:	sub	sp, sp, #64	; 0x40
   1c364:	str	r0, [fp, #-56]	; 0xffffffc8
   1c368:	str	r1, [fp, #-60]	; 0xffffffc4
   1c36c:	mov	r3, r2
   1c370:	strb	r3, [fp, #-61]	; 0xffffffc3
   1c374:	ldr	r3, [pc, #84]	; 1c3d0 <lchmod@@Base+0x302c>
   1c378:	sub	ip, fp, #52	; 0x34
   1c37c:	mov	lr, r3
   1c380:	ldm	lr!, {r0, r1, r2, r3}
   1c384:	stmia	ip!, {r0, r1, r2, r3}
   1c388:	ldm	lr!, {r0, r1, r2, r3}
   1c38c:	stmia	ip!, {r0, r1, r2, r3}
   1c390:	ldm	lr, {r0, r1, r2, r3}
   1c394:	stm	ip, {r0, r1, r2, r3}
   1c398:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   1c39c:	sub	r3, fp, #52	; 0x34
   1c3a0:	mov	r2, #1
   1c3a4:	mov	r0, r3
   1c3a8:	bl	1a1c4 <lchmod@@Base+0xe20>
   1c3ac:	sub	r3, fp, #52	; 0x34
   1c3b0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c3b4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1c3b8:	mov	r0, #0
   1c3bc:	bl	1beac <lchmod@@Base+0x2b08>
   1c3c0:	mov	r3, r0
   1c3c4:	mov	r0, r3
   1c3c8:	sub	sp, fp, #4
   1c3cc:	pop	{fp, pc}
   1c3d0:	andeq	r2, r3, r4, lsl #4
   1c3d4:	push	{fp, lr}
   1c3d8:	add	fp, sp, #4
   1c3dc:	sub	sp, sp, #8
   1c3e0:	str	r0, [fp, #-8]
   1c3e4:	mov	r3, r1
   1c3e8:	strb	r3, [fp, #-9]
   1c3ec:	ldrb	r3, [fp, #-9]
   1c3f0:	mov	r2, r3
   1c3f4:	mvn	r1, #0
   1c3f8:	ldr	r0, [fp, #-8]
   1c3fc:	bl	1c358 <lchmod@@Base+0x2fb4>
   1c400:	mov	r3, r0
   1c404:	mov	r0, r3
   1c408:	sub	sp, fp, #4
   1c40c:	pop	{fp, pc}
   1c410:	push	{fp, lr}
   1c414:	add	fp, sp, #4
   1c418:	sub	sp, sp, #8
   1c41c:	str	r0, [fp, #-8]
   1c420:	mov	r1, #58	; 0x3a
   1c424:	ldr	r0, [fp, #-8]
   1c428:	bl	1c3d4 <lchmod@@Base+0x3030>
   1c42c:	mov	r3, r0
   1c430:	mov	r0, r3
   1c434:	sub	sp, fp, #4
   1c438:	pop	{fp, pc}
   1c43c:	push	{fp, lr}
   1c440:	add	fp, sp, #4
   1c444:	sub	sp, sp, #8
   1c448:	str	r0, [fp, #-8]
   1c44c:	str	r1, [fp, #-12]
   1c450:	mov	r2, #58	; 0x3a
   1c454:	ldr	r1, [fp, #-12]
   1c458:	ldr	r0, [fp, #-8]
   1c45c:	bl	1c358 <lchmod@@Base+0x2fb4>
   1c460:	mov	r3, r0
   1c464:	mov	r0, r3
   1c468:	sub	sp, fp, #4
   1c46c:	pop	{fp, pc}
   1c470:	push	{fp, lr}
   1c474:	add	fp, sp, #4
   1c478:	sub	sp, sp, #112	; 0x70
   1c47c:	str	r0, [fp, #-56]	; 0xffffffc8
   1c480:	str	r1, [fp, #-60]	; 0xffffffc4
   1c484:	str	r2, [fp, #-64]	; 0xffffffc0
   1c488:	sub	r3, fp, #116	; 0x74
   1c48c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c490:	mov	r0, r3
   1c494:	bl	1a358 <lchmod@@Base+0xfb4>
   1c498:	sub	ip, fp, #52	; 0x34
   1c49c:	sub	lr, fp, #116	; 0x74
   1c4a0:	ldm	lr!, {r0, r1, r2, r3}
   1c4a4:	stmia	ip!, {r0, r1, r2, r3}
   1c4a8:	ldm	lr!, {r0, r1, r2, r3}
   1c4ac:	stmia	ip!, {r0, r1, r2, r3}
   1c4b0:	ldm	lr, {r0, r1, r2, r3}
   1c4b4:	stm	ip, {r0, r1, r2, r3}
   1c4b8:	sub	r3, fp, #52	; 0x34
   1c4bc:	mov	r2, #1
   1c4c0:	mov	r1, #58	; 0x3a
   1c4c4:	mov	r0, r3
   1c4c8:	bl	1a1c4 <lchmod@@Base+0xe20>
   1c4cc:	sub	r3, fp, #52	; 0x34
   1c4d0:	mvn	r2, #0
   1c4d4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c4d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c4dc:	bl	1beac <lchmod@@Base+0x2b08>
   1c4e0:	mov	r3, r0
   1c4e4:	mov	r0, r3
   1c4e8:	sub	sp, fp, #4
   1c4ec:	pop	{fp, pc}
   1c4f0:	push	{fp, lr}
   1c4f4:	add	fp, sp, #4
   1c4f8:	sub	sp, sp, #24
   1c4fc:	str	r0, [fp, #-8]
   1c500:	str	r1, [fp, #-12]
   1c504:	str	r2, [fp, #-16]
   1c508:	str	r3, [fp, #-20]	; 0xffffffec
   1c50c:	mvn	r3, #0
   1c510:	str	r3, [sp]
   1c514:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c518:	ldr	r2, [fp, #-16]
   1c51c:	ldr	r1, [fp, #-12]
   1c520:	ldr	r0, [fp, #-8]
   1c524:	bl	1c538 <lchmod@@Base+0x3194>
   1c528:	mov	r3, r0
   1c52c:	mov	r0, r3
   1c530:	sub	sp, fp, #4
   1c534:	pop	{fp, pc}
   1c538:	push	{fp, lr}
   1c53c:	add	fp, sp, #4
   1c540:	sub	sp, sp, #64	; 0x40
   1c544:	str	r0, [fp, #-56]	; 0xffffffc8
   1c548:	str	r1, [fp, #-60]	; 0xffffffc4
   1c54c:	str	r2, [fp, #-64]	; 0xffffffc0
   1c550:	str	r3, [fp, #-68]	; 0xffffffbc
   1c554:	ldr	r3, [pc, #84]	; 1c5b0 <lchmod@@Base+0x320c>
   1c558:	sub	ip, fp, #52	; 0x34
   1c55c:	mov	lr, r3
   1c560:	ldm	lr!, {r0, r1, r2, r3}
   1c564:	stmia	ip!, {r0, r1, r2, r3}
   1c568:	ldm	lr!, {r0, r1, r2, r3}
   1c56c:	stmia	ip!, {r0, r1, r2, r3}
   1c570:	ldm	lr, {r0, r1, r2, r3}
   1c574:	stm	ip, {r0, r1, r2, r3}
   1c578:	sub	r3, fp, #52	; 0x34
   1c57c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1c580:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c584:	mov	r0, r3
   1c588:	bl	1a2dc <lchmod@@Base+0xf38>
   1c58c:	sub	r3, fp, #52	; 0x34
   1c590:	ldr	r2, [fp, #4]
   1c594:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c598:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c59c:	bl	1beac <lchmod@@Base+0x2b08>
   1c5a0:	mov	r3, r0
   1c5a4:	mov	r0, r3
   1c5a8:	sub	sp, fp, #4
   1c5ac:	pop	{fp, pc}
   1c5b0:	andeq	r2, r3, r4, lsl #4
   1c5b4:	push	{fp, lr}
   1c5b8:	add	fp, sp, #4
   1c5bc:	sub	sp, sp, #16
   1c5c0:	str	r0, [fp, #-8]
   1c5c4:	str	r1, [fp, #-12]
   1c5c8:	str	r2, [fp, #-16]
   1c5cc:	ldr	r3, [fp, #-16]
   1c5d0:	ldr	r2, [fp, #-12]
   1c5d4:	ldr	r1, [fp, #-8]
   1c5d8:	mov	r0, #0
   1c5dc:	bl	1c4f0 <lchmod@@Base+0x314c>
   1c5e0:	mov	r3, r0
   1c5e4:	mov	r0, r3
   1c5e8:	sub	sp, fp, #4
   1c5ec:	pop	{fp, pc}
   1c5f0:	push	{fp, lr}
   1c5f4:	add	fp, sp, #4
   1c5f8:	sub	sp, sp, #24
   1c5fc:	str	r0, [fp, #-8]
   1c600:	str	r1, [fp, #-12]
   1c604:	str	r2, [fp, #-16]
   1c608:	str	r3, [fp, #-20]	; 0xffffffec
   1c60c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c610:	str	r3, [sp]
   1c614:	ldr	r3, [fp, #-16]
   1c618:	ldr	r2, [fp, #-12]
   1c61c:	ldr	r1, [fp, #-8]
   1c620:	mov	r0, #0
   1c624:	bl	1c538 <lchmod@@Base+0x3194>
   1c628:	mov	r3, r0
   1c62c:	mov	r0, r3
   1c630:	sub	sp, fp, #4
   1c634:	pop	{fp, pc}
   1c638:	push	{fp, lr}
   1c63c:	add	fp, sp, #4
   1c640:	sub	sp, sp, #16
   1c644:	str	r0, [fp, #-8]
   1c648:	str	r1, [fp, #-12]
   1c64c:	str	r2, [fp, #-16]
   1c650:	ldr	r3, [pc, #28]	; 1c674 <lchmod@@Base+0x32d0>
   1c654:	ldr	r2, [fp, #-16]
   1c658:	ldr	r1, [fp, #-12]
   1c65c:	ldr	r0, [fp, #-8]
   1c660:	bl	1beac <lchmod@@Base+0x2b08>
   1c664:	mov	r3, r0
   1c668:	mov	r0, r3
   1c66c:	sub	sp, fp, #4
   1c670:	pop	{fp, pc}
   1c674:	andeq	r2, r3, r8, lsr #3
   1c678:	push	{fp, lr}
   1c67c:	add	fp, sp, #4
   1c680:	sub	sp, sp, #8
   1c684:	str	r0, [fp, #-8]
   1c688:	str	r1, [fp, #-12]
   1c68c:	ldr	r2, [fp, #-12]
   1c690:	ldr	r1, [fp, #-8]
   1c694:	mov	r0, #0
   1c698:	bl	1c638 <lchmod@@Base+0x3294>
   1c69c:	mov	r3, r0
   1c6a0:	mov	r0, r3
   1c6a4:	sub	sp, fp, #4
   1c6a8:	pop	{fp, pc}
   1c6ac:	push	{fp, lr}
   1c6b0:	add	fp, sp, #4
   1c6b4:	sub	sp, sp, #8
   1c6b8:	str	r0, [fp, #-8]
   1c6bc:	str	r1, [fp, #-12]
   1c6c0:	mvn	r2, #0
   1c6c4:	ldr	r1, [fp, #-12]
   1c6c8:	ldr	r0, [fp, #-8]
   1c6cc:	bl	1c638 <lchmod@@Base+0x3294>
   1c6d0:	mov	r3, r0
   1c6d4:	mov	r0, r3
   1c6d8:	sub	sp, fp, #4
   1c6dc:	pop	{fp, pc}
   1c6e0:	push	{fp, lr}
   1c6e4:	add	fp, sp, #4
   1c6e8:	sub	sp, sp, #8
   1c6ec:	str	r0, [fp, #-8]
   1c6f0:	ldr	r1, [fp, #-8]
   1c6f4:	mov	r0, #0
   1c6f8:	bl	1c6ac <lchmod@@Base+0x3308>
   1c6fc:	mov	r3, r0
   1c700:	mov	r0, r3
   1c704:	sub	sp, fp, #4
   1c708:	pop	{fp, pc}
   1c70c:	push	{fp, lr}
   1c710:	add	fp, sp, #4
   1c714:	sub	sp, sp, #24
   1c718:	str	r0, [fp, #-24]	; 0xffffffe8
   1c71c:	str	r1, [fp, #-28]	; 0xffffffe4
   1c720:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c724:	ldr	r3, [r3]
   1c728:	str	r3, [fp, #-8]
   1c72c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c730:	add	r2, r3, #8
   1c734:	ldr	r3, [fp, #-8]
   1c738:	cmp	r2, r3
   1c73c:	bne	1c77c <lchmod@@Base+0x33d8>
   1c740:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c744:	bl	1e980 <lchmod@@Base+0x55dc>
   1c748:	mov	r3, r0
   1c74c:	str	r3, [fp, #-12]
   1c750:	ldr	r3, [fp, #-12]
   1c754:	cmp	r3, #0
   1c758:	beq	1c774 <lchmod@@Base+0x33d0>
   1c75c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c760:	ldr	r1, [fp, #-8]
   1c764:	ldr	r0, [fp, #-12]
   1c768:	bl	11580 <memcpy@plt>
   1c76c:	mov	r3, r0
   1c770:	b	1c7a4 <lchmod@@Base+0x3400>
   1c774:	mov	r3, #0
   1c778:	b	1c7a4 <lchmod@@Base+0x3400>
   1c77c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c780:	ldr	r0, [fp, #-8]
   1c784:	bl	1ea28 <lchmod@@Base+0x5684>
   1c788:	str	r0, [fp, #-16]
   1c78c:	ldr	r3, [fp, #-16]
   1c790:	cmp	r3, #0
   1c794:	beq	1c7a0 <lchmod@@Base+0x33fc>
   1c798:	ldr	r3, [fp, #-16]
   1c79c:	b	1c7a4 <lchmod@@Base+0x3400>
   1c7a0:	ldr	r3, [fp, #-8]
   1c7a4:	mov	r0, r3
   1c7a8:	sub	sp, fp, #4
   1c7ac:	pop	{fp, pc}
   1c7b0:	push	{fp}		; (str fp, [sp, #-4]!)
   1c7b4:	add	fp, sp, #0
   1c7b8:	sub	sp, sp, #12
   1c7bc:	str	r0, [fp, #-8]
   1c7c0:	ldr	r3, [fp, #-8]
   1c7c4:	add	r2, r3, #8
   1c7c8:	ldr	r3, [fp, #-8]
   1c7cc:	str	r2, [r3]
   1c7d0:	ldr	r3, [fp, #-8]
   1c7d4:	mov	r2, #1024	; 0x400
   1c7d8:	str	r2, [r3, #4]
   1c7dc:	nop			; (mov r0, r0)
   1c7e0:	add	sp, fp, #0
   1c7e4:	pop	{fp}		; (ldr fp, [sp], #4)
   1c7e8:	bx	lr
   1c7ec:	push	{fp, lr}
   1c7f0:	add	fp, sp, #4
   1c7f4:	sub	sp, sp, #8
   1c7f8:	str	r0, [fp, #-8]
   1c7fc:	ldr	r3, [fp, #-8]
   1c800:	ldr	r2, [r3]
   1c804:	ldr	r3, [fp, #-8]
   1c808:	add	r3, r3, #8
   1c80c:	cmp	r2, r3
   1c810:	beq	1c824 <lchmod@@Base+0x3480>
   1c814:	ldr	r3, [fp, #-8]
   1c818:	ldr	r3, [r3]
   1c81c:	mov	r0, r3
   1c820:	bl	14250 <__assert_fail@plt+0x2934>
   1c824:	nop			; (mov r0, r0)
   1c828:	sub	sp, fp, #4
   1c82c:	pop	{fp, pc}
   1c830:	push	{fp, lr}
   1c834:	add	fp, sp, #4
   1c838:	sub	sp, sp, #16
   1c83c:	str	r0, [fp, #-16]
   1c840:	ldr	r3, [fp, #-16]
   1c844:	ldr	r3, [r3, #4]
   1c848:	lsl	r3, r3, #1
   1c84c:	str	r3, [fp, #-12]
   1c850:	ldr	r0, [fp, #-16]
   1c854:	bl	1c7ec <lchmod@@Base+0x3448>
   1c858:	ldr	r3, [fp, #-16]
   1c85c:	ldr	r2, [r3, #4]
   1c860:	ldr	r3, [fp, #-12]
   1c864:	cmp	r2, r3
   1c868:	movls	r3, #1
   1c86c:	movhi	r3, #0
   1c870:	uxtb	r3, r3
   1c874:	cmp	r3, #0
   1c878:	beq	1c890 <lchmod@@Base+0x34ec>
   1c87c:	ldr	r0, [fp, #-12]
   1c880:	bl	1e980 <lchmod@@Base+0x55dc>
   1c884:	mov	r3, r0
   1c888:	str	r3, [fp, #-8]
   1c88c:	b	1c8a8 <lchmod@@Base+0x3504>
   1c890:	bl	11778 <__errno_location@plt>
   1c894:	mov	r2, r0
   1c898:	mov	r3, #12
   1c89c:	str	r3, [r2]
   1c8a0:	mov	r3, #0
   1c8a4:	str	r3, [fp, #-8]
   1c8a8:	ldr	r3, [fp, #-8]
   1c8ac:	cmp	r3, #0
   1c8b0:	moveq	r3, #1
   1c8b4:	movne	r3, #0
   1c8b8:	uxtb	r3, r3
   1c8bc:	cmp	r3, #0
   1c8c0:	beq	1c8d4 <lchmod@@Base+0x3530>
   1c8c4:	ldr	r0, [fp, #-16]
   1c8c8:	bl	1c7b0 <lchmod@@Base+0x340c>
   1c8cc:	mov	r3, #0
   1c8d0:	b	1c8f0 <lchmod@@Base+0x354c>
   1c8d4:	ldr	r3, [fp, #-16]
   1c8d8:	ldr	r2, [fp, #-8]
   1c8dc:	str	r2, [r3]
   1c8e0:	ldr	r3, [fp, #-16]
   1c8e4:	ldr	r2, [fp, #-12]
   1c8e8:	str	r2, [r3, #4]
   1c8ec:	mov	r3, #1
   1c8f0:	mov	r0, r3
   1c8f4:	sub	sp, fp, #4
   1c8f8:	pop	{fp, pc}
   1c8fc:	push	{fp}		; (str fp, [sp, #-4]!)
   1c900:	add	fp, sp, #0
   1c904:	sub	sp, sp, #12
   1c908:	str	r0, [fp, #-8]
   1c90c:	ldr	r3, [fp, #-8]
   1c910:	add	r2, r3, #8
   1c914:	ldr	r3, [fp, #-8]
   1c918:	str	r2, [r3]
   1c91c:	ldr	r3, [fp, #-8]
   1c920:	mov	r2, #1024	; 0x400
   1c924:	str	r2, [r3, #4]
   1c928:	nop			; (mov r0, r0)
   1c92c:	add	sp, fp, #0
   1c930:	pop	{fp}		; (ldr fp, [sp], #4)
   1c934:	bx	lr
   1c938:	push	{fp, lr}
   1c93c:	add	fp, sp, #4
   1c940:	sub	sp, sp, #16
   1c944:	str	r0, [fp, #-16]
   1c948:	ldr	r3, [fp, #-16]
   1c94c:	ldr	r3, [r3, #4]
   1c950:	lsl	r3, r3, #1
   1c954:	str	r3, [fp, #-12]
   1c958:	ldr	r3, [fp, #-16]
   1c95c:	ldr	r2, [r3]
   1c960:	ldr	r3, [fp, #-16]
   1c964:	add	r3, r3, #8
   1c968:	cmp	r2, r3
   1c96c:	bne	1c9b4 <lchmod@@Base+0x3610>
   1c970:	ldr	r0, [fp, #-12]
   1c974:	bl	1e980 <lchmod@@Base+0x55dc>
   1c978:	mov	r3, r0
   1c97c:	str	r3, [fp, #-8]
   1c980:	ldr	r3, [fp, #-8]
   1c984:	cmp	r3, #0
   1c988:	bne	1c994 <lchmod@@Base+0x35f0>
   1c98c:	mov	r3, #0
   1c990:	b	1ca64 <lchmod@@Base+0x36c0>
   1c994:	ldr	r3, [fp, #-16]
   1c998:	add	r1, r3, #8
   1c99c:	ldr	r3, [fp, #-16]
   1c9a0:	ldr	r3, [r3, #4]
   1c9a4:	mov	r2, r3
   1c9a8:	ldr	r0, [fp, #-8]
   1c9ac:	bl	11580 <memcpy@plt>
   1c9b0:	b	1ca48 <lchmod@@Base+0x36a4>
   1c9b4:	ldr	r3, [fp, #-16]
   1c9b8:	ldr	r2, [r3, #4]
   1c9bc:	ldr	r3, [fp, #-12]
   1c9c0:	cmp	r2, r3
   1c9c4:	movls	r3, #1
   1c9c8:	movhi	r3, #0
   1c9cc:	uxtb	r3, r3
   1c9d0:	cmp	r3, #0
   1c9d4:	beq	1c9f4 <lchmod@@Base+0x3650>
   1c9d8:	ldr	r3, [fp, #-16]
   1c9dc:	ldr	r3, [r3]
   1c9e0:	ldr	r1, [fp, #-12]
   1c9e4:	mov	r0, r3
   1c9e8:	bl	1ea28 <lchmod@@Base+0x5684>
   1c9ec:	str	r0, [fp, #-8]
   1c9f0:	b	1ca0c <lchmod@@Base+0x3668>
   1c9f4:	bl	11778 <__errno_location@plt>
   1c9f8:	mov	r2, r0
   1c9fc:	mov	r3, #12
   1ca00:	str	r3, [r2]
   1ca04:	mov	r3, #0
   1ca08:	str	r3, [fp, #-8]
   1ca0c:	ldr	r3, [fp, #-8]
   1ca10:	cmp	r3, #0
   1ca14:	moveq	r3, #1
   1ca18:	movne	r3, #0
   1ca1c:	uxtb	r3, r3
   1ca20:	cmp	r3, #0
   1ca24:	beq	1ca48 <lchmod@@Base+0x36a4>
   1ca28:	ldr	r3, [fp, #-16]
   1ca2c:	ldr	r3, [r3]
   1ca30:	mov	r0, r3
   1ca34:	bl	14250 <__assert_fail@plt+0x2934>
   1ca38:	ldr	r0, [fp, #-16]
   1ca3c:	bl	1c8fc <lchmod@@Base+0x3558>
   1ca40:	mov	r3, #0
   1ca44:	b	1ca64 <lchmod@@Base+0x36c0>
   1ca48:	ldr	r3, [fp, #-16]
   1ca4c:	ldr	r2, [fp, #-8]
   1ca50:	str	r2, [r3]
   1ca54:	ldr	r3, [fp, #-16]
   1ca58:	ldr	r2, [fp, #-12]
   1ca5c:	str	r2, [r3, #4]
   1ca60:	mov	r3, #1
   1ca64:	mov	r0, r3
   1ca68:	sub	sp, fp, #4
   1ca6c:	pop	{fp, pc}
   1ca70:	push	{fp, lr}
   1ca74:	add	fp, sp, #4
   1ca78:	sub	sp, sp, #8
   1ca7c:	str	r0, [fp, #-8]
   1ca80:	str	r1, [fp, #-12]
   1ca84:	ldr	r3, [fp, #-8]
   1ca88:	cmp	r3, #0
   1ca8c:	bne	1caa8 <lchmod@@Base+0x3704>
   1ca90:	bl	11778 <__errno_location@plt>
   1ca94:	mov	r2, r0
   1ca98:	mov	r3, #95	; 0x5f
   1ca9c:	str	r3, [r2]
   1caa0:	mvn	r3, #0
   1caa4:	b	1cb0c <lchmod@@Base+0x3768>
   1caa8:	ldr	r3, [fp, #-8]
   1caac:	cmp	r3, #10
   1cab0:	bne	1cb08 <lchmod@@Base+0x3764>
   1cab4:	ldr	r3, [fp, #-12]
   1cab8:	ldr	r3, [r3]
   1cabc:	ldr	r1, [pc, #84]	; 1cb18 <lchmod@@Base+0x3774>
   1cac0:	mov	r0, r3
   1cac4:	bl	11508 <strcmp@plt>
   1cac8:	mov	r3, r0
   1cacc:	cmp	r3, #0
   1cad0:	bne	1cb08 <lchmod@@Base+0x3764>
   1cad4:	ldr	r3, [fp, #-12]
   1cad8:	ldr	r3, [r3]
   1cadc:	mov	r0, r3
   1cae0:	bl	1185c <freecon@plt>
   1cae4:	ldr	r3, [fp, #-12]
   1cae8:	mov	r2, #0
   1caec:	str	r2, [r3]
   1caf0:	bl	11778 <__errno_location@plt>
   1caf4:	mov	r2, r0
   1caf8:	mov	r3, #61	; 0x3d
   1cafc:	str	r3, [r2]
   1cb00:	mvn	r3, #0
   1cb04:	b	1cb0c <lchmod@@Base+0x3768>
   1cb08:	ldr	r3, [fp, #-8]
   1cb0c:	mov	r0, r3
   1cb10:	sub	sp, fp, #4
   1cb14:	pop	{fp, pc}
   1cb18:	andeq	r1, r2, r8, lsr r5
   1cb1c:	push	{fp, lr}
   1cb20:	add	fp, sp, #4
   1cb24:	sub	sp, sp, #16
   1cb28:	str	r0, [fp, #-16]
   1cb2c:	str	r1, [fp, #-20]	; 0xffffffec
   1cb30:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cb34:	ldr	r0, [fp, #-16]
   1cb38:	bl	11724 <getfilecon@plt>
   1cb3c:	str	r0, [fp, #-8]
   1cb40:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cb44:	ldr	r0, [fp, #-8]
   1cb48:	bl	1ca70 <lchmod@@Base+0x36cc>
   1cb4c:	mov	r3, r0
   1cb50:	mov	r0, r3
   1cb54:	sub	sp, fp, #4
   1cb58:	pop	{fp, pc}
   1cb5c:	push	{fp, lr}
   1cb60:	add	fp, sp, #4
   1cb64:	sub	sp, sp, #16
   1cb68:	str	r0, [fp, #-16]
   1cb6c:	str	r1, [fp, #-20]	; 0xffffffec
   1cb70:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cb74:	ldr	r0, [fp, #-16]
   1cb78:	bl	11694 <lgetfilecon@plt>
   1cb7c:	str	r0, [fp, #-8]
   1cb80:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cb84:	ldr	r0, [fp, #-8]
   1cb88:	bl	1ca70 <lchmod@@Base+0x36cc>
   1cb8c:	mov	r3, r0
   1cb90:	mov	r0, r3
   1cb94:	sub	sp, fp, #4
   1cb98:	pop	{fp, pc}
   1cb9c:	push	{fp, lr}
   1cba0:	add	fp, sp, #4
   1cba4:	sub	sp, sp, #16
   1cba8:	str	r0, [fp, #-16]
   1cbac:	str	r1, [fp, #-20]	; 0xffffffec
   1cbb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cbb4:	ldr	r0, [fp, #-16]
   1cbb8:	bl	115d4 <fgetfilecon@plt>
   1cbbc:	str	r0, [fp, #-8]
   1cbc0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cbc4:	ldr	r0, [fp, #-8]
   1cbc8:	bl	1ca70 <lchmod@@Base+0x36cc>
   1cbcc:	mov	r3, r0
   1cbd0:	mov	r0, r3
   1cbd4:	sub	sp, fp, #4
   1cbd8:	pop	{fp, pc}
   1cbdc:	push	{fp, lr}
   1cbe0:	add	fp, sp, #4
   1cbe4:	sub	sp, sp, #16
   1cbe8:	str	r0, [fp, #-16]
   1cbec:	ldr	r3, [fp, #-16]
   1cbf0:	cmp	r3, #0
   1cbf4:	blt	1cc40 <lchmod@@Base+0x389c>
   1cbf8:	ldr	r3, [fp, #-16]
   1cbfc:	cmp	r3, #2
   1cc00:	bgt	1cc40 <lchmod@@Base+0x389c>
   1cc04:	ldr	r0, [fp, #-16]
   1cc08:	bl	1fc34 <lchmod@@Base+0x6890>
   1cc0c:	str	r0, [fp, #-8]
   1cc10:	bl	11778 <__errno_location@plt>
   1cc14:	mov	r3, r0
   1cc18:	ldr	r3, [r3]
   1cc1c:	str	r3, [fp, #-12]
   1cc20:	ldr	r0, [fp, #-16]
   1cc24:	bl	118d4 <close@plt>
   1cc28:	bl	11778 <__errno_location@plt>
   1cc2c:	mov	r2, r0
   1cc30:	ldr	r3, [fp, #-12]
   1cc34:	str	r3, [r2]
   1cc38:	ldr	r3, [fp, #-8]
   1cc3c:	str	r3, [fp, #-16]
   1cc40:	ldr	r3, [fp, #-16]
   1cc44:	mov	r0, r3
   1cc48:	sub	sp, fp, #4
   1cc4c:	pop	{fp, pc}
   1cc50:	push	{r4, r5, r6, r7, fp, lr}
   1cc54:	add	fp, sp, #20
   1cc58:	sub	sp, sp, #48	; 0x30
   1cc5c:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc60:	str	r1, [fp, #-28]	; 0xffffffe4
   1cc64:	str	r2, [fp, #-32]	; 0xffffffe0
   1cc68:	str	r3, [fp, #-36]	; 0xffffffdc
   1cc6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cc70:	cmp	r3, #0
   1cc74:	beq	1cc98 <lchmod@@Base+0x38f4>
   1cc78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cc7c:	str	r3, [sp]
   1cc80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cc84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1cc88:	ldr	r1, [pc, #1260]	; 1d17c <lchmod@@Base+0x3dd8>
   1cc8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cc90:	bl	1176c <fprintf@plt>
   1cc94:	b	1ccac <lchmod@@Base+0x3908>
   1cc98:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cc9c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1cca0:	ldr	r1, [pc, #1240]	; 1d180 <lchmod@@Base+0x3ddc>
   1cca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cca8:	bl	1176c <fprintf@plt>
   1ccac:	ldr	r0, [pc, #1232]	; 1d184 <lchmod@@Base+0x3de0>
   1ccb0:	bl	11718 <gettext@plt>
   1ccb4:	mov	r2, r0
   1ccb8:	ldr	r3, [pc, #1224]	; 1d188 <lchmod@@Base+0x3de4>
   1ccbc:	ldr	r1, [pc, #1224]	; 1d18c <lchmod@@Base+0x3de8>
   1ccc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ccc4:	bl	1176c <fprintf@plt>
   1ccc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1cccc:	mov	r0, #10
   1ccd0:	bl	115b0 <fputc_unlocked@plt>
   1ccd4:	ldr	r0, [pc, #1204]	; 1d190 <lchmod@@Base+0x3dec>
   1ccd8:	bl	11718 <gettext@plt>
   1ccdc:	mov	r3, r0
   1cce0:	ldr	r2, [pc, #1196]	; 1d194 <lchmod@@Base+0x3df0>
   1cce4:	mov	r1, r3
   1cce8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ccec:	bl	1176c <fprintf@plt>
   1ccf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ccf4:	mov	r0, #10
   1ccf8:	bl	115b0 <fputc_unlocked@plt>
   1ccfc:	ldr	r3, [fp, #8]
   1cd00:	cmp	r3, #9
   1cd04:	ldrls	pc, [pc, r3, lsl #2]
   1cd08:	b	1d0c4 <lchmod@@Base+0x3d20>
   1cd0c:	andeq	sp, r1, ip, ror #2
   1cd10:	andeq	ip, r1, r4, lsr sp
   1cd14:	andeq	ip, r1, r8, asr sp
   1cd18:	andeq	ip, r1, r4, lsl #27
   1cd1c:	andeq	ip, r1, r4, asr #27
   1cd20:	andeq	ip, r1, ip, lsl lr
   1cd24:	andeq	ip, r1, r4, lsl #29
   1cd28:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1cd2c:	andeq	ip, r1, r4, lsl #31
   1cd30:	andeq	sp, r1, ip, lsl r0
   1cd34:	ldr	r0, [pc, #1116]	; 1d198 <lchmod@@Base+0x3df4>
   1cd38:	bl	11718 <gettext@plt>
   1cd3c:	mov	r1, r0
   1cd40:	ldr	r3, [fp, #4]
   1cd44:	ldr	r3, [r3]
   1cd48:	mov	r2, r3
   1cd4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cd50:	bl	1176c <fprintf@plt>
   1cd54:	b	1d170 <lchmod@@Base+0x3dcc>
   1cd58:	ldr	r0, [pc, #1084]	; 1d19c <lchmod@@Base+0x3df8>
   1cd5c:	bl	11718 <gettext@plt>
   1cd60:	mov	r1, r0
   1cd64:	ldr	r3, [fp, #4]
   1cd68:	ldr	r2, [r3]
   1cd6c:	ldr	r3, [fp, #4]
   1cd70:	add	r3, r3, #4
   1cd74:	ldr	r3, [r3]
   1cd78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cd7c:	bl	1176c <fprintf@plt>
   1cd80:	b	1d170 <lchmod@@Base+0x3dcc>
   1cd84:	ldr	r0, [pc, #1044]	; 1d1a0 <lchmod@@Base+0x3dfc>
   1cd88:	bl	11718 <gettext@plt>
   1cd8c:	ldr	r3, [fp, #4]
   1cd90:	ldr	r2, [r3]
   1cd94:	ldr	r3, [fp, #4]
   1cd98:	add	r3, r3, #4
   1cd9c:	ldr	r1, [r3]
   1cda0:	ldr	r3, [fp, #4]
   1cda4:	add	r3, r3, #8
   1cda8:	ldr	r3, [r3]
   1cdac:	str	r3, [sp]
   1cdb0:	mov	r3, r1
   1cdb4:	mov	r1, r0
   1cdb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cdbc:	bl	1176c <fprintf@plt>
   1cdc0:	b	1d170 <lchmod@@Base+0x3dcc>
   1cdc4:	ldr	r0, [pc, #984]	; 1d1a4 <lchmod@@Base+0x3e00>
   1cdc8:	bl	11718 <gettext@plt>
   1cdcc:	mov	ip, r0
   1cdd0:	ldr	r3, [fp, #4]
   1cdd4:	ldr	r1, [r3]
   1cdd8:	ldr	r3, [fp, #4]
   1cddc:	add	r3, r3, #4
   1cde0:	ldr	r0, [r3]
   1cde4:	ldr	r3, [fp, #4]
   1cde8:	add	r3, r3, #8
   1cdec:	ldr	r3, [r3]
   1cdf0:	ldr	r2, [fp, #4]
   1cdf4:	add	r2, r2, #12
   1cdf8:	ldr	r2, [r2]
   1cdfc:	str	r2, [sp, #4]
   1ce00:	str	r3, [sp]
   1ce04:	mov	r3, r0
   1ce08:	mov	r2, r1
   1ce0c:	mov	r1, ip
   1ce10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ce14:	bl	1176c <fprintf@plt>
   1ce18:	b	1d170 <lchmod@@Base+0x3dcc>
   1ce1c:	ldr	r0, [pc, #900]	; 1d1a8 <lchmod@@Base+0x3e04>
   1ce20:	bl	11718 <gettext@plt>
   1ce24:	mov	lr, r0
   1ce28:	ldr	r3, [fp, #4]
   1ce2c:	ldr	r0, [r3]
   1ce30:	ldr	r3, [fp, #4]
   1ce34:	add	r3, r3, #4
   1ce38:	ldr	ip, [r3]
   1ce3c:	ldr	r3, [fp, #4]
   1ce40:	add	r3, r3, #8
   1ce44:	ldr	r3, [r3]
   1ce48:	ldr	r2, [fp, #4]
   1ce4c:	add	r2, r2, #12
   1ce50:	ldr	r2, [r2]
   1ce54:	ldr	r1, [fp, #4]
   1ce58:	add	r1, r1, #16
   1ce5c:	ldr	r1, [r1]
   1ce60:	str	r1, [sp, #8]
   1ce64:	str	r2, [sp, #4]
   1ce68:	str	r3, [sp]
   1ce6c:	mov	r3, ip
   1ce70:	mov	r2, r0
   1ce74:	mov	r1, lr
   1ce78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ce7c:	bl	1176c <fprintf@plt>
   1ce80:	b	1d170 <lchmod@@Base+0x3dcc>
   1ce84:	ldr	r0, [pc, #800]	; 1d1ac <lchmod@@Base+0x3e08>
   1ce88:	bl	11718 <gettext@plt>
   1ce8c:	mov	r4, r0
   1ce90:	ldr	r3, [fp, #4]
   1ce94:	ldr	ip, [r3]
   1ce98:	ldr	r3, [fp, #4]
   1ce9c:	add	r3, r3, #4
   1cea0:	ldr	lr, [r3]
   1cea4:	ldr	r3, [fp, #4]
   1cea8:	add	r3, r3, #8
   1ceac:	ldr	r3, [r3]
   1ceb0:	ldr	r2, [fp, #4]
   1ceb4:	add	r2, r2, #12
   1ceb8:	ldr	r2, [r2]
   1cebc:	ldr	r1, [fp, #4]
   1cec0:	add	r1, r1, #16
   1cec4:	ldr	r1, [r1]
   1cec8:	ldr	r0, [fp, #4]
   1cecc:	add	r0, r0, #20
   1ced0:	ldr	r0, [r0]
   1ced4:	str	r0, [sp, #12]
   1ced8:	str	r1, [sp, #8]
   1cedc:	str	r2, [sp, #4]
   1cee0:	str	r3, [sp]
   1cee4:	mov	r3, lr
   1cee8:	mov	r2, ip
   1ceec:	mov	r1, r4
   1cef0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cef4:	bl	1176c <fprintf@plt>
   1cef8:	b	1d170 <lchmod@@Base+0x3dcc>
   1cefc:	ldr	r0, [pc, #684]	; 1d1b0 <lchmod@@Base+0x3e0c>
   1cf00:	bl	11718 <gettext@plt>
   1cf04:	mov	r5, r0
   1cf08:	ldr	r3, [fp, #4]
   1cf0c:	ldr	lr, [r3]
   1cf10:	ldr	r3, [fp, #4]
   1cf14:	add	r3, r3, #4
   1cf18:	ldr	r4, [r3]
   1cf1c:	ldr	r3, [fp, #4]
   1cf20:	add	r3, r3, #8
   1cf24:	ldr	r3, [r3]
   1cf28:	ldr	r2, [fp, #4]
   1cf2c:	add	r2, r2, #12
   1cf30:	ldr	r2, [r2]
   1cf34:	ldr	r1, [fp, #4]
   1cf38:	add	r1, r1, #16
   1cf3c:	ldr	r1, [r1]
   1cf40:	ldr	r0, [fp, #4]
   1cf44:	add	r0, r0, #20
   1cf48:	ldr	r0, [r0]
   1cf4c:	ldr	ip, [fp, #4]
   1cf50:	add	ip, ip, #24
   1cf54:	ldr	ip, [ip]
   1cf58:	str	ip, [sp, #16]
   1cf5c:	str	r0, [sp, #12]
   1cf60:	str	r1, [sp, #8]
   1cf64:	str	r2, [sp, #4]
   1cf68:	str	r3, [sp]
   1cf6c:	mov	r3, r4
   1cf70:	mov	r2, lr
   1cf74:	mov	r1, r5
   1cf78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cf7c:	bl	1176c <fprintf@plt>
   1cf80:	b	1d170 <lchmod@@Base+0x3dcc>
   1cf84:	ldr	r0, [pc, #552]	; 1d1b4 <lchmod@@Base+0x3e10>
   1cf88:	bl	11718 <gettext@plt>
   1cf8c:	mov	r6, r0
   1cf90:	ldr	r3, [fp, #4]
   1cf94:	ldr	r4, [r3]
   1cf98:	ldr	r3, [fp, #4]
   1cf9c:	add	r3, r3, #4
   1cfa0:	ldr	r5, [r3]
   1cfa4:	ldr	r3, [fp, #4]
   1cfa8:	add	r3, r3, #8
   1cfac:	ldr	r3, [r3]
   1cfb0:	ldr	r2, [fp, #4]
   1cfb4:	add	r2, r2, #12
   1cfb8:	ldr	r2, [r2]
   1cfbc:	ldr	r1, [fp, #4]
   1cfc0:	add	r1, r1, #16
   1cfc4:	ldr	r1, [r1]
   1cfc8:	ldr	r0, [fp, #4]
   1cfcc:	add	r0, r0, #20
   1cfd0:	ldr	r0, [r0]
   1cfd4:	ldr	ip, [fp, #4]
   1cfd8:	add	ip, ip, #24
   1cfdc:	ldr	ip, [ip]
   1cfe0:	ldr	lr, [fp, #4]
   1cfe4:	add	lr, lr, #28
   1cfe8:	ldr	lr, [lr]
   1cfec:	str	lr, [sp, #20]
   1cff0:	str	ip, [sp, #16]
   1cff4:	str	r0, [sp, #12]
   1cff8:	str	r1, [sp, #8]
   1cffc:	str	r2, [sp, #4]
   1d000:	str	r3, [sp]
   1d004:	mov	r3, r5
   1d008:	mov	r2, r4
   1d00c:	mov	r1, r6
   1d010:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d014:	bl	1176c <fprintf@plt>
   1d018:	b	1d170 <lchmod@@Base+0x3dcc>
   1d01c:	ldr	r0, [pc, #404]	; 1d1b8 <lchmod@@Base+0x3e14>
   1d020:	bl	11718 <gettext@plt>
   1d024:	mov	r7, r0
   1d028:	ldr	r3, [fp, #4]
   1d02c:	ldr	r5, [r3]
   1d030:	ldr	r3, [fp, #4]
   1d034:	add	r3, r3, #4
   1d038:	ldr	r6, [r3]
   1d03c:	ldr	r3, [fp, #4]
   1d040:	add	r3, r3, #8
   1d044:	ldr	r3, [r3]
   1d048:	ldr	r2, [fp, #4]
   1d04c:	add	r2, r2, #12
   1d050:	ldr	r2, [r2]
   1d054:	ldr	r1, [fp, #4]
   1d058:	add	r1, r1, #16
   1d05c:	ldr	r1, [r1]
   1d060:	ldr	r0, [fp, #4]
   1d064:	add	r0, r0, #20
   1d068:	ldr	r0, [r0]
   1d06c:	ldr	ip, [fp, #4]
   1d070:	add	ip, ip, #24
   1d074:	ldr	ip, [ip]
   1d078:	ldr	lr, [fp, #4]
   1d07c:	add	lr, lr, #28
   1d080:	ldr	lr, [lr]
   1d084:	ldr	r4, [fp, #4]
   1d088:	add	r4, r4, #32
   1d08c:	ldr	r4, [r4]
   1d090:	str	r4, [sp, #24]
   1d094:	str	lr, [sp, #20]
   1d098:	str	ip, [sp, #16]
   1d09c:	str	r0, [sp, #12]
   1d0a0:	str	r1, [sp, #8]
   1d0a4:	str	r2, [sp, #4]
   1d0a8:	str	r3, [sp]
   1d0ac:	mov	r3, r6
   1d0b0:	mov	r2, r5
   1d0b4:	mov	r1, r7
   1d0b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d0bc:	bl	1176c <fprintf@plt>
   1d0c0:	b	1d170 <lchmod@@Base+0x3dcc>
   1d0c4:	ldr	r0, [pc, #240]	; 1d1bc <lchmod@@Base+0x3e18>
   1d0c8:	bl	11718 <gettext@plt>
   1d0cc:	mov	r7, r0
   1d0d0:	ldr	r3, [fp, #4]
   1d0d4:	ldr	r5, [r3]
   1d0d8:	ldr	r3, [fp, #4]
   1d0dc:	add	r3, r3, #4
   1d0e0:	ldr	r6, [r3]
   1d0e4:	ldr	r3, [fp, #4]
   1d0e8:	add	r3, r3, #8
   1d0ec:	ldr	r3, [r3]
   1d0f0:	ldr	r2, [fp, #4]
   1d0f4:	add	r2, r2, #12
   1d0f8:	ldr	r2, [r2]
   1d0fc:	ldr	r1, [fp, #4]
   1d100:	add	r1, r1, #16
   1d104:	ldr	r1, [r1]
   1d108:	ldr	r0, [fp, #4]
   1d10c:	add	r0, r0, #20
   1d110:	ldr	r0, [r0]
   1d114:	ldr	ip, [fp, #4]
   1d118:	add	ip, ip, #24
   1d11c:	ldr	ip, [ip]
   1d120:	ldr	lr, [fp, #4]
   1d124:	add	lr, lr, #28
   1d128:	ldr	lr, [lr]
   1d12c:	ldr	r4, [fp, #4]
   1d130:	add	r4, r4, #32
   1d134:	ldr	r4, [r4]
   1d138:	str	r4, [sp, #24]
   1d13c:	str	lr, [sp, #20]
   1d140:	str	ip, [sp, #16]
   1d144:	str	r0, [sp, #12]
   1d148:	str	r1, [sp, #8]
   1d14c:	str	r2, [sp, #4]
   1d150:	str	r3, [sp]
   1d154:	mov	r3, r6
   1d158:	mov	r2, r5
   1d15c:	mov	r1, r7
   1d160:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d164:	bl	1176c <fprintf@plt>
   1d168:	b	1d170 <lchmod@@Base+0x3dcc>
   1d16c:	nop			; (mov r0, r0)
   1d170:	nop			; (mov r0, r0)
   1d174:	sub	sp, fp, #20
   1d178:	pop	{r4, r5, r6, r7, fp, pc}
   1d17c:	andeq	r1, r2, r4, asr #10
   1d180:	andeq	r1, r2, r0, asr r5
   1d184:	andeq	r1, r2, r8, asr r5
   1d188:	andeq	r0, r0, r6, ror #15
   1d18c:	andeq	r1, r2, r8, ror #16
   1d190:	andeq	r1, r2, ip, asr r5
   1d194:	andeq	r1, r2, r8, lsl #12
   1d198:	andeq	r1, r2, ip, lsr #12
   1d19c:	andeq	r1, r2, ip, lsr r6
   1d1a0:	andeq	r1, r2, r4, asr r6
   1d1a4:	andeq	r1, r2, r0, ror r6
   1d1a8:	muleq	r2, r0, r6
   1d1ac:			; <UNDEFINED> instruction: 0x000216b4
   1d1b0:	ldrdeq	r1, [r2], -ip
   1d1b4:	andeq	r1, r2, r8, lsl #14
   1d1b8:	andeq	r1, r2, r8, lsr r7
   1d1bc:	andeq	r1, r2, ip, ror #14
   1d1c0:	push	{fp, lr}
   1d1c4:	add	fp, sp, #4
   1d1c8:	sub	sp, sp, #32
   1d1cc:	str	r0, [fp, #-16]
   1d1d0:	str	r1, [fp, #-20]	; 0xffffffec
   1d1d4:	str	r2, [fp, #-24]	; 0xffffffe8
   1d1d8:	str	r3, [fp, #-28]	; 0xffffffe4
   1d1dc:	mov	r3, #0
   1d1e0:	str	r3, [fp, #-8]
   1d1e4:	b	1d1f4 <lchmod@@Base+0x3e50>
   1d1e8:	ldr	r3, [fp, #-8]
   1d1ec:	add	r3, r3, #1
   1d1f0:	str	r3, [fp, #-8]
   1d1f4:	ldr	r3, [fp, #-8]
   1d1f8:	lsl	r3, r3, #2
   1d1fc:	ldr	r2, [fp, #4]
   1d200:	add	r3, r2, r3
   1d204:	ldr	r3, [r3]
   1d208:	cmp	r3, #0
   1d20c:	bne	1d1e8 <lchmod@@Base+0x3e44>
   1d210:	ldr	r3, [fp, #-8]
   1d214:	str	r3, [sp, #4]
   1d218:	ldr	r3, [fp, #4]
   1d21c:	str	r3, [sp]
   1d220:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d224:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d228:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d22c:	ldr	r0, [fp, #-16]
   1d230:	bl	1cc50 <lchmod@@Base+0x38ac>
   1d234:	nop			; (mov r0, r0)
   1d238:	sub	sp, fp, #4
   1d23c:	pop	{fp, pc}
   1d240:	push	{fp, lr}
   1d244:	add	fp, sp, #4
   1d248:	sub	sp, sp, #72	; 0x48
   1d24c:	str	r0, [fp, #-56]	; 0xffffffc8
   1d250:	str	r1, [fp, #-60]	; 0xffffffc4
   1d254:	str	r2, [fp, #-64]	; 0xffffffc0
   1d258:	str	r3, [fp, #-68]	; 0xffffffbc
   1d25c:	mov	r3, #0
   1d260:	str	r3, [fp, #-8]
   1d264:	b	1d274 <lchmod@@Base+0x3ed0>
   1d268:	ldr	r3, [fp, #-8]
   1d26c:	add	r3, r3, #1
   1d270:	str	r3, [fp, #-8]
   1d274:	ldr	r3, [fp, #-8]
   1d278:	cmp	r3, #9
   1d27c:	bhi	1d2c0 <lchmod@@Base+0x3f1c>
   1d280:	ldr	r3, [fp, #4]
   1d284:	add	r2, r3, #4
   1d288:	str	r2, [fp, #4]
   1d28c:	ldr	r2, [r3]
   1d290:	ldr	r3, [fp, #-8]
   1d294:	lsl	r3, r3, #2
   1d298:	sub	r1, fp, #4
   1d29c:	add	r3, r1, r3
   1d2a0:	str	r2, [r3, #-44]	; 0xffffffd4
   1d2a4:	ldr	r3, [fp, #-8]
   1d2a8:	lsl	r3, r3, #2
   1d2ac:	sub	r2, fp, #4
   1d2b0:	add	r3, r2, r3
   1d2b4:	ldr	r3, [r3, #-44]	; 0xffffffd4
   1d2b8:	cmp	r3, #0
   1d2bc:	bne	1d268 <lchmod@@Base+0x3ec4>
   1d2c0:	ldr	r3, [fp, #-8]
   1d2c4:	str	r3, [sp, #4]
   1d2c8:	sub	r3, fp, #48	; 0x30
   1d2cc:	str	r3, [sp]
   1d2d0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1d2d4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1d2d8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1d2dc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d2e0:	bl	1cc50 <lchmod@@Base+0x38ac>
   1d2e4:	nop			; (mov r0, r0)
   1d2e8:	sub	sp, fp, #4
   1d2ec:	pop	{fp, pc}
   1d2f0:	push	{r3}		; (str r3, [sp, #-4]!)
   1d2f4:	push	{fp, lr}
   1d2f8:	add	fp, sp, #4
   1d2fc:	sub	sp, sp, #36	; 0x24
   1d300:	str	r0, [fp, #-20]	; 0xffffffec
   1d304:	str	r1, [fp, #-24]	; 0xffffffe8
   1d308:	str	r2, [fp, #-28]	; 0xffffffe4
   1d30c:	add	r3, fp, #8
   1d310:	str	r3, [fp, #-12]
   1d314:	ldr	r3, [fp, #-12]
   1d318:	str	r3, [sp]
   1d31c:	ldr	r3, [fp, #4]
   1d320:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d324:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d328:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d32c:	bl	1d240 <lchmod@@Base+0x3e9c>
   1d330:	nop			; (mov r0, r0)
   1d334:	sub	sp, fp, #4
   1d338:	pop	{fp, lr}
   1d33c:	add	sp, sp, #4
   1d340:	bx	lr
   1d344:	push	{fp, lr}
   1d348:	add	fp, sp, #4
   1d34c:	ldr	r3, [pc, #96]	; 1d3b4 <lchmod@@Base+0x4010>
   1d350:	ldr	r3, [r3]
   1d354:	mov	r1, r3
   1d358:	mov	r0, #10
   1d35c:	bl	115b0 <fputc_unlocked@plt>
   1d360:	ldr	r0, [pc, #80]	; 1d3b8 <lchmod@@Base+0x4014>
   1d364:	bl	11718 <gettext@plt>
   1d368:	mov	r3, r0
   1d36c:	ldr	r1, [pc, #72]	; 1d3bc <lchmod@@Base+0x4018>
   1d370:	mov	r0, r3
   1d374:	bl	11520 <printf@plt>
   1d378:	ldr	r0, [pc, #64]	; 1d3c0 <lchmod@@Base+0x401c>
   1d37c:	bl	11718 <gettext@plt>
   1d380:	mov	r3, r0
   1d384:	ldr	r2, [pc, #56]	; 1d3c4 <lchmod@@Base+0x4020>
   1d388:	ldr	r1, [pc, #56]	; 1d3c8 <lchmod@@Base+0x4024>
   1d38c:	mov	r0, r3
   1d390:	bl	11520 <printf@plt>
   1d394:	ldr	r0, [pc, #48]	; 1d3cc <lchmod@@Base+0x4028>
   1d398:	bl	11718 <gettext@plt>
   1d39c:	mov	r3, r0
   1d3a0:	ldr	r1, [pc, #40]	; 1d3d0 <lchmod@@Base+0x402c>
   1d3a4:	mov	r0, r3
   1d3a8:	bl	11520 <printf@plt>
   1d3ac:	nop			; (mov r0, r0)
   1d3b0:	pop	{fp, pc}
   1d3b4:	andeq	r2, r3, ip, ror #3
   1d3b8:	andeq	r1, r2, r8, lsr #15
   1d3bc:			; <UNDEFINED> instruction: 0x000217bc
   1d3c0:	ldrdeq	r1, [r2], -r4
   1d3c4:	andeq	r1, r2, r8, ror #15
   1d3c8:	andeq	r1, r2, r0, lsl r8
   1d3cc:	andeq	r1, r2, r0, lsr #16
   1d3d0:	andeq	r1, r2, r8, asr #16
   1d3d4:	push	{fp, lr}
   1d3d8:	add	fp, sp, #4
   1d3dc:	sub	sp, sp, #16
   1d3e0:	str	r0, [fp, #-8]
   1d3e4:	str	r1, [fp, #-12]
   1d3e8:	str	r2, [fp, #-16]
   1d3ec:	ldr	r2, [fp, #-16]
   1d3f0:	ldr	r1, [fp, #-12]
   1d3f4:	ldr	r0, [fp, #-8]
   1d3f8:	bl	1d564 <lchmod@@Base+0x41c0>
   1d3fc:	mov	r3, r0
   1d400:	mov	r0, r3
   1d404:	sub	sp, fp, #4
   1d408:	pop	{fp, pc}
   1d40c:	push	{fp, lr}
   1d410:	add	fp, sp, #4
   1d414:	sub	sp, sp, #8
   1d418:	str	r0, [fp, #-8]
   1d41c:	ldr	r3, [fp, #-8]
   1d420:	cmp	r3, #0
   1d424:	bne	1d42c <lchmod@@Base+0x4088>
   1d428:	bl	1df58 <lchmod@@Base+0x4bb4>
   1d42c:	ldr	r3, [fp, #-8]
   1d430:	mov	r0, r3
   1d434:	sub	sp, fp, #4
   1d438:	pop	{fp, pc}
   1d43c:	push	{fp, lr}
   1d440:	add	fp, sp, #4
   1d444:	sub	sp, sp, #8
   1d448:	str	r0, [fp, #-8]
   1d44c:	ldr	r0, [fp, #-8]
   1d450:	bl	1e980 <lchmod@@Base+0x55dc>
   1d454:	mov	r3, r0
   1d458:	mov	r0, r3
   1d45c:	bl	1d40c <lchmod@@Base+0x4068>
   1d460:	mov	r3, r0
   1d464:	mov	r0, r3
   1d468:	sub	sp, fp, #4
   1d46c:	pop	{fp, pc}
   1d470:	push	{fp, lr}
   1d474:	add	fp, sp, #4
   1d478:	sub	sp, sp, #8
   1d47c:	str	r0, [fp, #-8]
   1d480:	ldr	r0, [fp, #-8]
   1d484:	bl	1f964 <lchmod@@Base+0x65c0>
   1d488:	mov	r3, r0
   1d48c:	mov	r0, r3
   1d490:	bl	1d40c <lchmod@@Base+0x4068>
   1d494:	mov	r3, r0
   1d498:	mov	r0, r3
   1d49c:	sub	sp, fp, #4
   1d4a0:	pop	{fp, pc}
   1d4a4:	push	{fp, lr}
   1d4a8:	add	fp, sp, #4
   1d4ac:	sub	sp, sp, #8
   1d4b0:	str	r0, [fp, #-8]
   1d4b4:	ldr	r0, [fp, #-8]
   1d4b8:	bl	1d43c <lchmod@@Base+0x4098>
   1d4bc:	mov	r3, r0
   1d4c0:	mov	r0, r3
   1d4c4:	sub	sp, fp, #4
   1d4c8:	pop	{fp, pc}
   1d4cc:	push	{fp, lr}
   1d4d0:	add	fp, sp, #4
   1d4d4:	sub	sp, sp, #16
   1d4d8:	str	r0, [fp, #-16]
   1d4dc:	str	r1, [fp, #-20]	; 0xffffffec
   1d4e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d4e4:	ldr	r0, [fp, #-16]
   1d4e8:	bl	1ea28 <lchmod@@Base+0x5684>
   1d4ec:	str	r0, [fp, #-8]
   1d4f0:	ldr	r3, [fp, #-8]
   1d4f4:	cmp	r3, #0
   1d4f8:	bne	1d518 <lchmod@@Base+0x4174>
   1d4fc:	ldr	r3, [fp, #-16]
   1d500:	cmp	r3, #0
   1d504:	beq	1d514 <lchmod@@Base+0x4170>
   1d508:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d50c:	cmp	r3, #0
   1d510:	beq	1d518 <lchmod@@Base+0x4174>
   1d514:	bl	1df58 <lchmod@@Base+0x4bb4>
   1d518:	ldr	r3, [fp, #-8]
   1d51c:	mov	r0, r3
   1d520:	sub	sp, fp, #4
   1d524:	pop	{fp, pc}
   1d528:	push	{fp, lr}
   1d52c:	add	fp, sp, #4
   1d530:	sub	sp, sp, #8
   1d534:	str	r0, [fp, #-8]
   1d538:	str	r1, [fp, #-12]
   1d53c:	ldr	r1, [fp, #-12]
   1d540:	ldr	r0, [fp, #-8]
   1d544:	bl	1f990 <lchmod@@Base+0x65ec>
   1d548:	mov	r3, r0
   1d54c:	mov	r0, r3
   1d550:	bl	1d40c <lchmod@@Base+0x4068>
   1d554:	mov	r3, r0
   1d558:	mov	r0, r3
   1d55c:	sub	sp, fp, #4
   1d560:	pop	{fp, pc}
   1d564:	push	{fp, lr}
   1d568:	add	fp, sp, #4
   1d56c:	sub	sp, sp, #24
   1d570:	str	r0, [fp, #-16]
   1d574:	str	r1, [fp, #-20]	; 0xffffffec
   1d578:	str	r2, [fp, #-24]	; 0xffffffe8
   1d57c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d580:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d584:	ldr	r0, [fp, #-16]
   1d588:	bl	1fb84 <lchmod@@Base+0x67e0>
   1d58c:	str	r0, [fp, #-8]
   1d590:	ldr	r3, [fp, #-8]
   1d594:	cmp	r3, #0
   1d598:	bne	1d5c4 <lchmod@@Base+0x4220>
   1d59c:	ldr	r3, [fp, #-16]
   1d5a0:	cmp	r3, #0
   1d5a4:	beq	1d5c0 <lchmod@@Base+0x421c>
   1d5a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d5ac:	cmp	r3, #0
   1d5b0:	beq	1d5c4 <lchmod@@Base+0x4220>
   1d5b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d5b8:	cmp	r3, #0
   1d5bc:	beq	1d5c4 <lchmod@@Base+0x4220>
   1d5c0:	bl	1df58 <lchmod@@Base+0x4bb4>
   1d5c4:	ldr	r3, [fp, #-8]
   1d5c8:	mov	r0, r3
   1d5cc:	sub	sp, fp, #4
   1d5d0:	pop	{fp, pc}
   1d5d4:	push	{fp, lr}
   1d5d8:	add	fp, sp, #4
   1d5dc:	sub	sp, sp, #16
   1d5e0:	str	r0, [fp, #-8]
   1d5e4:	str	r1, [fp, #-12]
   1d5e8:	str	r2, [fp, #-16]
   1d5ec:	ldr	r2, [fp, #-16]
   1d5f0:	ldr	r1, [fp, #-12]
   1d5f4:	ldr	r0, [fp, #-8]
   1d5f8:	bl	1fa18 <lchmod@@Base+0x6674>
   1d5fc:	mov	r3, r0
   1d600:	mov	r0, r3
   1d604:	bl	1d40c <lchmod@@Base+0x4068>
   1d608:	mov	r3, r0
   1d60c:	mov	r0, r3
   1d610:	sub	sp, fp, #4
   1d614:	pop	{fp, pc}
   1d618:	push	{fp, lr}
   1d61c:	add	fp, sp, #4
   1d620:	sub	sp, sp, #8
   1d624:	str	r0, [fp, #-8]
   1d628:	str	r1, [fp, #-12]
   1d62c:	ldr	r2, [fp, #-12]
   1d630:	ldr	r1, [fp, #-8]
   1d634:	mov	r0, #0
   1d638:	bl	1d564 <lchmod@@Base+0x41c0>
   1d63c:	mov	r3, r0
   1d640:	mov	r0, r3
   1d644:	sub	sp, fp, #4
   1d648:	pop	{fp, pc}
   1d64c:	push	{fp, lr}
   1d650:	add	fp, sp, #4
   1d654:	sub	sp, sp, #8
   1d658:	str	r0, [fp, #-8]
   1d65c:	str	r1, [fp, #-12]
   1d660:	ldr	r2, [fp, #-12]
   1d664:	ldr	r1, [fp, #-8]
   1d668:	mov	r0, #0
   1d66c:	bl	1d5d4 <lchmod@@Base+0x4230>
   1d670:	mov	r3, r0
   1d674:	mov	r0, r3
   1d678:	sub	sp, fp, #4
   1d67c:	pop	{fp, pc}
   1d680:	push	{fp, lr}
   1d684:	add	fp, sp, #4
   1d688:	sub	sp, sp, #8
   1d68c:	str	r0, [fp, #-8]
   1d690:	str	r1, [fp, #-12]
   1d694:	mov	r2, #1
   1d698:	ldr	r1, [fp, #-12]
   1d69c:	ldr	r0, [fp, #-8]
   1d6a0:	bl	1d6b4 <lchmod@@Base+0x4310>
   1d6a4:	mov	r3, r0
   1d6a8:	mov	r0, r3
   1d6ac:	sub	sp, fp, #4
   1d6b0:	pop	{fp, pc}
   1d6b4:	push	{fp, lr}
   1d6b8:	add	fp, sp, #4
   1d6bc:	sub	sp, sp, #24
   1d6c0:	str	r0, [fp, #-16]
   1d6c4:	str	r1, [fp, #-20]	; 0xffffffec
   1d6c8:	str	r2, [fp, #-24]	; 0xffffffe8
   1d6cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d6d0:	ldr	r3, [r3]
   1d6d4:	str	r3, [fp, #-8]
   1d6d8:	ldr	r3, [fp, #-16]
   1d6dc:	cmp	r3, #0
   1d6e0:	bne	1d72c <lchmod@@Base+0x4388>
   1d6e4:	ldr	r3, [fp, #-8]
   1d6e8:	cmp	r3, #0
   1d6ec:	bne	1d790 <lchmod@@Base+0x43ec>
   1d6f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d6f4:	mov	r0, #64	; 0x40
   1d6f8:	bl	2035c <lchmod@@Base+0x6fb8>
   1d6fc:	mov	r3, r0
   1d700:	str	r3, [fp, #-8]
   1d704:	ldr	r3, [fp, #-8]
   1d708:	cmp	r3, #0
   1d70c:	moveq	r3, #1
   1d710:	movne	r3, #0
   1d714:	uxtb	r3, r3
   1d718:	mov	r2, r3
   1d71c:	ldr	r3, [fp, #-8]
   1d720:	add	r3, r2, r3
   1d724:	str	r3, [fp, #-8]
   1d728:	b	1d790 <lchmod@@Base+0x43ec>
   1d72c:	ldr	r3, [fp, #-8]
   1d730:	lsr	r3, r3, #1
   1d734:	add	r3, r3, #1
   1d738:	mvn	r2, r3
   1d73c:	ldr	r3, [fp, #-8]
   1d740:	cmp	r2, r3
   1d744:	bcs	1d768 <lchmod@@Base+0x43c4>
   1d748:	ldr	r3, [fp, #-8]
   1d74c:	lsr	r2, r3, #1
   1d750:	ldr	r3, [fp, #-8]
   1d754:	add	r3, r2, r3
   1d758:	add	r3, r3, #1
   1d75c:	str	r3, [fp, #-8]
   1d760:	mov	r3, #1
   1d764:	b	1d784 <lchmod@@Base+0x43e0>
   1d768:	ldr	r3, [fp, #-8]
   1d76c:	lsr	r2, r3, #1
   1d770:	ldr	r3, [fp, #-8]
   1d774:	add	r3, r2, r3
   1d778:	add	r3, r3, #1
   1d77c:	str	r3, [fp, #-8]
   1d780:	mov	r3, #0
   1d784:	cmp	r3, #0
   1d788:	beq	1d790 <lchmod@@Base+0x43ec>
   1d78c:	bl	1df58 <lchmod@@Base+0x4bb4>
   1d790:	ldr	r3, [fp, #-8]
   1d794:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d798:	mov	r1, r3
   1d79c:	ldr	r0, [fp, #-16]
   1d7a0:	bl	1d564 <lchmod@@Base+0x41c0>
   1d7a4:	str	r0, [fp, #-16]
   1d7a8:	ldr	r2, [fp, #-8]
   1d7ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d7b0:	str	r2, [r3]
   1d7b4:	ldr	r3, [fp, #-16]
   1d7b8:	mov	r0, r3
   1d7bc:	sub	sp, fp, #4
   1d7c0:	pop	{fp, pc}
   1d7c4:	push	{fp, lr}
   1d7c8:	add	fp, sp, #4
   1d7cc:	sub	sp, sp, #32
   1d7d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1d7d4:	str	r1, [fp, #-28]	; 0xffffffe4
   1d7d8:	str	r2, [fp, #-32]	; 0xffffffe0
   1d7dc:	str	r3, [fp, #-36]	; 0xffffffdc
   1d7e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d7e4:	ldr	r3, [r3]
   1d7e8:	str	r3, [fp, #-8]
   1d7ec:	ldr	r3, [fp, #-8]
   1d7f0:	asr	r3, r3, #1
   1d7f4:	cmp	r3, #0
   1d7f8:	bge	1d820 <lchmod@@Base+0x447c>
   1d7fc:	ldr	r3, [fp, #-8]
   1d800:	asr	r3, r3, #1
   1d804:	rsb	r2, r3, #-2147483648	; 0x80000000
   1d808:	ldr	r3, [fp, #-8]
   1d80c:	cmp	r2, r3
   1d810:	movgt	r3, #1
   1d814:	movle	r3, #0
   1d818:	uxtb	r3, r3
   1d81c:	b	1d874 <lchmod@@Base+0x44d0>
   1d820:	ldr	r3, [fp, #-8]
   1d824:	cmp	r3, #0
   1d828:	bge	1d850 <lchmod@@Base+0x44ac>
   1d82c:	ldr	r3, [fp, #-8]
   1d830:	asr	r2, r3, #1
   1d834:	ldr	r3, [fp, #-8]
   1d838:	rsb	r3, r3, #-2147483648	; 0x80000000
   1d83c:	cmp	r2, r3
   1d840:	movlt	r3, #1
   1d844:	movge	r3, #0
   1d848:	uxtb	r3, r3
   1d84c:	b	1d874 <lchmod@@Base+0x44d0>
   1d850:	ldr	r3, [fp, #-8]
   1d854:	asr	r2, r3, #1
   1d858:	mvn	r3, #-2147483648	; 0x80000000
   1d85c:	sub	r3, r3, r2
   1d860:	ldr	r2, [fp, #-8]
   1d864:	cmp	r3, r2
   1d868:	movlt	r3, #1
   1d86c:	movge	r3, #0
   1d870:	uxtb	r3, r3
   1d874:	cmp	r3, #0
   1d878:	beq	1d89c <lchmod@@Base+0x44f8>
   1d87c:	ldr	r3, [fp, #-8]
   1d880:	asr	r3, r3, #1
   1d884:	mov	r2, r3
   1d888:	ldr	r3, [fp, #-8]
   1d88c:	add	r3, r2, r3
   1d890:	str	r3, [fp, #-16]
   1d894:	mov	r3, #1
   1d898:	b	1d8b8 <lchmod@@Base+0x4514>
   1d89c:	ldr	r3, [fp, #-8]
   1d8a0:	asr	r3, r3, #1
   1d8a4:	mov	r2, r3
   1d8a8:	ldr	r3, [fp, #-8]
   1d8ac:	add	r3, r2, r3
   1d8b0:	str	r3, [fp, #-16]
   1d8b4:	mov	r3, #0
   1d8b8:	cmp	r3, #0
   1d8bc:	beq	1d8c8 <lchmod@@Base+0x4524>
   1d8c0:	mvn	r3, #-2147483648	; 0x80000000
   1d8c4:	str	r3, [fp, #-16]
   1d8c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d8cc:	cmp	r3, #0
   1d8d0:	blt	1d8ec <lchmod@@Base+0x4548>
   1d8d4:	ldr	r3, [fp, #-16]
   1d8d8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d8dc:	cmp	r2, r3
   1d8e0:	bge	1d8ec <lchmod@@Base+0x4548>
   1d8e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d8e8:	str	r3, [fp, #-16]
   1d8ec:	ldr	r3, [fp, #4]
   1d8f0:	cmp	r3, #0
   1d8f4:	bge	1d984 <lchmod@@Base+0x45e0>
   1d8f8:	ldr	r3, [fp, #-16]
   1d8fc:	cmp	r3, #0
   1d900:	bge	1d930 <lchmod@@Base+0x458c>
   1d904:	ldr	r1, [fp, #4]
   1d908:	mvn	r0, #-2147483648	; 0x80000000
   1d90c:	bl	20568 <lchmod@@Base+0x71c4>
   1d910:	mov	r3, r0
   1d914:	mov	r2, r3
   1d918:	ldr	r3, [fp, #-16]
   1d91c:	cmp	r2, r3
   1d920:	movgt	r3, #1
   1d924:	movle	r3, #0
   1d928:	uxtb	r3, r3
   1d92c:	b	1da24 <lchmod@@Base+0x4680>
   1d930:	ldr	r3, [fp, #4]
   1d934:	cmn	r3, #1
   1d938:	bne	1d958 <lchmod@@Base+0x45b4>
   1d93c:	ldr	r3, [fp, #-16]
   1d940:	add	r3, r3, #-2147483648	; 0x80000000
   1d944:	cmp	r3, #0
   1d948:	movgt	r3, #1
   1d94c:	movle	r3, #0
   1d950:	uxtb	r3, r3
   1d954:	b	1da24 <lchmod@@Base+0x4680>
   1d958:	ldr	r1, [fp, #4]
   1d95c:	mov	r0, #-2147483648	; 0x80000000
   1d960:	bl	20568 <lchmod@@Base+0x71c4>
   1d964:	mov	r3, r0
   1d968:	mov	r2, r3
   1d96c:	ldr	r3, [fp, #-16]
   1d970:	cmp	r2, r3
   1d974:	movlt	r3, #1
   1d978:	movge	r3, #0
   1d97c:	uxtb	r3, r3
   1d980:	b	1da24 <lchmod@@Base+0x4680>
   1d984:	ldr	r3, [fp, #4]
   1d988:	cmp	r3, #0
   1d98c:	beq	1da20 <lchmod@@Base+0x467c>
   1d990:	ldr	r3, [fp, #-16]
   1d994:	cmp	r3, #0
   1d998:	bge	1d9f4 <lchmod@@Base+0x4650>
   1d99c:	ldr	r3, [fp, #-16]
   1d9a0:	cmn	r3, #1
   1d9a4:	bne	1d9c4 <lchmod@@Base+0x4620>
   1d9a8:	ldr	r3, [fp, #4]
   1d9ac:	add	r3, r3, #-2147483648	; 0x80000000
   1d9b0:	cmp	r3, #0
   1d9b4:	movgt	r3, #1
   1d9b8:	movle	r3, #0
   1d9bc:	uxtb	r3, r3
   1d9c0:	b	1da24 <lchmod@@Base+0x4680>
   1d9c4:	ldr	r3, [fp, #-16]
   1d9c8:	mov	r1, r3
   1d9cc:	mov	r0, #-2147483648	; 0x80000000
   1d9d0:	bl	20568 <lchmod@@Base+0x71c4>
   1d9d4:	mov	r3, r0
   1d9d8:	mov	r2, r3
   1d9dc:	ldr	r3, [fp, #4]
   1d9e0:	cmp	r2, r3
   1d9e4:	movlt	r3, #1
   1d9e8:	movge	r3, #0
   1d9ec:	uxtb	r3, r3
   1d9f0:	b	1da24 <lchmod@@Base+0x4680>
   1d9f4:	ldr	r1, [fp, #4]
   1d9f8:	mvn	r0, #-2147483648	; 0x80000000
   1d9fc:	bl	20568 <lchmod@@Base+0x71c4>
   1da00:	mov	r3, r0
   1da04:	mov	r2, r3
   1da08:	ldr	r3, [fp, #-16]
   1da0c:	cmp	r2, r3
   1da10:	movlt	r3, #1
   1da14:	movge	r3, #0
   1da18:	uxtb	r3, r3
   1da1c:	b	1da24 <lchmod@@Base+0x4680>
   1da20:	mov	r3, #0
   1da24:	cmp	r3, #0
   1da28:	beq	1da48 <lchmod@@Base+0x46a4>
   1da2c:	ldr	r3, [fp, #-16]
   1da30:	mov	r2, r3
   1da34:	ldr	r3, [fp, #4]
   1da38:	mul	r3, r3, r2
   1da3c:	str	r3, [fp, #-20]	; 0xffffffec
   1da40:	mov	r3, #1
   1da44:	b	1da60 <lchmod@@Base+0x46bc>
   1da48:	ldr	r3, [fp, #-16]
   1da4c:	mov	r2, r3
   1da50:	ldr	r3, [fp, #4]
   1da54:	mul	r3, r3, r2
   1da58:	str	r3, [fp, #-20]	; 0xffffffec
   1da5c:	mov	r3, #0
   1da60:	cmp	r3, #0
   1da64:	beq	1da70 <lchmod@@Base+0x46cc>
   1da68:	mvn	r3, #-2147483648	; 0x80000000
   1da6c:	b	1da88 <lchmod@@Base+0x46e4>
   1da70:	ldr	r3, [fp, #-20]	; 0xffffffec
   1da74:	cmp	r3, #63	; 0x3f
   1da78:	bgt	1da84 <lchmod@@Base+0x46e0>
   1da7c:	mov	r3, #64	; 0x40
   1da80:	b	1da88 <lchmod@@Base+0x46e4>
   1da84:	mov	r3, #0
   1da88:	str	r3, [fp, #-12]
   1da8c:	ldr	r3, [fp, #-12]
   1da90:	cmp	r3, #0
   1da94:	beq	1dad0 <lchmod@@Base+0x472c>
   1da98:	ldr	r1, [fp, #4]
   1da9c:	ldr	r0, [fp, #-12]
   1daa0:	bl	20568 <lchmod@@Base+0x71c4>
   1daa4:	mov	r3, r0
   1daa8:	str	r3, [fp, #-16]
   1daac:	ldr	r3, [fp, #-12]
   1dab0:	ldr	r1, [fp, #4]
   1dab4:	mov	r0, r3
   1dab8:	bl	20788 <lchmod@@Base+0x73e4>
   1dabc:	mov	r3, r1
   1dac0:	mov	r2, r3
   1dac4:	ldr	r3, [fp, #-12]
   1dac8:	sub	r3, r3, r2
   1dacc:	str	r3, [fp, #-20]	; 0xffffffec
   1dad0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1dad4:	cmp	r3, #0
   1dad8:	bne	1dae8 <lchmod@@Base+0x4744>
   1dadc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dae0:	mov	r2, #0
   1dae4:	str	r2, [r3]
   1dae8:	ldr	r2, [fp, #-16]
   1daec:	ldr	r3, [fp, #-8]
   1daf0:	sub	r2, r2, r3
   1daf4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1daf8:	cmp	r2, r3
   1dafc:	bge	1dd34 <lchmod@@Base+0x4990>
   1db00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db04:	cmp	r3, #0
   1db08:	bge	1db2c <lchmod@@Base+0x4788>
   1db0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db10:	rsb	r2, r3, #-2147483648	; 0x80000000
   1db14:	ldr	r3, [fp, #-8]
   1db18:	cmp	r2, r3
   1db1c:	movgt	r3, #1
   1db20:	movle	r3, #0
   1db24:	uxtb	r3, r3
   1db28:	b	1db78 <lchmod@@Base+0x47d4>
   1db2c:	ldr	r3, [fp, #-8]
   1db30:	cmp	r3, #0
   1db34:	bge	1db58 <lchmod@@Base+0x47b4>
   1db38:	ldr	r3, [fp, #-8]
   1db3c:	rsb	r2, r3, #-2147483648	; 0x80000000
   1db40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db44:	cmp	r2, r3
   1db48:	movgt	r3, #1
   1db4c:	movle	r3, #0
   1db50:	uxtb	r3, r3
   1db54:	b	1db78 <lchmod@@Base+0x47d4>
   1db58:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1db5c:	mvn	r3, #-2147483648	; 0x80000000
   1db60:	sub	r3, r3, r2
   1db64:	ldr	r2, [fp, #-8]
   1db68:	cmp	r3, r2
   1db6c:	movlt	r3, #1
   1db70:	movge	r3, #0
   1db74:	uxtb	r3, r3
   1db78:	cmp	r3, #0
   1db7c:	beq	1db94 <lchmod@@Base+0x47f0>
   1db80:	ldr	r2, [fp, #-8]
   1db84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db88:	add	r3, r2, r3
   1db8c:	str	r3, [fp, #-16]
   1db90:	b	1dd30 <lchmod@@Base+0x498c>
   1db94:	ldr	r2, [fp, #-8]
   1db98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db9c:	add	r3, r2, r3
   1dba0:	str	r3, [fp, #-16]
   1dba4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1dba8:	cmp	r3, #0
   1dbac:	blt	1dbc0 <lchmod@@Base+0x481c>
   1dbb0:	ldr	r3, [fp, #-16]
   1dbb4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1dbb8:	cmp	r2, r3
   1dbbc:	blt	1dd30 <lchmod@@Base+0x498c>
   1dbc0:	ldr	r3, [fp, #4]
   1dbc4:	cmp	r3, #0
   1dbc8:	bge	1dc58 <lchmod@@Base+0x48b4>
   1dbcc:	ldr	r3, [fp, #-16]
   1dbd0:	cmp	r3, #0
   1dbd4:	bge	1dc04 <lchmod@@Base+0x4860>
   1dbd8:	ldr	r1, [fp, #4]
   1dbdc:	mvn	r0, #-2147483648	; 0x80000000
   1dbe0:	bl	20568 <lchmod@@Base+0x71c4>
   1dbe4:	mov	r3, r0
   1dbe8:	mov	r2, r3
   1dbec:	ldr	r3, [fp, #-16]
   1dbf0:	cmp	r2, r3
   1dbf4:	movgt	r3, #1
   1dbf8:	movle	r3, #0
   1dbfc:	uxtb	r3, r3
   1dc00:	b	1dcf8 <lchmod@@Base+0x4954>
   1dc04:	ldr	r3, [fp, #4]
   1dc08:	cmn	r3, #1
   1dc0c:	bne	1dc2c <lchmod@@Base+0x4888>
   1dc10:	ldr	r3, [fp, #-16]
   1dc14:	add	r3, r3, #-2147483648	; 0x80000000
   1dc18:	cmp	r3, #0
   1dc1c:	movgt	r3, #1
   1dc20:	movle	r3, #0
   1dc24:	uxtb	r3, r3
   1dc28:	b	1dcf8 <lchmod@@Base+0x4954>
   1dc2c:	ldr	r1, [fp, #4]
   1dc30:	mov	r0, #-2147483648	; 0x80000000
   1dc34:	bl	20568 <lchmod@@Base+0x71c4>
   1dc38:	mov	r3, r0
   1dc3c:	mov	r2, r3
   1dc40:	ldr	r3, [fp, #-16]
   1dc44:	cmp	r2, r3
   1dc48:	movlt	r3, #1
   1dc4c:	movge	r3, #0
   1dc50:	uxtb	r3, r3
   1dc54:	b	1dcf8 <lchmod@@Base+0x4954>
   1dc58:	ldr	r3, [fp, #4]
   1dc5c:	cmp	r3, #0
   1dc60:	beq	1dcf4 <lchmod@@Base+0x4950>
   1dc64:	ldr	r3, [fp, #-16]
   1dc68:	cmp	r3, #0
   1dc6c:	bge	1dcc8 <lchmod@@Base+0x4924>
   1dc70:	ldr	r3, [fp, #-16]
   1dc74:	cmn	r3, #1
   1dc78:	bne	1dc98 <lchmod@@Base+0x48f4>
   1dc7c:	ldr	r3, [fp, #4]
   1dc80:	add	r3, r3, #-2147483648	; 0x80000000
   1dc84:	cmp	r3, #0
   1dc88:	movgt	r3, #1
   1dc8c:	movle	r3, #0
   1dc90:	uxtb	r3, r3
   1dc94:	b	1dcf8 <lchmod@@Base+0x4954>
   1dc98:	ldr	r3, [fp, #-16]
   1dc9c:	mov	r1, r3
   1dca0:	mov	r0, #-2147483648	; 0x80000000
   1dca4:	bl	20568 <lchmod@@Base+0x71c4>
   1dca8:	mov	r3, r0
   1dcac:	mov	r2, r3
   1dcb0:	ldr	r3, [fp, #4]
   1dcb4:	cmp	r2, r3
   1dcb8:	movlt	r3, #1
   1dcbc:	movge	r3, #0
   1dcc0:	uxtb	r3, r3
   1dcc4:	b	1dcf8 <lchmod@@Base+0x4954>
   1dcc8:	ldr	r1, [fp, #4]
   1dccc:	mvn	r0, #-2147483648	; 0x80000000
   1dcd0:	bl	20568 <lchmod@@Base+0x71c4>
   1dcd4:	mov	r3, r0
   1dcd8:	mov	r2, r3
   1dcdc:	ldr	r3, [fp, #-16]
   1dce0:	cmp	r2, r3
   1dce4:	movlt	r3, #1
   1dce8:	movge	r3, #0
   1dcec:	uxtb	r3, r3
   1dcf0:	b	1dcf8 <lchmod@@Base+0x4954>
   1dcf4:	mov	r3, #0
   1dcf8:	cmp	r3, #0
   1dcfc:	beq	1dd18 <lchmod@@Base+0x4974>
   1dd00:	ldr	r3, [fp, #-16]
   1dd04:	mov	r2, r3
   1dd08:	ldr	r3, [fp, #4]
   1dd0c:	mul	r3, r3, r2
   1dd10:	str	r3, [fp, #-20]	; 0xffffffec
   1dd14:	b	1dd30 <lchmod@@Base+0x498c>
   1dd18:	ldr	r3, [fp, #-16]
   1dd1c:	mov	r2, r3
   1dd20:	ldr	r3, [fp, #4]
   1dd24:	mul	r3, r3, r2
   1dd28:	str	r3, [fp, #-20]	; 0xffffffec
   1dd2c:	b	1dd34 <lchmod@@Base+0x4990>
   1dd30:	bl	1df58 <lchmod@@Base+0x4bb4>
   1dd34:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dd38:	mov	r1, r3
   1dd3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dd40:	bl	1d4cc <lchmod@@Base+0x4128>
   1dd44:	str	r0, [fp, #-24]	; 0xffffffe8
   1dd48:	ldr	r2, [fp, #-16]
   1dd4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1dd50:	str	r2, [r3]
   1dd54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1dd58:	mov	r0, r3
   1dd5c:	sub	sp, fp, #4
   1dd60:	pop	{fp, pc}
   1dd64:	push	{fp, lr}
   1dd68:	add	fp, sp, #4
   1dd6c:	sub	sp, sp, #8
   1dd70:	str	r0, [fp, #-8]
   1dd74:	mov	r1, #1
   1dd78:	ldr	r0, [fp, #-8]
   1dd7c:	bl	1ddbc <lchmod@@Base+0x4a18>
   1dd80:	mov	r3, r0
   1dd84:	mov	r0, r3
   1dd88:	sub	sp, fp, #4
   1dd8c:	pop	{fp, pc}
   1dd90:	push	{fp, lr}
   1dd94:	add	fp, sp, #4
   1dd98:	sub	sp, sp, #8
   1dd9c:	str	r0, [fp, #-8]
   1dda0:	mov	r1, #1
   1dda4:	ldr	r0, [fp, #-8]
   1dda8:	bl	1ddf8 <lchmod@@Base+0x4a54>
   1ddac:	mov	r3, r0
   1ddb0:	mov	r0, r3
   1ddb4:	sub	sp, fp, #4
   1ddb8:	pop	{fp, pc}
   1ddbc:	push	{fp, lr}
   1ddc0:	add	fp, sp, #4
   1ddc4:	sub	sp, sp, #8
   1ddc8:	str	r0, [fp, #-8]
   1ddcc:	str	r1, [fp, #-12]
   1ddd0:	ldr	r1, [fp, #-12]
   1ddd4:	ldr	r0, [fp, #-8]
   1ddd8:	bl	1e8bc <lchmod@@Base+0x5518>
   1dddc:	mov	r3, r0
   1dde0:	mov	r0, r3
   1dde4:	bl	1d40c <lchmod@@Base+0x4068>
   1dde8:	mov	r3, r0
   1ddec:	mov	r0, r3
   1ddf0:	sub	sp, fp, #4
   1ddf4:	pop	{fp, pc}
   1ddf8:	push	{fp, lr}
   1ddfc:	add	fp, sp, #4
   1de00:	sub	sp, sp, #8
   1de04:	str	r0, [fp, #-8]
   1de08:	str	r1, [fp, #-12]
   1de0c:	ldr	r1, [fp, #-12]
   1de10:	ldr	r0, [fp, #-8]
   1de14:	bl	1f9e0 <lchmod@@Base+0x663c>
   1de18:	mov	r3, r0
   1de1c:	mov	r0, r3
   1de20:	bl	1d40c <lchmod@@Base+0x4068>
   1de24:	mov	r3, r0
   1de28:	mov	r0, r3
   1de2c:	sub	sp, fp, #4
   1de30:	pop	{fp, pc}
   1de34:	push	{fp, lr}
   1de38:	add	fp, sp, #4
   1de3c:	sub	sp, sp, #8
   1de40:	str	r0, [fp, #-8]
   1de44:	str	r1, [fp, #-12]
   1de48:	ldr	r0, [fp, #-12]
   1de4c:	bl	1d43c <lchmod@@Base+0x4098>
   1de50:	mov	r3, r0
   1de54:	ldr	r2, [fp, #-12]
   1de58:	ldr	r1, [fp, #-8]
   1de5c:	mov	r0, r3
   1de60:	bl	11580 <memcpy@plt>
   1de64:	mov	r3, r0
   1de68:	mov	r0, r3
   1de6c:	sub	sp, fp, #4
   1de70:	pop	{fp, pc}
   1de74:	push	{fp, lr}
   1de78:	add	fp, sp, #4
   1de7c:	sub	sp, sp, #8
   1de80:	str	r0, [fp, #-8]
   1de84:	str	r1, [fp, #-12]
   1de88:	ldr	r0, [fp, #-12]
   1de8c:	bl	1d470 <lchmod@@Base+0x40cc>
   1de90:	mov	r3, r0
   1de94:	mov	r0, r3
   1de98:	ldr	r3, [fp, #-12]
   1de9c:	mov	r2, r3
   1dea0:	ldr	r1, [fp, #-8]
   1dea4:	bl	11580 <memcpy@plt>
   1dea8:	mov	r3, r0
   1deac:	mov	r0, r3
   1deb0:	sub	sp, fp, #4
   1deb4:	pop	{fp, pc}
   1deb8:	push	{fp, lr}
   1debc:	add	fp, sp, #4
   1dec0:	sub	sp, sp, #16
   1dec4:	str	r0, [fp, #-16]
   1dec8:	str	r1, [fp, #-20]	; 0xffffffec
   1decc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ded0:	add	r3, r3, #1
   1ded4:	mov	r0, r3
   1ded8:	bl	1d470 <lchmod@@Base+0x40cc>
   1dedc:	mov	r3, r0
   1dee0:	str	r3, [fp, #-8]
   1dee4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dee8:	ldr	r2, [fp, #-8]
   1deec:	add	r3, r2, r3
   1def0:	mov	r2, #0
   1def4:	strb	r2, [r3]
   1def8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1defc:	mov	r2, r3
   1df00:	ldr	r1, [fp, #-16]
   1df04:	ldr	r0, [fp, #-8]
   1df08:	bl	11580 <memcpy@plt>
   1df0c:	mov	r3, r0
   1df10:	mov	r0, r3
   1df14:	sub	sp, fp, #4
   1df18:	pop	{fp, pc}
   1df1c:	push	{fp, lr}
   1df20:	add	fp, sp, #4
   1df24:	sub	sp, sp, #8
   1df28:	str	r0, [fp, #-8]
   1df2c:	ldr	r0, [fp, #-8]
   1df30:	bl	11730 <strlen@plt>
   1df34:	mov	r3, r0
   1df38:	add	r3, r3, #1
   1df3c:	mov	r1, r3
   1df40:	ldr	r0, [fp, #-8]
   1df44:	bl	1de34 <lchmod@@Base+0x4a90>
   1df48:	mov	r3, r0
   1df4c:	mov	r0, r3
   1df50:	sub	sp, fp, #4
   1df54:	pop	{fp, pc}
   1df58:	push	{r4, r5, fp, lr}
   1df5c:	add	fp, sp, #12
   1df60:	ldr	r3, [pc, #32]	; 1df88 <lchmod@@Base+0x4be4>
   1df64:	ldr	r4, [r3]
   1df68:	ldr	r0, [pc, #28]	; 1df8c <lchmod@@Base+0x4be8>
   1df6c:	bl	11718 <gettext@plt>
   1df70:	mov	r3, r0
   1df74:	ldr	r2, [pc, #20]	; 1df90 <lchmod@@Base+0x4bec>
   1df78:	mov	r1, #0
   1df7c:	mov	r0, r4
   1df80:	bl	1167c <error@plt>
   1df84:	bl	118c8 <abort@plt>
   1df88:	muleq	r3, r4, r1
   1df8c:	muleq	r2, r8, r8
   1df90:	andeq	r1, r2, ip, lsr #17
   1df94:	push	{fp, lr}
   1df98:	add	fp, sp, #4
   1df9c:	sub	sp, sp, #24
   1dfa0:	str	r0, [fp, #-16]
   1dfa4:	str	r1, [fp, #-20]	; 0xffffffec
   1dfa8:	str	r2, [fp, #-24]	; 0xffffffe8
   1dfac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dfb0:	orr	r3, r3, #512	; 0x200
   1dfb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1dfb8:	mov	r1, r3
   1dfbc:	ldr	r0, [fp, #-16]
   1dfc0:	bl	14a48 <__assert_fail@plt+0x312c>
   1dfc4:	str	r0, [fp, #-8]
   1dfc8:	ldr	r3, [fp, #-8]
   1dfcc:	cmp	r3, #0
   1dfd0:	bne	1e000 <lchmod@@Base+0x4c5c>
   1dfd4:	bl	11778 <__errno_location@plt>
   1dfd8:	mov	r3, r0
   1dfdc:	ldr	r3, [r3]
   1dfe0:	cmp	r3, #22
   1dfe4:	bne	1dffc <lchmod@@Base+0x4c58>
   1dfe8:	ldr	r3, [pc, #32]	; 1e010 <lchmod@@Base+0x4c6c>
   1dfec:	mov	r2, #41	; 0x29
   1dff0:	ldr	r1, [pc, #28]	; 1e014 <lchmod@@Base+0x4c70>
   1dff4:	ldr	r0, [pc, #28]	; 1e018 <lchmod@@Base+0x4c74>
   1dff8:	bl	1191c <__assert_fail@plt>
   1dffc:	bl	1df58 <lchmod@@Base+0x4bb4>
   1e000:	ldr	r3, [fp, #-8]
   1e004:	mov	r0, r3
   1e008:	sub	sp, fp, #4
   1e00c:	pop	{fp, pc}
   1e010:	andeq	r1, r2, ip, asr #17
   1e014:			; <UNDEFINED> instruction: 0x000218b0
   1e018:			; <UNDEFINED> instruction: 0x000218bc
   1e01c:	push	{fp}		; (str fp, [sp, #-4]!)
   1e020:	add	fp, sp, #0
   1e024:	sub	sp, sp, #12
   1e028:	str	r0, [fp, #-8]
   1e02c:	str	r1, [fp, #-12]
   1e030:	ldr	r3, [fp, #-8]
   1e034:	ldr	r3, [r3, #48]	; 0x30
   1e038:	and	r3, r3, #16
   1e03c:	cmp	r3, #0
   1e040:	beq	1e058 <lchmod@@Base+0x4cb4>
   1e044:	ldr	r3, [fp, #-8]
   1e048:	ldr	r3, [r3, #48]	; 0x30
   1e04c:	and	r3, r3, #1
   1e050:	cmp	r3, #0
   1e054:	beq	1e090 <lchmod@@Base+0x4cec>
   1e058:	ldr	r3, [fp, #-8]
   1e05c:	ldr	r3, [r3, #48]	; 0x30
   1e060:	and	r3, r3, #16
   1e064:	cmp	r3, #0
   1e068:	beq	1e098 <lchmod@@Base+0x4cf4>
   1e06c:	ldr	r3, [fp, #-8]
   1e070:	ldr	r3, [r3, #48]	; 0x30
   1e074:	and	r3, r3, #1
   1e078:	cmp	r3, #0
   1e07c:	beq	1e098 <lchmod@@Base+0x4cf4>
   1e080:	ldr	r3, [fp, #-12]
   1e084:	ldr	r3, [r3, #48]	; 0x30
   1e088:	cmp	r3, #0
   1e08c:	beq	1e098 <lchmod@@Base+0x4cf4>
   1e090:	mov	r3, #1
   1e094:	b	1e09c <lchmod@@Base+0x4cf8>
   1e098:	mov	r3, #0
   1e09c:	and	r3, r3, #1
   1e0a0:	uxtb	r3, r3
   1e0a4:	mov	r0, r3
   1e0a8:	add	sp, fp, #0
   1e0ac:	pop	{fp}		; (ldr fp, [sp], #4)
   1e0b0:	bx	lr
   1e0b4:	push	{fp, lr}
   1e0b8:	add	fp, sp, #4
   1e0bc:	sub	sp, sp, #16
   1e0c0:	str	r0, [fp, #-16]
   1e0c4:	str	r1, [fp, #-20]	; 0xffffffec
   1e0c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e0cc:	cmp	r3, #0
   1e0d0:	bge	1e10c <lchmod@@Base+0x4d68>
   1e0d4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e0d8:	mov	r0, #0
   1e0dc:	bl	20568 <lchmod@@Base+0x71c4>
   1e0e0:	mov	r3, r0
   1e0e4:	mov	r0, r3
   1e0e8:	asr	r1, r0, #31
   1e0ec:	ldr	r3, [fp, #-16]
   1e0f0:	ldrd	r2, [r3]
   1e0f4:	cmp	r1, r3
   1e0f8:	cmpeq	r0, r2
   1e0fc:	movcc	r3, #1
   1e100:	movcs	r3, #0
   1e104:	uxtb	r3, r3
   1e108:	b	1e168 <lchmod@@Base+0x4dc4>
   1e10c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e110:	cmp	r3, #0
   1e114:	beq	1e15c <lchmod@@Base+0x4db8>
   1e118:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e11c:	mov	r2, r3
   1e120:	asr	r3, r2, #31
   1e124:	mvn	r0, #0
   1e128:	mvn	r1, #0
   1e12c:	bl	207a8 <lchmod@@Base+0x7404>
   1e130:	mov	r2, r0
   1e134:	mov	r3, r1
   1e138:	mov	r0, r2
   1e13c:	mov	r1, r3
   1e140:	ldr	r3, [fp, #-16]
   1e144:	ldrd	r2, [r3]
   1e148:	cmp	r1, r3
   1e14c:	cmpeq	r0, r2
   1e150:	bcs	1e15c <lchmod@@Base+0x4db8>
   1e154:	mov	r3, #1
   1e158:	b	1e160 <lchmod@@Base+0x4dbc>
   1e15c:	mov	r3, #0
   1e160:	and	r3, r3, #1
   1e164:	uxtb	r3, r3
   1e168:	cmp	r3, #0
   1e16c:	beq	1e1a8 <lchmod@@Base+0x4e04>
   1e170:	ldr	r3, [fp, #-16]
   1e174:	ldrd	r0, [r3]
   1e178:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e17c:	mov	r2, r3
   1e180:	asr	r3, r2, #31
   1e184:	mul	lr, r2, r1
   1e188:	mul	ip, r0, r3
   1e18c:	add	ip, lr, ip
   1e190:	umull	r2, r3, r0, r2
   1e194:	add	r1, ip, r3
   1e198:	mov	r3, r1
   1e19c:	strd	r2, [fp, #-12]
   1e1a0:	mov	r3, #1
   1e1a4:	b	1e1dc <lchmod@@Base+0x4e38>
   1e1a8:	ldr	r3, [fp, #-16]
   1e1ac:	ldrd	r0, [r3]
   1e1b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e1b4:	mov	r2, r3
   1e1b8:	asr	r3, r2, #31
   1e1bc:	mul	lr, r2, r1
   1e1c0:	mul	ip, r0, r3
   1e1c4:	add	ip, lr, ip
   1e1c8:	umull	r2, r3, r0, r2
   1e1cc:	add	r1, ip, r3
   1e1d0:	mov	r3, r1
   1e1d4:	strd	r2, [fp, #-12]
   1e1d8:	mov	r3, #0
   1e1dc:	cmp	r3, #0
   1e1e0:	beq	1e1fc <lchmod@@Base+0x4e58>
   1e1e4:	ldr	r1, [fp, #-16]
   1e1e8:	mvn	r2, #0
   1e1ec:	mvn	r3, #0
   1e1f0:	strd	r2, [r1]
   1e1f4:	mov	r3, #1
   1e1f8:	b	1e20c <lchmod@@Base+0x4e68>
   1e1fc:	ldrd	r2, [fp, #-12]
   1e200:	ldr	r1, [fp, #-16]
   1e204:	strd	r2, [r1]
   1e208:	mov	r3, #0
   1e20c:	mov	r0, r3
   1e210:	sub	sp, fp, #4
   1e214:	pop	{fp, pc}
   1e218:	push	{fp, lr}
   1e21c:	add	fp, sp, #4
   1e220:	sub	sp, sp, #24
   1e224:	str	r0, [fp, #-16]
   1e228:	str	r1, [fp, #-20]	; 0xffffffec
   1e22c:	str	r2, [fp, #-24]	; 0xffffffe8
   1e230:	mov	r3, #0
   1e234:	str	r3, [fp, #-8]
   1e238:	b	1e258 <lchmod@@Base+0x4eb4>
   1e23c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e240:	ldr	r0, [fp, #-16]
   1e244:	bl	1e0b4 <lchmod@@Base+0x4d10>
   1e248:	mov	r2, r0
   1e24c:	ldr	r3, [fp, #-8]
   1e250:	orr	r3, r3, r2
   1e254:	str	r3, [fp, #-8]
   1e258:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e25c:	sub	r2, r3, #1
   1e260:	str	r2, [fp, #-24]	; 0xffffffe8
   1e264:	cmp	r3, #0
   1e268:	bne	1e23c <lchmod@@Base+0x4e98>
   1e26c:	ldr	r3, [fp, #-8]
   1e270:	mov	r0, r3
   1e274:	sub	sp, fp, #4
   1e278:	pop	{fp, pc}
   1e27c:	push	{fp, lr}
   1e280:	add	fp, sp, #4
   1e284:	sub	sp, sp, #56	; 0x38
   1e288:	str	r0, [fp, #-48]	; 0xffffffd0
   1e28c:	str	r1, [fp, #-52]	; 0xffffffcc
   1e290:	str	r2, [fp, #-56]	; 0xffffffc8
   1e294:	str	r3, [fp, #-60]	; 0xffffffc4
   1e298:	mov	r3, #0
   1e29c:	str	r3, [fp, #-8]
   1e2a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1e2a4:	cmp	r3, #0
   1e2a8:	blt	1e2b8 <lchmod@@Base+0x4f14>
   1e2ac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1e2b0:	cmp	r3, #36	; 0x24
   1e2b4:	ble	1e2cc <lchmod@@Base+0x4f28>
   1e2b8:	ldr	r3, [pc, #1520]	; 1e8b0 <lchmod@@Base+0x550c>
   1e2bc:	mov	r2, #85	; 0x55
   1e2c0:	ldr	r1, [pc, #1516]	; 1e8b4 <lchmod@@Base+0x5510>
   1e2c4:	ldr	r0, [pc, #1516]	; 1e8b8 <lchmod@@Base+0x5514>
   1e2c8:	bl	1191c <__assert_fail@plt>
   1e2cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e2d0:	cmp	r3, #0
   1e2d4:	bne	1e2e0 <lchmod@@Base+0x4f3c>
   1e2d8:	sub	r3, fp, #36	; 0x24
   1e2dc:	b	1e2e4 <lchmod@@Base+0x4f40>
   1e2e0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e2e4:	str	r3, [fp, #-32]	; 0xffffffe0
   1e2e8:	bl	11778 <__errno_location@plt>
   1e2ec:	mov	r2, r0
   1e2f0:	mov	r3, #0
   1e2f4:	str	r3, [r2]
   1e2f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1e2fc:	str	r3, [fp, #-12]
   1e300:	ldr	r3, [fp, #-12]
   1e304:	ldrb	r3, [r3]
   1e308:	strb	r3, [fp, #-13]
   1e30c:	b	1e328 <lchmod@@Base+0x4f84>
   1e310:	ldr	r3, [fp, #-12]
   1e314:	add	r3, r3, #1
   1e318:	str	r3, [fp, #-12]
   1e31c:	ldr	r3, [fp, #-12]
   1e320:	ldrb	r3, [r3]
   1e324:	strb	r3, [fp, #-13]
   1e328:	bl	116f4 <__ctype_b_loc@plt>
   1e32c:	mov	r3, r0
   1e330:	ldr	r2, [r3]
   1e334:	ldrb	r3, [fp, #-13]
   1e338:	lsl	r3, r3, #1
   1e33c:	add	r3, r2, r3
   1e340:	ldrh	r3, [r3]
   1e344:	and	r3, r3, #8192	; 0x2000
   1e348:	cmp	r3, #0
   1e34c:	bne	1e310 <lchmod@@Base+0x4f6c>
   1e350:	ldrb	r3, [fp, #-13]
   1e354:	cmp	r3, #45	; 0x2d
   1e358:	bne	1e364 <lchmod@@Base+0x4fc0>
   1e35c:	mov	r3, #4
   1e360:	b	1e8a4 <lchmod@@Base+0x5500>
   1e364:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1e368:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1e36c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1e370:	bl	117a8 <strtoumax@plt>
   1e374:	mov	r2, r0
   1e378:	mov	r3, r1
   1e37c:	strd	r2, [fp, #-44]	; 0xffffffd4
   1e380:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e384:	ldr	r2, [r3]
   1e388:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1e38c:	cmp	r2, r3
   1e390:	bne	1e3f0 <lchmod@@Base+0x504c>
   1e394:	ldr	r3, [fp, #4]
   1e398:	cmp	r3, #0
   1e39c:	beq	1e3e8 <lchmod@@Base+0x5044>
   1e3a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e3a4:	ldr	r3, [r3]
   1e3a8:	ldrb	r3, [r3]
   1e3ac:	cmp	r3, #0
   1e3b0:	beq	1e3e8 <lchmod@@Base+0x5044>
   1e3b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e3b8:	ldr	r3, [r3]
   1e3bc:	ldrb	r3, [r3]
   1e3c0:	mov	r1, r3
   1e3c4:	ldr	r0, [fp, #4]
   1e3c8:	bl	11748 <strchr@plt>
   1e3cc:	mov	r3, r0
   1e3d0:	cmp	r3, #0
   1e3d4:	beq	1e3e8 <lchmod@@Base+0x5044>
   1e3d8:	mov	r2, #1
   1e3dc:	mov	r3, #0
   1e3e0:	strd	r2, [fp, #-44]	; 0xffffffd4
   1e3e4:	b	1e428 <lchmod@@Base+0x5084>
   1e3e8:	mov	r3, #4
   1e3ec:	b	1e8a4 <lchmod@@Base+0x5500>
   1e3f0:	bl	11778 <__errno_location@plt>
   1e3f4:	mov	r3, r0
   1e3f8:	ldr	r3, [r3]
   1e3fc:	cmp	r3, #0
   1e400:	beq	1e428 <lchmod@@Base+0x5084>
   1e404:	bl	11778 <__errno_location@plt>
   1e408:	mov	r3, r0
   1e40c:	ldr	r3, [r3]
   1e410:	cmp	r3, #34	; 0x22
   1e414:	beq	1e420 <lchmod@@Base+0x507c>
   1e418:	mov	r3, #4
   1e41c:	b	1e8a4 <lchmod@@Base+0x5500>
   1e420:	mov	r3, #1
   1e424:	str	r3, [fp, #-8]
   1e428:	ldr	r3, [fp, #4]
   1e42c:	cmp	r3, #0
   1e430:	bne	1e448 <lchmod@@Base+0x50a4>
   1e434:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1e438:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1e43c:	strd	r2, [r1]
   1e440:	ldr	r3, [fp, #-8]
   1e444:	b	1e8a4 <lchmod@@Base+0x5500>
   1e448:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e44c:	ldr	r3, [r3]
   1e450:	ldrb	r3, [r3]
   1e454:	cmp	r3, #0
   1e458:	beq	1e894 <lchmod@@Base+0x54f0>
   1e45c:	mov	r3, #1024	; 0x400
   1e460:	str	r3, [fp, #-20]	; 0xffffffec
   1e464:	mov	r3, #1
   1e468:	str	r3, [fp, #-24]	; 0xffffffe8
   1e46c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e470:	ldr	r3, [r3]
   1e474:	ldrb	r3, [r3]
   1e478:	mov	r1, r3
   1e47c:	ldr	r0, [fp, #4]
   1e480:	bl	11748 <strchr@plt>
   1e484:	mov	r3, r0
   1e488:	cmp	r3, #0
   1e48c:	bne	1e4a8 <lchmod@@Base+0x5104>
   1e490:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1e494:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1e498:	strd	r2, [r1]
   1e49c:	ldr	r3, [fp, #-8]
   1e4a0:	orr	r3, r3, #2
   1e4a4:	b	1e8a4 <lchmod@@Base+0x5500>
   1e4a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e4ac:	ldr	r3, [r3]
   1e4b0:	ldrb	r3, [r3]
   1e4b4:	sub	r3, r3, #69	; 0x45
   1e4b8:	cmp	r3, #47	; 0x2f
   1e4bc:	ldrls	pc, [pc, r3, lsl #2]
   1e4c0:	b	1e60c <lchmod@@Base+0x5268>
   1e4c4:	andeq	lr, r1, r4, lsl #11
   1e4c8:	andeq	lr, r1, ip, lsl #12
   1e4cc:	andeq	lr, r1, r4, lsl #11
   1e4d0:	andeq	lr, r1, ip, lsl #12
   1e4d4:	andeq	lr, r1, ip, lsl #12
   1e4d8:	andeq	lr, r1, ip, lsl #12
   1e4dc:	andeq	lr, r1, r4, lsl #11
   1e4e0:	andeq	lr, r1, ip, lsl #12
   1e4e4:	andeq	lr, r1, r4, lsl #11
   1e4e8:	andeq	lr, r1, ip, lsl #12
   1e4ec:	andeq	lr, r1, ip, lsl #12
   1e4f0:	andeq	lr, r1, r4, lsl #11
   1e4f4:	andeq	lr, r1, ip, lsl #12
   1e4f8:	andeq	lr, r1, ip, lsl #12
   1e4fc:	andeq	lr, r1, ip, lsl #12
   1e500:	andeq	lr, r1, r4, lsl #11
   1e504:	andeq	lr, r1, ip, lsl #12
   1e508:	andeq	lr, r1, ip, lsl #12
   1e50c:	andeq	lr, r1, ip, lsl #12
   1e510:	andeq	lr, r1, ip, lsl #12
   1e514:	andeq	lr, r1, r4, lsl #11
   1e518:	andeq	lr, r1, r4, lsl #11
   1e51c:	andeq	lr, r1, ip, lsl #12
   1e520:	andeq	lr, r1, ip, lsl #12
   1e524:	andeq	lr, r1, ip, lsl #12
   1e528:	andeq	lr, r1, ip, lsl #12
   1e52c:	andeq	lr, r1, ip, lsl #12
   1e530:	andeq	lr, r1, ip, lsl #12
   1e534:	andeq	lr, r1, ip, lsl #12
   1e538:	andeq	lr, r1, ip, lsl #12
   1e53c:	andeq	lr, r1, ip, lsl #12
   1e540:	andeq	lr, r1, ip, lsl #12
   1e544:	andeq	lr, r1, ip, lsl #12
   1e548:	andeq	lr, r1, ip, lsl #12
   1e54c:	andeq	lr, r1, r4, lsl #11
   1e550:	andeq	lr, r1, ip, lsl #12
   1e554:	andeq	lr, r1, ip, lsl #12
   1e558:	andeq	lr, r1, ip, lsl #12
   1e55c:	andeq	lr, r1, r4, lsl #11
   1e560:	andeq	lr, r1, ip, lsl #12
   1e564:	andeq	lr, r1, r4, lsl #11
   1e568:	andeq	lr, r1, ip, lsl #12
   1e56c:	andeq	lr, r1, ip, lsl #12
   1e570:	andeq	lr, r1, ip, lsl #12
   1e574:	andeq	lr, r1, ip, lsl #12
   1e578:	andeq	lr, r1, ip, lsl #12
   1e57c:	andeq	lr, r1, ip, lsl #12
   1e580:	andeq	lr, r1, r4, lsl #11
   1e584:	mov	r1, #48	; 0x30
   1e588:	ldr	r0, [fp, #4]
   1e58c:	bl	11748 <strchr@plt>
   1e590:	mov	r3, r0
   1e594:	cmp	r3, #0
   1e598:	beq	1e60c <lchmod@@Base+0x5268>
   1e59c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e5a0:	ldr	r3, [r3]
   1e5a4:	add	r3, r3, #1
   1e5a8:	ldrb	r3, [r3]
   1e5ac:	cmp	r3, #68	; 0x44
   1e5b0:	beq	1e5f0 <lchmod@@Base+0x524c>
   1e5b4:	cmp	r3, #105	; 0x69
   1e5b8:	beq	1e5c8 <lchmod@@Base+0x5224>
   1e5bc:	cmp	r3, #66	; 0x42
   1e5c0:	beq	1e5f0 <lchmod@@Base+0x524c>
   1e5c4:	b	1e60c <lchmod@@Base+0x5268>
   1e5c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e5cc:	ldr	r3, [r3]
   1e5d0:	add	r3, r3, #2
   1e5d4:	ldrb	r3, [r3]
   1e5d8:	cmp	r3, #66	; 0x42
   1e5dc:	bne	1e608 <lchmod@@Base+0x5264>
   1e5e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e5e4:	add	r3, r3, #2
   1e5e8:	str	r3, [fp, #-24]	; 0xffffffe8
   1e5ec:	b	1e608 <lchmod@@Base+0x5264>
   1e5f0:	mov	r3, #1000	; 0x3e8
   1e5f4:	str	r3, [fp, #-20]	; 0xffffffec
   1e5f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e5fc:	add	r3, r3, #1
   1e600:	str	r3, [fp, #-24]	; 0xffffffe8
   1e604:	b	1e60c <lchmod@@Base+0x5268>
   1e608:	nop			; (mov r0, r0)
   1e60c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e610:	ldr	r3, [r3]
   1e614:	ldrb	r3, [r3]
   1e618:	sub	r3, r3, #66	; 0x42
   1e61c:	cmp	r3, #53	; 0x35
   1e620:	ldrls	pc, [pc, r3, lsl #2]
   1e624:	b	1e834 <lchmod@@Base+0x5490>
   1e628:	andeq	lr, r1, r8, lsl r7
   1e62c:	andeq	lr, r1, r4, lsr r8
   1e630:	andeq	lr, r1, r4, lsr r8
   1e634:	andeq	lr, r1, ip, lsr r7
   1e638:	andeq	lr, r1, r4, lsr r8
   1e63c:	andeq	lr, r1, r8, asr r7
   1e640:	andeq	lr, r1, r4, lsr r8
   1e644:	andeq	lr, r1, r4, lsr r8
   1e648:	andeq	lr, r1, r4, lsr r8
   1e64c:	andeq	lr, r1, r4, ror r7
   1e650:	andeq	lr, r1, r4, lsr r8
   1e654:	muleq	r1, r0, r7
   1e658:	andeq	lr, r1, r4, lsr r8
   1e65c:	andeq	lr, r1, r4, lsr r8
   1e660:	andeq	lr, r1, ip, lsr #15
   1e664:	andeq	lr, r1, r4, lsr r8
   1e668:	andeq	lr, r1, r4, lsr r8
   1e66c:	andeq	lr, r1, r4, lsr r8
   1e670:	andeq	lr, r1, r8, asr #15
   1e674:	andeq	lr, r1, r4, lsr r8
   1e678:	andeq	lr, r1, r4, lsr r8
   1e67c:	andeq	lr, r1, r4, lsr r8
   1e680:	andeq	lr, r1, r4, lsr r8
   1e684:	strdeq	lr, [r1], -ip
   1e688:	andeq	lr, r1, r8, lsl r8
   1e68c:	andeq	lr, r1, r4, lsr r8
   1e690:	andeq	lr, r1, r4, lsr r8
   1e694:	andeq	lr, r1, r4, lsr r8
   1e698:	andeq	lr, r1, r4, lsr r8
   1e69c:	andeq	lr, r1, r4, lsr r8
   1e6a0:	andeq	lr, r1, r4, lsr r8
   1e6a4:	andeq	lr, r1, r4, lsr r8
   1e6a8:	andeq	lr, r1, r0, lsl #14
   1e6ac:	andeq	lr, r1, r0, lsr r7
   1e6b0:	andeq	lr, r1, r4, lsr r8
   1e6b4:	andeq	lr, r1, r4, lsr r8
   1e6b8:	andeq	lr, r1, r4, lsr r8
   1e6bc:	andeq	lr, r1, r8, asr r7
   1e6c0:	andeq	lr, r1, r4, lsr r8
   1e6c4:	andeq	lr, r1, r4, lsr r8
   1e6c8:	andeq	lr, r1, r4, lsr r8
   1e6cc:	andeq	lr, r1, r4, ror r7
   1e6d0:	andeq	lr, r1, r4, lsr r8
   1e6d4:	muleq	r1, r0, r7
   1e6d8:	andeq	lr, r1, r4, lsr r8
   1e6dc:	andeq	lr, r1, r4, lsr r8
   1e6e0:	andeq	lr, r1, r4, lsr r8
   1e6e4:	andeq	lr, r1, r4, lsr r8
   1e6e8:	andeq	lr, r1, r4, lsr r8
   1e6ec:	andeq	lr, r1, r4, lsr r8
   1e6f0:	andeq	lr, r1, r8, asr #15
   1e6f4:	andeq	lr, r1, r4, lsr r8
   1e6f8:	andeq	lr, r1, r4, lsr r8
   1e6fc:	andeq	lr, r1, r4, ror #15
   1e700:	sub	r3, fp, #44	; 0x2c
   1e704:	mov	r1, #512	; 0x200
   1e708:	mov	r0, r3
   1e70c:	bl	1e0b4 <lchmod@@Base+0x4d10>
   1e710:	str	r0, [fp, #-28]	; 0xffffffe4
   1e714:	b	1e84c <lchmod@@Base+0x54a8>
   1e718:	sub	r3, fp, #44	; 0x2c
   1e71c:	mov	r1, #1024	; 0x400
   1e720:	mov	r0, r3
   1e724:	bl	1e0b4 <lchmod@@Base+0x4d10>
   1e728:	str	r0, [fp, #-28]	; 0xffffffe4
   1e72c:	b	1e84c <lchmod@@Base+0x54a8>
   1e730:	mov	r3, #0
   1e734:	str	r3, [fp, #-28]	; 0xffffffe4
   1e738:	b	1e84c <lchmod@@Base+0x54a8>
   1e73c:	sub	r3, fp, #44	; 0x2c
   1e740:	mov	r2, #6
   1e744:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e748:	mov	r0, r3
   1e74c:	bl	1e218 <lchmod@@Base+0x4e74>
   1e750:	str	r0, [fp, #-28]	; 0xffffffe4
   1e754:	b	1e84c <lchmod@@Base+0x54a8>
   1e758:	sub	r3, fp, #44	; 0x2c
   1e75c:	mov	r2, #3
   1e760:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e764:	mov	r0, r3
   1e768:	bl	1e218 <lchmod@@Base+0x4e74>
   1e76c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e770:	b	1e84c <lchmod@@Base+0x54a8>
   1e774:	sub	r3, fp, #44	; 0x2c
   1e778:	mov	r2, #1
   1e77c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e780:	mov	r0, r3
   1e784:	bl	1e218 <lchmod@@Base+0x4e74>
   1e788:	str	r0, [fp, #-28]	; 0xffffffe4
   1e78c:	b	1e84c <lchmod@@Base+0x54a8>
   1e790:	sub	r3, fp, #44	; 0x2c
   1e794:	mov	r2, #2
   1e798:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e79c:	mov	r0, r3
   1e7a0:	bl	1e218 <lchmod@@Base+0x4e74>
   1e7a4:	str	r0, [fp, #-28]	; 0xffffffe4
   1e7a8:	b	1e84c <lchmod@@Base+0x54a8>
   1e7ac:	sub	r3, fp, #44	; 0x2c
   1e7b0:	mov	r2, #5
   1e7b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e7b8:	mov	r0, r3
   1e7bc:	bl	1e218 <lchmod@@Base+0x4e74>
   1e7c0:	str	r0, [fp, #-28]	; 0xffffffe4
   1e7c4:	b	1e84c <lchmod@@Base+0x54a8>
   1e7c8:	sub	r3, fp, #44	; 0x2c
   1e7cc:	mov	r2, #4
   1e7d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e7d4:	mov	r0, r3
   1e7d8:	bl	1e218 <lchmod@@Base+0x4e74>
   1e7dc:	str	r0, [fp, #-28]	; 0xffffffe4
   1e7e0:	b	1e84c <lchmod@@Base+0x54a8>
   1e7e4:	sub	r3, fp, #44	; 0x2c
   1e7e8:	mov	r1, #2
   1e7ec:	mov	r0, r3
   1e7f0:	bl	1e0b4 <lchmod@@Base+0x4d10>
   1e7f4:	str	r0, [fp, #-28]	; 0xffffffe4
   1e7f8:	b	1e84c <lchmod@@Base+0x54a8>
   1e7fc:	sub	r3, fp, #44	; 0x2c
   1e800:	mov	r2, #8
   1e804:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e808:	mov	r0, r3
   1e80c:	bl	1e218 <lchmod@@Base+0x4e74>
   1e810:	str	r0, [fp, #-28]	; 0xffffffe4
   1e814:	b	1e84c <lchmod@@Base+0x54a8>
   1e818:	sub	r3, fp, #44	; 0x2c
   1e81c:	mov	r2, #7
   1e820:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e824:	mov	r0, r3
   1e828:	bl	1e218 <lchmod@@Base+0x4e74>
   1e82c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e830:	b	1e84c <lchmod@@Base+0x54a8>
   1e834:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1e838:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1e83c:	strd	r2, [r1]
   1e840:	ldr	r3, [fp, #-8]
   1e844:	orr	r3, r3, #2
   1e848:	b	1e8a4 <lchmod@@Base+0x5500>
   1e84c:	ldr	r2, [fp, #-8]
   1e850:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e854:	orr	r3, r2, r3
   1e858:	str	r3, [fp, #-8]
   1e85c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e860:	ldr	r2, [r3]
   1e864:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e868:	add	r2, r2, r3
   1e86c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e870:	str	r2, [r3]
   1e874:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e878:	ldr	r3, [r3]
   1e87c:	ldrb	r3, [r3]
   1e880:	cmp	r3, #0
   1e884:	beq	1e894 <lchmod@@Base+0x54f0>
   1e888:	ldr	r3, [fp, #-8]
   1e88c:	orr	r3, r3, #2
   1e890:	str	r3, [fp, #-8]
   1e894:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1e898:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1e89c:	strd	r2, [r1]
   1e8a0:	ldr	r3, [fp, #-8]
   1e8a4:	mov	r0, r3
   1e8a8:	sub	sp, fp, #4
   1e8ac:	pop	{fp, pc}
   1e8b0:	andeq	r1, r2, r0, lsl r9
   1e8b4:	ldrdeq	r1, [r2], -r8
   1e8b8:	andeq	r1, r2, r8, ror #17
   1e8bc:	push	{r4, r5, fp, lr}
   1e8c0:	add	fp, sp, #12
   1e8c4:	sub	sp, sp, #16
   1e8c8:	str	r0, [fp, #-24]	; 0xffffffe8
   1e8cc:	str	r1, [fp, #-28]	; 0xffffffe4
   1e8d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e8d4:	cmp	r3, #0
   1e8d8:	beq	1e8e8 <lchmod@@Base+0x5544>
   1e8dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e8e0:	cmp	r3, #0
   1e8e4:	bne	1e8f8 <lchmod@@Base+0x5554>
   1e8e8:	mov	r3, #1
   1e8ec:	str	r3, [fp, #-28]	; 0xffffffe4
   1e8f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e8f4:	str	r3, [fp, #-24]	; 0xffffffe8
   1e8f8:	mov	r1, #0
   1e8fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1e900:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e904:	umull	r2, r3, r2, r3
   1e908:	mov	r4, r3
   1e90c:	mov	r5, #0
   1e910:	cmp	r4, #0
   1e914:	beq	1e91c <lchmod@@Base+0x5578>
   1e918:	mov	r1, #1
   1e91c:	cmp	r2, #0
   1e920:	bge	1e928 <lchmod@@Base+0x5584>
   1e924:	mov	r1, #1
   1e928:	mov	r3, r2
   1e92c:	str	r3, [fp, #-20]	; 0xffffffec
   1e930:	mov	r3, r1
   1e934:	and	r3, r3, #1
   1e938:	uxtb	r3, r3
   1e93c:	cmp	r3, #0
   1e940:	beq	1e95c <lchmod@@Base+0x55b8>
   1e944:	bl	11778 <__errno_location@plt>
   1e948:	mov	r2, r0
   1e94c:	mov	r3, #12
   1e950:	str	r3, [r2]
   1e954:	mov	r3, #0
   1e958:	b	1e974 <lchmod@@Base+0x55d0>
   1e95c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1e960:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e964:	bl	114d8 <calloc@plt>
   1e968:	mov	r3, r0
   1e96c:	str	r3, [fp, #-16]
   1e970:	ldr	r3, [fp, #-16]
   1e974:	mov	r0, r3
   1e978:	sub	sp, fp, #12
   1e97c:	pop	{r4, r5, fp, pc}
   1e980:	push	{r4, r5, fp, lr}
   1e984:	add	fp, sp, #12
   1e988:	sub	sp, sp, #16
   1e98c:	str	r0, [fp, #-24]	; 0xffffffe8
   1e990:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e994:	cmp	r3, #0
   1e998:	bne	1e9a4 <lchmod@@Base+0x5600>
   1e99c:	mov	r3, #1
   1e9a0:	str	r3, [fp, #-24]	; 0xffffffe8
   1e9a4:	mov	r1, #0
   1e9a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e9ac:	mov	r2, r3
   1e9b0:	mov	r3, #0
   1e9b4:	mov	r4, r3
   1e9b8:	mov	r5, #0
   1e9bc:	cmp	r4, #0
   1e9c0:	beq	1e9c8 <lchmod@@Base+0x5624>
   1e9c4:	mov	r1, #1
   1e9c8:	cmp	r2, #0
   1e9cc:	bge	1e9d4 <lchmod@@Base+0x5630>
   1e9d0:	mov	r1, #1
   1e9d4:	mov	r3, r2
   1e9d8:	str	r3, [fp, #-20]	; 0xffffffec
   1e9dc:	mov	r3, r1
   1e9e0:	and	r3, r3, #1
   1e9e4:	uxtb	r3, r3
   1e9e8:	cmp	r3, #0
   1e9ec:	beq	1ea08 <lchmod@@Base+0x5664>
   1e9f0:	bl	11778 <__errno_location@plt>
   1e9f4:	mov	r2, r0
   1e9f8:	mov	r3, #12
   1e9fc:	str	r3, [r2]
   1ea00:	mov	r3, #0
   1ea04:	b	1ea1c <lchmod@@Base+0x5678>
   1ea08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea0c:	bl	116a0 <malloc@plt>
   1ea10:	mov	r3, r0
   1ea14:	str	r3, [fp, #-16]
   1ea18:	ldr	r3, [fp, #-16]
   1ea1c:	mov	r0, r3
   1ea20:	sub	sp, fp, #12
   1ea24:	pop	{r4, r5, fp, pc}
   1ea28:	push	{r4, r5, fp, lr}
   1ea2c:	add	fp, sp, #12
   1ea30:	sub	sp, sp, #16
   1ea34:	str	r0, [fp, #-24]	; 0xffffffe8
   1ea38:	str	r1, [fp, #-28]	; 0xffffffe4
   1ea3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ea40:	cmp	r3, #0
   1ea44:	bne	1ea58 <lchmod@@Base+0x56b4>
   1ea48:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ea4c:	bl	1e980 <lchmod@@Base+0x55dc>
   1ea50:	mov	r3, r0
   1ea54:	b	1eaec <lchmod@@Base+0x5748>
   1ea58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ea5c:	cmp	r3, #0
   1ea60:	bne	1ea74 <lchmod@@Base+0x56d0>
   1ea64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea68:	bl	14250 <__assert_fail@plt+0x2934>
   1ea6c:	mov	r3, #0
   1ea70:	b	1eaec <lchmod@@Base+0x5748>
   1ea74:	mov	r1, #0
   1ea78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ea7c:	mov	r2, r3
   1ea80:	mov	r3, #0
   1ea84:	mov	r4, r3
   1ea88:	mov	r5, #0
   1ea8c:	cmp	r4, #0
   1ea90:	beq	1ea98 <lchmod@@Base+0x56f4>
   1ea94:	mov	r1, #1
   1ea98:	cmp	r2, #0
   1ea9c:	bge	1eaa4 <lchmod@@Base+0x5700>
   1eaa0:	mov	r1, #1
   1eaa4:	mov	r3, r2
   1eaa8:	str	r3, [fp, #-20]	; 0xffffffec
   1eaac:	mov	r3, r1
   1eab0:	and	r3, r3, #1
   1eab4:	uxtb	r3, r3
   1eab8:	cmp	r3, #0
   1eabc:	beq	1ead8 <lchmod@@Base+0x5734>
   1eac0:	bl	11778 <__errno_location@plt>
   1eac4:	mov	r2, r0
   1eac8:	mov	r3, #12
   1eacc:	str	r3, [r2]
   1ead0:	mov	r3, #0
   1ead4:	b	1eaec <lchmod@@Base+0x5748>
   1ead8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1eadc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eae0:	bl	115c8 <realloc@plt>
   1eae4:	str	r0, [fp, #-16]
   1eae8:	ldr	r3, [fp, #-16]
   1eaec:	mov	r0, r3
   1eaf0:	sub	sp, fp, #12
   1eaf4:	pop	{r4, r5, fp, pc}
   1eaf8:	push	{fp}		; (str fp, [sp, #-4]!)
   1eafc:	add	fp, sp, #0
   1eb00:	sub	sp, sp, #28
   1eb04:	str	r0, [fp, #-24]	; 0xffffffe8
   1eb08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1eb0c:	str	r3, [fp, #-8]
   1eb10:	mov	r3, #0
   1eb14:	strb	r3, [fp, #-13]
   1eb18:	b	1eb28 <lchmod@@Base+0x5784>
   1eb1c:	ldr	r3, [fp, #-8]
   1eb20:	add	r3, r3, #1
   1eb24:	str	r3, [fp, #-8]
   1eb28:	ldr	r3, [fp, #-8]
   1eb2c:	ldrb	r3, [r3]
   1eb30:	cmp	r3, #47	; 0x2f
   1eb34:	beq	1eb1c <lchmod@@Base+0x5778>
   1eb38:	ldr	r3, [fp, #-8]
   1eb3c:	str	r3, [fp, #-12]
   1eb40:	b	1eb88 <lchmod@@Base+0x57e4>
   1eb44:	ldr	r3, [fp, #-12]
   1eb48:	ldrb	r3, [r3]
   1eb4c:	cmp	r3, #47	; 0x2f
   1eb50:	bne	1eb60 <lchmod@@Base+0x57bc>
   1eb54:	mov	r3, #1
   1eb58:	strb	r3, [fp, #-13]
   1eb5c:	b	1eb7c <lchmod@@Base+0x57d8>
   1eb60:	ldrb	r3, [fp, #-13]
   1eb64:	cmp	r3, #0
   1eb68:	beq	1eb7c <lchmod@@Base+0x57d8>
   1eb6c:	ldr	r3, [fp, #-12]
   1eb70:	str	r3, [fp, #-8]
   1eb74:	mov	r3, #0
   1eb78:	strb	r3, [fp, #-13]
   1eb7c:	ldr	r3, [fp, #-12]
   1eb80:	add	r3, r3, #1
   1eb84:	str	r3, [fp, #-12]
   1eb88:	ldr	r3, [fp, #-12]
   1eb8c:	ldrb	r3, [r3]
   1eb90:	cmp	r3, #0
   1eb94:	bne	1eb44 <lchmod@@Base+0x57a0>
   1eb98:	ldr	r3, [fp, #-8]
   1eb9c:	mov	r0, r3
   1eba0:	add	sp, fp, #0
   1eba4:	pop	{fp}		; (ldr fp, [sp], #4)
   1eba8:	bx	lr
   1ebac:	push	{fp, lr}
   1ebb0:	add	fp, sp, #4
   1ebb4:	sub	sp, sp, #16
   1ebb8:	str	r0, [fp, #-16]
   1ebbc:	mov	r3, #0
   1ebc0:	str	r3, [fp, #-12]
   1ebc4:	ldr	r0, [fp, #-16]
   1ebc8:	bl	11730 <strlen@plt>
   1ebcc:	str	r0, [fp, #-8]
   1ebd0:	b	1ebe0 <lchmod@@Base+0x583c>
   1ebd4:	ldr	r3, [fp, #-8]
   1ebd8:	sub	r3, r3, #1
   1ebdc:	str	r3, [fp, #-8]
   1ebe0:	ldr	r3, [fp, #-8]
   1ebe4:	cmp	r3, #1
   1ebe8:	bls	1ec08 <lchmod@@Base+0x5864>
   1ebec:	ldr	r3, [fp, #-8]
   1ebf0:	sub	r3, r3, #1
   1ebf4:	ldr	r2, [fp, #-16]
   1ebf8:	add	r3, r2, r3
   1ebfc:	ldrb	r3, [r3]
   1ec00:	cmp	r3, #47	; 0x2f
   1ec04:	beq	1ebd4 <lchmod@@Base+0x5830>
   1ec08:	ldr	r3, [fp, #-8]
   1ec0c:	mov	r0, r3
   1ec10:	sub	sp, fp, #4
   1ec14:	pop	{fp, pc}
   1ec18:	push	{r4, r5, r6, r7, fp}
   1ec1c:	add	fp, sp, #16
   1ec20:	sub	sp, sp, #20
   1ec24:	strd	r0, [fp, #-28]	; 0xffffffe4
   1ec28:	str	r2, [fp, #-32]	; 0xffffffe0
   1ec2c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1ec30:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ec34:	sub	ip, r1, #32
   1ec38:	rsb	r0, r1, #32
   1ec3c:	lsl	r7, r3, r1
   1ec40:	orr	r7, r7, r2, lsl ip
   1ec44:	orr	r7, r7, r2, lsr r0
   1ec48:	lsl	r6, r2, r1
   1ec4c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ec50:	rsb	r1, r1, #0
   1ec54:	and	r1, r1, #63	; 0x3f
   1ec58:	rsb	ip, r1, #32
   1ec5c:	sub	r0, r1, #32
   1ec60:	lsr	r4, r2, r1
   1ec64:	orr	r4, r4, r3, lsl ip
   1ec68:	orr	r4, r4, r3, lsr r0
   1ec6c:	lsr	r5, r3, r1
   1ec70:	orr	r4, r4, r6
   1ec74:	orr	r5, r5, r7
   1ec78:	mov	r2, r4
   1ec7c:	mov	r3, r5
   1ec80:	mov	r0, r2
   1ec84:	mov	r1, r3
   1ec88:	sub	sp, fp, #16
   1ec8c:	pop	{r4, r5, r6, r7, fp}
   1ec90:	bx	lr
   1ec94:	push	{r4, r5, r6, r7, fp}
   1ec98:	add	fp, sp, #16
   1ec9c:	sub	sp, sp, #20
   1eca0:	strd	r0, [fp, #-28]	; 0xffffffe4
   1eca4:	str	r2, [fp, #-32]	; 0xffffffe0
   1eca8:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1ecac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ecb0:	rsb	ip, r1, #32
   1ecb4:	sub	r0, r1, #32
   1ecb8:	lsr	r6, r2, r1
   1ecbc:	orr	r6, r6, r3, lsl ip
   1ecc0:	orr	r6, r6, r3, lsr r0
   1ecc4:	lsr	r7, r3, r1
   1ecc8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1eccc:	rsb	r1, r1, #0
   1ecd0:	and	r1, r1, #63	; 0x3f
   1ecd4:	sub	ip, r1, #32
   1ecd8:	rsb	r0, r1, #32
   1ecdc:	lsl	r5, r3, r1
   1ece0:	orr	r5, r5, r2, lsl ip
   1ece4:	orr	r5, r5, r2, lsr r0
   1ece8:	lsl	r4, r2, r1
   1ecec:	orr	r4, r4, r6
   1ecf0:	orr	r5, r5, r7
   1ecf4:	mov	r2, r4
   1ecf8:	mov	r3, r5
   1ecfc:	mov	r0, r2
   1ed00:	mov	r1, r3
   1ed04:	sub	sp, fp, #16
   1ed08:	pop	{r4, r5, r6, r7, fp}
   1ed0c:	bx	lr
   1ed10:	push	{fp}		; (str fp, [sp, #-4]!)
   1ed14:	add	fp, sp, #0
   1ed18:	sub	sp, sp, #12
   1ed1c:	str	r0, [fp, #-8]
   1ed20:	str	r1, [fp, #-12]
   1ed24:	ldr	r2, [fp, #-8]
   1ed28:	ldr	r3, [fp, #-12]
   1ed2c:	rsb	r3, r3, #32
   1ed30:	ror	r3, r2, r3
   1ed34:	mov	r0, r3
   1ed38:	add	sp, fp, #0
   1ed3c:	pop	{fp}		; (ldr fp, [sp], #4)
   1ed40:	bx	lr
   1ed44:	push	{fp}		; (str fp, [sp, #-4]!)
   1ed48:	add	fp, sp, #0
   1ed4c:	sub	sp, sp, #12
   1ed50:	str	r0, [fp, #-8]
   1ed54:	str	r1, [fp, #-12]
   1ed58:	ldr	r2, [fp, #-8]
   1ed5c:	ldr	r3, [fp, #-12]
   1ed60:	ror	r3, r2, r3
   1ed64:	mov	r0, r3
   1ed68:	add	sp, fp, #0
   1ed6c:	pop	{fp}		; (ldr fp, [sp], #4)
   1ed70:	bx	lr
   1ed74:	push	{fp}		; (str fp, [sp, #-4]!)
   1ed78:	add	fp, sp, #0
   1ed7c:	sub	sp, sp, #12
   1ed80:	str	r0, [fp, #-8]
   1ed84:	str	r1, [fp, #-12]
   1ed88:	ldr	r2, [fp, #-8]
   1ed8c:	ldr	r3, [fp, #-12]
   1ed90:	rsb	r3, r3, #32
   1ed94:	ror	r3, r2, r3
   1ed98:	mov	r0, r3
   1ed9c:	add	sp, fp, #0
   1eda0:	pop	{fp}		; (ldr fp, [sp], #4)
   1eda4:	bx	lr
   1eda8:	push	{fp}		; (str fp, [sp, #-4]!)
   1edac:	add	fp, sp, #0
   1edb0:	sub	sp, sp, #12
   1edb4:	str	r0, [fp, #-8]
   1edb8:	str	r1, [fp, #-12]
   1edbc:	ldr	r2, [fp, #-8]
   1edc0:	ldr	r3, [fp, #-12]
   1edc4:	ror	r3, r2, r3
   1edc8:	mov	r0, r3
   1edcc:	add	sp, fp, #0
   1edd0:	pop	{fp}		; (ldr fp, [sp], #4)
   1edd4:	bx	lr
   1edd8:	push	{fp}		; (str fp, [sp, #-4]!)
   1eddc:	add	fp, sp, #0
   1ede0:	sub	sp, sp, #12
   1ede4:	mov	r3, r0
   1ede8:	str	r1, [fp, #-12]
   1edec:	strh	r3, [fp, #-6]
   1edf0:	ldrh	r2, [fp, #-6]
   1edf4:	ldr	r3, [fp, #-12]
   1edf8:	lsl	r3, r2, r3
   1edfc:	uxth	r2, r3
   1ee00:	ldrh	r1, [fp, #-6]
   1ee04:	ldr	r3, [fp, #-12]
   1ee08:	rsb	r3, r3, #16
   1ee0c:	lsr	r3, r1, r3
   1ee10:	uxth	r3, r3
   1ee14:	orr	r3, r2, r3
   1ee18:	uxth	r3, r3
   1ee1c:	mov	r0, r3
   1ee20:	add	sp, fp, #0
   1ee24:	pop	{fp}		; (ldr fp, [sp], #4)
   1ee28:	bx	lr
   1ee2c:	push	{fp}		; (str fp, [sp, #-4]!)
   1ee30:	add	fp, sp, #0
   1ee34:	sub	sp, sp, #12
   1ee38:	mov	r3, r0
   1ee3c:	str	r1, [fp, #-12]
   1ee40:	strh	r3, [fp, #-6]
   1ee44:	ldrh	r2, [fp, #-6]
   1ee48:	ldr	r3, [fp, #-12]
   1ee4c:	lsr	r3, r2, r3
   1ee50:	uxth	r2, r3
   1ee54:	ldrh	r1, [fp, #-6]
   1ee58:	ldr	r3, [fp, #-12]
   1ee5c:	rsb	r3, r3, #16
   1ee60:	lsl	r3, r1, r3
   1ee64:	uxth	r3, r3
   1ee68:	orr	r3, r2, r3
   1ee6c:	uxth	r3, r3
   1ee70:	mov	r0, r3
   1ee74:	add	sp, fp, #0
   1ee78:	pop	{fp}		; (ldr fp, [sp], #4)
   1ee7c:	bx	lr
   1ee80:	push	{fp}		; (str fp, [sp, #-4]!)
   1ee84:	add	fp, sp, #0
   1ee88:	sub	sp, sp, #12
   1ee8c:	mov	r3, r0
   1ee90:	str	r1, [fp, #-12]
   1ee94:	strb	r3, [fp, #-5]
   1ee98:	ldrb	r2, [fp, #-5]
   1ee9c:	ldr	r3, [fp, #-12]
   1eea0:	lsl	r3, r2, r3
   1eea4:	uxtb	r2, r3
   1eea8:	ldrb	r1, [fp, #-5]
   1eeac:	ldr	r3, [fp, #-12]
   1eeb0:	rsb	r3, r3, #8
   1eeb4:	lsr	r3, r1, r3
   1eeb8:	uxtb	r3, r3
   1eebc:	orr	r3, r2, r3
   1eec0:	uxtb	r3, r3
   1eec4:	mov	r0, r3
   1eec8:	add	sp, fp, #0
   1eecc:	pop	{fp}		; (ldr fp, [sp], #4)
   1eed0:	bx	lr
   1eed4:	push	{fp}		; (str fp, [sp, #-4]!)
   1eed8:	add	fp, sp, #0
   1eedc:	sub	sp, sp, #12
   1eee0:	mov	r3, r0
   1eee4:	str	r1, [fp, #-12]
   1eee8:	strb	r3, [fp, #-5]
   1eeec:	ldrb	r2, [fp, #-5]
   1eef0:	ldr	r3, [fp, #-12]
   1eef4:	lsr	r3, r2, r3
   1eef8:	uxtb	r2, r3
   1eefc:	ldrb	r1, [fp, #-5]
   1ef00:	ldr	r3, [fp, #-12]
   1ef04:	rsb	r3, r3, #8
   1ef08:	lsl	r3, r1, r3
   1ef0c:	uxtb	r3, r3
   1ef10:	orr	r3, r2, r3
   1ef14:	uxtb	r3, r3
   1ef18:	mov	r0, r3
   1ef1c:	add	sp, fp, #0
   1ef20:	pop	{fp}		; (ldr fp, [sp], #4)
   1ef24:	bx	lr
   1ef28:	push	{r4, r5, fp, lr}
   1ef2c:	add	fp, sp, #12
   1ef30:	sub	sp, sp, #16
   1ef34:	str	r0, [fp, #-24]	; 0xffffffe8
   1ef38:	str	r1, [fp, #-28]	; 0xffffffe4
   1ef3c:	ldr	r5, [fp, #-24]	; 0xffffffe8
   1ef40:	ldr	r4, [fp, #-28]	; 0xffffffe4
   1ef44:	cmp	r5, r4
   1ef48:	bne	1ef54 <lchmod@@Base+0x5bb0>
   1ef4c:	mov	r3, #0
   1ef50:	b	1efb4 <lchmod@@Base+0x5c10>
   1ef54:	ldrb	r3, [r5]
   1ef58:	mov	r0, r3
   1ef5c:	bl	200d8 <lchmod@@Base+0x6d34>
   1ef60:	mov	r3, r0
   1ef64:	strb	r3, [fp, #-13]
   1ef68:	ldrb	r3, [r4]
   1ef6c:	mov	r0, r3
   1ef70:	bl	200d8 <lchmod@@Base+0x6d34>
   1ef74:	mov	r3, r0
   1ef78:	strb	r3, [fp, #-14]
   1ef7c:	ldrb	r3, [fp, #-13]
   1ef80:	cmp	r3, #0
   1ef84:	beq	1efa4 <lchmod@@Base+0x5c00>
   1ef88:	add	r5, r5, #1
   1ef8c:	add	r4, r4, #1
   1ef90:	ldrb	r2, [fp, #-13]
   1ef94:	ldrb	r3, [fp, #-14]
   1ef98:	cmp	r2, r3
   1ef9c:	beq	1ef54 <lchmod@@Base+0x5bb0>
   1efa0:	b	1efa8 <lchmod@@Base+0x5c04>
   1efa4:	nop			; (mov r0, r0)
   1efa8:	ldrb	r2, [fp, #-13]
   1efac:	ldrb	r3, [fp, #-14]
   1efb0:	sub	r3, r2, r3
   1efb4:	mov	r0, r3
   1efb8:	sub	sp, fp, #12
   1efbc:	pop	{r4, r5, fp, pc}
   1efc0:	push	{fp, lr}
   1efc4:	add	fp, sp, #4
   1efc8:	sub	sp, sp, #16
   1efcc:	str	r0, [fp, #-16]
   1efd0:	ldr	r0, [fp, #-16]
   1efd4:	bl	11658 <__fpending@plt>
   1efd8:	mov	r3, r0
   1efdc:	cmp	r3, #0
   1efe0:	movne	r3, #1
   1efe4:	moveq	r3, #0
   1efe8:	strb	r3, [fp, #-5]
   1efec:	ldr	r0, [fp, #-16]
   1eff0:	bl	11664 <ferror_unlocked@plt>
   1eff4:	mov	r3, r0
   1eff8:	cmp	r3, #0
   1effc:	movne	r3, #1
   1f000:	moveq	r3, #0
   1f004:	strb	r3, [fp, #-6]
   1f008:	ldr	r0, [fp, #-16]
   1f00c:	bl	1f240 <lchmod@@Base+0x5e9c>
   1f010:	mov	r3, r0
   1f014:	cmp	r3, #0
   1f018:	movne	r3, #1
   1f01c:	moveq	r3, #0
   1f020:	strb	r3, [fp, #-7]
   1f024:	ldrb	r3, [fp, #-6]
   1f028:	cmp	r3, #0
   1f02c:	bne	1f05c <lchmod@@Base+0x5cb8>
   1f030:	ldrb	r3, [fp, #-7]
   1f034:	cmp	r3, #0
   1f038:	beq	1f088 <lchmod@@Base+0x5ce4>
   1f03c:	ldrb	r3, [fp, #-5]
   1f040:	cmp	r3, #0
   1f044:	bne	1f05c <lchmod@@Base+0x5cb8>
   1f048:	bl	11778 <__errno_location@plt>
   1f04c:	mov	r3, r0
   1f050:	ldr	r3, [r3]
   1f054:	cmp	r3, #9
   1f058:	beq	1f088 <lchmod@@Base+0x5ce4>
   1f05c:	ldrb	r3, [fp, #-7]
   1f060:	eor	r3, r3, #1
   1f064:	uxtb	r3, r3
   1f068:	cmp	r3, #0
   1f06c:	beq	1f080 <lchmod@@Base+0x5cdc>
   1f070:	bl	11778 <__errno_location@plt>
   1f074:	mov	r2, r0
   1f078:	mov	r3, #0
   1f07c:	str	r3, [r2]
   1f080:	mvn	r3, #0
   1f084:	b	1f08c <lchmod@@Base+0x5ce8>
   1f088:	mov	r3, #0
   1f08c:	mov	r0, r3
   1f090:	sub	sp, fp, #4
   1f094:	pop	{fp, pc}
   1f098:	push	{fp}		; (str fp, [sp, #-4]!)
   1f09c:	add	fp, sp, #0
   1f0a0:	sub	sp, sp, #12
   1f0a4:	strd	r0, [fp, #-12]
   1f0a8:	ldrd	r2, [fp, #-12]
   1f0ac:	subs	r0, r2, #1
   1f0b0:	sbc	r1, r3, #0
   1f0b4:	ldrd	r2, [fp, #-12]
   1f0b8:	and	r2, r2, r0
   1f0bc:	and	r3, r3, r1
   1f0c0:	orr	r3, r2, r3
   1f0c4:	cmp	r3, #0
   1f0c8:	moveq	r3, #1
   1f0cc:	movne	r3, #0
   1f0d0:	uxtb	r3, r3
   1f0d4:	mov	r0, r3
   1f0d8:	add	sp, fp, #0
   1f0dc:	pop	{fp}		; (ldr fp, [sp], #4)
   1f0e0:	bx	lr
   1f0e4:	push	{fp}		; (str fp, [sp, #-4]!)
   1f0e8:	add	fp, sp, #0
   1f0ec:	sub	sp, sp, #12
   1f0f0:	str	r0, [fp, #-8]
   1f0f4:	ldr	r1, [fp, #-8]
   1f0f8:	mov	r2, #0
   1f0fc:	mov	r3, #0
   1f100:	strd	r2, [r1, #16]
   1f104:	ldr	r3, [fp, #-8]
   1f108:	ldr	r2, [pc, #16]	; 1f120 <lchmod@@Base+0x5d7c>
   1f10c:	str	r2, [r3, #24]
   1f110:	nop			; (mov r0, r0)
   1f114:	add	sp, fp, #0
   1f118:	pop	{fp}		; (ldr fp, [sp], #4)
   1f11c:	bx	lr
   1f120:	addseq	pc, r5, r6, lsl r6	; <UNPREDICTABLE>
   1f124:	push	{fp, lr}
   1f128:	add	fp, sp, #4
   1f12c:	sub	sp, sp, #8
   1f130:	str	r0, [fp, #-8]
   1f134:	str	r1, [fp, #-12]
   1f138:	ldr	r3, [fp, #-8]
   1f13c:	ldr	r3, [r3, #24]
   1f140:	ldr	r2, [pc, #232]	; 1f230 <lchmod@@Base+0x5e8c>
   1f144:	cmp	r3, r2
   1f148:	beq	1f160 <lchmod@@Base+0x5dbc>
   1f14c:	ldr	r3, [pc, #224]	; 1f234 <lchmod@@Base+0x5e90>
   1f150:	mov	r2, #60	; 0x3c
   1f154:	ldr	r1, [pc, #220]	; 1f238 <lchmod@@Base+0x5e94>
   1f158:	ldr	r0, [pc, #220]	; 1f23c <lchmod@@Base+0x5e98>
   1f15c:	bl	1191c <__assert_fail@plt>
   1f160:	ldr	r3, [fp, #-8]
   1f164:	ldrd	r2, [r3, #16]
   1f168:	orrs	r3, r2, r3
   1f16c:	beq	1f1b0 <lchmod@@Base+0x5e0c>
   1f170:	ldr	r3, [fp, #-12]
   1f174:	ldrd	r0, [r3, #96]	; 0x60
   1f178:	ldr	r3, [fp, #-8]
   1f17c:	ldrd	r2, [r3]
   1f180:	cmp	r1, r3
   1f184:	cmpeq	r0, r2
   1f188:	bne	1f1b0 <lchmod@@Base+0x5e0c>
   1f18c:	ldr	r3, [fp, #-12]
   1f190:	ldrd	r0, [r3]
   1f194:	ldr	r3, [fp, #-8]
   1f198:	ldrd	r2, [r3, #8]
   1f19c:	cmp	r1, r3
   1f1a0:	cmpeq	r0, r2
   1f1a4:	bne	1f1b0 <lchmod@@Base+0x5e0c>
   1f1a8:	mov	r3, #1
   1f1ac:	b	1f224 <lchmod@@Base+0x5e80>
   1f1b0:	ldr	r3, [fp, #-8]
   1f1b4:	ldrd	r2, [r3, #16]
   1f1b8:	adds	r2, r2, #1
   1f1bc:	adc	r3, r3, #0
   1f1c0:	ldr	r1, [fp, #-8]
   1f1c4:	strd	r2, [r1, #16]
   1f1c8:	ldr	r3, [fp, #-8]
   1f1cc:	ldrd	r2, [r3, #16]
   1f1d0:	mov	r0, r2
   1f1d4:	mov	r1, r3
   1f1d8:	bl	1f098 <lchmod@@Base+0x5cf4>
   1f1dc:	mov	r3, r0
   1f1e0:	cmp	r3, #0
   1f1e4:	beq	1f220 <lchmod@@Base+0x5e7c>
   1f1e8:	ldr	r3, [fp, #-8]
   1f1ec:	ldrd	r2, [r3, #16]
   1f1f0:	orrs	r3, r2, r3
   1f1f4:	bne	1f200 <lchmod@@Base+0x5e5c>
   1f1f8:	mov	r3, #1
   1f1fc:	b	1f224 <lchmod@@Base+0x5e80>
   1f200:	ldr	r3, [fp, #-12]
   1f204:	ldrd	r2, [r3]
   1f208:	ldr	r1, [fp, #-8]
   1f20c:	strd	r2, [r1, #8]
   1f210:	ldr	r3, [fp, #-12]
   1f214:	ldrd	r2, [r3, #96]	; 0x60
   1f218:	ldr	r1, [fp, #-8]
   1f21c:	strd	r2, [r1]
   1f220:	mov	r3, #0
   1f224:	mov	r0, r3
   1f228:	sub	sp, fp, #4
   1f22c:	pop	{fp, pc}
   1f230:	addseq	pc, r5, r6, lsl r6	; <UNPREDICTABLE>
   1f234:	andeq	r1, r2, r8, asr #18
   1f238:	andeq	r1, r2, ip, lsl r9
   1f23c:	andeq	r1, r2, r0, lsr r9
   1f240:	push	{fp, lr}
   1f244:	add	fp, sp, #4
   1f248:	sub	sp, sp, #32
   1f24c:	str	r0, [fp, #-24]	; 0xffffffe8
   1f250:	mov	r3, #0
   1f254:	str	r3, [fp, #-8]
   1f258:	mov	r3, #0
   1f25c:	str	r3, [fp, #-12]
   1f260:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f264:	bl	1179c <fileno@plt>
   1f268:	str	r0, [fp, #-16]
   1f26c:	ldr	r3, [fp, #-16]
   1f270:	cmp	r3, #0
   1f274:	bge	1f288 <lchmod@@Base+0x5ee4>
   1f278:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f27c:	bl	117b4 <fclose@plt>
   1f280:	mov	r3, r0
   1f284:	b	1f32c <lchmod@@Base+0x5f88>
   1f288:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f28c:	bl	116b8 <__freading@plt>
   1f290:	mov	r3, r0
   1f294:	cmp	r3, #0
   1f298:	beq	1f2d4 <lchmod@@Base+0x5f30>
   1f29c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2a0:	bl	1179c <fileno@plt>
   1f2a4:	mov	r1, r0
   1f2a8:	mov	r3, #1
   1f2ac:	str	r3, [sp]
   1f2b0:	mov	r2, #0
   1f2b4:	mov	r3, #0
   1f2b8:	mov	r0, r1
   1f2bc:	bl	11634 <lseek64@plt>
   1f2c0:	mvn	r2, #0
   1f2c4:	mvn	r3, #0
   1f2c8:	cmp	r1, r3
   1f2cc:	cmpeq	r0, r2
   1f2d0:	beq	1f2f8 <lchmod@@Base+0x5f54>
   1f2d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2d8:	bl	1f77c <lchmod@@Base+0x63d8>
   1f2dc:	mov	r3, r0
   1f2e0:	cmp	r3, #0
   1f2e4:	beq	1f2f8 <lchmod@@Base+0x5f54>
   1f2e8:	bl	11778 <__errno_location@plt>
   1f2ec:	mov	r3, r0
   1f2f0:	ldr	r3, [r3]
   1f2f4:	str	r3, [fp, #-8]
   1f2f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2fc:	bl	117b4 <fclose@plt>
   1f300:	str	r0, [fp, #-12]
   1f304:	ldr	r3, [fp, #-8]
   1f308:	cmp	r3, #0
   1f30c:	beq	1f328 <lchmod@@Base+0x5f84>
   1f310:	bl	11778 <__errno_location@plt>
   1f314:	mov	r2, r0
   1f318:	ldr	r3, [fp, #-8]
   1f31c:	str	r3, [r2]
   1f320:	mvn	r3, #0
   1f324:	str	r3, [fp, #-12]
   1f328:	ldr	r3, [fp, #-12]
   1f32c:	mov	r0, r3
   1f330:	sub	sp, fp, #4
   1f334:	pop	{fp, pc}
   1f338:	push	{r1, r2, r3}
   1f33c:	push	{fp, lr}
   1f340:	add	fp, sp, #4
   1f344:	sub	sp, sp, #36	; 0x24
   1f348:	str	r0, [fp, #-36]	; 0xffffffdc
   1f34c:	mvn	r3, #0
   1f350:	str	r3, [fp, #-12]
   1f354:	add	r3, fp, #8
   1f358:	str	r3, [fp, #-32]	; 0xffffffe0
   1f35c:	ldr	r3, [fp, #4]
   1f360:	cmp	r3, #0
   1f364:	beq	1f378 <lchmod@@Base+0x5fd4>
   1f368:	ldr	r2, [pc, #432]	; 1f520 <lchmod@@Base+0x617c>
   1f36c:	cmp	r3, r2
   1f370:	beq	1f3a0 <lchmod@@Base+0x5ffc>
   1f374:	b	1f3c8 <lchmod@@Base+0x6024>
   1f378:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f37c:	add	r2, r3, #4
   1f380:	str	r2, [fp, #-32]	; 0xffffffe0
   1f384:	ldr	r3, [r3]
   1f388:	str	r3, [fp, #-16]
   1f38c:	ldr	r1, [fp, #-16]
   1f390:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f394:	bl	1f538 <lchmod@@Base+0x6194>
   1f398:	str	r0, [fp, #-12]
   1f39c:	b	1f508 <lchmod@@Base+0x6164>
   1f3a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f3a4:	add	r2, r3, #4
   1f3a8:	str	r2, [fp, #-32]	; 0xffffffe0
   1f3ac:	ldr	r3, [r3]
   1f3b0:	str	r3, [fp, #-20]	; 0xffffffec
   1f3b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f3b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f3bc:	bl	1f570 <lchmod@@Base+0x61cc>
   1f3c0:	str	r0, [fp, #-12]
   1f3c4:	b	1f508 <lchmod@@Base+0x6164>
   1f3c8:	ldr	r3, [fp, #4]
   1f3cc:	cmp	r3, #11
   1f3d0:	beq	1f498 <lchmod@@Base+0x60f4>
   1f3d4:	cmp	r3, #11
   1f3d8:	bgt	1f438 <lchmod@@Base+0x6094>
   1f3dc:	cmp	r3, #3
   1f3e0:	beq	1f498 <lchmod@@Base+0x60f4>
   1f3e4:	cmp	r3, #3
   1f3e8:	bgt	1f408 <lchmod@@Base+0x6064>
   1f3ec:	cmp	r3, #1
   1f3f0:	beq	1f498 <lchmod@@Base+0x60f4>
   1f3f4:	cmp	r3, #1
   1f3f8:	bgt	1f4ac <lchmod@@Base+0x6108>
   1f3fc:	cmp	r3, #0
   1f400:	beq	1f4ac <lchmod@@Base+0x6108>
   1f404:	b	1f4d8 <lchmod@@Base+0x6134>
   1f408:	cmp	r3, #8
   1f40c:	beq	1f4ac <lchmod@@Base+0x6108>
   1f410:	cmp	r3, #8
   1f414:	bgt	1f424 <lchmod@@Base+0x6080>
   1f418:	cmp	r3, #4
   1f41c:	beq	1f4ac <lchmod@@Base+0x6108>
   1f420:	b	1f4d8 <lchmod@@Base+0x6134>
   1f424:	cmp	r3, #9
   1f428:	beq	1f498 <lchmod@@Base+0x60f4>
   1f42c:	cmp	r3, #10
   1f430:	beq	1f4ac <lchmod@@Base+0x6108>
   1f434:	b	1f4d8 <lchmod@@Base+0x6134>
   1f438:	ldr	r2, [pc, #228]	; 1f524 <lchmod@@Base+0x6180>
   1f43c:	cmp	r3, r2
   1f440:	bgt	1f474 <lchmod@@Base+0x60d0>
   1f444:	ldr	r2, [pc, #212]	; 1f520 <lchmod@@Base+0x617c>
   1f448:	cmp	r3, r2
   1f44c:	bge	1f4ac <lchmod@@Base+0x6108>
   1f450:	ldr	r2, [pc, #208]	; 1f528 <lchmod@@Base+0x6184>
   1f454:	cmp	r3, r2
   1f458:	beq	1f498 <lchmod@@Base+0x60f4>
   1f45c:	ldr	r2, [pc, #200]	; 1f52c <lchmod@@Base+0x6188>
   1f460:	cmp	r3, r2
   1f464:	beq	1f4ac <lchmod@@Base+0x6108>
   1f468:	cmp	r3, #1024	; 0x400
   1f46c:	beq	1f4ac <lchmod@@Base+0x6108>
   1f470:	b	1f4d8 <lchmod@@Base+0x6134>
   1f474:	ldr	r2, [pc, #180]	; 1f530 <lchmod@@Base+0x618c>
   1f478:	cmp	r3, r2
   1f47c:	beq	1f4ac <lchmod@@Base+0x6108>
   1f480:	ldr	r2, [pc, #168]	; 1f530 <lchmod@@Base+0x618c>
   1f484:	cmp	r3, r2
   1f488:	blt	1f498 <lchmod@@Base+0x60f4>
   1f48c:	ldr	r2, [pc, #160]	; 1f534 <lchmod@@Base+0x6190>
   1f490:	cmp	r3, r2
   1f494:	bne	1f4d8 <lchmod@@Base+0x6134>
   1f498:	ldr	r1, [fp, #4]
   1f49c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f4a0:	bl	117cc <fcntl64@plt>
   1f4a4:	str	r0, [fp, #-12]
   1f4a8:	b	1f504 <lchmod@@Base+0x6160>
   1f4ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f4b0:	add	r2, r3, #4
   1f4b4:	str	r2, [fp, #-32]	; 0xffffffe0
   1f4b8:	ldr	r3, [r3]
   1f4bc:	str	r3, [fp, #-24]	; 0xffffffe8
   1f4c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f4c4:	ldr	r1, [fp, #4]
   1f4c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f4cc:	bl	117cc <fcntl64@plt>
   1f4d0:	str	r0, [fp, #-12]
   1f4d4:	b	1f504 <lchmod@@Base+0x6160>
   1f4d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f4dc:	add	r2, r3, #4
   1f4e0:	str	r2, [fp, #-32]	; 0xffffffe0
   1f4e4:	ldr	r3, [r3]
   1f4e8:	str	r3, [fp, #-28]	; 0xffffffe4
   1f4ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1f4f0:	ldr	r1, [fp, #4]
   1f4f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f4f8:	bl	117cc <fcntl64@plt>
   1f4fc:	str	r0, [fp, #-12]
   1f500:	nop			; (mov r0, r0)
   1f504:	nop			; (mov r0, r0)
   1f508:	ldr	r3, [fp, #-12]
   1f50c:	mov	r0, r3
   1f510:	sub	sp, fp, #4
   1f514:	pop	{fp, lr}
   1f518:	add	sp, sp, #12
   1f51c:	bx	lr
   1f520:	andeq	r0, r0, r6, lsl #8
   1f524:	andeq	r0, r0, r7, lsl #8
   1f528:	andeq	r0, r0, r1, lsl #8
   1f52c:	andeq	r0, r0, r2, lsl #8
   1f530:	andeq	r0, r0, r9, lsl #8
   1f534:	andeq	r0, r0, sl, lsl #8
   1f538:	push	{fp, lr}
   1f53c:	add	fp, sp, #4
   1f540:	sub	sp, sp, #16
   1f544:	str	r0, [fp, #-16]
   1f548:	str	r1, [fp, #-20]	; 0xffffffec
   1f54c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f550:	mov	r1, #0
   1f554:	ldr	r0, [fp, #-16]
   1f558:	bl	117cc <fcntl64@plt>
   1f55c:	str	r0, [fp, #-8]
   1f560:	ldr	r3, [fp, #-8]
   1f564:	mov	r0, r3
   1f568:	sub	sp, fp, #4
   1f56c:	pop	{fp, pc}
   1f570:	push	{fp, lr}
   1f574:	add	fp, sp, #4
   1f578:	sub	sp, sp, #24
   1f57c:	str	r0, [fp, #-24]	; 0xffffffe8
   1f580:	str	r1, [fp, #-28]	; 0xffffffe4
   1f584:	ldr	r3, [pc, #292]	; 1f6b0 <lchmod@@Base+0x630c>
   1f588:	ldr	r3, [r3]
   1f58c:	cmp	r3, #0
   1f590:	blt	1f604 <lchmod@@Base+0x6260>
   1f594:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1f598:	ldr	r1, [pc, #276]	; 1f6b4 <lchmod@@Base+0x6310>
   1f59c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f5a0:	bl	117cc <fcntl64@plt>
   1f5a4:	str	r0, [fp, #-8]
   1f5a8:	ldr	r3, [fp, #-8]
   1f5ac:	cmp	r3, #0
   1f5b0:	bge	1f5c8 <lchmod@@Base+0x6224>
   1f5b4:	bl	11778 <__errno_location@plt>
   1f5b8:	mov	r3, r0
   1f5bc:	ldr	r3, [r3]
   1f5c0:	cmp	r3, #22
   1f5c4:	beq	1f5d8 <lchmod@@Base+0x6234>
   1f5c8:	ldr	r3, [pc, #224]	; 1f6b0 <lchmod@@Base+0x630c>
   1f5cc:	mov	r2, #1
   1f5d0:	str	r2, [r3]
   1f5d4:	b	1f614 <lchmod@@Base+0x6270>
   1f5d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f5dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f5e0:	bl	1f538 <lchmod@@Base+0x6194>
   1f5e4:	str	r0, [fp, #-8]
   1f5e8:	ldr	r3, [fp, #-8]
   1f5ec:	cmp	r3, #0
   1f5f0:	blt	1f614 <lchmod@@Base+0x6270>
   1f5f4:	ldr	r3, [pc, #180]	; 1f6b0 <lchmod@@Base+0x630c>
   1f5f8:	mvn	r2, #0
   1f5fc:	str	r2, [r3]
   1f600:	b	1f614 <lchmod@@Base+0x6270>
   1f604:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1f608:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f60c:	bl	1f538 <lchmod@@Base+0x6194>
   1f610:	str	r0, [fp, #-8]
   1f614:	ldr	r3, [fp, #-8]
   1f618:	cmp	r3, #0
   1f61c:	blt	1f6a0 <lchmod@@Base+0x62fc>
   1f620:	ldr	r3, [pc, #136]	; 1f6b0 <lchmod@@Base+0x630c>
   1f624:	ldr	r3, [r3]
   1f628:	cmn	r3, #1
   1f62c:	bne	1f6a0 <lchmod@@Base+0x62fc>
   1f630:	mov	r1, #1
   1f634:	ldr	r0, [fp, #-8]
   1f638:	bl	117cc <fcntl64@plt>
   1f63c:	str	r0, [fp, #-12]
   1f640:	ldr	r3, [fp, #-12]
   1f644:	cmp	r3, #0
   1f648:	blt	1f670 <lchmod@@Base+0x62cc>
   1f64c:	ldr	r3, [fp, #-12]
   1f650:	orr	r3, r3, #1
   1f654:	mov	r2, r3
   1f658:	mov	r1, #2
   1f65c:	ldr	r0, [fp, #-8]
   1f660:	bl	117cc <fcntl64@plt>
   1f664:	mov	r3, r0
   1f668:	cmn	r3, #1
   1f66c:	bne	1f6a0 <lchmod@@Base+0x62fc>
   1f670:	bl	11778 <__errno_location@plt>
   1f674:	mov	r3, r0
   1f678:	ldr	r3, [r3]
   1f67c:	str	r3, [fp, #-16]
   1f680:	ldr	r0, [fp, #-8]
   1f684:	bl	118d4 <close@plt>
   1f688:	bl	11778 <__errno_location@plt>
   1f68c:	mov	r2, r0
   1f690:	ldr	r3, [fp, #-16]
   1f694:	str	r3, [r2]
   1f698:	mvn	r3, #0
   1f69c:	str	r3, [fp, #-8]
   1f6a0:	ldr	r3, [fp, #-8]
   1f6a4:	mov	r0, r3
   1f6a8:	sub	sp, fp, #4
   1f6ac:	pop	{fp, pc}
   1f6b0:	andeq	r2, r3, r4, lsr r3
   1f6b4:	andeq	r0, r0, r6, lsl #8
   1f6b8:	push	{r1, r2, r3}
   1f6bc:	push	{fp, lr}
   1f6c0:	add	fp, sp, #4
   1f6c4:	sub	sp, sp, #20
   1f6c8:	str	r0, [fp, #-20]	; 0xffffffec
   1f6cc:	mov	r3, #0
   1f6d0:	str	r3, [fp, #-12]
   1f6d4:	ldr	r3, [fp, #4]
   1f6d8:	and	r3, r3, #64	; 0x40
   1f6dc:	cmp	r3, #0
   1f6e0:	beq	1f700 <lchmod@@Base+0x635c>
   1f6e4:	add	r3, fp, #8
   1f6e8:	str	r3, [fp, #-16]
   1f6ec:	ldr	r3, [fp, #-16]
   1f6f0:	add	r2, r3, #4
   1f6f4:	str	r2, [fp, #-16]
   1f6f8:	ldr	r3, [r3]
   1f6fc:	str	r3, [fp, #-12]
   1f700:	ldr	r2, [fp, #-12]
   1f704:	ldr	r1, [fp, #4]
   1f708:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f70c:	bl	11688 <open64@plt>
   1f710:	mov	r3, r0
   1f714:	mov	r0, r3
   1f718:	bl	1cbdc <lchmod@@Base+0x3838>
   1f71c:	mov	r3, r0
   1f720:	mov	r0, r3
   1f724:	sub	sp, fp, #4
   1f728:	pop	{fp, lr}
   1f72c:	add	sp, sp, #12
   1f730:	bx	lr
   1f734:	push	{fp, lr}
   1f738:	add	fp, sp, #4
   1f73c:	sub	sp, sp, #16
   1f740:	str	r0, [fp, #-8]
   1f744:	ldr	r3, [fp, #-8]
   1f748:	ldr	r3, [r3]
   1f74c:	and	r3, r3, #256	; 0x100
   1f750:	cmp	r3, #0
   1f754:	beq	1f770 <lchmod@@Base+0x63cc>
   1f758:	mov	r3, #1
   1f75c:	str	r3, [sp]
   1f760:	mov	r2, #0
   1f764:	mov	r3, #0
   1f768:	ldr	r0, [fp, #-8]
   1f76c:	bl	1f7dc <lchmod@@Base+0x6438>
   1f770:	nop			; (mov r0, r0)
   1f774:	sub	sp, fp, #4
   1f778:	pop	{fp, pc}
   1f77c:	push	{fp, lr}
   1f780:	add	fp, sp, #4
   1f784:	sub	sp, sp, #8
   1f788:	str	r0, [fp, #-8]
   1f78c:	ldr	r3, [fp, #-8]
   1f790:	cmp	r3, #0
   1f794:	beq	1f7ac <lchmod@@Base+0x6408>
   1f798:	ldr	r0, [fp, #-8]
   1f79c:	bl	116b8 <__freading@plt>
   1f7a0:	mov	r3, r0
   1f7a4:	cmp	r3, #0
   1f7a8:	bne	1f7bc <lchmod@@Base+0x6418>
   1f7ac:	ldr	r0, [fp, #-8]
   1f7b0:	bl	11538 <fflush@plt>
   1f7b4:	mov	r3, r0
   1f7b8:	b	1f7d0 <lchmod@@Base+0x642c>
   1f7bc:	ldr	r0, [fp, #-8]
   1f7c0:	bl	1f734 <lchmod@@Base+0x6390>
   1f7c4:	ldr	r0, [fp, #-8]
   1f7c8:	bl	11538 <fflush@plt>
   1f7cc:	mov	r3, r0
   1f7d0:	mov	r0, r3
   1f7d4:	sub	sp, fp, #4
   1f7d8:	pop	{fp, pc}
   1f7dc:	push	{fp, lr}
   1f7e0:	add	fp, sp, #4
   1f7e4:	sub	sp, sp, #32
   1f7e8:	str	r0, [fp, #-16]
   1f7ec:	strd	r2, [fp, #-28]	; 0xffffffe4
   1f7f0:	ldr	r3, [fp, #-16]
   1f7f4:	ldr	r2, [r3, #8]
   1f7f8:	ldr	r3, [fp, #-16]
   1f7fc:	ldr	r3, [r3, #4]
   1f800:	cmp	r2, r3
   1f804:	bne	1f89c <lchmod@@Base+0x64f8>
   1f808:	ldr	r3, [fp, #-16]
   1f80c:	ldr	r2, [r3, #20]
   1f810:	ldr	r3, [fp, #-16]
   1f814:	ldr	r3, [r3, #16]
   1f818:	cmp	r2, r3
   1f81c:	bne	1f89c <lchmod@@Base+0x64f8>
   1f820:	ldr	r3, [fp, #-16]
   1f824:	ldr	r3, [r3, #36]	; 0x24
   1f828:	cmp	r3, #0
   1f82c:	bne	1f89c <lchmod@@Base+0x64f8>
   1f830:	ldr	r0, [fp, #-16]
   1f834:	bl	1179c <fileno@plt>
   1f838:	mov	r1, r0
   1f83c:	ldr	r3, [fp, #4]
   1f840:	str	r3, [sp]
   1f844:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1f848:	mov	r0, r1
   1f84c:	bl	11634 <lseek64@plt>
   1f850:	strd	r0, [fp, #-12]
   1f854:	ldrd	r2, [fp, #-12]
   1f858:	mvn	r0, #0
   1f85c:	mvn	r1, #0
   1f860:	cmp	r3, r1
   1f864:	cmpeq	r2, r0
   1f868:	bne	1f874 <lchmod@@Base+0x64d0>
   1f86c:	mvn	r3, #0
   1f870:	b	1f8b4 <lchmod@@Base+0x6510>
   1f874:	ldr	r3, [fp, #-16]
   1f878:	ldr	r3, [r3]
   1f87c:	bic	r2, r3, #16
   1f880:	ldr	r3, [fp, #-16]
   1f884:	str	r2, [r3]
   1f888:	ldr	r1, [fp, #-16]
   1f88c:	ldrd	r2, [fp, #-12]
   1f890:	strd	r2, [r1, #80]	; 0x50
   1f894:	mov	r3, #0
   1f898:	b	1f8b4 <lchmod@@Base+0x6510>
   1f89c:	ldr	r3, [fp, #4]
   1f8a0:	str	r3, [sp]
   1f8a4:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1f8a8:	ldr	r0, [fp, #-16]
   1f8ac:	bl	117c0 <fseeko64@plt>
   1f8b0:	mov	r3, r0
   1f8b4:	mov	r0, r3
   1f8b8:	sub	sp, fp, #4
   1f8bc:	pop	{fp, pc}
   1f8c0:	push	{fp, lr}
   1f8c4:	add	fp, sp, #4
   1f8c8:	sub	sp, sp, #16
   1f8cc:	str	r0, [fp, #-16]
   1f8d0:	str	r1, [fp, #-20]	; 0xffffffec
   1f8d4:	mov	r3, #0
   1f8d8:	str	r3, [fp, #-12]
   1f8dc:	ldr	r3, [fp, #-16]
   1f8e0:	str	r3, [fp, #-8]
   1f8e4:	b	1f910 <lchmod@@Base+0x656c>
   1f8e8:	ldr	r3, [fp, #-8]
   1f8ec:	ldrb	r3, [r3]
   1f8f0:	mov	r2, r3
   1f8f4:	ldr	r3, [fp, #-12]
   1f8f8:	ror	r3, r3, #23
   1f8fc:	add	r3, r2, r3
   1f900:	str	r3, [fp, #-12]
   1f904:	ldr	r3, [fp, #-8]
   1f908:	add	r3, r3, #1
   1f90c:	str	r3, [fp, #-8]
   1f910:	ldr	r3, [fp, #-8]
   1f914:	ldrb	r3, [r3]
   1f918:	cmp	r3, #0
   1f91c:	bne	1f8e8 <lchmod@@Base+0x6544>
   1f920:	ldr	r3, [fp, #-12]
   1f924:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f928:	mov	r0, r3
   1f92c:	bl	20548 <lchmod@@Base+0x71a4>
   1f930:	mov	r3, r1
   1f934:	mov	r0, r3
   1f938:	sub	sp, fp, #4
   1f93c:	pop	{fp, pc}
   1f940:	push	{fp, lr}
   1f944:	add	fp, sp, #4
   1f948:	bl	11778 <__errno_location@plt>
   1f94c:	mov	r2, r0
   1f950:	mov	r3, #12
   1f954:	str	r3, [r2]
   1f958:	mov	r3, #0
   1f95c:	mov	r0, r3
   1f960:	pop	{fp, pc}
   1f964:	push	{fp, lr}
   1f968:	add	fp, sp, #4
   1f96c:	sub	sp, sp, #8
   1f970:	str	r0, [fp, #-8]
   1f974:	ldr	r3, [fp, #-8]
   1f978:	mov	r0, r3
   1f97c:	bl	1e980 <lchmod@@Base+0x55dc>
   1f980:	mov	r3, r0
   1f984:	mov	r0, r3
   1f988:	sub	sp, fp, #4
   1f98c:	pop	{fp, pc}
   1f990:	push	{fp, lr}
   1f994:	add	fp, sp, #4
   1f998:	sub	sp, sp, #8
   1f99c:	str	r0, [fp, #-8]
   1f9a0:	str	r1, [fp, #-12]
   1f9a4:	ldr	r3, [fp, #-12]
   1f9a8:	cmp	r3, #0
   1f9ac:	moveq	r3, #1
   1f9b0:	movne	r3, #0
   1f9b4:	uxtb	r3, r3
   1f9b8:	mov	r2, r3
   1f9bc:	ldr	r3, [fp, #-12]
   1f9c0:	orr	r3, r2, r3
   1f9c4:	mov	r1, r3
   1f9c8:	ldr	r0, [fp, #-8]
   1f9cc:	bl	1ea28 <lchmod@@Base+0x5684>
   1f9d0:	mov	r3, r0
   1f9d4:	mov	r0, r3
   1f9d8:	sub	sp, fp, #4
   1f9dc:	pop	{fp, pc}
   1f9e0:	push	{fp, lr}
   1f9e4:	add	fp, sp, #4
   1f9e8:	sub	sp, sp, #8
   1f9ec:	str	r0, [fp, #-8]
   1f9f0:	str	r1, [fp, #-12]
   1f9f4:	ldr	r3, [fp, #-8]
   1f9f8:	ldr	r2, [fp, #-12]
   1f9fc:	mov	r1, r2
   1fa00:	mov	r0, r3
   1fa04:	bl	1e8bc <lchmod@@Base+0x5518>
   1fa08:	mov	r3, r0
   1fa0c:	mov	r0, r3
   1fa10:	sub	sp, fp, #4
   1fa14:	pop	{fp, pc}
   1fa18:	push	{fp, lr}
   1fa1c:	add	fp, sp, #4
   1fa20:	sub	sp, sp, #16
   1fa24:	str	r0, [fp, #-8]
   1fa28:	str	r1, [fp, #-12]
   1fa2c:	str	r2, [fp, #-16]
   1fa30:	ldr	r3, [fp, #-12]
   1fa34:	cmp	r3, #0
   1fa38:	beq	1fa48 <lchmod@@Base+0x66a4>
   1fa3c:	ldr	r3, [fp, #-16]
   1fa40:	cmp	r3, #0
   1fa44:	bne	1fa58 <lchmod@@Base+0x66b4>
   1fa48:	mov	r3, #1
   1fa4c:	str	r3, [fp, #-16]
   1fa50:	ldr	r3, [fp, #-16]
   1fa54:	str	r3, [fp, #-12]
   1fa58:	ldr	r3, [fp, #-12]
   1fa5c:	ldr	r2, [fp, #-16]
   1fa60:	mov	r1, r3
   1fa64:	ldr	r0, [fp, #-8]
   1fa68:	bl	1fb84 <lchmod@@Base+0x67e0>
   1fa6c:	mov	r3, r0
   1fa70:	mov	r0, r3
   1fa74:	sub	sp, fp, #4
   1fa78:	pop	{fp, pc}
   1fa7c:	push	{fp, lr}
   1fa80:	add	fp, sp, #4
   1fa84:	sub	sp, sp, #8
   1fa88:	mov	r0, #14
   1fa8c:	bl	117fc <nl_langinfo@plt>
   1fa90:	str	r0, [fp, #-8]
   1fa94:	ldr	r3, [fp, #-8]
   1fa98:	cmp	r3, #0
   1fa9c:	bne	1faa8 <lchmod@@Base+0x6704>
   1faa0:	ldr	r3, [pc, #40]	; 1fad0 <lchmod@@Base+0x672c>
   1faa4:	str	r3, [fp, #-8]
   1faa8:	ldr	r3, [fp, #-8]
   1faac:	ldrb	r3, [r3]
   1fab0:	cmp	r3, #0
   1fab4:	bne	1fac0 <lchmod@@Base+0x671c>
   1fab8:	ldr	r3, [pc, #20]	; 1fad4 <lchmod@@Base+0x6730>
   1fabc:	str	r3, [fp, #-8]
   1fac0:	ldr	r3, [fp, #-8]
   1fac4:	mov	r0, r3
   1fac8:	sub	sp, fp, #4
   1facc:	pop	{fp, pc}
   1fad0:	andeq	r1, r2, r4, asr r9
   1fad4:	andeq	r1, r2, r8, asr r9
   1fad8:	push	{fp, lr}
   1fadc:	add	fp, sp, #4
   1fae0:	sub	sp, sp, #32
   1fae4:	str	r0, [fp, #-24]	; 0xffffffe8
   1fae8:	str	r1, [fp, #-28]	; 0xffffffe4
   1faec:	str	r2, [fp, #-32]	; 0xffffffe0
   1faf0:	str	r3, [fp, #-36]	; 0xffffffdc
   1faf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1faf8:	cmp	r3, #0
   1fafc:	bne	1fb08 <lchmod@@Base+0x6764>
   1fb00:	sub	r3, fp, #16
   1fb04:	str	r3, [fp, #-24]	; 0xffffffe8
   1fb08:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fb0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1fb10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1fb14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fb18:	bl	11670 <mbrtowc@plt>
   1fb1c:	str	r0, [fp, #-8]
   1fb20:	ldr	r3, [fp, #-8]
   1fb24:	cmn	r3, #3
   1fb28:	bls	1fb74 <lchmod@@Base+0x67d0>
   1fb2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fb30:	cmp	r3, #0
   1fb34:	beq	1fb74 <lchmod@@Base+0x67d0>
   1fb38:	mov	r0, #0
   1fb3c:	bl	20158 <lchmod@@Base+0x6db4>
   1fb40:	mov	r3, r0
   1fb44:	eor	r3, r3, #1
   1fb48:	uxtb	r3, r3
   1fb4c:	cmp	r3, #0
   1fb50:	beq	1fb74 <lchmod@@Base+0x67d0>
   1fb54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1fb58:	ldrb	r3, [r3]
   1fb5c:	strb	r3, [fp, #-9]
   1fb60:	ldrb	r2, [fp, #-9]
   1fb64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fb68:	str	r2, [r3]
   1fb6c:	mov	r3, #1
   1fb70:	b	1fb78 <lchmod@@Base+0x67d4>
   1fb74:	ldr	r3, [fp, #-8]
   1fb78:	mov	r0, r3
   1fb7c:	sub	sp, fp, #4
   1fb80:	pop	{fp, pc}
   1fb84:	push	{fp, lr}
   1fb88:	add	fp, sp, #4
   1fb8c:	sub	sp, sp, #24
   1fb90:	str	r0, [fp, #-16]
   1fb94:	str	r1, [fp, #-20]	; 0xffffffec
   1fb98:	str	r2, [fp, #-24]	; 0xffffffe8
   1fb9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fba0:	cmp	r3, #0
   1fba4:	beq	1fbe0 <lchmod@@Base+0x683c>
   1fba8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fbac:	mvn	r0, #0
   1fbb0:	bl	2035c <lchmod@@Base+0x6fb8>
   1fbb4:	mov	r3, r0
   1fbb8:	mov	r2, r3
   1fbbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fbc0:	cmp	r2, r3
   1fbc4:	bcs	1fbe0 <lchmod@@Base+0x683c>
   1fbc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fbcc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fbd0:	mul	r3, r2, r3
   1fbd4:	str	r3, [fp, #-8]
   1fbd8:	mov	r3, #1
   1fbdc:	b	1fbf4 <lchmod@@Base+0x6850>
   1fbe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fbe4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fbe8:	mul	r3, r2, r3
   1fbec:	str	r3, [fp, #-8]
   1fbf0:	mov	r3, #0
   1fbf4:	cmp	r3, #0
   1fbf8:	beq	1fc14 <lchmod@@Base+0x6870>
   1fbfc:	bl	11778 <__errno_location@plt>
   1fc00:	mov	r2, r0
   1fc04:	mov	r3, #12
   1fc08:	str	r3, [r2]
   1fc0c:	mov	r3, #0
   1fc10:	b	1fc28 <lchmod@@Base+0x6884>
   1fc14:	ldr	r3, [fp, #-8]
   1fc18:	mov	r1, r3
   1fc1c:	ldr	r0, [fp, #-16]
   1fc20:	bl	1ea28 <lchmod@@Base+0x5684>
   1fc24:	mov	r3, r0
   1fc28:	mov	r0, r3
   1fc2c:	sub	sp, fp, #4
   1fc30:	pop	{fp, pc}
   1fc34:	push	{fp, lr}
   1fc38:	add	fp, sp, #4
   1fc3c:	sub	sp, sp, #8
   1fc40:	str	r0, [fp, #-8]
   1fc44:	mov	r2, #3
   1fc48:	mov	r1, #0
   1fc4c:	ldr	r0, [fp, #-8]
   1fc50:	bl	1f338 <lchmod@@Base+0x5f94>
   1fc54:	mov	r3, r0
   1fc58:	mov	r0, r3
   1fc5c:	sub	sp, fp, #4
   1fc60:	pop	{fp, pc}
   1fc64:	push	{fp}		; (str fp, [sp, #-4]!)
   1fc68:	add	fp, sp, #0
   1fc6c:	sub	sp, sp, #12
   1fc70:	str	r0, [fp, #-8]
   1fc74:	ldr	r3, [fp, #-8]
   1fc78:	cmp	r3, #90	; 0x5a
   1fc7c:	bgt	1fc98 <lchmod@@Base+0x68f4>
   1fc80:	cmp	r3, #65	; 0x41
   1fc84:	bge	1fca4 <lchmod@@Base+0x6900>
   1fc88:	sub	r3, r3, #48	; 0x30
   1fc8c:	cmp	r3, #9
   1fc90:	bhi	1fcac <lchmod@@Base+0x6908>
   1fc94:	b	1fca4 <lchmod@@Base+0x6900>
   1fc98:	sub	r3, r3, #97	; 0x61
   1fc9c:	cmp	r3, #25
   1fca0:	bhi	1fcac <lchmod@@Base+0x6908>
   1fca4:	mov	r3, #1
   1fca8:	b	1fcb0 <lchmod@@Base+0x690c>
   1fcac:	mov	r3, #0
   1fcb0:	mov	r0, r3
   1fcb4:	add	sp, fp, #0
   1fcb8:	pop	{fp}		; (ldr fp, [sp], #4)
   1fcbc:	bx	lr
   1fcc0:	push	{fp}		; (str fp, [sp, #-4]!)
   1fcc4:	add	fp, sp, #0
   1fcc8:	sub	sp, sp, #12
   1fccc:	str	r0, [fp, #-8]
   1fcd0:	ldr	r3, [fp, #-8]
   1fcd4:	cmp	r3, #65	; 0x41
   1fcd8:	blt	1fcf8 <lchmod@@Base+0x6954>
   1fcdc:	cmp	r3, #90	; 0x5a
   1fce0:	ble	1fcf0 <lchmod@@Base+0x694c>
   1fce4:	sub	r3, r3, #97	; 0x61
   1fce8:	cmp	r3, #25
   1fcec:	bhi	1fcf8 <lchmod@@Base+0x6954>
   1fcf0:	mov	r3, #1
   1fcf4:	b	1fcfc <lchmod@@Base+0x6958>
   1fcf8:	mov	r3, #0
   1fcfc:	mov	r0, r3
   1fd00:	add	sp, fp, #0
   1fd04:	pop	{fp}		; (ldr fp, [sp], #4)
   1fd08:	bx	lr
   1fd0c:	push	{fp}		; (str fp, [sp, #-4]!)
   1fd10:	add	fp, sp, #0
   1fd14:	sub	sp, sp, #12
   1fd18:	str	r0, [fp, #-8]
   1fd1c:	ldr	r3, [fp, #-8]
   1fd20:	add	r3, r3, #0
   1fd24:	cmp	r3, #127	; 0x7f
   1fd28:	bhi	1fd34 <lchmod@@Base+0x6990>
   1fd2c:	mov	r3, #1
   1fd30:	b	1fd38 <lchmod@@Base+0x6994>
   1fd34:	mov	r3, #0
   1fd38:	mov	r0, r3
   1fd3c:	add	sp, fp, #0
   1fd40:	pop	{fp}		; (ldr fp, [sp], #4)
   1fd44:	bx	lr
   1fd48:	push	{fp}		; (str fp, [sp, #-4]!)
   1fd4c:	add	fp, sp, #0
   1fd50:	sub	sp, sp, #12
   1fd54:	str	r0, [fp, #-8]
   1fd58:	ldr	r3, [fp, #-8]
   1fd5c:	cmp	r3, #32
   1fd60:	beq	1fd70 <lchmod@@Base+0x69cc>
   1fd64:	ldr	r3, [fp, #-8]
   1fd68:	cmp	r3, #9
   1fd6c:	bne	1fd78 <lchmod@@Base+0x69d4>
   1fd70:	mov	r3, #1
   1fd74:	b	1fd7c <lchmod@@Base+0x69d8>
   1fd78:	mov	r3, #0
   1fd7c:	and	r3, r3, #1
   1fd80:	uxtb	r3, r3
   1fd84:	mov	r0, r3
   1fd88:	add	sp, fp, #0
   1fd8c:	pop	{fp}		; (ldr fp, [sp], #4)
   1fd90:	bx	lr
   1fd94:	push	{fp}		; (str fp, [sp, #-4]!)
   1fd98:	add	fp, sp, #0
   1fd9c:	sub	sp, sp, #12
   1fda0:	str	r0, [fp, #-8]
   1fda4:	ldr	r3, [fp, #-8]
   1fda8:	cmp	r3, #0
   1fdac:	blt	1fdc8 <lchmod@@Base+0x6a24>
   1fdb0:	cmp	r3, #31
   1fdb4:	ble	1fdc0 <lchmod@@Base+0x6a1c>
   1fdb8:	cmp	r3, #127	; 0x7f
   1fdbc:	bne	1fdc8 <lchmod@@Base+0x6a24>
   1fdc0:	mov	r3, #1
   1fdc4:	b	1fdcc <lchmod@@Base+0x6a28>
   1fdc8:	mov	r3, #0
   1fdcc:	mov	r0, r3
   1fdd0:	add	sp, fp, #0
   1fdd4:	pop	{fp}		; (ldr fp, [sp], #4)
   1fdd8:	bx	lr
   1fddc:	push	{fp}		; (str fp, [sp, #-4]!)
   1fde0:	add	fp, sp, #0
   1fde4:	sub	sp, sp, #12
   1fde8:	str	r0, [fp, #-8]
   1fdec:	ldr	r3, [fp, #-8]
   1fdf0:	sub	r3, r3, #48	; 0x30
   1fdf4:	cmp	r3, #9
   1fdf8:	bhi	1fe04 <lchmod@@Base+0x6a60>
   1fdfc:	mov	r3, #1
   1fe00:	b	1fe08 <lchmod@@Base+0x6a64>
   1fe04:	mov	r3, #0
   1fe08:	mov	r0, r3
   1fe0c:	add	sp, fp, #0
   1fe10:	pop	{fp}		; (ldr fp, [sp], #4)
   1fe14:	bx	lr
   1fe18:	push	{fp}		; (str fp, [sp, #-4]!)
   1fe1c:	add	fp, sp, #0
   1fe20:	sub	sp, sp, #12
   1fe24:	str	r0, [fp, #-8]
   1fe28:	ldr	r3, [fp, #-8]
   1fe2c:	sub	r3, r3, #33	; 0x21
   1fe30:	cmp	r3, #93	; 0x5d
   1fe34:	bhi	1fe40 <lchmod@@Base+0x6a9c>
   1fe38:	mov	r3, #1
   1fe3c:	b	1fe44 <lchmod@@Base+0x6aa0>
   1fe40:	mov	r3, #0
   1fe44:	mov	r0, r3
   1fe48:	add	sp, fp, #0
   1fe4c:	pop	{fp}		; (ldr fp, [sp], #4)
   1fe50:	bx	lr
   1fe54:	push	{fp}		; (str fp, [sp, #-4]!)
   1fe58:	add	fp, sp, #0
   1fe5c:	sub	sp, sp, #12
   1fe60:	str	r0, [fp, #-8]
   1fe64:	ldr	r3, [fp, #-8]
   1fe68:	sub	r3, r3, #97	; 0x61
   1fe6c:	cmp	r3, #25
   1fe70:	bhi	1fe7c <lchmod@@Base+0x6ad8>
   1fe74:	mov	r3, #1
   1fe78:	b	1fe80 <lchmod@@Base+0x6adc>
   1fe7c:	mov	r3, #0
   1fe80:	mov	r0, r3
   1fe84:	add	sp, fp, #0
   1fe88:	pop	{fp}		; (ldr fp, [sp], #4)
   1fe8c:	bx	lr
   1fe90:	push	{fp}		; (str fp, [sp, #-4]!)
   1fe94:	add	fp, sp, #0
   1fe98:	sub	sp, sp, #12
   1fe9c:	str	r0, [fp, #-8]
   1fea0:	ldr	r3, [fp, #-8]
   1fea4:	sub	r3, r3, #32
   1fea8:	cmp	r3, #94	; 0x5e
   1feac:	bhi	1feb8 <lchmod@@Base+0x6b14>
   1feb0:	mov	r3, #1
   1feb4:	b	1febc <lchmod@@Base+0x6b18>
   1feb8:	mov	r3, #0
   1febc:	mov	r0, r3
   1fec0:	add	sp, fp, #0
   1fec4:	pop	{fp}		; (ldr fp, [sp], #4)
   1fec8:	bx	lr
   1fecc:	push	{fp}		; (str fp, [sp, #-4]!)
   1fed0:	add	fp, sp, #0
   1fed4:	sub	sp, sp, #12
   1fed8:	str	r0, [fp, #-8]
   1fedc:	ldr	r3, [fp, #-8]
   1fee0:	cmp	r3, #64	; 0x40
   1fee4:	bgt	1ff00 <lchmod@@Base+0x6b5c>
   1fee8:	cmp	r3, #58	; 0x3a
   1feec:	bge	1ff1c <lchmod@@Base+0x6b78>
   1fef0:	sub	r3, r3, #33	; 0x21
   1fef4:	cmp	r3, #14
   1fef8:	bhi	1ff24 <lchmod@@Base+0x6b80>
   1fefc:	b	1ff1c <lchmod@@Base+0x6b78>
   1ff00:	cmp	r3, #91	; 0x5b
   1ff04:	blt	1ff24 <lchmod@@Base+0x6b80>
   1ff08:	cmp	r3, #96	; 0x60
   1ff0c:	ble	1ff1c <lchmod@@Base+0x6b78>
   1ff10:	sub	r3, r3, #123	; 0x7b
   1ff14:	cmp	r3, #3
   1ff18:	bhi	1ff24 <lchmod@@Base+0x6b80>
   1ff1c:	mov	r3, #1
   1ff20:	b	1ff28 <lchmod@@Base+0x6b84>
   1ff24:	mov	r3, #0
   1ff28:	mov	r0, r3
   1ff2c:	add	sp, fp, #0
   1ff30:	pop	{fp}		; (ldr fp, [sp], #4)
   1ff34:	bx	lr
   1ff38:	push	{fp}		; (str fp, [sp, #-4]!)
   1ff3c:	add	fp, sp, #0
   1ff40:	sub	sp, sp, #12
   1ff44:	str	r0, [fp, #-8]
   1ff48:	ldr	r3, [fp, #-8]
   1ff4c:	cmp	r3, #9
   1ff50:	blt	1ff6c <lchmod@@Base+0x6bc8>
   1ff54:	cmp	r3, #13
   1ff58:	ble	1ff64 <lchmod@@Base+0x6bc0>
   1ff5c:	cmp	r3, #32
   1ff60:	bne	1ff6c <lchmod@@Base+0x6bc8>
   1ff64:	mov	r3, #1
   1ff68:	b	1ff70 <lchmod@@Base+0x6bcc>
   1ff6c:	mov	r3, #0
   1ff70:	mov	r0, r3
   1ff74:	add	sp, fp, #0
   1ff78:	pop	{fp}		; (ldr fp, [sp], #4)
   1ff7c:	bx	lr
   1ff80:	push	{fp}		; (str fp, [sp, #-4]!)
   1ff84:	add	fp, sp, #0
   1ff88:	sub	sp, sp, #12
   1ff8c:	str	r0, [fp, #-8]
   1ff90:	ldr	r3, [fp, #-8]
   1ff94:	sub	r3, r3, #65	; 0x41
   1ff98:	cmp	r3, #25
   1ff9c:	bhi	1ffa8 <lchmod@@Base+0x6c04>
   1ffa0:	mov	r3, #1
   1ffa4:	b	1ffac <lchmod@@Base+0x6c08>
   1ffa8:	mov	r3, #0
   1ffac:	mov	r0, r3
   1ffb0:	add	sp, fp, #0
   1ffb4:	pop	{fp}		; (ldr fp, [sp], #4)
   1ffb8:	bx	lr
   1ffbc:	push	{fp}		; (str fp, [sp, #-4]!)
   1ffc0:	add	fp, sp, #0
   1ffc4:	sub	sp, sp, #12
   1ffc8:	str	r0, [fp, #-8]
   1ffcc:	ldr	r3, [fp, #-8]
   1ffd0:	sub	r3, r3, #48	; 0x30
   1ffd4:	cmp	r3, #54	; 0x36
   1ffd8:	addls	pc, pc, r3, lsl #2
   1ffdc:	b	200c4 <lchmod@@Base+0x6d20>
   1ffe0:	b	200bc <lchmod@@Base+0x6d18>
   1ffe4:	b	200bc <lchmod@@Base+0x6d18>
   1ffe8:	b	200bc <lchmod@@Base+0x6d18>
   1ffec:	b	200bc <lchmod@@Base+0x6d18>
   1fff0:	b	200bc <lchmod@@Base+0x6d18>
   1fff4:	b	200bc <lchmod@@Base+0x6d18>
   1fff8:	b	200bc <lchmod@@Base+0x6d18>
   1fffc:	b	200bc <lchmod@@Base+0x6d18>
   20000:	b	200bc <lchmod@@Base+0x6d18>
   20004:	b	200bc <lchmod@@Base+0x6d18>
   20008:	b	200c4 <lchmod@@Base+0x6d20>
   2000c:	b	200c4 <lchmod@@Base+0x6d20>
   20010:	b	200c4 <lchmod@@Base+0x6d20>
   20014:	b	200c4 <lchmod@@Base+0x6d20>
   20018:	b	200c4 <lchmod@@Base+0x6d20>
   2001c:	b	200c4 <lchmod@@Base+0x6d20>
   20020:	b	200c4 <lchmod@@Base+0x6d20>
   20024:	b	200bc <lchmod@@Base+0x6d18>
   20028:	b	200bc <lchmod@@Base+0x6d18>
   2002c:	b	200bc <lchmod@@Base+0x6d18>
   20030:	b	200bc <lchmod@@Base+0x6d18>
   20034:	b	200bc <lchmod@@Base+0x6d18>
   20038:	b	200bc <lchmod@@Base+0x6d18>
   2003c:	b	200c4 <lchmod@@Base+0x6d20>
   20040:	b	200c4 <lchmod@@Base+0x6d20>
   20044:	b	200c4 <lchmod@@Base+0x6d20>
   20048:	b	200c4 <lchmod@@Base+0x6d20>
   2004c:	b	200c4 <lchmod@@Base+0x6d20>
   20050:	b	200c4 <lchmod@@Base+0x6d20>
   20054:	b	200c4 <lchmod@@Base+0x6d20>
   20058:	b	200c4 <lchmod@@Base+0x6d20>
   2005c:	b	200c4 <lchmod@@Base+0x6d20>
   20060:	b	200c4 <lchmod@@Base+0x6d20>
   20064:	b	200c4 <lchmod@@Base+0x6d20>
   20068:	b	200c4 <lchmod@@Base+0x6d20>
   2006c:	b	200c4 <lchmod@@Base+0x6d20>
   20070:	b	200c4 <lchmod@@Base+0x6d20>
   20074:	b	200c4 <lchmod@@Base+0x6d20>
   20078:	b	200c4 <lchmod@@Base+0x6d20>
   2007c:	b	200c4 <lchmod@@Base+0x6d20>
   20080:	b	200c4 <lchmod@@Base+0x6d20>
   20084:	b	200c4 <lchmod@@Base+0x6d20>
   20088:	b	200c4 <lchmod@@Base+0x6d20>
   2008c:	b	200c4 <lchmod@@Base+0x6d20>
   20090:	b	200c4 <lchmod@@Base+0x6d20>
   20094:	b	200c4 <lchmod@@Base+0x6d20>
   20098:	b	200c4 <lchmod@@Base+0x6d20>
   2009c:	b	200c4 <lchmod@@Base+0x6d20>
   200a0:	b	200c4 <lchmod@@Base+0x6d20>
   200a4:	b	200bc <lchmod@@Base+0x6d18>
   200a8:	b	200bc <lchmod@@Base+0x6d18>
   200ac:	b	200bc <lchmod@@Base+0x6d18>
   200b0:	b	200bc <lchmod@@Base+0x6d18>
   200b4:	b	200bc <lchmod@@Base+0x6d18>
   200b8:	b	200bc <lchmod@@Base+0x6d18>
   200bc:	mov	r3, #1
   200c0:	b	200c8 <lchmod@@Base+0x6d24>
   200c4:	mov	r3, #0
   200c8:	mov	r0, r3
   200cc:	add	sp, fp, #0
   200d0:	pop	{fp}		; (ldr fp, [sp], #4)
   200d4:	bx	lr
   200d8:	push	{fp}		; (str fp, [sp, #-4]!)
   200dc:	add	fp, sp, #0
   200e0:	sub	sp, sp, #12
   200e4:	str	r0, [fp, #-8]
   200e8:	ldr	r3, [fp, #-8]
   200ec:	sub	r3, r3, #65	; 0x41
   200f0:	cmp	r3, #25
   200f4:	bhi	20104 <lchmod@@Base+0x6d60>
   200f8:	ldr	r3, [fp, #-8]
   200fc:	add	r3, r3, #32
   20100:	b	20108 <lchmod@@Base+0x6d64>
   20104:	ldr	r3, [fp, #-8]
   20108:	mov	r0, r3
   2010c:	add	sp, fp, #0
   20110:	pop	{fp}		; (ldr fp, [sp], #4)
   20114:	bx	lr
   20118:	push	{fp}		; (str fp, [sp, #-4]!)
   2011c:	add	fp, sp, #0
   20120:	sub	sp, sp, #12
   20124:	str	r0, [fp, #-8]
   20128:	ldr	r3, [fp, #-8]
   2012c:	sub	r3, r3, #97	; 0x61
   20130:	cmp	r3, #25
   20134:	bhi	20144 <lchmod@@Base+0x6da0>
   20138:	ldr	r3, [fp, #-8]
   2013c:	sub	r3, r3, #32
   20140:	b	20148 <lchmod@@Base+0x6da4>
   20144:	ldr	r3, [fp, #-8]
   20148:	mov	r0, r3
   2014c:	add	sp, fp, #0
   20150:	pop	{fp}		; (ldr fp, [sp], #4)
   20154:	bx	lr
   20158:	push	{fp, lr}
   2015c:	add	fp, sp, #4
   20160:	sub	sp, sp, #272	; 0x110
   20164:	str	r0, [fp, #-272]	; 0xfffffef0
   20168:	sub	r3, fp, #264	; 0x108
   2016c:	ldr	r2, [pc, #116]	; 201e8 <lchmod@@Base+0x6e44>
   20170:	mov	r1, r3
   20174:	ldr	r0, [fp, #-272]	; 0xfffffef0
   20178:	bl	202fc <lchmod@@Base+0x6f58>
   2017c:	mov	r3, r0
   20180:	cmp	r3, #0
   20184:	beq	20190 <lchmod@@Base+0x6dec>
   20188:	mov	r3, #0
   2018c:	b	201dc <lchmod@@Base+0x6e38>
   20190:	sub	r3, fp, #264	; 0x108
   20194:	ldr	r1, [pc, #80]	; 201ec <lchmod@@Base+0x6e48>
   20198:	mov	r0, r3
   2019c:	bl	11508 <strcmp@plt>
   201a0:	mov	r3, r0
   201a4:	cmp	r3, #0
   201a8:	beq	201d0 <lchmod@@Base+0x6e2c>
   201ac:	sub	r3, fp, #264	; 0x108
   201b0:	ldr	r1, [pc, #56]	; 201f0 <lchmod@@Base+0x6e4c>
   201b4:	mov	r0, r3
   201b8:	bl	11508 <strcmp@plt>
   201bc:	mov	r3, r0
   201c0:	cmp	r3, #0
   201c4:	beq	201d0 <lchmod@@Base+0x6e2c>
   201c8:	mov	r3, #1
   201cc:	b	201d4 <lchmod@@Base+0x6e30>
   201d0:	mov	r3, #0
   201d4:	and	r3, r3, #1
   201d8:	uxtb	r3, r3
   201dc:	mov	r0, r3
   201e0:	sub	sp, fp, #4
   201e4:	pop	{fp, pc}
   201e8:	andeq	r0, r0, r1, lsl #2
   201ec:	andeq	r1, r2, r0, ror #18
   201f0:	andeq	r1, r2, r4, ror #18
   201f4:	push	{fp, lr}
   201f8:	add	fp, sp, #4
   201fc:	sub	sp, sp, #16
   20200:	str	r0, [fp, #-16]
   20204:	mov	r1, #0
   20208:	ldr	r0, [fp, #-16]
   2020c:	bl	117d8 <setlocale@plt>
   20210:	str	r0, [fp, #-8]
   20214:	ldr	r3, [fp, #-8]
   20218:	mov	r0, r3
   2021c:	sub	sp, fp, #4
   20220:	pop	{fp, pc}
   20224:	push	{fp, lr}
   20228:	add	fp, sp, #4
   2022c:	sub	sp, sp, #24
   20230:	str	r0, [fp, #-16]
   20234:	str	r1, [fp, #-20]	; 0xffffffec
   20238:	str	r2, [fp, #-24]	; 0xffffffe8
   2023c:	ldr	r0, [fp, #-16]
   20240:	bl	201f4 <lchmod@@Base+0x6e50>
   20244:	str	r0, [fp, #-8]
   20248:	ldr	r3, [fp, #-8]
   2024c:	cmp	r3, #0
   20250:	bne	20274 <lchmod@@Base+0x6ed0>
   20254:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20258:	cmp	r3, #0
   2025c:	beq	2026c <lchmod@@Base+0x6ec8>
   20260:	ldr	r3, [fp, #-20]	; 0xffffffec
   20264:	mov	r2, #0
   20268:	strb	r2, [r3]
   2026c:	mov	r3, #22
   20270:	b	202f0 <lchmod@@Base+0x6f4c>
   20274:	ldr	r0, [fp, #-8]
   20278:	bl	11730 <strlen@plt>
   2027c:	str	r0, [fp, #-12]
   20280:	ldr	r2, [fp, #-12]
   20284:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20288:	cmp	r2, r3
   2028c:	bcs	202b0 <lchmod@@Base+0x6f0c>
   20290:	ldr	r3, [fp, #-12]
   20294:	add	r3, r3, #1
   20298:	mov	r2, r3
   2029c:	ldr	r1, [fp, #-8]
   202a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   202a4:	bl	11580 <memcpy@plt>
   202a8:	mov	r3, #0
   202ac:	b	202f0 <lchmod@@Base+0x6f4c>
   202b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   202b4:	cmp	r3, #0
   202b8:	beq	202ec <lchmod@@Base+0x6f48>
   202bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   202c0:	sub	r3, r3, #1
   202c4:	mov	r2, r3
   202c8:	ldr	r1, [fp, #-8]
   202cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   202d0:	bl	11580 <memcpy@plt>
   202d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   202d8:	sub	r3, r3, #1
   202dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   202e0:	add	r3, r2, r3
   202e4:	mov	r2, #0
   202e8:	strb	r2, [r3]
   202ec:	mov	r3, #34	; 0x22
   202f0:	mov	r0, r3
   202f4:	sub	sp, fp, #4
   202f8:	pop	{fp, pc}
   202fc:	push	{fp, lr}
   20300:	add	fp, sp, #4
   20304:	sub	sp, sp, #16
   20308:	str	r0, [fp, #-8]
   2030c:	str	r1, [fp, #-12]
   20310:	str	r2, [fp, #-16]
   20314:	ldr	r2, [fp, #-16]
   20318:	ldr	r1, [fp, #-12]
   2031c:	ldr	r0, [fp, #-8]
   20320:	bl	20224 <lchmod@@Base+0x6e80>
   20324:	mov	r3, r0
   20328:	mov	r0, r3
   2032c:	sub	sp, fp, #4
   20330:	pop	{fp, pc}
   20334:	push	{fp, lr}
   20338:	add	fp, sp, #4
   2033c:	sub	sp, sp, #8
   20340:	str	r0, [fp, #-8]
   20344:	ldr	r0, [fp, #-8]
   20348:	bl	201f4 <lchmod@@Base+0x6e50>
   2034c:	mov	r3, r0
   20350:	mov	r0, r3
   20354:	sub	sp, fp, #4
   20358:	pop	{fp, pc}
   2035c:	subs	r2, r1, #1
   20360:	bxeq	lr
   20364:	bcc	2053c <lchmod@@Base+0x7198>
   20368:	cmp	r0, r1
   2036c:	bls	20520 <lchmod@@Base+0x717c>
   20370:	tst	r1, r2
   20374:	beq	2052c <lchmod@@Base+0x7188>
   20378:	clz	r3, r0
   2037c:	clz	r2, r1
   20380:	sub	r3, r2, r3
   20384:	rsbs	r3, r3, #31
   20388:	addne	r3, r3, r3, lsl #1
   2038c:	mov	r2, #0
   20390:	addne	pc, pc, r3, lsl #2
   20394:	nop			; (mov r0, r0)
   20398:	cmp	r0, r1, lsl #31
   2039c:	adc	r2, r2, r2
   203a0:	subcs	r0, r0, r1, lsl #31
   203a4:	cmp	r0, r1, lsl #30
   203a8:	adc	r2, r2, r2
   203ac:	subcs	r0, r0, r1, lsl #30
   203b0:	cmp	r0, r1, lsl #29
   203b4:	adc	r2, r2, r2
   203b8:	subcs	r0, r0, r1, lsl #29
   203bc:	cmp	r0, r1, lsl #28
   203c0:	adc	r2, r2, r2
   203c4:	subcs	r0, r0, r1, lsl #28
   203c8:	cmp	r0, r1, lsl #27
   203cc:	adc	r2, r2, r2
   203d0:	subcs	r0, r0, r1, lsl #27
   203d4:	cmp	r0, r1, lsl #26
   203d8:	adc	r2, r2, r2
   203dc:	subcs	r0, r0, r1, lsl #26
   203e0:	cmp	r0, r1, lsl #25
   203e4:	adc	r2, r2, r2
   203e8:	subcs	r0, r0, r1, lsl #25
   203ec:	cmp	r0, r1, lsl #24
   203f0:	adc	r2, r2, r2
   203f4:	subcs	r0, r0, r1, lsl #24
   203f8:	cmp	r0, r1, lsl #23
   203fc:	adc	r2, r2, r2
   20400:	subcs	r0, r0, r1, lsl #23
   20404:	cmp	r0, r1, lsl #22
   20408:	adc	r2, r2, r2
   2040c:	subcs	r0, r0, r1, lsl #22
   20410:	cmp	r0, r1, lsl #21
   20414:	adc	r2, r2, r2
   20418:	subcs	r0, r0, r1, lsl #21
   2041c:	cmp	r0, r1, lsl #20
   20420:	adc	r2, r2, r2
   20424:	subcs	r0, r0, r1, lsl #20
   20428:	cmp	r0, r1, lsl #19
   2042c:	adc	r2, r2, r2
   20430:	subcs	r0, r0, r1, lsl #19
   20434:	cmp	r0, r1, lsl #18
   20438:	adc	r2, r2, r2
   2043c:	subcs	r0, r0, r1, lsl #18
   20440:	cmp	r0, r1, lsl #17
   20444:	adc	r2, r2, r2
   20448:	subcs	r0, r0, r1, lsl #17
   2044c:	cmp	r0, r1, lsl #16
   20450:	adc	r2, r2, r2
   20454:	subcs	r0, r0, r1, lsl #16
   20458:	cmp	r0, r1, lsl #15
   2045c:	adc	r2, r2, r2
   20460:	subcs	r0, r0, r1, lsl #15
   20464:	cmp	r0, r1, lsl #14
   20468:	adc	r2, r2, r2
   2046c:	subcs	r0, r0, r1, lsl #14
   20470:	cmp	r0, r1, lsl #13
   20474:	adc	r2, r2, r2
   20478:	subcs	r0, r0, r1, lsl #13
   2047c:	cmp	r0, r1, lsl #12
   20480:	adc	r2, r2, r2
   20484:	subcs	r0, r0, r1, lsl #12
   20488:	cmp	r0, r1, lsl #11
   2048c:	adc	r2, r2, r2
   20490:	subcs	r0, r0, r1, lsl #11
   20494:	cmp	r0, r1, lsl #10
   20498:	adc	r2, r2, r2
   2049c:	subcs	r0, r0, r1, lsl #10
   204a0:	cmp	r0, r1, lsl #9
   204a4:	adc	r2, r2, r2
   204a8:	subcs	r0, r0, r1, lsl #9
   204ac:	cmp	r0, r1, lsl #8
   204b0:	adc	r2, r2, r2
   204b4:	subcs	r0, r0, r1, lsl #8
   204b8:	cmp	r0, r1, lsl #7
   204bc:	adc	r2, r2, r2
   204c0:	subcs	r0, r0, r1, lsl #7
   204c4:	cmp	r0, r1, lsl #6
   204c8:	adc	r2, r2, r2
   204cc:	subcs	r0, r0, r1, lsl #6
   204d0:	cmp	r0, r1, lsl #5
   204d4:	adc	r2, r2, r2
   204d8:	subcs	r0, r0, r1, lsl #5
   204dc:	cmp	r0, r1, lsl #4
   204e0:	adc	r2, r2, r2
   204e4:	subcs	r0, r0, r1, lsl #4
   204e8:	cmp	r0, r1, lsl #3
   204ec:	adc	r2, r2, r2
   204f0:	subcs	r0, r0, r1, lsl #3
   204f4:	cmp	r0, r1, lsl #2
   204f8:	adc	r2, r2, r2
   204fc:	subcs	r0, r0, r1, lsl #2
   20500:	cmp	r0, r1, lsl #1
   20504:	adc	r2, r2, r2
   20508:	subcs	r0, r0, r1, lsl #1
   2050c:	cmp	r0, r1
   20510:	adc	r2, r2, r2
   20514:	subcs	r0, r0, r1
   20518:	mov	r0, r2
   2051c:	bx	lr
   20520:	moveq	r0, #1
   20524:	movne	r0, #0
   20528:	bx	lr
   2052c:	clz	r2, r1
   20530:	rsb	r2, r2, #31
   20534:	lsr	r0, r0, r2
   20538:	bx	lr
   2053c:	cmp	r0, #0
   20540:	mvnne	r0, #0
   20544:	b	207e4 <lchmod@@Base+0x7440>
   20548:	cmp	r1, #0
   2054c:	beq	2053c <lchmod@@Base+0x7198>
   20550:	push	{r0, r1, lr}
   20554:	bl	2035c <lchmod@@Base+0x6fb8>
   20558:	pop	{r1, r2, lr}
   2055c:	mul	r3, r2, r0
   20560:	sub	r1, r1, r3
   20564:	bx	lr
   20568:	cmp	r1, #0
   2056c:	beq	20778 <lchmod@@Base+0x73d4>
   20570:	eor	ip, r0, r1
   20574:	rsbmi	r1, r1, #0
   20578:	subs	r2, r1, #1
   2057c:	beq	20744 <lchmod@@Base+0x73a0>
   20580:	movs	r3, r0
   20584:	rsbmi	r3, r0, #0
   20588:	cmp	r3, r1
   2058c:	bls	20750 <lchmod@@Base+0x73ac>
   20590:	tst	r1, r2
   20594:	beq	20760 <lchmod@@Base+0x73bc>
   20598:	clz	r2, r3
   2059c:	clz	r0, r1
   205a0:	sub	r2, r0, r2
   205a4:	rsbs	r2, r2, #31
   205a8:	addne	r2, r2, r2, lsl #1
   205ac:	mov	r0, #0
   205b0:	addne	pc, pc, r2, lsl #2
   205b4:	nop			; (mov r0, r0)
   205b8:	cmp	r3, r1, lsl #31
   205bc:	adc	r0, r0, r0
   205c0:	subcs	r3, r3, r1, lsl #31
   205c4:	cmp	r3, r1, lsl #30
   205c8:	adc	r0, r0, r0
   205cc:	subcs	r3, r3, r1, lsl #30
   205d0:	cmp	r3, r1, lsl #29
   205d4:	adc	r0, r0, r0
   205d8:	subcs	r3, r3, r1, lsl #29
   205dc:	cmp	r3, r1, lsl #28
   205e0:	adc	r0, r0, r0
   205e4:	subcs	r3, r3, r1, lsl #28
   205e8:	cmp	r3, r1, lsl #27
   205ec:	adc	r0, r0, r0
   205f0:	subcs	r3, r3, r1, lsl #27
   205f4:	cmp	r3, r1, lsl #26
   205f8:	adc	r0, r0, r0
   205fc:	subcs	r3, r3, r1, lsl #26
   20600:	cmp	r3, r1, lsl #25
   20604:	adc	r0, r0, r0
   20608:	subcs	r3, r3, r1, lsl #25
   2060c:	cmp	r3, r1, lsl #24
   20610:	adc	r0, r0, r0
   20614:	subcs	r3, r3, r1, lsl #24
   20618:	cmp	r3, r1, lsl #23
   2061c:	adc	r0, r0, r0
   20620:	subcs	r3, r3, r1, lsl #23
   20624:	cmp	r3, r1, lsl #22
   20628:	adc	r0, r0, r0
   2062c:	subcs	r3, r3, r1, lsl #22
   20630:	cmp	r3, r1, lsl #21
   20634:	adc	r0, r0, r0
   20638:	subcs	r3, r3, r1, lsl #21
   2063c:	cmp	r3, r1, lsl #20
   20640:	adc	r0, r0, r0
   20644:	subcs	r3, r3, r1, lsl #20
   20648:	cmp	r3, r1, lsl #19
   2064c:	adc	r0, r0, r0
   20650:	subcs	r3, r3, r1, lsl #19
   20654:	cmp	r3, r1, lsl #18
   20658:	adc	r0, r0, r0
   2065c:	subcs	r3, r3, r1, lsl #18
   20660:	cmp	r3, r1, lsl #17
   20664:	adc	r0, r0, r0
   20668:	subcs	r3, r3, r1, lsl #17
   2066c:	cmp	r3, r1, lsl #16
   20670:	adc	r0, r0, r0
   20674:	subcs	r3, r3, r1, lsl #16
   20678:	cmp	r3, r1, lsl #15
   2067c:	adc	r0, r0, r0
   20680:	subcs	r3, r3, r1, lsl #15
   20684:	cmp	r3, r1, lsl #14
   20688:	adc	r0, r0, r0
   2068c:	subcs	r3, r3, r1, lsl #14
   20690:	cmp	r3, r1, lsl #13
   20694:	adc	r0, r0, r0
   20698:	subcs	r3, r3, r1, lsl #13
   2069c:	cmp	r3, r1, lsl #12
   206a0:	adc	r0, r0, r0
   206a4:	subcs	r3, r3, r1, lsl #12
   206a8:	cmp	r3, r1, lsl #11
   206ac:	adc	r0, r0, r0
   206b0:	subcs	r3, r3, r1, lsl #11
   206b4:	cmp	r3, r1, lsl #10
   206b8:	adc	r0, r0, r0
   206bc:	subcs	r3, r3, r1, lsl #10
   206c0:	cmp	r3, r1, lsl #9
   206c4:	adc	r0, r0, r0
   206c8:	subcs	r3, r3, r1, lsl #9
   206cc:	cmp	r3, r1, lsl #8
   206d0:	adc	r0, r0, r0
   206d4:	subcs	r3, r3, r1, lsl #8
   206d8:	cmp	r3, r1, lsl #7
   206dc:	adc	r0, r0, r0
   206e0:	subcs	r3, r3, r1, lsl #7
   206e4:	cmp	r3, r1, lsl #6
   206e8:	adc	r0, r0, r0
   206ec:	subcs	r3, r3, r1, lsl #6
   206f0:	cmp	r3, r1, lsl #5
   206f4:	adc	r0, r0, r0
   206f8:	subcs	r3, r3, r1, lsl #5
   206fc:	cmp	r3, r1, lsl #4
   20700:	adc	r0, r0, r0
   20704:	subcs	r3, r3, r1, lsl #4
   20708:	cmp	r3, r1, lsl #3
   2070c:	adc	r0, r0, r0
   20710:	subcs	r3, r3, r1, lsl #3
   20714:	cmp	r3, r1, lsl #2
   20718:	adc	r0, r0, r0
   2071c:	subcs	r3, r3, r1, lsl #2
   20720:	cmp	r3, r1, lsl #1
   20724:	adc	r0, r0, r0
   20728:	subcs	r3, r3, r1, lsl #1
   2072c:	cmp	r3, r1
   20730:	adc	r0, r0, r0
   20734:	subcs	r3, r3, r1
   20738:	cmp	ip, #0
   2073c:	rsbmi	r0, r0, #0
   20740:	bx	lr
   20744:	teq	ip, r0
   20748:	rsbmi	r0, r0, #0
   2074c:	bx	lr
   20750:	movcc	r0, #0
   20754:	asreq	r0, ip, #31
   20758:	orreq	r0, r0, #1
   2075c:	bx	lr
   20760:	clz	r2, r1
   20764:	rsb	r2, r2, #31
   20768:	cmp	ip, #0
   2076c:	lsr	r0, r3, r2
   20770:	rsbmi	r0, r0, #0
   20774:	bx	lr
   20778:	cmp	r0, #0
   2077c:	mvngt	r0, #-2147483648	; 0x80000000
   20780:	movlt	r0, #-2147483648	; 0x80000000
   20784:	b	207e4 <lchmod@@Base+0x7440>
   20788:	cmp	r1, #0
   2078c:	beq	20778 <lchmod@@Base+0x73d4>
   20790:	push	{r0, r1, lr}
   20794:	bl	20570 <lchmod@@Base+0x71cc>
   20798:	pop	{r1, r2, lr}
   2079c:	mul	r3, r2, r0
   207a0:	sub	r1, r1, r3
   207a4:	bx	lr
   207a8:	cmp	r3, #0
   207ac:	cmpeq	r2, #0
   207b0:	bne	207c8 <lchmod@@Base+0x7424>
   207b4:	cmp	r1, #0
   207b8:	cmpeq	r0, #0
   207bc:	mvnne	r1, #0
   207c0:	mvnne	r0, #0
   207c4:	b	207e4 <lchmod@@Base+0x7440>
   207c8:	sub	sp, sp, #8
   207cc:	push	{sp, lr}
   207d0:	bl	207f4 <lchmod@@Base+0x7450>
   207d4:	ldr	lr, [sp, #4]
   207d8:	add	sp, sp, #8
   207dc:	pop	{r2, r3}
   207e0:	bx	lr
   207e4:	push	{r1, lr}
   207e8:	mov	r0, #8
   207ec:	bl	114f0 <raise@plt>
   207f0:	pop	{r1, pc}
   207f4:	cmp	r1, r3
   207f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   207fc:	cmpeq	r0, r2
   20800:	mov	r4, r0
   20804:	mov	r5, r1
   20808:	ldr	r9, [sp, #28]
   2080c:	movcc	r0, #0
   20810:	movcc	r1, #0
   20814:	bcc	2090c <lchmod@@Base+0x7568>
   20818:	cmp	r3, #0
   2081c:	clzeq	ip, r2
   20820:	clzne	ip, r3
   20824:	addeq	ip, ip, #32
   20828:	cmp	r5, #0
   2082c:	clzeq	r1, r4
   20830:	addeq	r1, r1, #32
   20834:	clzne	r1, r5
   20838:	sub	ip, ip, r1
   2083c:	sub	lr, ip, #32
   20840:	lsl	r7, r3, ip
   20844:	rsb	r8, ip, #32
   20848:	orr	r7, r7, r2, lsl lr
   2084c:	orr	r7, r7, r2, lsr r8
   20850:	lsl	r6, r2, ip
   20854:	cmp	r5, r7
   20858:	cmpeq	r4, r6
   2085c:	movcc	r0, #0
   20860:	movcc	r1, #0
   20864:	bcc	20880 <lchmod@@Base+0x74dc>
   20868:	mov	r3, #1
   2086c:	subs	r4, r4, r6
   20870:	lsl	r1, r3, lr
   20874:	lsl	r0, r3, ip
   20878:	orr	r1, r1, r3, lsr r8
   2087c:	sbc	r5, r5, r7
   20880:	cmp	ip, #0
   20884:	beq	2090c <lchmod@@Base+0x7568>
   20888:	lsrs	r3, r7, #1
   2088c:	rrx	r2, r6
   20890:	mov	r6, ip
   20894:	b	208b8 <lchmod@@Base+0x7514>
   20898:	subs	r4, r4, r2
   2089c:	sbc	r5, r5, r3
   208a0:	adds	r4, r4, r4
   208a4:	adc	r5, r5, r5
   208a8:	adds	r4, r4, #1
   208ac:	adc	r5, r5, #0
   208b0:	subs	r6, r6, #1
   208b4:	beq	208d4 <lchmod@@Base+0x7530>
   208b8:	cmp	r5, r3
   208bc:	cmpeq	r4, r2
   208c0:	bcs	20898 <lchmod@@Base+0x74f4>
   208c4:	adds	r4, r4, r4
   208c8:	adc	r5, r5, r5
   208cc:	subs	r6, r6, #1
   208d0:	bne	208b8 <lchmod@@Base+0x7514>
   208d4:	lsr	r6, r4, ip
   208d8:	lsr	r7, r5, ip
   208dc:	orr	r6, r6, r5, lsl r8
   208e0:	adds	r2, r0, r4
   208e4:	orr	r6, r6, r5, lsr lr
   208e8:	adc	r3, r1, r5
   208ec:	lsl	r1, r7, ip
   208f0:	orr	r1, r1, r6, lsl lr
   208f4:	lsl	r0, r6, ip
   208f8:	orr	r1, r1, r6, lsr r8
   208fc:	subs	r0, r2, r0
   20900:	mov	r4, r6
   20904:	mov	r5, r7
   20908:	sbc	r1, r3, r1
   2090c:	cmp	r9, #0
   20910:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   20914:	strd	r4, [r9]
   20918:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2091c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20920:	mov	r7, r0
   20924:	ldr	r6, [pc, #72]	; 20974 <lchmod@@Base+0x75d0>
   20928:	ldr	r5, [pc, #72]	; 20978 <lchmod@@Base+0x75d4>
   2092c:	add	r6, pc, r6
   20930:	add	r5, pc, r5
   20934:	sub	r6, r6, r5
   20938:	mov	r8, r1
   2093c:	mov	r9, r2
   20940:	bl	114a0 <fstatfs64@plt-0x20>
   20944:	asrs	r6, r6, #2
   20948:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2094c:	mov	r4, #0
   20950:	add	r4, r4, #1
   20954:	ldr	r3, [r5], #4
   20958:	mov	r2, r9
   2095c:	mov	r1, r8
   20960:	mov	r0, r7
   20964:	blx	r3
   20968:	cmp	r6, r4
   2096c:	bne	20950 <lchmod@@Base+0x75ac>
   20970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20974:	ldrdeq	r1, [r1], -r4
   20978:	andeq	r1, r1, ip, asr #11
   2097c:	bx	lr
   20980:	ldr	r3, [pc, #12]	; 20994 <lchmod@@Base+0x75f0>
   20984:	mov	r1, #0
   20988:	add	r3, pc, r3
   2098c:	ldr	r2, [r3]
   20990:	b	11784 <__cxa_atexit@plt>
   20994:	strdeq	r1, [r1], -ip
   20998:	mov	r2, r1
   2099c:	mov	r1, r0
   209a0:	mov	r0, #3
   209a4:	b	118a4 <__xstat64@plt>
   209a8:	mov	r2, r1
   209ac:	mov	r1, r0
   209b0:	mov	r0, #3
   209b4:	b	11610 <__fxstat64@plt>
   209b8:	mov	r2, r1
   209bc:	mov	r1, r0
   209c0:	mov	r0, #3
   209c4:	b	118e0 <__lxstat64@plt>
   209c8:	push	{lr}		; (str lr, [sp, #-4]!)
   209cc:	sub	sp, sp, #12
   209d0:	str	r3, [sp]
   209d4:	mov	r3, r2
   209d8:	mov	r2, r1
   209dc:	mov	r1, r0
   209e0:	mov	r0, #3
   209e4:	bl	115f8 <__fxstatat64@plt>
   209e8:	add	sp, sp, #12
   209ec:	pop	{pc}		; (ldr pc, [sp], #4)
   209f0:	push	{lr}		; (str lr, [sp, #-4]!)
   209f4:	sub	sp, sp, #12
   209f8:	strd	r2, [sp]
   209fc:	mov	r2, r1
   20a00:	mov	r3, sp
   20a04:	mov	r1, r0
   20a08:	mov	r0, #1
   20a0c:	bl	118b0 <__xmknod@plt>
   20a10:	add	sp, sp, #12
   20a14:	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .fini:

00020a18 <.fini>:
   20a18:	push	{r3, lr}
   20a1c:	pop	{r3, pc}
