// generated by newgenasym  Mon Apr 20 17:13:03 2009


module resistor_vsr (\1 , \2 );
    inout \1 ;
    inout \2 ;


    initial
        begin
        end

endmodule
