# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ArmProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:02:27 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 11:02:27 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:02:27 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:02:27 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:27 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoSTR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoSTR.sv 
# -- Compiling module decoSTR
# 
# Top level modules:
# 	decoSTR
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoLDR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoLDR.sv 
# -- Compiling module decoLDR
# 
# Top level modules:
# 	decoLDR
# End time: 11:02:28 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:28 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory {C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:29 on Nov 14,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory" C:/Users/ggg/Documents/GitHub/Taller-Digitales/Proyecto/Procesador/Memory/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 11:02:29 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 11:02:38 on Nov 14,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.ALU
# Loading work.imem
# Loading work.decoSTR
# Loading work.decoLDR
# Loading work.dmem
add wave -position end sim:/testbench/dut/arm/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Crisptofer  Hostname: CRISPTOFER  ProcessID: 6576
#           Attempting to use alternate WLF file "./wlft5ayh5q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5ayh5q
run 600
run 600
# End time: 11:11:11 on Nov 14,2018, Elapsed time: 0:08:33
# Errors: 0, Warnings: 2
