SCPU_ctrl.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/SCPU_ctrl_1/lab403.srcs/sources_1/new/SCPU_ctrl.v,
SCPU_ctrl_1.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/SCPU_ctrl_1/sim/SCPU_ctrl_1.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/MUX4T1_32_0/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v,
regs.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/Regs_1/sources_1/new/regs.v,
Regs_1.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/Regs_1/sim/Regs_1.v,
or_bit_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/or_bit_32_0/or_bit_32.v,
or_bit_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/or_bit_32_0/sim/or_bit_32_0.v,
MUX8T1_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/MUX8T1_32_0/MUX8T1_32.v,
MUX8T1_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/MUX8T1_32_0/sim/MUX8T1_32_0.v,
SignalExt_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/SignalExt_32_0/SignalExt_32.v,
SignalExt_32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/SignalExt_32_0/sim/SignalExt_32_0.v,
ADC_32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/ADC32_0/ADC_32.v,
ADC32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/ADC32_0/sim/ADC32_0.v,
srl32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/srl32_0_1/srl32.v,
srl32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/srl32_0_1/sim/srl32_0.v,
nor32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/nor32_0/nor32.v,
nor32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/nor32_0/sim/nor32_0.v,
xor32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/xor32_0/xor32.v,
xor32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/xor32_0/sim/xor32_0.v,
or32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/or32_0/or32.v,
or32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/or32_0/sim/or32_0.v,
and32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/and32_0/and32.v,
and32_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/ip/and32_0/sim/and32_0.v,
ALU.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sources_1/new/ALU.v,
ALU_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/ip/ALU_0_1/sim/ALU_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_1/lab4_1.srcs/sources_1/new/ImmGen.v,
REG32.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_1/lab4_1.srcs/sources_1/new/REG32.v,
DataPath.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/lab4_2/lab4_2.srcs/sources_1/new/DataPath.v,
DataPath_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/ip/DataPath_0_5/sim/DataPath_0.v,
SCPU.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/new/SCPU.v,
SCPU_0.v,verilog,xil_defaultlib,../../../../CPU_test.srcs/sources_1/ip/SCPU_0_4/sim/SCPU_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
