CLBLL_L_X2Y99.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLL_L_X2Y99.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y99.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLL_L_X2Y99.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y99.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111001100110011001100110011001100
CLBLL_L_X2Y99.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y99.SLICEL_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLL_L_X2Y99.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y99.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y99.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y99.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y99.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y99.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y99.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y99.SLICEL_X0.CARRY4.DCY0

CLBLL_L_X2Y98.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLL_L_X2Y98.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y98.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLL_L_X2Y98.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y98.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLL_L_X2Y98.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y98.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000011111111000000001111111111111111111111110000000000000000
CLBLL_L_X2Y98.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y98.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y98.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y98.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y98.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y98.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y98.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y98.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y98.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X3Y98.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y98.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X3Y98.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y98.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_R_X3Y98.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y98.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLM_R_X3Y98.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y98.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y98.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y98.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000001010000000000010101
CLBLM_R_X3Y98.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y98.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y98.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y98.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y98.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y98.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y98.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X5Y98.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011011000111100001101100011110000111110101111000001010000
CLBLM_R_X5Y98.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y98.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y98.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y98.SLICEM_X0.FFSYNC
CLBLM_R_X5Y98.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y98.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y98.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y97.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLL_L_X2Y97.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y97.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLL_L_X2Y97.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y97.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLL_L_X2Y97.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y97.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001111110000111100001111000011110000
CLBLL_L_X2Y97.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y97.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y97.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y97.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y97.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y97.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y97.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y97.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y97.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011001100110011001111110000111100001111000011110000
CLBLM_R_X3Y97.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y97.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X3Y97.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y97.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X3Y97.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y97.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X3Y97.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y97.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100000011110000110000001111000010101010101010100000000000000000
CLBLM_R_X3Y97.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y97.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010000010100000101000001010000010100000101000001010000010100000
CLBLM_R_X3Y97.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y97.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y97.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y97.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y97.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y97.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y97.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y97.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y97.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y97.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y97.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y97.SLICEL_X1.FFSYNC
CLBLM_R_X3Y97.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y97.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y97.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y97.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y97.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y97.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y97.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y97.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y97.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X4Y97.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y97.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y97.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y97.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y97.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y97.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y97.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y97.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000110000111111010101010101010100001100001111110101010101010101
CLBLL_L_X4Y97.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y97.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y97.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y97.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y97.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y97.SLICEL_X1.FFSYNC
CLBLL_L_X4Y97.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y97.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y97.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y97.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y97.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y97.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y97.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y97.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_R_X5Y97.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y97.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y97.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y97.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y97.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y97.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y97.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y97.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLM_R_X5Y97.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X5Y97.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y97.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y97.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y97.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y97.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y97.SLICEL_X1.FFSYNC
CLBLM_R_X5Y97.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y97.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y97.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y97.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y97.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y97.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y97.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y97.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011011000111100001111000011111010010100001111000011110000
CLBLM_R_X7Y97.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y97.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y97.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_R_X7Y97.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y97.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111100000000111111110000
CLBLM_R_X7Y97.SLICEL_X1.COUTMUX.O5
CLBLM_R_X7Y97.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y97.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y97.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y97.SLICEM_X0.FFSYNC
CLBLM_R_X7Y97.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y97.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y97.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y96.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111000011110000111111111111111111110000000000000000
CLBLL_L_X2Y96.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y96.SLICEL_X0.BLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLL_L_X2Y96.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y96.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLL_L_X2Y96.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y96.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLL_L_X2Y96.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y96.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y96.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y96.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y96.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y96.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y96.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y96.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y96.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLM_R_X3Y96.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLM_R_X3Y96.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000011110000000000000000000000000000111100000000
CLBLM_R_X3Y96.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X3Y96.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000111000000000000000000000000000001110000000000
CLBLM_R_X3Y96.SLICEL_X1.COUTMUX.O5
CLBLM_R_X3Y96.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y96.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y96.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y96.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y96.SLICEL_X1.FFSYNC
CLBLM_R_X3Y96.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y96.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y96.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y96.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y96.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y96.SLICEM_X0.CARRY4.BCY0

CLBLL_L_X4Y96.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y96.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y96.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y96.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y96.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y96.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y96.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y96.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y96.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011100010001000101110001011101110111000100010001011100010
CLBLL_L_X4Y96.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y96.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111001111000000101110111000100011110011110000001011101110001000
CLBLL_L_X4Y96.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y96.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y96.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y96.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y96.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y96.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y96.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y96.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y96.SLICEL_X1.FFSYNC
CLBLL_L_X4Y96.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y96.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y96.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y96.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y96.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y96.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y96.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y96.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y96.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y96.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y96.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_R_X5Y96.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y96.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y96.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y96.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLM_R_X5Y96.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y96.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101011110000010100001111000011011000111100001101100011110000
CLBLM_R_X5Y96.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110010011001100111001001100110011101110110011000100010011001100
CLBLM_R_X5Y96.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100001111111100001111000001010101010101011010101010101010
CLBLM_R_X5Y96.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y96.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y96.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y96.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y96.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y96.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y96.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y96.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y96.SLICEL_X1.FFSYNC
CLBLM_R_X5Y96.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y96.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y96.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y96.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y96.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y96.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y96.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y96.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111100001110000111110000111000011111000111110000111000001110000
CLBLM_R_X7Y96.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y96.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y96.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y96.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y96.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y96.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y96.SLICEM_X0.FFSYNC
CLBLM_R_X7Y96.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y96.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y96.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y95.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLL_L_X2Y95.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y95.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLL_L_X2Y95.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y95.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111110000111100001111000011110000
CLBLL_L_X2Y95.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y95.SLICEL_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLL_L_X2Y95.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y95.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101011111111000000000000000010101010111111110000000000000000
CLBLL_L_X2Y95.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLL_L_X2Y95.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y95.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y95.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y95.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y95.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y95.SLICEL_X1.FFSYNC
CLBLL_L_X2Y95.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y95.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y95.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y95.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y95.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y95.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y95.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y95.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y95.SLICEM_X0.ALUT.INIT[63:0] = 64'b1000100010001000100010001000100010101010000000001010101000000000
CLBLM_R_X3Y95.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y95.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101000000000101010100000000011110000000000001111000000000000
CLBLM_R_X3Y95.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X3Y95.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000101010101010101000000000000000001010101010101010
CLBLM_R_X3Y95.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y95.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010100000000000000000000000001010101000000000000000000000000
CLBLM_R_X3Y95.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111111110000000000000000000000001111111100000000000000000000
CLBLM_R_X3Y95.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y95.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000101000000000000000000000000000001010000000000000000
CLBLM_R_X3Y95.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y95.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000111111111100010000000000000000001111111111000100
CLBLM_R_X3Y95.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y95.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y95.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y95.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y95.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y95.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y95.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y95.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y95.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y95.SLICEM_X0.BFFMUX.O6
CLBLM_R_X3Y95.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y95.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y95.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X3Y95.SLICEM_X0.FFSYNC
CLBLM_R_X3Y95.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y95.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y95.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y95.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y95.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y95.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y95.SLICEL_X1.FFSYNC
CLBLM_R_X3Y95.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y95.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y95.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y95.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y95.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y95.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y95.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y95.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y95.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y95.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y95.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y95.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101100011011000111111110000000011011000110110001111111100000000
CLBLL_L_X4Y95.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y95.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111101001010000111110100101000011111010010100001111101001010000
CLBLL_L_X4Y95.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010101010101111100001111000011110000111100001100110011001100
CLBLL_L_X4Y95.SLICEL_X1.COUTMUX.O5
CLBLL_L_X4Y95.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011111111110011000000000011001100111111111100110000000000
CLBLL_L_X4Y95.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y95.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y95.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y95.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y95.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y95.SLICEL_X1.FFSYNC
CLBLL_L_X4Y95.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y95.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y95.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y95.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y95.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y95.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y95.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y95.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y95.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y95.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y95.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLM_R_X5Y95.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y95.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y95.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y95.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_R_X5Y95.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y95.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011100010111000111100001111000011111100001100001111000011110000
CLBLM_R_X5Y95.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_R_X5Y95.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y95.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y95.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y95.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y95.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y95.SLICEL_X1.FFSYNC
CLBLM_R_X5Y95.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y95.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y95.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y95.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y95.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y95.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y95.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y95.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLM_R_X7Y95.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110010011100100110011001100110011101110010001001100110011001100
CLBLM_R_X7Y95.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_R_X7Y95.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101000111100001111000011110000111100
CLBLM_R_X7Y95.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y95.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X7Y95.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y95.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y95.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y95.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y95.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y95.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y95.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y95.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y95.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y95.SLICEM_X0.CFFMUX.O6
CLBLM_R_X7Y95.SLICEM_X0.FFSYNC
CLBLM_R_X7Y95.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y95.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y95.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y94.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLL_L_X2Y94.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y94.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLL_L_X2Y94.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y94.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLL_L_X2Y94.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y94.SLICEL_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111001100110011001100110011001100
CLBLL_L_X2Y94.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y94.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111110011110000001100000011110011111100111100000011000000
CLBLL_L_X2Y94.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y94.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y94.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y94.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y94.SLICEL_X1.FFSYNC
CLBLL_L_X2Y94.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y94.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y94.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y94.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y94.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y94.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y94.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y94.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011101110111011100010001000100011110011110000001111001111000000
CLBLM_R_X3Y94.SLICEM_X0.CLUT.INIT[63:0] = 64'b0001101100011011000110110001101100000000010101011010101011111111
CLBLM_R_X3Y94.SLICEM_X0.COUTMUX.O6
CLBLM_R_X3Y94.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011110000000000001111000000000000111100000000000011110000
CLBLM_R_X3Y94.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLM_R_X3Y94.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000010001111111111101110111110000111100001111000011110000
CLBLM_R_X3Y94.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y94.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000011110000000000000000000000000000111100000000
CLBLM_R_X3Y94.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y94.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y94.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y94.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y94.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y94.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y94.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y94.SLICEM_X0.FFSYNC
CLBLM_R_X3Y94.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y94.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y94.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y94.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y94.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y94.SLICEL_X1.FFSYNC
CLBLM_R_X3Y94.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y94.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y94.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y94.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y94.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y94.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y94.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y94.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y94.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y94.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y94.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y94.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011110000101010101010101011001100111100001010101010101010
CLBLL_L_X4Y94.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y94.SLICEL_X1.BLUT.INIT[63:0] = 64'b1011100011111111101110000000000010111000111111111011100000000000
CLBLL_L_X4Y94.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y94.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100111111001111110000001100000010101111101000001010111110100000
CLBLL_L_X4Y94.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010100000011010101011111001101010101000000110101010111110011
CLBLL_L_X4Y94.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y94.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y94.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y94.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y94.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y94.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y94.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y94.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y94.SLICEL_X1.FFSYNC
CLBLL_L_X4Y94.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y94.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y94.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y94.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y94.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y94.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y94.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y94.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y94.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLM_R_X5Y94.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y94.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y94.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y94.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLM_R_X5Y94.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y94.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_R_X5Y94.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y94.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011101110101010100010001010101010111000101010101011100010
CLBLM_R_X5Y94.SLICEL_X1.CLUT.INIT[63:0] = 64'b1101111111011111100000001000000011111111010111111010000000000000
CLBLM_R_X5Y94.SLICEL_X1.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y94.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y94.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y94.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y94.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y94.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y94.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y94.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y94.SLICEL_X1.CFFMUX.O6
CLBLM_R_X5Y94.SLICEL_X1.FFSYNC
CLBLM_R_X5Y94.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y94.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y94.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y94.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y94.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y94.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y94.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y94.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101011110000010100001111000011011000111100001101100011110000
CLBLM_R_X7Y94.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_R_X7Y94.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y94.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y94.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y94.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y94.SLICEL_X1.CLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X7Y94.SLICEL_X1.COUTMUX.O6
CLBLM_R_X7Y94.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y94.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y94.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y94.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y94.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y94.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y94.SLICEM_X0.FFSYNC
CLBLM_R_X7Y94.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y94.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y94.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y93.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLL_L_X2Y93.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y93.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLL_L_X2Y93.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y93.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111110000111100001111000011110000
CLBLL_L_X2Y93.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y93.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001111111111000000001111111100000000
CLBLL_L_X2Y93.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y93.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111001100000000001100110011111111110011000000000011001100
CLBLL_L_X2Y93.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y93.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y93.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y93.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y93.SLICEL_X1.FFSYNC
CLBLL_L_X2Y93.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y93.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y93.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y93.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y93.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y93.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y93.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y93.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010111111110000000011001100110011001111000011110000
CLBLM_R_X3Y93.SLICEM_X0.BLUT.INIT[63:0] = 64'b1011101110001000101110111000100011111100111111000011000000110000
CLBLM_R_X3Y93.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101001100110011001100000000111111110000111100001111
CLBLM_R_X3Y93.SLICEM_X0.COUTMUX.O6
CLBLM_R_X3Y93.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101000001011111010100000101111100110000001100000011111100111111
CLBLM_R_X3Y93.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101000110011000011110011001110101010001100110000111100110011
CLBLM_R_X3Y93.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y93.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001101010101001100110101010100001111000000000000111111111111
CLBLM_R_X3Y93.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y93.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110011001100110011001100011011001100110011001100110011000100
CLBLM_R_X3Y93.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000010110101111000001011010111100100010001000100111011101110111
CLBLM_R_X3Y93.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y93.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y93.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y93.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y93.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y93.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y93.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y93.SLICEM_X0.FFSYNC
CLBLM_R_X3Y93.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y93.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y93.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y93.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y93.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y93.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y93.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y93.SLICEL_X1.CFFMUX.O6
CLBLM_R_X3Y93.SLICEL_X1.FFSYNC
CLBLM_R_X3Y93.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y93.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y93.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X4Y93.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y93.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y93.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y93.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y93.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y93.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y93.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y93.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000011001100001100111111111100011101000111010001110100011101
CLBLL_L_X4Y93.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X4Y93.SLICEL_X1.BLUT.INIT[63:0] = 64'b0001000100010001110111011101110100000011110011110000001111001111
CLBLL_L_X4Y93.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100111111000000101011111010000011001111110000001010111110100000
CLBLL_L_X4Y93.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y93.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101000001011111010100000101111100000011000000111111001111110011
CLBLL_L_X4Y93.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y93.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y93.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y93.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y93.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y93.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y93.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y93.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y93.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y93.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y93.SLICEL_X0.FFSYNC
CLBLL_L_X4Y93.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y93.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y93.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y93.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y93.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y93.SLICEL_X1.FFSYNC
CLBLL_L_X4Y93.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y93.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y93.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y93.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y93.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y93.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y93.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y93.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y93.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y93.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y93.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y93.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y93.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y93.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y93.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y93.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y93.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010011110100101100001011000011110100101100001111010010110000
CLBLM_R_X5Y93.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000001010101010101011010101010101010
CLBLM_R_X5Y93.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y93.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101000000000101010100000000010101010000000001010101000000000
CLBLM_R_X5Y93.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y93.SLICEL_X1.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y93.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y93.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y93.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y93.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y93.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y93.SLICEL_X1.FFSYNC
CLBLM_R_X5Y93.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y93.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y93.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y93.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y93.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y93.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y93.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y93.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101001010000111100001111000011011000110110001111000011110000
CLBLM_R_X7Y93.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110111001000100110011001100110011100100111001001100110011001100
CLBLM_R_X7Y93.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y93.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y93.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y93.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y93.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y93.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y93.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y93.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y93.SLICEM_X0.FFSYNC
CLBLM_R_X7Y93.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y93.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y93.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y92.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLL_L_X2Y92.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y92.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLL_L_X2Y92.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y92.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLL_L_X2Y92.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y92.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001111111111111111110000000000000000
CLBLL_L_X2Y92.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y92.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111101010101101010100000000011011000110110001101100011011000
CLBLL_L_X2Y92.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y92.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y92.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y92.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y92.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y92.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y92.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y92.SLICEL_X1.FFSYNC
CLBLL_L_X2Y92.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y92.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y92.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y92.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y92.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y92.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y92.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y92.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111111111111010101011111111111111111111111110101010
CLBLM_R_X3Y92.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y92.SLICEM_X0.BLUT.INIT[63:0] = 64'b1011100010111000101110001011100010111000101110001011100010111000
CLBLM_R_X3Y92.SLICEM_X0.BOUTMUX.O6
CLBLM_R_X3Y92.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000001011111111000000101111111100000010111111110000001011111111
CLBLM_R_X3Y92.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y92.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000001111110011000000111111001101010000010100000101111101011111
CLBLM_R_X3Y92.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010101010101000000001111111100001111000011110011001100110011
CLBLM_R_X3Y92.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X3Y92.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100000011000000110000001100000011000000110000001100000011000000
CLBLM_R_X3Y92.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y92.SLICEL_X1.CLUT.INIT[63:0] = 64'b1101110111011101100010001000100011110101101000001111010110100000
CLBLM_R_X3Y92.SLICEL_X1.COUTMUX.O5
CLBLM_R_X3Y92.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111101001010000111110100101000011011101110111011000100010001000
CLBLM_R_X3Y92.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y92.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y92.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y92.SLICEM_X0.FFSYNC
CLBLM_R_X3Y92.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y92.SLICEL_X1.NOCLKINV

CLBLL_L_X4Y92.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y92.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y92.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLL_L_X4Y92.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y92.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y92.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y92.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X4Y92.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y92.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100001111111100000000000011001010110010101100101011001010
CLBLL_L_X4Y92.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010100000000010101011111111100001111001100110000111100110011
CLBLL_L_X4Y92.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y92.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111110000000000001111000010101010110011001010101011001100
CLBLL_L_X4Y92.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y92.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLL_L_X4Y92.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y92.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y92.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y92.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y92.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y92.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y92.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y92.SLICEL_X0.FFSYNC
CLBLL_L_X4Y92.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y92.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y92.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y92.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y92.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y92.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y92.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y92.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y92.SLICEL_X1.FFSYNC
CLBLL_L_X4Y92.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y92.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y92.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y92.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y92.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y92.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y92.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y92.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLM_R_X5Y92.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y92.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_R_X5Y92.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y92.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y92.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y92.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y92.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y92.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011111010111100000101000011110000110110001111000011011000
CLBLM_R_X5Y92.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100101011001010110011001100110011001111110000001100
CLBLM_R_X5Y92.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101000111100001111000011110000111100
CLBLM_R_X5Y92.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y92.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X5Y92.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y92.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y92.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y92.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y92.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y92.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y92.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y92.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y92.SLICEL_X1.FFSYNC
CLBLM_R_X5Y92.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y92.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y92.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y92.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y92.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y92.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y92.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y92.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLM_R_X7Y92.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101011001100110011001100110011110000110011001100110011001100
CLBLM_R_X7Y92.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y92.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y92.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y92.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y92.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y92.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y92.SLICEM_X0.FFSYNC
CLBLM_R_X7Y92.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y92.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y92.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y92.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000010100100111100011011010111100000101001001111000110110101111
CLBLM_L_X8Y92.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y92.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y92.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y92.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y92.SLICEM_X0.FFSYNC
CLBLM_L_X8Y92.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y92.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y92.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y91.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100001100110011001111001100110011001100110011001100
CLBLL_L_X2Y91.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y91.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010010101010101010111111111111111110000000000000000
CLBLL_L_X2Y91.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y91.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y91.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y91.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000000001111111100000000111111110000111100001111000011110000
CLBLL_L_X2Y91.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y91.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011101110111011100010001000100011111100001100001111110000110000
CLBLL_L_X2Y91.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001111010001000100011111001100110011110100010001000111
CLBLL_L_X2Y91.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y91.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y91.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y91.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y91.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y91.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y91.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y91.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y91.SLICEL_X1.FFSYNC
CLBLL_L_X2Y91.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y91.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y91.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y91.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y91.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y91.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y91.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y91.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111111111111111111011111111111111111111111111111110
CLBLM_R_X3Y91.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y91.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111000000001111111100000000111111110000000011111111
CLBLM_R_X3Y91.SLICEM_X0.BOUTMUX.O6
CLBLM_R_X3Y91.SLICEM_X0.CLUT.INIT[63:0] = 64'b0001000100010011010101010101111100010001000100110001000100010011
CLBLM_R_X3Y91.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000110000000000000000000000000000001100000000000000000000000000
CLBLM_R_X3Y91.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X3Y91.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001100110011000011110000111100000000111111110101010101010101
CLBLM_R_X3Y91.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000100000000000000010000000000000001000000000000000100000
CLBLM_R_X3Y91.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y91.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000000010000000100000001000000010000000100000001000000010000000
CLBLM_R_X3Y91.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y91.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000111111111101111100000000000000000000000000000000
CLBLM_R_X3Y91.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y91.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y91.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y91.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y91.SLICEM_X0.FFSYNC
CLBLM_R_X3Y91.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y91.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y91.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y91.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y91.SLICEL_X1.FFSYNC
CLBLM_R_X3Y91.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y91.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y91.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y91.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y91.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y91.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y91.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y91.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y91.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y91.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y91.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000001010101111111110101010100110011000011110011001100001111
CLBLL_L_X4Y91.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y91.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000010111110101000001011111010100000011000000111111001111110011
CLBLL_L_X4Y91.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y91.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLL_L_X4Y91.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y91.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y91.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y91.SLICEL_X0.FFSYNC
CLBLL_L_X4Y91.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y91.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y91.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y91.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y91.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y91.SLICEL_X1.FFSYNC
CLBLL_L_X4Y91.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y91.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y91.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y91.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y91.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y91.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y91.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y91.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y91.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y91.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y91.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y91.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_R_X5Y91.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y91.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y91.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y91.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011111110110011100011001000000010111111101100111000110010000000
CLBLM_R_X5Y91.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y91.SLICEL_X1.BLUT.INIT[63:0] = 64'b1011101111110011100010001100000010111011111100111000100011000000
CLBLM_R_X5Y91.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y91.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111011111000100101100111000000011110111110001001011001110000000
CLBLM_R_X5Y91.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y91.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110001010101101010100101010110101010
CLBLM_R_X5Y91.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y91.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y91.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y91.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y91.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y91.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y91.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y91.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y91.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y91.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y91.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X5Y91.SLICEL_X1.FFSYNC
CLBLM_R_X5Y91.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y91.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y91.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y91.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y91.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y91.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y91.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y91.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y91.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111100001110000111110000111000011111000111110000111000001110000
CLBLM_R_X7Y91.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y91.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y91.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y91.SLICEM_X0.FFSYNC
CLBLM_R_X7Y91.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y91.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y91.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y91.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101000111010001000000001111111111010001110100010000000011111111
CLBLM_L_X8Y91.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y91.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y91.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y91.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y91.SLICEM_X0.FFSYNC
CLBLM_L_X8Y91.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y91.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y91.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y90.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110000110011110011000011001111001100110011001100110011001100
CLBLL_L_X2Y90.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y90.SLICEL_X0.BLUT.INIT[63:0] = 64'b1001100110011001100110011001100110101010101010101010101010101010
CLBLL_L_X2Y90.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y90.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010111111111000000001111111100000000
CLBLL_L_X2Y90.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y90.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y90.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y90.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110111011101100010001000100011111010010100001111101001010000
CLBLL_L_X2Y90.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010111110101111101000001010000010101111101011111010000010100000
CLBLL_L_X2Y90.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y90.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y90.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y90.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y90.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y90.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y90.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y90.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y90.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y90.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y90.SLICEL_X1.FFSYNC
CLBLL_L_X2Y90.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y90.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y90.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y90.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y90.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y90.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y90.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y90.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111001100001100110000000011100010111000101110001011100010
CLBLM_R_X3Y90.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110010101010110011001010101011001100101010101100110010101010
CLBLM_R_X3Y90.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110001011100010111000101110001011111111001100111100110000000000
CLBLM_R_X3Y90.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010100000101111101010000010111110101000001011111010100000101
CLBLM_R_X3Y90.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y90.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111110101010010101010000000011111111101010100101010100000000
CLBLM_R_X3Y90.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y90.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011010101010101010100001111000011110000000011111111
CLBLM_R_X3Y90.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y90.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y90.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y90.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y90.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y90.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y90.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y90.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y90.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X3Y90.SLICEM_X0.FFSYNC
CLBLM_R_X3Y90.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y90.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y90.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y90.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y90.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y90.SLICEL_X1.FFSYNC
CLBLM_R_X3Y90.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y90.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y90.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y90.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y90.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y90.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y90.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y90.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y90.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y90.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011001100111111110000000010101010101010101111000011110000
CLBLL_L_X4Y90.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100111100001111000011001100110011001111000011110000
CLBLL_L_X4Y90.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X4Y90.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010100000000010101011111111100110011000011110011001100001111
CLBLL_L_X4Y90.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y90.SLICEL_X1.DLUT.INIT[63:0] = 64'b0010011100100111001001110010011100000000010101011010101011111111
CLBLL_L_X4Y90.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y90.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y90.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y90.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y90.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y90.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y90.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y90.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y90.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y90.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y90.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y90.SLICEL_X1.FFSYNC
CLBLL_L_X4Y90.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y90.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y90.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y90.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y90.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y90.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y90.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y90.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y90.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y90.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y90.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y90.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y90.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y90.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y90.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y90.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011011000111100001101100011110000111110101111000001010000
CLBLM_R_X5Y90.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100101011001010110011001100110011001111110000001100
CLBLM_R_X5Y90.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000111100001111111100001111000001100110011001100110011001100110
CLBLM_R_X5Y90.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y90.SLICEL_X1.DLUT.INIT[63:0] = 64'b1110010011100100111100001111000011110101101000001111000011110000
CLBLM_R_X5Y90.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y90.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y90.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y90.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y90.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y90.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y90.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y90.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y90.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y90.SLICEM_X0.FFSYNC
CLBLM_R_X5Y90.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y90.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y90.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y90.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y90.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y90.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y90.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y90.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y90.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y90.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y90.SLICEL_X1.DFFMUX.O6
CLBLM_R_X5Y90.SLICEL_X1.FFSYNC
CLBLM_R_X5Y90.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y90.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y90.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X5Y90.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y90.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y90.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y90.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y90.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011100010111000111100001111000011111100001100001111000011110000
CLBLM_R_X7Y90.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y90.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110001010101010111000101010101011101110101010100010001010101010
CLBLM_R_X7Y90.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_R_X7Y90.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y90.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y90.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y90.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y90.SLICEM_X0.FFSYNC
CLBLM_R_X7Y90.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y90.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y90.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y90.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y90.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y90.SLICEL_X1.FFSYNC
CLBLM_R_X7Y90.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y90.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y90.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010001011110111000000100101011110100010111101110000001001010111
CLBLM_L_X8Y90.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y90.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y90.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y90.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y90.SLICEM_X0.FFSYNC
CLBLM_L_X8Y90.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y90.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y90.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y89.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000000000001111111111111111000000001111111100000000
CLBLL_L_X2Y89.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y89.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000000001111111100000000111111110000111100001111000011110000
CLBLL_L_X2Y89.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y89.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y89.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y89.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010111111111000000001111111100000000
CLBLL_L_X2Y89.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y89.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110011111100001100000011000010111011100010001011101110001000
CLBLL_L_X2Y89.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011111111110011001111111111110000101010101111000010101010
CLBLL_L_X2Y89.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y89.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y89.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y89.SLICEL_X0.FFSYNC
CLBLL_L_X2Y89.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y89.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y89.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y89.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y89.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y89.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y89.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y89.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y89.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y89.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y89.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y89.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y89.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y89.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y89.SLICEL_X1.FFSYNC
CLBLL_L_X2Y89.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y89.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y89.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y89.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y89.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y89.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y89.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y89.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y89.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y89.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110011110000111100001111000011110000
CLBLM_R_X3Y89.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y89.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_R_X3Y89.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y89.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_R_X3Y89.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y89.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100011011101000010100101111110001000110111010000101001011111
CLBLM_R_X3Y89.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y89.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001100001010001100110101111111111111111111111111111111111111
CLBLM_R_X3Y89.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011001100111100001100110011110000110011001111000011001100
CLBLM_R_X3Y89.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111110000110000111111000011000010111011101110111000100010001000
CLBLM_R_X3Y89.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y89.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y89.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y89.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y89.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y89.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y89.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y89.SLICEM_X0.FFSYNC
CLBLM_R_X3Y89.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y89.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y89.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y89.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y89.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y89.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y89.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y89.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X3Y89.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y89.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y89.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y89.SLICEL_X1.FFSYNC
CLBLM_R_X3Y89.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y89.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y89.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y89.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y89.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y89.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y89.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y89.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000001111111111110000111101010101001100110101010100110011
CLBLL_L_X4Y89.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y89.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011010100110101001101010011010100000000000011111111000011111111
CLBLL_L_X4Y89.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y89.SLICEL_X0.CLUT.INIT[63:0] = 64'b0010011100100111001001110010011100000000010101011010101011111111
CLBLL_L_X4Y89.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011111111111100000000000011001100101010101100110010101010
CLBLL_L_X4Y89.SLICEL_X0.DOUTMUX.O6
CLBLL_L_X4Y89.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000001010101001100110011001111110000010101010011001100110011
CLBLL_L_X4Y89.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y89.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100010100000101111101010011010111000101000001011111010100110101
CLBLL_L_X4Y89.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y89.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000110011110011001111111101000111010001110100011101000111
CLBLL_L_X4Y89.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y89.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100001111001100110011001101010101010101010000000011111111
CLBLL_L_X4Y89.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y89.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y89.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y89.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y89.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y89.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y89.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y89.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y89.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y89.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y89.SLICEL_X0.FFSYNC
CLBLL_L_X4Y89.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y89.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y89.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y89.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y89.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y89.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y89.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y89.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y89.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y89.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y89.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y89.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y89.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y89.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y89.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y89.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y89.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y89.SLICEL_X1.FFSYNC
CLBLL_L_X4Y89.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y89.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y89.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011100011110000101110001111000011111100111100000011000011110000
CLBLM_R_X5Y89.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110010101010101010101010101011110000101010101010101010101010
CLBLM_R_X5Y89.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110101110101101010000010000011111101011101011010100000100000
CLBLM_R_X5Y89.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y89.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010111111001111101000001100000010101111110011111010000011000000
CLBLM_R_X5Y89.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y89.SLICEL_X1.DLUT.INIT[63:0] = 64'b1101111111010000100011111000000011011111110100001000111110000000
CLBLM_R_X5Y89.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y89.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y89.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y89.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y89.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y89.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y89.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y89.SLICEM_X0.FFSYNC
CLBLM_R_X5Y89.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y89.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y89.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y89.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y89.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y89.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y89.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y89.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y89.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y89.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y89.SLICEL_X1.D5FFMUX.IN_A
CLBLM_R_X5Y89.SLICEL_X1.FFSYNC
CLBLM_R_X5Y89.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y89.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y89.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y89.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011110000111100001111000010101010111100001111000011110000
CLBLM_R_X7Y89.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y89.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y89.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y89.SLICEM_X0.FFSYNC
CLBLM_R_X7Y89.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y89.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y89.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y89.SLICEM_X0.ALUT.INIT[63:0] = 64'b0001101100011011000000001111111100011011000110110000000011111111
CLBLM_L_X8Y89.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y89.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111110000000000001111000010101010110011001010101011001100
CLBLM_L_X8Y89.SLICEM_X0.BOUTMUX.O6
CLBLM_L_X8Y89.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101011001100101010101100110010101010110011001010101011001100
CLBLM_L_X8Y89.SLICEM_X0.DOUTMUX.O6
CLBLM_L_X8Y89.SLICEL_X1.ALUT.INIT[63:0] = 64'b0111010001110100011101000111010001110100011101000111010001110100
CLBLM_L_X8Y89.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y89.SLICEL_X1.BLUT.INIT[63:0] = 64'b1011101110111011100010001000100011111100001100001111110000110000
CLBLM_L_X8Y89.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y89.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111001111110011110000001100000010111000101110001011100010111000
CLBLM_L_X8Y89.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y89.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y89.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y89.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y89.SLICEM_X0.FFSYNC
CLBLM_L_X8Y89.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y89.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y89.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y88.SLICEL_X0.ALUT.INIT[63:0] = 64'b1001100110011001100110011001100111001100110011001100110011001100
CLBLL_L_X2Y88.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y88.SLICEL_X0.BLUT.INIT[63:0] = 64'b1001100110011001100110011001100111001100110011001100110011001100
CLBLL_L_X2Y88.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y88.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y88.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y88.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010111111111000000001111111100000000
CLBLL_L_X2Y88.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010111110100000101011111010000011111100111111000000110000001100
CLBLL_L_X2Y88.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111110000000011110000000011111111111100000000111100000000
CLBLL_L_X2Y88.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y88.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y88.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y88.SLICEL_X0.FFSYNC
CLBLL_L_X2Y88.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y88.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y88.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y88.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y88.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y88.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y88.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y88.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y88.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y88.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y88.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y88.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y88.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y88.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y88.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y88.SLICEL_X1.FFSYNC
CLBLL_L_X2Y88.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y88.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y88.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y88.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y88.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y88.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y88.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y88.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y88.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y88.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y88.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y88.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y88.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y88.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y88.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100010100000101111101010011010111000101000001011111010100110101
CLBLM_R_X3Y88.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y88.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111011101000000000001000100001111000011110000111100001111
CLBLM_R_X3Y88.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y88.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010101010100010101010101011101010101010101000101010101010111
CLBLM_R_X3Y88.SLICEL_X1.COUTMUX.O5
CLBLM_R_X3Y88.SLICEL_X1.DLUT.INIT[63:0] = 64'b0100011101000111000000111100111101000111010001110000001111001111
CLBLM_R_X3Y88.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y88.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y88.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y88.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y88.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.BFFMUX.O6
CLBLM_R_X3Y88.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y88.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y88.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y88.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y88.SLICEL_X1.D5FFMUX.IN_A
CLBLM_R_X3Y88.SLICEL_X1.FFSYNC
CLBLM_R_X3Y88.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y88.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y88.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y88.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y88.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y88.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y88.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y88.SLICEL_X0.ALUT.INIT[63:0] = 64'b0101010100000000010101011111111100001111001100110000111100110011
CLBLL_L_X4Y88.SLICEL_X0.AOUTMUX.O6
CLBLL_L_X4Y88.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000000000001111111111110000111100110011010101010011001101010101
CLBLL_L_X4Y88.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y88.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000111100001111000000001111111100110011001100110101010101010101
CLBLL_L_X4Y88.SLICEL_X0.COUTMUX.O6
CLBLL_L_X4Y88.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000010101010111100001010101011111111110011000000000011001100
CLBLL_L_X4Y88.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101000001011111010100000101111101010000010111110101000001011111
CLBLL_L_X4Y88.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y88.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110011111100001100000011000010111011100010001011101110001000
CLBLL_L_X4Y88.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y88.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000000110011010101010101010111110000001100110101010101010101
CLBLL_L_X4Y88.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y88.SLICEL_X1.DLUT.INIT[63:0] = 64'b1101110110001000110111011000100011011101100010001101110110001000
CLBLL_L_X4Y88.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y88.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y88.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y88.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y88.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y88.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y88.SLICEL_X0.FFSYNC
CLBLL_L_X4Y88.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y88.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y88.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y88.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y88.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y88.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y88.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y88.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y88.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y88.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y88.SLICEL_X1.FFSYNC
CLBLL_L_X4Y88.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y88.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y88.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101001010000111100001111000011011000110110001111000011110000
CLBLM_R_X5Y88.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_R_X5Y88.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X5Y88.SLICEM_X0.COUTMUX.O5
CLBLM_R_X5Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101111111010000100011111000000011011111110100001000111110000000
CLBLM_R_X5Y88.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y88.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101111110001111110100001000000011011111100011111101000010000000
CLBLM_R_X5Y88.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y88.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y88.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y88.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y88.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y88.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y88.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y88.SLICEM_X0.FFSYNC
CLBLM_R_X5Y88.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y88.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y88.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y88.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y88.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y88.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y88.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y88.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y88.SLICEL_X1.FFSYNC
CLBLM_R_X5Y88.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y88.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y88.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y88.SLICEM_X0.ALUT.INIT[63:0] = 64'b1000000010100010110101011111011110000000101000101101010111110111
CLBLM_R_X7Y88.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010101010101010101010101001101010101010101010101010101010011
CLBLM_R_X7Y88.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X7Y88.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y88.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y88.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y88.SLICEM_X0.FFSYNC
CLBLM_R_X7Y88.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y88.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y88.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y88.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000001010001010010101111101111100000010100010100101011111011111
CLBLM_L_X8Y88.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y88.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001101010101001100110101010100001111000000000000111111111111
CLBLM_L_X8Y88.SLICEM_X0.BOUTMUX.O6
CLBLM_L_X8Y88.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100111111000000110011111100000010101111101011111010000010100000
CLBLM_L_X8Y88.SLICEM_X0.COUTMUX.O6
CLBLM_L_X8Y88.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010111110101111101000001010000010101111101011111010000010100000
CLBLM_L_X8Y88.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111101010101000011110101010100110011000000000011001111111111
CLBLM_L_X8Y88.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y88.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100011101000111010001110100011100000000110011000011001111111111
CLBLM_L_X8Y88.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000011001100001100111111111101000111010001110100011101000111
CLBLM_L_X8Y88.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y88.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100010001000011111101110100001111000100010000111111011101
CLBLM_L_X8Y88.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y88.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y88.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y88.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y88.SLICEM_X0.FFSYNC
CLBLM_L_X8Y88.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y88.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y88.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y87.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y87.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y87.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100001100110011001111111111111111110000000000000000
CLBLL_L_X2Y87.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y87.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y87.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y87.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000000011110000111111110000111100001111000011110000
CLBLL_L_X2Y87.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100110011110011000000000010111000101110001011100010111000
CLBLL_L_X2Y87.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101011001100101010101100110010101010110011001010101011001100
CLBLL_L_X2Y87.SLICEL_X1.CLUT.INIT[63:0] = 64'b1011100010111000101110001011100010111000101110001011100010111000
CLBLL_L_X2Y87.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y87.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y87.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y87.SLICEL_X0.FFSYNC
CLBLL_L_X2Y87.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y87.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y87.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y87.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y87.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y87.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y87.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y87.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X2Y87.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y87.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y87.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y87.SLICEL_X1.FFSYNC
CLBLL_L_X2Y87.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y87.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y87.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y87.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y87.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y87.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y87.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y87.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111100001111111100001111000011110000111100001111000011110000
CLBLM_R_X3Y87.SLICEM_X0.BLUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y87.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y87.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101101001011010010110100101101010101010101010101010101010101010
CLBLM_R_X3Y87.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y87.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_R_X3Y87.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000110110001101100011011000110100000000010101011010101011111111
CLBLM_R_X3Y87.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y87.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011000000000011001100
CLBLM_R_X3Y87.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y87.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111110101010000000001010101011111111101010100000000010101010
CLBLM_R_X3Y87.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y87.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000011110000111111110000000011001100110011001010101010101010
CLBLM_R_X3Y87.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y87.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y87.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y87.SLICEM_X0.AFFMUX.XOR
CLBLM_R_X3Y87.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y87.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y87.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y87.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y87.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y87.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y87.SLICEM_X0.FFSYNC
CLBLM_R_X3Y87.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y87.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y87.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y87.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y87.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y87.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y87.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y87.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y87.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y87.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y87.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y87.SLICEL_X1.FFSYNC
CLBLM_R_X3Y87.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y87.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y87.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y87.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y87.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y87.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y87.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y87.SLICEL_X0.ALUT.INIT[63:0] = 64'b0001101100011011000110110001101100011011000110110001101100011011
CLBLL_L_X4Y87.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y87.SLICEL_X0.BLUT.INIT[63:0] = 64'b0101010100001111010101010000111100110011000000000011001111111111
CLBLL_L_X4Y87.SLICEL_X0.BOUTMUX.O6
CLBLL_L_X4Y87.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000010110001101001001111010111100000101100011010010011110101111
CLBLL_L_X4Y87.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y87.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111001000100111011100100010011111010111110100101000001010000
CLBLL_L_X4Y87.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y87.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110000110000111111000011000011101110111011100010001000100010
CLBLL_L_X4Y87.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101000000110000010111110011111101010000001100000101111100111111
CLBLL_L_X4Y87.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y87.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000010101010111100001010101011001100111111111100110000000000
CLBLL_L_X4Y87.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y87.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y87.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y87.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y87.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y87.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X0.C5FFMUX.IN_A
CLBLL_L_X4Y87.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y87.SLICEL_X0.FFSYNC
CLBLL_L_X4Y87.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y87.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y87.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y87.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y87.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y87.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y87.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y87.SLICEL_X1.FFSYNC
CLBLL_L_X4Y87.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y87.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y87.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110011110000001100001111000010111000111100001011100011110000
CLBLM_R_X5Y87.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010110011001100101011001100110011111100110011000000110011001100
CLBLM_R_X5Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110010101010111100001010101011001100101010101111000010101010
CLBLM_R_X5Y87.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y87.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110010111000001100001011100011111100101110000011000010111000
CLBLM_R_X5Y87.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y87.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y87.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y87.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y87.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y87.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y87.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y87.SLICEM_X0.FFSYNC
CLBLM_R_X5Y87.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y87.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y87.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y87.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y87.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y87.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y87.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y87.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y87.SLICEL_X1.FFSYNC
CLBLM_R_X5Y87.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y87.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y87.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y87.SLICEM_X0.ALUT.INIT[63:0] = 64'b1000101011011111000000100101011110001010110111110000001001010111
CLBLM_R_X7Y87.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111100001010000011110101111111001100110011001100110011001100
CLBLM_R_X7Y87.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y87.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y87.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y87.SLICEM_X0.FFSYNC
CLBLM_R_X7Y87.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y87.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y87.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y87.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101000001010000010111110101111100000011111100110000001111110011
CLBLM_L_X8Y87.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101000001010000010111110101111100000011111100110000001111110011
CLBLM_L_X8Y87.SLICEM_X0.BOUTMUX.O6
CLBLM_L_X8Y87.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111110101010000000001010101011001100111100001100110011110000
CLBLM_L_X8Y87.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111110101010000000001010101011111111101010100000000010101010
CLBLM_L_X8Y87.SLICEM_X0.DOUTMUX.O5
CLBLM_L_X8Y87.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111110011110000001100000011101110001000101110111000100010
CLBLM_L_X8Y87.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y87.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000101001011111000010100101111100100010001000100111011101110111
CLBLM_L_X8Y87.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y87.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111110011111100001100000011000011101110001000101110111000100010
CLBLM_L_X8Y87.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y87.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y87.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y86.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100001111000011110000111100001111001100110011001100110011001100
CLBLL_L_X2Y86.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y86.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y86.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y86.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000000001111111100000000111111111111000000001111111100000000
CLBLL_L_X2Y86.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y86.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010010110100101101001011010010110101010101010101010101010101010
CLBLL_L_X2Y86.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y86.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111010111111111111111011111111111111111111111111111111
CLBLL_L_X2Y86.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000001101000000000000000000000000000011010000
CLBLL_L_X2Y86.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X2Y86.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111111111111010111000001100000011000000110000001100
CLBLL_L_X2Y86.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y86.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y86.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y86.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y86.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y86.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y86.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y86.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y86.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y86.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y86.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y86.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y86.SLICEL_X0.FFSYNC
CLBLL_L_X2Y86.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y86.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y86.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y86.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y86.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y86.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y86.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y86.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y86.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y86.SLICEL_X1.FFSYNC
CLBLL_L_X2Y86.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y86.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y86.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y86.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y86.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y86.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y86.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y86.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y86.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y86.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y86.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y86.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y86.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y86.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y86.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010000010100000101010101010101010100000101000001010101010101010
CLBLM_R_X3Y86.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y86.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100010100000101111101010011010111000101000001011111010100110101
CLBLM_R_X3Y86.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y86.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011110000101010101010101011001100110011001111111100000000
CLBLM_R_X3Y86.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y86.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000011111111111100000000000011001100101010101100110010101010
CLBLM_R_X3Y86.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y86.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y86.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y86.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y86.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y86.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y86.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y86.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y86.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y86.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y86.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y86.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y86.SLICEM_X0.FFSYNC
CLBLM_R_X3Y86.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y86.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y86.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y86.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y86.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y86.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y86.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y86.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y86.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y86.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y86.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y86.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y86.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y86.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y86.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y86.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y86.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y86.SLICEL_X1.FFSYNC
CLBLM_R_X3Y86.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y86.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y86.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y86.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y86.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y86.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y86.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y86.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000001100010001110011111101110100000011000100011100111111011101
CLBLL_L_X4Y86.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y86.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000110000001100001111110011111100001100000011000011111100111111
CLBLL_L_X4Y86.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y86.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100101011001010110010101100101011111111111100000000111100000000
CLBLL_L_X4Y86.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y86.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000110000001100001111110011111100010001110111010001000111011101
CLBLL_L_X4Y86.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011100010111000101110001011100010111000101110001011100010111000
CLBLL_L_X4Y86.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000010101010010101011111111100100111001001110010011100100111
CLBLL_L_X4Y86.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y86.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y86.SLICEL_X1.DLUT.INIT[63:0] = 64'b1011101110001000101110111000100011111100111111000011000000110000
CLBLL_L_X4Y86.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y86.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y86.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y86.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y86.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y86.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y86.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y86.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y86.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y86.SLICEL_X0.B5FFMUX.IN_A
CLBLL_L_X4Y86.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y86.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y86.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y86.SLICEL_X0.FFSYNC
CLBLL_L_X4Y86.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y86.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y86.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y86.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y86.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y86.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y86.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y86.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y86.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y86.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y86.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y86.SLICEL_X1.FFSYNC
CLBLL_L_X4Y86.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y86.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y86.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110000110000111100001111000010111000101110001111000011110000
CLBLM_R_X5Y86.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110110001000111101011010000011011101100010001111010110100000
CLBLM_R_X5Y86.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y86.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y86.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y86.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y86.SLICEM_X0.FFSYNC
CLBLM_R_X5Y86.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y86.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y86.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y86.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y86.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y86.SLICEL_X1.FFSYNC
CLBLM_R_X5Y86.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y86.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y86.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y86.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000001100110011001111110000111100000011001100110011
CLBLM_R_X7Y86.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y86.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y86.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y86.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y86.SLICEM_X0.FFSYNC
CLBLM_R_X7Y86.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y86.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y86.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y86.SLICEM_X0.ALUT.INIT[63:0] = 64'b0001000100010001101110111011101100010001000100011011101110111011
CLBLM_L_X8Y86.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y86.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100111111001111110000001100000010101111101000001010111110100000
CLBLM_L_X8Y86.SLICEM_X0.COUTMUX.O6
CLBLM_L_X8Y86.SLICEM_X0.DLUT.INIT[63:0] = 64'b0001101100011011000110110001101100000000101010100101010111111111
CLBLM_L_X8Y86.SLICEM_X0.DOUTMUX.O6
CLBLM_L_X8Y86.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010101010101000000001111111100110011001100110000111100001111
CLBLM_L_X8Y86.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y86.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111010101010101010100000000111111110011001100110011
CLBLM_L_X8Y86.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y86.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100000000110011001100110010101010101010101111000011110000
CLBLM_L_X8Y86.SLICEL_X1.COUTMUX.O5
CLBLM_L_X8Y86.SLICEL_X1.DLUT.INIT[63:0] = 64'b0010001001110111001000100111011100001010000010100101111101011111
CLBLM_L_X8Y86.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y86.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y86.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y86.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y86.SLICEM_X0.FFSYNC
CLBLM_L_X8Y86.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y86.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y86.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y85.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100001111000011110000111100001111110000111100001111000011110000
CLBLL_L_X2Y85.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y85.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100001111000011110000111100001111001100110011001100110011001100
CLBLL_L_X2Y85.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y85.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y85.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y85.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y85.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y85.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110001000100010001011111100001100001111110000110000
CLBLL_L_X2Y85.SLICEL_X1.BLUT.INIT[63:0] = 64'b1011100010111000101110001011100010111000101110001011100010111000
CLBLL_L_X2Y85.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y85.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y85.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y85.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y85.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y85.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y85.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y85.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y85.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y85.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y85.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y85.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y85.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y85.SLICEL_X0.FFSYNC
CLBLL_L_X2Y85.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y85.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y85.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y85.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y85.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y85.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y85.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y85.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y85.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y85.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y85.SLICEL_X1.FFSYNC
CLBLL_L_X2Y85.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y85.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y85.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y85.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y85.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y85.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y85.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y85.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y85.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y85.SLICEM_X0.BLUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y85.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y85.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_R_X3Y85.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y85.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101010101010101010101010101010101010
CLBLM_R_X3Y85.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y85.SLICEL_X1.ALUT.INIT[63:0] = 64'b0100010001110111010001000111011101000100011101110100010001110111
CLBLM_R_X3Y85.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y85.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111101010101000011110101010100001111010101010000111101010101
CLBLM_R_X3Y85.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y85.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y85.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y85.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y85.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y85.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y85.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y85.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y85.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y85.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y85.SLICEM_X0.FFSYNC
CLBLM_R_X3Y85.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y85.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y85.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y85.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y85.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y85.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y85.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y85.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y85.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y85.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y85.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y85.SLICEL_X1.FFSYNC
CLBLM_R_X3Y85.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y85.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y85.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y85.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y85.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y85.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y85.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y85.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLL_L_X4Y85.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y85.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y85.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y85.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y85.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y85.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X4Y85.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100101011111010110010100000101011001010111110101100101000001010
CLBLL_L_X4Y85.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y85.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011110000101010101010101011001100111100001010101010101010
CLBLL_L_X4Y85.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y85.SLICEL_X1.CLUT.INIT[63:0] = 64'b0001101100011011000110110001101100000000010101011010101011111111
CLBLL_L_X4Y85.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y85.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100101011001010110010101100101011111111111100000000111100000000
CLBLL_L_X4Y85.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y85.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y85.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y85.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y85.SLICEL_X0.FFSYNC
CLBLL_L_X4Y85.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y85.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y85.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y85.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y85.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y85.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y85.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y85.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y85.SLICEL_X1.FFSYNC
CLBLL_L_X4Y85.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y85.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y85.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y85.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y85.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y85.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y85.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y85.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y85.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011111111110110000000000011011000111111111101100000000000
CLBLM_R_X5Y85.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y85.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110010011111111111001000000000011100100111111111110010000000000
CLBLM_R_X5Y85.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y85.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000001011110010000000100000001000000000111111110000000011111111
CLBLM_R_X5Y85.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y85.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y85.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y85.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y85.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y85.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y85.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y85.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X5Y85.SLICEM_X0.FFSYNC
CLBLM_R_X5Y85.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y85.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y85.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y85.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y85.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y85.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y85.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y85.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y85.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y85.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y85.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y85.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y85.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y85.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y85.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y85.SLICEL_X1.FFSYNC
CLBLM_R_X5Y85.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y85.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y85.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011110000110110001111000011111010111100000101000011110000
CLBLM_R_X7Y85.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111110011001100000011001100110010101100110011001010110011001100
CLBLM_R_X7Y85.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110000001100110011001100110010101100101011001100110011001100
CLBLM_R_X7Y85.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y85.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y85.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y85.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y85.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y85.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y85.SLICEM_X0.FFSYNC
CLBLM_R_X7Y85.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y85.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y85.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y85.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y85.SLICEL_X1.BFFMUX.O6
CLBLM_R_X7Y85.SLICEL_X1.FFSYNC
CLBLM_R_X7Y85.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y85.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y85.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101110111011101000100010001000100001100001111110000110000111111
CLBLM_L_X8Y85.SLICEM_X0.AOUTMUX.F7
CLBLM_L_X8Y85.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLM_L_X8Y85.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011001100111100001100110011111111101010100000000010101010
CLBLM_L_X8Y85.SLICEM_X0.DLUT.INIT[63:0] = 64'b0010001001110111001000100111011100000101000001011010111110101111
CLBLM_L_X8Y85.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111110101010010101010000000011100100111001001110010011100100
CLBLM_L_X8Y85.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y85.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000011111111010101010101010100001111000011110011001100110011
CLBLM_L_X8Y85.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011110000111111110000000010101010101010101100110011001100
CLBLM_L_X8Y85.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y85.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000010110101111000001011010111100010001000100011011101110111011
CLBLM_L_X8Y85.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y85.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y84.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y84.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y84.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010010101010101010110101010101010101010101010101010
CLBLL_L_X2Y84.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y84.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101001010101101010100101010111111111000000001111111100000000
CLBLL_L_X2Y84.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y84.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLL_L_X2Y84.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y84.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111100000001000000011111111111111111000000010000000
CLBLL_L_X2Y84.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X2Y84.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111111011101111111000000000111100000000000011110000
CLBLL_L_X2Y84.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000111111111111111000000000000000000000000000000000
CLBLL_L_X2Y84.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y84.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y84.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y84.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y84.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y84.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y84.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y84.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y84.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y84.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y84.SLICEL_X0.FFSYNC
CLBLL_L_X2Y84.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y84.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y84.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y84.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y84.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y84.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y84.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y84.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y84.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y84.SLICEL_X1.FFSYNC
CLBLL_L_X2Y84.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y84.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y84.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y84.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y84.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y84.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y84.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y84.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y84.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y84.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y84.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y84.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_R_X3Y84.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y84.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001100110011000000001111111110101111101011111010101010101010
CLBLM_R_X3Y84.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y84.SLICEL_X1.BLUT.INIT[63:0] = 64'b0010001011101110001000101110111000100010111011100010001011101110
CLBLM_R_X3Y84.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y84.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011111111000011110000111101010101010101010011001100110011
CLBLM_R_X3Y84.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y84.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y84.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y84.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y84.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y84.SLICEM_X0.CFFMUX.XOR
CLBLM_R_X3Y84.SLICEM_X0.FFSYNC
CLBLM_R_X3Y84.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y84.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y84.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y84.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y84.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y84.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y84.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y84.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y84.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y84.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y84.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y84.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y84.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y84.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y84.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y84.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y84.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y84.SLICEL_X1.FFSYNC
CLBLM_R_X3Y84.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y84.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y84.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y84.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y84.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y84.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y84.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y84.SLICEL_X0.ALUT.INIT[63:0] = 64'b0011001101010101001100110000111100110011010101010011001100001111
CLBLL_L_X4Y84.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y84.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000111100110011000011110011001100000000010101011111111101010101
CLBLL_L_X4Y84.SLICEL_X0.BOUTMUX.O6
CLBLL_L_X4Y84.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y84.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000110000101110000111010011111100001100001011100001110100111111
CLBLL_L_X4Y84.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y84.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010111111110000000010101010101010101111111100000000
CLBLL_L_X4Y84.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111110000000011110000000011111111111100000000111100000000
CLBLL_L_X4Y84.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y84.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y84.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y84.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y84.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y84.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y84.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y84.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y84.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y84.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y84.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y84.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y84.SLICEL_X0.FFSYNC
CLBLL_L_X4Y84.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y84.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y84.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y84.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y84.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y84.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y84.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y84.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y84.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y84.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y84.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y84.SLICEL_X1.FFSYNC
CLBLL_L_X4Y84.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y84.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y84.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011011000111100001111000011111010010100001111000011110000
CLBLM_R_X5Y84.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100101011001100110010101100110011001111110011001100000011001100
CLBLM_R_X5Y84.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y84.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y84.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y84.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y84.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y84.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y84.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y84.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y84.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y84.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y84.SLICEM_X0.FFSYNC
CLBLM_R_X5Y84.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y84.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y84.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y84.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y84.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y84.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y84.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y84.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y84.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y84.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y84.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y84.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y84.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y84.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y84.SLICEL_X1.FFSYNC
CLBLM_R_X5Y84.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y84.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y84.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011100010111000111100001111000011111100001100001111000011110000
CLBLM_R_X7Y84.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y84.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y84.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y84.SLICEM_X0.FFSYNC
CLBLM_R_X7Y84.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y84.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y84.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y84.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101000110011000011110000111110101010001100110000111100001111
CLBLM_L_X8Y84.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y84.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111100001111001100110011001100001111000011110011001100110011
CLBLM_L_X8Y84.SLICEM_X0.BOUTMUX.B5Q
CLBLM_L_X8Y84.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110111000100010111011100010001011101110001000101110111000100010
CLBLM_L_X8Y84.SLICEM_X0.COUTMUX.O5
CLBLM_L_X8Y84.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111110011111100001100000011000011101110001000101110111000100010
CLBLM_L_X8Y84.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110111011101100010001000100011110101101000001111010110100000
CLBLM_L_X8Y84.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101110111011101100010001000100011110101101000001111010110100000
CLBLM_L_X8Y84.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100111111000000110011111100000011111010111110100000101000001010
CLBLM_L_X8Y84.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y84.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100001111010101010101010100000000111111110011001100110011
CLBLM_L_X8Y84.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y84.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y84.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y84.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y84.SLICEM_X0.B5FF.ZINI
CLBLM_L_X8Y84.SLICEM_X0.B5FF.ZRST
CLBLM_L_X8Y84.SLICEM_X0.B5FFMUX.IN_A
CLBLM_L_X8Y84.SLICEM_X0.FFSYNC
CLBLM_L_X8Y84.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y84.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y84.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y83.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y83.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y83.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y83.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLL_L_X2Y83.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLL_L_X2Y83.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111111111111111000011111110111111101111111011111110
CLBLL_L_X2Y83.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y83.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000010101110000000000000110000000000101011100000000000001100
CLBLL_L_X2Y83.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y83.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000001000000000000000100000000000000010000000000000001
CLBLL_L_X2Y83.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100000000111111110000000000001111000000001111111100000000
CLBLL_L_X2Y83.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y83.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y83.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y83.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y83.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y83.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y83.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y83.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y83.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y83.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y83.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y83.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y83.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y83.SLICEL_X0.FFSYNC
CLBLL_L_X2Y83.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y83.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y83.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y83.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y83.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y83.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y83.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y83.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y83.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y83.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y83.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y83.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y83.SLICEL_X1.FFSYNC
CLBLL_L_X2Y83.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y83.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y83.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y83.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y83.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y83.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y83.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010110101010010101011010101010101010101010101010101010101010
CLBLM_R_X3Y83.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y83.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_R_X3Y83.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y83.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y83.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y83.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_R_X3Y83.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y83.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010101010101010001000111011101010101010101010100010001110111
CLBLM_R_X3Y83.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y83.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000111001101001000111110111100000001110011010010001111101111
CLBLM_R_X3Y83.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y83.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y83.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y83.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y83.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y83.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y83.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y83.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y83.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y83.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y83.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y83.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y83.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y83.SLICEM_X0.FFSYNC
CLBLM_R_X3Y83.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y83.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y83.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y83.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y83.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y83.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y83.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y83.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y83.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y83.SLICEL_X1.FFSYNC
CLBLM_R_X3Y83.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y83.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y83.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y83.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y83.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y83.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y83.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y83.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111101011111010010100000101000011011101100010001101110110001000
CLBLL_L_X4Y83.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011000000110000001111110011111100110000001100000011111100111111
CLBLL_L_X4Y83.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y83.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010110011001100110010101010101010101100110011001100
CLBLL_L_X4Y83.SLICEL_X0.COUTMUX.O6
CLBLL_L_X4Y83.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011000000001111111101010101010101010000111100001111
CLBLL_L_X4Y83.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y83.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000001010101101010101111111100011011000110110001101100011011
CLBLL_L_X4Y83.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y83.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111110000000011110000000011111111111100000000111100000000
CLBLL_L_X4Y83.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y83.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100001111111100000000000011001010110010101100101011001010
CLBLL_L_X4Y83.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y83.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y83.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y83.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y83.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y83.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y83.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y83.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y83.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y83.SLICEL_X0.B5FFMUX.IN_A
CLBLL_L_X4Y83.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y83.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y83.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y83.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y83.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y83.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y83.SLICEL_X0.FFSYNC
CLBLL_L_X4Y83.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y83.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y83.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y83.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y83.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y83.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y83.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y83.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y83.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y83.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y83.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y83.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y83.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y83.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y83.SLICEL_X1.FFSYNC
CLBLL_L_X4Y83.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y83.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y83.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011111100111100000011000011110000101110001111000010111000
CLBLM_R_X5Y83.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y83.SLICEM_X0.CLUT.INIT[63:0] = 64'b1101110110001000110011001100110011011000110110001100110011001100
CLBLM_R_X5Y83.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101000111010110010100000101011111010001110101100101000001010
CLBLM_R_X5Y83.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y83.SLICEL_X1.BLUT.INIT[63:0] = 64'b1011111110110000100011111000000010111111101100001000111110000000
CLBLM_R_X5Y83.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y83.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y83.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y83.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y83.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y83.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y83.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y83.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y83.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y83.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y83.SLICEM_X0.FFSYNC
CLBLM_R_X5Y83.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y83.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y83.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y83.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y83.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y83.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y83.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y83.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y83.SLICEL_X1.FFSYNC
CLBLM_R_X5Y83.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y83.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y83.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y83.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011010100110101001101010011010100110101001101010011010100110101
CLBLM_R_X7Y83.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y83.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y83.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y83.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y83.SLICEM_X0.FFSYNC
CLBLM_R_X7Y83.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y83.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y83.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y83.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_L_X8Y83.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y83.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_L_X8Y83.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y83.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_L_X8Y83.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y83.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_L_X8Y83.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y83.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000011111111000011110000111100110011001100110101010101010101
CLBLM_L_X8Y83.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y83.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011000000111111001100000011111100000101000001011111010111110101
CLBLM_L_X8Y83.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010100001111010101010000111100110011000000000011001111111111
CLBLM_L_X8Y83.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y83.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000001010101111111110101010100001111001100110000111100110011
CLBLM_L_X8Y83.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y83.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y83.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y83.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y83.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y83.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y83.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y82.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X2Y82.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y82.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y82.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y82.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y82.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y82.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y82.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y82.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000111100001100000011111010111110101111101011111010
CLBLL_L_X2Y82.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110001000100111111111111111111111100111101001111111111111111
CLBLL_L_X2Y82.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111010111111111111111000000000000000001100110011001100
CLBLL_L_X2Y82.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011000000110000001100000011000000000000000000000000000010101010
CLBLL_L_X2Y82.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y82.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y82.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y82.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y82.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y82.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y82.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y82.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y82.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y82.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y82.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y82.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y82.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y82.SLICEL_X0.FFSYNC
CLBLL_L_X2Y82.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y82.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y82.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y82.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y82.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y82.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y82.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y82.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y82.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y82.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y82.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y82.SLICEL_X1.FFSYNC
CLBLL_L_X2Y82.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y82.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y82.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y82.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y82.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y82.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y82.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011110000111100001111000011110011110000111100001111000011110000
CLBLM_R_X3Y82.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y82.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y82.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y82.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_R_X3Y82.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y82.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_R_X3Y82.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y82.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010111000001100000011000000110010101110000011000000110000001100
CLBLM_R_X3Y82.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y82.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100000011000000110000001100000011000000110000001100000011000000
CLBLM_R_X3Y82.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y82.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000110000001100000011000000110000001100000011000000110000001100
CLBLM_R_X3Y82.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y82.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y82.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y82.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y82.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y82.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y82.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y82.SLICEM_X0.FFSYNC
CLBLM_R_X3Y82.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y82.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y82.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y82.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y82.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y82.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y82.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y82.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y82.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y82.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y82.SLICEL_X1.FFSYNC
CLBLM_R_X3Y82.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y82.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y82.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y82.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y82.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y82.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y82.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y82.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y82.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y82.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y82.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y82.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y82.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y82.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y82.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y82.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001101010101001100110101010100001111000000000000111111111111
CLBLL_L_X4Y82.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y82.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001100001010001100110101111100110011000010100011001101011111
CLBLL_L_X4Y82.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y82.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLL_L_X4Y82.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y82.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLL_L_X4Y82.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y82.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y82.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y82.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y82.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y82.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y82.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y82.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y82.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y82.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y82.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y82.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y82.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y82.SLICEL_X0.FFSYNC
CLBLL_L_X4Y82.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y82.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y82.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y82.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y82.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y82.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y82.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y82.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y82.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y82.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y82.SLICEL_X1.FFSYNC
CLBLL_L_X4Y82.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y82.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y82.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y82.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y82.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y82.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y82.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y82.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLM_R_X5Y82.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y82.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLM_R_X5Y82.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y82.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y82.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y82.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y82.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y82.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011110000110011001111000011001100111100001100110011110000
CLBLM_R_X5Y82.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y82.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X5Y82.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y82.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X5Y82.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y82.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y82.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y82.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y82.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y82.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y82.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y82.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y82.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y82.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y82.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y82.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y82.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y82.SLICEM_X0.FFSYNC
CLBLM_R_X5Y82.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y82.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y82.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y82.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y82.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y82.SLICEL_X1.FFSYNC
CLBLM_R_X5Y82.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y82.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y82.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y82.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y82.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y82.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y82.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y82.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y82.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111100001111000000001111111100110011001100110101010101010101
CLBLM_R_X7Y82.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000001111110011000000111111001100000101000001011111010111110101
CLBLM_R_X7Y82.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y82.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y82.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y82.SLICEM_X0.FFSYNC
CLBLM_R_X7Y82.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y82.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y82.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y82.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_L_X8Y82.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y82.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010110101010010101011010101010101010101010101010101010101010
CLBLM_L_X8Y82.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y82.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110011110000111100001111000011110000
CLBLM_L_X8Y82.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y82.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101011110000111100001111000011110000
CLBLM_L_X8Y82.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y82.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000101110110001000100001111000011110000111100001111
CLBLM_L_X8Y82.SLICEL_X1.BLUT.INIT[63:0] = 64'b0001000110111011000100011011101100001010000010100101111101011111
CLBLM_L_X8Y82.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y82.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011111111111100000000000011110000111111111111000000000000
CLBLM_L_X8Y82.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000001111111100001111111101010011010100110101001101010011
CLBLM_L_X8Y82.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y82.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y82.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y82.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y82.SLICEL_X1.FFSYNC
CLBLM_L_X8Y82.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y82.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y82.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y82.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y82.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y82.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y82.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y81.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y81.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y81.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X2Y81.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y81.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y81.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y81.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y81.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y81.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111100011111111111111111111111110001000100010001111111111111111
CLBLL_L_X2Y81.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100010010111111110000000011111111000000001111111100000000
CLBLL_L_X2Y81.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y81.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000000010101010000000101010101010000000101010100000001010101010
CLBLL_L_X2Y81.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y81.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000110111010000110100000000000000001101110100001101
CLBLL_L_X2Y81.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y81.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y81.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y81.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y81.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y81.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y81.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y81.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y81.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y81.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y81.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y81.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y81.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y81.SLICEL_X0.FFSYNC
CLBLL_L_X2Y81.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y81.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y81.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y81.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y81.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y81.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y81.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y81.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y81.SLICEL_X1.FFSYNC
CLBLL_L_X2Y81.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y81.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y81.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y81.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y81.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y81.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y81.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110101010101010111111111111111111010101010101011111111111111111
CLBLM_R_X3Y81.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X3Y81.SLICEM_X0.BLUT.INIT[63:0] = 64'b1000000010000000100000001000000010000000100000001000000010000000
CLBLM_R_X3Y81.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000111111110000000000110101001101010011010100110101
CLBLM_R_X3Y81.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y81.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y81.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001000100010001000100010001011110000111100000000000000000000
CLBLM_R_X3Y81.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X3Y81.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100010000000000010001000000000001000100000000000100010000000000
CLBLM_R_X3Y81.SLICEL_X1.CLUT.INIT[63:0] = 64'b0110011011001100011001101100110001100110110011000110011011001100
CLBLM_R_X3Y81.SLICEL_X1.COUTMUX.O5
CLBLM_R_X3Y81.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000001000000000000000000000000000000000000000
CLBLM_R_X3Y81.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y81.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y81.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y81.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y81.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y81.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y81.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y81.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y81.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y81.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y81.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y81.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y81.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y81.SLICEM_X0.FFSYNC
CLBLM_R_X3Y81.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y81.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y81.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y81.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y81.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y81.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y81.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y81.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y81.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y81.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y81.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y81.SLICEL_X1.FFSYNC
CLBLM_R_X3Y81.SLICEL_X1.NOCLKINV

CLBLL_L_X4Y81.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y81.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y81.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y81.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y81.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y81.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y81.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y81.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y81.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001100000000001100111111111100110011000000000011001111111111
CLBLL_L_X4Y81.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y81.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y81.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110011001100111111110000000011110000111100001010101010101010
CLBLL_L_X4Y81.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y81.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLL_L_X4Y81.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X4Y81.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y81.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y81.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y81.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y81.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y81.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y81.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y81.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y81.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y81.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y81.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y81.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y81.SLICEL_X0.FFSYNC
CLBLL_L_X4Y81.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y81.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y81.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y81.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y81.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y81.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y81.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y81.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y81.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y81.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y81.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y81.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y81.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y81.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y81.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y81.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y81.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y81.SLICEL_X1.FFSYNC
CLBLL_L_X4Y81.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y81.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y81.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y81.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y81.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y81.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y81.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y81.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y81.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y81.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLM_R_X5Y81.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y81.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y81.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y81.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y81.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y81.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011111111101010100000000011001100111100001100110011110000
CLBLM_R_X5Y81.SLICEL_X1.BLUT.INIT[63:0] = 64'b0110011001100110011001100110011000110011110011000011001111001100
CLBLM_R_X5Y81.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y81.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111110011001100110001010101101010100101010110101010
CLBLM_R_X5Y81.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y81.SLICEL_X1.DLUT.INIT[63:0] = 64'b0001000100010001000100010001000100000000111111110000000000001111
CLBLM_R_X5Y81.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y81.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y81.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y81.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y81.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y81.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y81.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y81.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y81.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y81.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y81.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y81.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y81.SLICEM_X0.FFSYNC
CLBLM_R_X5Y81.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y81.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y81.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y81.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y81.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y81.SLICEL_X1.FFSYNC
CLBLM_R_X5Y81.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y81.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y81.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y81.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y81.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y81.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y81.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y81.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y81.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100110011110011000000000011111111001100111100110000000000
CLBLM_R_X7Y81.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y81.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110111011101110010001000100010011101110111011100100010001000100
CLBLM_R_X7Y81.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X7Y81.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y81.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y81.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y81.SLICEM_X0.C5FF.ZINI
CLBLM_R_X7Y81.SLICEM_X0.C5FF.ZRST
CLBLM_R_X7Y81.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X7Y81.SLICEM_X0.FFSYNC
CLBLM_R_X7Y81.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y81.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y81.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y81.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y81.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_L_X8Y81.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y81.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_L_X8Y81.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y81.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_L_X8Y81.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y81.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011011001100110011001100110011001100
CLBLM_L_X8Y81.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y81.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100010001000101010101010101010001000100010001010101010101010
CLBLM_L_X8Y81.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y81.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000110011110011001111111101000111010001110100011101000111
CLBLM_L_X8Y81.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y81.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100111111001111110000001100000011001111110011111100000011000000
CLBLM_L_X8Y81.SLICEL_X1.COUTMUX.O5
CLBLM_L_X8Y81.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011000000001111111101010101010101010000111100001111
CLBLM_L_X8Y81.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y81.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y81.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y81.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y81.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y81.SLICEL_X1.FFSYNC
CLBLM_L_X8Y81.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y81.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y81.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y81.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y81.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y81.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y81.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y80.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y80.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y80.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y80.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y80.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X2Y80.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y80.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLL_L_X2Y80.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y80.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011000000000000001100000000000000110000000000000011000000000000
CLBLL_L_X2Y80.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y80.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011000100110011001100110011001100000000000000000000000000000000
CLBLL_L_X2Y80.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y80.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y80.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y80.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y80.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y80.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y80.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y80.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y80.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y80.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y80.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y80.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y80.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y80.SLICEL_X0.FFSYNC
CLBLL_L_X2Y80.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y80.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y80.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y80.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y80.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y80.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y80.SLICEL_X1.FFSYNC
CLBLL_L_X2Y80.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y80.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y80.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y80.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y80.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y80.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y80.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y80.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y80.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101001010000111110100101000011111010010100001111101001010000
CLBLM_R_X3Y80.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y80.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101111110001010110101011000000011011111100010101101010110000000
CLBLM_R_X3Y80.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y80.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000001100000000000011111100000000000011000000000000111111
CLBLM_R_X3Y80.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y80.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011001100111111110000000011110000111100001010101010101010
CLBLM_R_X3Y80.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y80.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y80.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y80.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y80.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y80.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y80.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y80.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y80.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y80.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y80.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y80.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y80.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y80.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y80.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y80.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y80.SLICEM_X0.FFSYNC
CLBLM_R_X3Y80.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y80.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y80.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y80.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y80.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y80.SLICEL_X1.FFSYNC
CLBLM_R_X3Y80.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y80.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y80.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y80.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y80.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y80.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y80.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y80.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y80.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y80.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y80.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y80.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y80.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110010011100100111001001110010011100100111001001110010011100100
CLBLL_L_X4Y80.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y80.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000011110000111111110000000010101010101010101100110011001100
CLBLL_L_X4Y80.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y80.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y80.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y80.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y80.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y80.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y80.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y80.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y80.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y80.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y80.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y80.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y80.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y80.SLICEL_X0.FFSYNC
CLBLL_L_X4Y80.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y80.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y80.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y80.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y80.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y80.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y80.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y80.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y80.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y80.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y80.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y80.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y80.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y80.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y80.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y80.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y80.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y80.SLICEL_X1.FFSYNC
CLBLL_L_X4Y80.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y80.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y80.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y80.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y80.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y80.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y80.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y80.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y80.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y80.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLM_R_X5Y80.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y80.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y80.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y80.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y80.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y80.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010011110100101100001011000011110100101100001111010010110000
CLBLM_R_X5Y80.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X5Y80.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y80.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X5Y80.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y80.SLICEL_X1.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011000110011110011000011001111001100
CLBLM_R_X5Y80.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y80.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y80.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y80.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y80.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y80.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y80.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y80.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y80.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y80.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y80.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y80.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y80.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y80.SLICEM_X0.FFSYNC
CLBLM_R_X5Y80.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y80.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y80.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y80.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y80.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y80.SLICEL_X1.FFSYNC
CLBLM_R_X5Y80.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y80.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y80.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y80.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y80.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y80.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y80.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y80.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000001100000011000000000000000010101111101011001010111110101100
CLBLM_R_X7Y80.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000010101010000000001010101000000000101010100000000010101010
CLBLM_R_X7Y80.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X7Y80.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y80.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y80.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y80.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y80.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y80.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y80.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y80.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y80.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y80.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y80.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y80.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y80.SLICEM_X0.FFSYNC
CLBLM_R_X7Y80.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y80.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y80.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y80.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y80.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y80.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y80.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y80.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X7Y80.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y80.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y80.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y80.SLICEL_X1.FFSYNC
CLBLM_R_X7Y80.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y80.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y80.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_L_X8Y80.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y80.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_L_X8Y80.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y80.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_L_X8Y80.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y80.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_L_X8Y80.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y80.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011000000110101001111110011010100110000001101010011111100110101
CLBLM_L_X8Y80.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y80.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011000000111111001100000011111100110000001111110011000000111111
CLBLM_L_X8Y80.SLICEL_X1.BOUTMUX.B5Q
CLBLM_L_X8Y80.SLICEL_X1.CLUT.INIT[63:0] = 64'b0001000110111011000100011011101100000101000001011010111110101111
CLBLM_L_X8Y80.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111110011111100000011000000110010101111101000001010111110100000
CLBLM_L_X8Y80.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y80.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y80.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y80.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y80.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y80.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y80.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y80.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y80.SLICEL_X1.FFSYNC
CLBLM_L_X8Y80.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y80.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y80.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y80.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y80.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y80.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y80.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y79.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X2Y79.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y79.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X2Y79.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y79.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y79.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y79.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y79.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y79.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000010001000000000001000100000000000110011000000000000000000
CLBLL_L_X2Y79.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y79.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010000000000000101000000000000011001100110011001111111111111111
CLBLL_L_X2Y79.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X2Y79.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000001111001111000000111100111100000000000000001111111111111111
CLBLL_L_X2Y79.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y79.SLICEL_X1.DLUT.INIT[63:0] = 64'b0001000100010001000100010001000100010001000100010001000100010001
CLBLL_L_X2Y79.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y79.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y79.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y79.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y79.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y79.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y79.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y79.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y79.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y79.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y79.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y79.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y79.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y79.SLICEL_X0.FFSYNC
CLBLL_L_X2Y79.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y79.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y79.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y79.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y79.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y79.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y79.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y79.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y79.SLICEL_X1.FFSYNC
CLBLL_L_X2Y79.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y79.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y79.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y79.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y79.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y79.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y79.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y79.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y79.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLM_R_X3Y79.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y79.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X3Y79.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y79.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X3Y79.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y79.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y79.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y79.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y79.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y79.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y79.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y79.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y79.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y79.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y79.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y79.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y79.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y79.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y79.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y79.SLICEM_X0.FFSYNC
CLBLM_R_X3Y79.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y79.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y79.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y79.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y79.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y79.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y79.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y79.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y79.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y79.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y79.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y79.SLICEL_X1.FFSYNC
CLBLM_R_X3Y79.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y79.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y79.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y79.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y79.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y79.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y79.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y79.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y79.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y79.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y79.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y79.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y79.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y79.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y79.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y79.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y79.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011001100111100001100110010101010110011001111000011001100
CLBLL_L_X4Y79.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y79.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000101000001010010111110101111100100010011101110010001001110111
CLBLL_L_X4Y79.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y79.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000001111111100001111111101010011010100110101001101010011
CLBLL_L_X4Y79.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y79.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y79.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y79.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y79.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y79.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y79.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y79.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y79.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y79.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y79.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y79.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y79.SLICEL_X0.FFSYNC
CLBLL_L_X4Y79.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y79.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y79.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y79.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y79.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y79.SLICEL_X1.FFSYNC
CLBLL_L_X4Y79.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y79.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y79.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y79.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y79.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y79.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y79.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y79.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y79.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y79.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y79.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y79.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y79.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y79.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y79.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y79.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y79.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100101011001010110010101100101011001010110010101100101011001010
CLBLM_R_X5Y79.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y79.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X5Y79.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X5Y79.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y79.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101000110011001100111100110011001100
CLBLM_R_X5Y79.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y79.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y79.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y79.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y79.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y79.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y79.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y79.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y79.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y79.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y79.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y79.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y79.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y79.SLICEM_X0.FFSYNC
CLBLM_R_X5Y79.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y79.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y79.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y79.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y79.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y79.SLICEL_X1.FFSYNC
CLBLM_R_X5Y79.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y79.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y79.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y79.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y79.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y79.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y79.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y79.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y79.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111111110000000011110000111100001111111100000000
CLBLM_R_X7Y79.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y79.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100001111111100000000000011111111000011111111000000000000
CLBLM_R_X7Y79.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X7Y79.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110010101100110011001010110011001100111111001100110000001100
CLBLM_R_X7Y79.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y79.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y79.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y79.SLICEM_X0.B5FF.ZINI
CLBLM_R_X7Y79.SLICEM_X0.B5FF.ZRST
CLBLM_R_X7Y79.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X7Y79.SLICEM_X0.FFSYNC
CLBLM_R_X7Y79.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y79.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y79.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y79.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y79.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y79.SLICEL_X1.CFFMUX.O6
CLBLM_R_X7Y79.SLICEL_X1.FFSYNC
CLBLM_R_X7Y79.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y79.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y79.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111100001111111100001111000011110000111100001111000011110000
CLBLM_L_X8Y79.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y79.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_L_X8Y79.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y79.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_L_X8Y79.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y79.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_L_X8Y79.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y79.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000101000011011010011100101111100001010000110110100111001011111
CLBLM_L_X8Y79.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y79.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000010110101111000001011010111100010001000100011011101110111011
CLBLM_L_X8Y79.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y79.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000001010101111111110101010111001111110011001100111111001100
CLBLM_L_X8Y79.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011110000110011001111000010101010111111111010101000000000
CLBLM_L_X8Y79.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y79.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y79.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y79.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y79.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y79.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y79.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y79.SLICEL_X1.CFFMUX.O6
CLBLM_L_X8Y79.SLICEL_X1.FFSYNC
CLBLM_L_X8Y79.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y79.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y79.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y79.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y79.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y79.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y79.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y78.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X2Y78.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y78.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X2Y78.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y78.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y78.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y78.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y78.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y78.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101000101010000000000000000011111111111111110000000000000000
CLBLL_L_X2Y78.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y78.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLL_L_X2Y78.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000000010000000111111110000000010000000100000001111111100000000
CLBLL_L_X2Y78.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y78.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y78.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y78.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y78.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y78.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y78.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y78.SLICEL_X0.FFSYNC
CLBLL_L_X2Y78.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y78.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y78.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y78.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y78.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y78.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y78.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y78.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y78.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y78.SLICEL_X1.FFSYNC
CLBLL_L_X2Y78.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y78.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y78.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y78.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y78.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y78.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y78.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y78.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y78.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101000000000101010100000000011001100000000001100110000000000
CLBLM_R_X3Y78.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y78.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111000000000000000000000000111111110000000000000000
CLBLM_R_X3Y78.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y78.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110111011101110111011101110111011101110111011101110
CLBLM_R_X3Y78.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X3Y78.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100111111111111111111001100110011001111111111111111
CLBLM_R_X3Y78.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y78.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000011110000000000000000000011110000111100000000000000000000
CLBLM_R_X3Y78.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y78.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y78.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y78.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y78.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y78.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y78.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y78.SLICEM_X0.FFSYNC
CLBLM_R_X3Y78.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y78.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y78.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y78.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y78.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y78.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y78.SLICEL_X1.FFSYNC
CLBLM_R_X3Y78.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y78.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y78.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y78.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y78.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y78.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y78.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y78.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y78.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y78.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y78.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011001100111100001100110010101010110011001111000011001100
CLBLL_L_X4Y78.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y78.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001100110011000011110000111101010101010101010000000011111111
CLBLL_L_X4Y78.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y78.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000101000001010010111110101111100010001101110110001000110111011
CLBLL_L_X4Y78.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y78.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000010100000101111101011111010100110000001111110011000000111111
CLBLL_L_X4Y78.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y78.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y78.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y78.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y78.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y78.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y78.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y78.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y78.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y78.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y78.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y78.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y78.SLICEL_X0.FFSYNC
CLBLL_L_X4Y78.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y78.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y78.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y78.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y78.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y78.SLICEL_X1.FFSYNC
CLBLL_L_X4Y78.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y78.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y78.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y78.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y78.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y78.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y78.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y78.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y78.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y78.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y78.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLM_R_X5Y78.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y78.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y78.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y78.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_R_X5Y78.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y78.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000010101010111100001010101011111111110011000000000011001100
CLBLM_R_X5Y78.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X5Y78.SLICEL_X1.CLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y78.SLICEL_X1.COUTMUX.O6
CLBLM_R_X5Y78.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101000111100001111000011110000111100
CLBLM_R_X5Y78.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y78.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y78.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y78.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y78.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y78.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y78.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y78.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y78.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y78.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y78.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y78.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y78.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y78.SLICEM_X0.FFSYNC
CLBLM_R_X5Y78.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y78.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y78.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y78.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y78.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y78.SLICEL_X1.FFSYNC
CLBLM_R_X5Y78.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y78.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y78.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y78.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y78.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y78.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y78.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y78.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y78.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001000110111001100100011011100110010001101110011001000110111
CLBLM_R_X7Y78.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X7Y78.SLICEM_X0.BLUT.INIT[63:0] = 64'b0001000000010101101110101011111100010000000101011011101010111111
CLBLM_R_X7Y78.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111101011111010000010100000101011111010111110100000101000001010
CLBLM_R_X7Y78.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X7Y78.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y78.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y78.SLICEM_X0.C5FF.ZINI
CLBLM_R_X7Y78.SLICEM_X0.C5FF.ZRST
CLBLM_R_X7Y78.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X7Y78.SLICEM_X0.FFSYNC
CLBLM_R_X7Y78.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y78.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y78.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y78.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y78.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y78.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y78.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y78.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y78.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y78.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y78.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y78.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y78.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y78.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y78.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y78.SLICEL_X1.FFSYNC
CLBLM_R_X7Y78.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y78.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y78.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110011111111111111110000000000000000
CLBLM_L_X8Y78.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y78.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000011111111111111110000000000000000
CLBLM_L_X8Y78.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y78.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_L_X8Y78.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y78.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_L_X8Y78.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y78.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000001010101101010101111111100000000010101011010101011111111
CLBLM_L_X8Y78.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y78.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000011011111111110001101111111111111111111111111111111111
CLBLM_L_X8Y78.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y78.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100000000110011001100110011110000111100001010101010101010
CLBLM_L_X8Y78.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y78.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111000011110000110011001100110010101010101010101111111100000000
CLBLM_L_X8Y78.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y78.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y78.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y78.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y78.SLICEM_X0.FFSYNC
CLBLM_L_X8Y78.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y78.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y78.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y78.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y78.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y78.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y78.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y78.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y78.SLICEL_X1.FFSYNC
CLBLM_L_X8Y78.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y78.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y78.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y78.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y78.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y78.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y78.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y77.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y77.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y77.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X2Y77.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y77.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X2Y77.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y77.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X2Y77.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y77.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111110111111111111111111111100000000100000000000000000000000
CLBLL_L_X2Y77.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111011111111111111111111111100000010000000000000000000000000
CLBLL_L_X2Y77.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111110111111111111111111111101000000000000000000000000000000
CLBLL_L_X2Y77.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111000000000000000000000000000010000
CLBLL_L_X2Y77.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y77.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y77.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y77.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y77.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y77.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y77.SLICEL_X0.FFSYNC
CLBLL_L_X2Y77.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y77.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y77.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y77.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y77.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y77.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y77.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y77.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y77.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y77.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y77.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y77.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y77.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y77.SLICEL_X1.DFFMUX.O6
CLBLL_L_X2Y77.SLICEL_X1.FFSYNC
CLBLL_L_X2Y77.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y77.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y77.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y77.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y77.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y77.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y77.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y77.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y77.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100000011111111110000001100000011000000111111111100000011000000
CLBLM_R_X3Y77.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y77.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y77.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y77.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y77.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y77.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y77.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y77.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y77.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y77.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y77.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y77.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y77.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y77.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y77.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X3Y77.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y77.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y77.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y77.SLICEM_X0.FFSYNC
CLBLM_R_X3Y77.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y77.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y77.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y77.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y77.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y77.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y77.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y77.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y77.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y77.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y77.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y77.SLICEL_X1.FFSYNC
CLBLM_R_X3Y77.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y77.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y77.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y77.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y77.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y77.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y77.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y77.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y77.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y77.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y77.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000111111000011000011110000111100001011100010111000
CLBLL_L_X4Y77.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101001101010011010100110101001100000000111100000000111111111111
CLBLL_L_X4Y77.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y77.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001100110011000000001111111101010101010101010000111100001111
CLBLL_L_X4Y77.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y77.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011111111000011110000111100110011001100110101010101010101
CLBLL_L_X4Y77.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y77.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y77.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y77.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y77.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y77.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y77.SLICEL_X0.FFSYNC
CLBLL_L_X4Y77.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y77.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y77.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y77.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y77.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y77.SLICEL_X1.FFSYNC
CLBLL_L_X4Y77.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y77.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y77.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y77.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y77.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y77.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y77.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y77.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLM_R_X5Y77.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y77.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X5Y77.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y77.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLM_R_X5Y77.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y77.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y77.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y77.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011001100111111110000000011001100110011001111111100000000
CLBLM_R_X5Y77.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y77.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000000111100001111000011110000111100
CLBLM_R_X5Y77.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y77.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101000111100001111000011110000111100
CLBLM_R_X5Y77.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y77.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y77.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y77.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y77.SLICEM_X0.FFSYNC
CLBLM_R_X5Y77.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y77.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y77.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y77.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y77.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y77.SLICEL_X1.FFSYNC
CLBLM_R_X5Y77.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y77.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y77.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y77.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y77.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y77.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y77.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y77.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y77.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000110110001101100011110000111100001111101001010000
CLBLM_R_X7Y77.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011111100110011000000110011001100101011001100110010101100
CLBLM_R_X7Y77.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y77.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y77.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y77.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y77.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y77.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y77.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y77.SLICEM_X0.FFSYNC
CLBLM_R_X7Y77.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y77.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y77.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y77.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y77.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X7Y77.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y77.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y77.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y77.SLICEL_X1.FFSYNC
CLBLM_R_X7Y77.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y77.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y77.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_L_X8Y77.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y77.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_L_X8Y77.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y77.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_L_X8Y77.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y77.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_L_X8Y77.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y77.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000101000001010010111110101111100001010000010100101111101011111
CLBLM_L_X8Y77.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y77.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100010001110111010001000111011100001100000011000011111100111111
CLBLM_L_X8Y77.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111110000000000001111000010101010110011001010101011001100
CLBLM_L_X8Y77.SLICEL_X1.DOUTMUX.D5Q
CLBLM_L_X8Y77.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y77.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y77.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y77.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y77.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y77.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y77.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y77.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y77.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y77.SLICEM_X0.DFF.ZINI
CLBLM_L_X8Y77.SLICEM_X0.DFF.ZRST
CLBLM_L_X8Y77.SLICEM_X0.DFFMUX.DX
CLBLM_L_X8Y77.SLICEM_X0.FFSYNC
CLBLM_L_X8Y77.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y77.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y77.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y77.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y77.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y77.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y77.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y77.SLICEL_X1.A5FFMUX.IN_B
CLBLM_L_X8Y77.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y77.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y77.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y77.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y77.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y77.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y77.SLICEL_X1.D5FF.ZINI
CLBLM_L_X8Y77.SLICEL_X1.D5FF.ZRST
CLBLM_L_X8Y77.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X8Y77.SLICEL_X1.FFSYNC
CLBLM_L_X8Y77.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y77.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y77.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y77.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y77.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y77.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y77.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y76.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y76.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y76.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y76.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y76.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X2Y76.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y76.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y76.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y76.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111101111111111111111100000000000010000000000000000000
CLBLL_L_X2Y76.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110111111111111111111111111111101000000000000000000000000000000
CLBLL_L_X2Y76.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111101111111111111111111111110000000000000000000000000000000
CLBLL_L_X2Y76.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111011100000000000000000000000010000000
CLBLL_L_X2Y76.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y76.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y76.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y76.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y76.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y76.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y76.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y76.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y76.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y76.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y76.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y76.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y76.SLICEL_X0.FFSYNC
CLBLL_L_X2Y76.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y76.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y76.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y76.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y76.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y76.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y76.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y76.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y76.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y76.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y76.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y76.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y76.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y76.SLICEL_X1.DFFMUX.O6
CLBLL_L_X2Y76.SLICEL_X1.FFSYNC
CLBLL_L_X2Y76.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y76.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y76.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y76.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y76.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y76.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y76.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y76.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y76.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X3Y76.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y76.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_R_X3Y76.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y76.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011001100110011001111111111111111110000000000000000
CLBLM_R_X3Y76.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y76.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLM_R_X3Y76.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y76.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111001100110000000011111111111111110011001100000000
CLBLM_R_X3Y76.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y76.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y76.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y76.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y76.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y76.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y76.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y76.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y76.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y76.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y76.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y76.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y76.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y76.SLICEM_X0.FFSYNC
CLBLM_R_X3Y76.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y76.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y76.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y76.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y76.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y76.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y76.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y76.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y76.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y76.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y76.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y76.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y76.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y76.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y76.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y76.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y76.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y76.SLICEL_X1.FFSYNC
CLBLM_R_X3Y76.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y76.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y76.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y76.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y76.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y76.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y76.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y76.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y76.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y76.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y76.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y76.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y76.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y76.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X4Y76.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y76.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011110000101010101010101011001100111100001010101010101010
CLBLL_L_X4Y76.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y76.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLL_L_X4Y76.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X4Y76.SLICEL_X1.CLUT.INIT[63:0] = 64'b0010011100100111001001110010011100000000010101011010101011111111
CLBLL_L_X4Y76.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y76.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y76.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y76.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y76.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y76.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y76.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y76.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y76.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y76.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y76.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y76.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y76.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y76.SLICEL_X0.FFSYNC
CLBLL_L_X4Y76.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y76.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y76.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y76.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y76.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y76.SLICEL_X1.FFSYNC
CLBLL_L_X4Y76.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y76.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y76.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y76.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y76.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y76.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y76.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y76.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y76.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y76.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y76.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y76.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y76.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y76.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y76.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y76.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y76.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010111111000011000010101010101010101111110000110000
CLBLM_R_X5Y76.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y76.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X5Y76.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y76.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X5Y76.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y76.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X5Y76.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y76.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y76.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y76.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y76.SLICEM_X0.FFSYNC
CLBLM_R_X5Y76.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y76.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y76.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y76.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y76.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y76.SLICEL_X1.FFSYNC
CLBLM_R_X5Y76.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y76.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y76.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y76.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y76.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y76.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y76.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y76.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y76.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111010110100000111100001111000011100100111001001111000011110000
CLBLM_R_X7Y76.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y76.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y76.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y76.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y76.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y76.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y76.SLICEM_X0.FFSYNC
CLBLM_R_X7Y76.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y76.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y76.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y76.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y76.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y76.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y76.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y76.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X7Y76.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y76.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y76.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y76.SLICEL_X1.FFSYNC
CLBLM_R_X7Y76.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y76.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y76.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_L_X8Y76.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y76.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_L_X8Y76.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y76.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_L_X8Y76.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y76.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_L_X8Y76.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y76.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000101000000010110111110101011110001010000000101101111101010111
CLBLM_L_X8Y76.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y76.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000010101010010101011111111100011011000110110001101100011011
CLBLM_L_X8Y76.SLICEL_X1.BOUTMUX.B5Q
CLBLM_L_X8Y76.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111000100010111011100010001011111100111111000011000000110000
CLBLM_L_X8Y76.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011001100001100111111111101000111010001110100011101000111
CLBLM_L_X8Y76.SLICEL_X1.DOUTMUX.O6
CLBLM_L_X8Y76.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y76.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y76.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y76.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y76.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y76.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y76.SLICEM_X0.DFF.ZINI
CLBLM_L_X8Y76.SLICEM_X0.DFF.ZRST
CLBLM_L_X8Y76.SLICEM_X0.DFFMUX.DX
CLBLM_L_X8Y76.SLICEM_X0.FFSYNC
CLBLM_L_X8Y76.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y76.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y76.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y76.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y76.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y76.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y76.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y76.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y76.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y76.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y76.SLICEL_X1.B5FFMUX.IN_B
CLBLM_L_X8Y76.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y76.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y76.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y76.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y76.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y76.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y76.SLICEL_X1.FFSYNC
CLBLM_L_X8Y76.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y76.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y76.SLICEM_X0.PRECYINIT.AX
CLBLM_L_X8Y76.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y76.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y76.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y76.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y75.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111111001100110011001100110011001100
CLBLL_L_X2Y75.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X2Y75.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y75.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y75.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y75.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y75.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y75.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111100000000000011110000000010111011101110111010101010101010
CLBLL_L_X2Y75.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y75.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000011110000111110111011101010101011101110101010
CLBLL_L_X2Y75.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X2Y75.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y75.SLICEL_X1.DLUT.INIT[63:0] = 64'b0100010100000101000001010000010100000000000000000000000000000000
CLBLL_L_X2Y75.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y75.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y75.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y75.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y75.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y75.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y75.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y75.SLICEL_X0.FFSYNC
CLBLL_L_X2Y75.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y75.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y75.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y75.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y75.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y75.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y75.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y75.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y75.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y75.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y75.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y75.SLICEL_X1.FFSYNC
CLBLL_L_X2Y75.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y75.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y75.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y75.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y75.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y75.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y75.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y75.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100000000000000000011001100110011000000000000000000
CLBLM_R_X3Y75.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y75.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000001111001111000000111100111100010001000100011101110111011101
CLBLM_R_X3Y75.SLICEM_X0.BOUTMUX.O6
CLBLM_R_X3Y75.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010100001111010101010000111100110011000000000011001111111111
CLBLM_R_X3Y75.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111100110011000011110011001100000000010101011111111101010101
CLBLM_R_X3Y75.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X3Y75.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000011110101111111011111010101110101
CLBLM_R_X3Y75.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y75.SLICEL_X1.BLUT.INIT[63:0] = 64'b0010001000100010000000000000000000100010001000100000000000000000
CLBLM_R_X3Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100000011000000110000001100000011000000110000001100000011000000
CLBLM_R_X3Y75.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y75.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100000011110000110000001111000011110000111100001010101010101010
CLBLM_R_X3Y75.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y75.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y75.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y75.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X3Y75.SLICEM_X0.FFSYNC
CLBLM_R_X3Y75.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y75.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y75.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y75.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y75.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y75.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y75.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y75.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y75.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y75.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y75.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y75.SLICEL_X1.FFSYNC
CLBLM_R_X3Y75.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y75.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y75.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y75.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y75.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y75.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y75.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y75.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y75.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y75.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y75.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101010101010101010101010101010111010101010101010101010101010101
CLBLL_L_X4Y75.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y75.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000101110111011101100000000000000001011101110111011
CLBLL_L_X4Y75.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000001100000011111100111111001100000101111101010000010111110101
CLBLL_L_X4Y75.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y75.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011000000001111111101010101010101010000111100001111
CLBLL_L_X4Y75.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y75.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y75.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y75.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y75.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y75.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y75.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y75.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y75.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y75.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y75.SLICEL_X0.FFSYNC
CLBLL_L_X4Y75.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y75.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y75.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y75.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y75.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y75.SLICEL_X1.FFSYNC
CLBLL_L_X4Y75.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y75.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y75.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y75.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y75.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y75.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y75.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLM_R_X5Y75.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y75.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y75.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y75.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y75.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLM_R_X5Y75.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y75.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X5Y75.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X5Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000111100001111111100001111000001100110011001100110011001100110
CLBLM_R_X5Y75.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y75.SLICEL_X1.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y75.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y75.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y75.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y75.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y75.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y75.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y75.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y75.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y75.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y75.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y75.SLICEM_X0.FFSYNC
CLBLM_R_X5Y75.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y75.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y75.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y75.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y75.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y75.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y75.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y75.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y75.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y75.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y75.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y75.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y75.SLICEL_X1.FFSYNC
CLBLM_R_X5Y75.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y75.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y75.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X5Y75.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y75.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y75.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y75.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y75.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101000001010000010100000101000001000100010001000101010101000100
CLBLM_R_X7Y75.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X7Y75.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110110011111101111011001110110011001100110011001100110011001100
CLBLM_R_X7Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011000000110000001111110011111101010000010111110101000001011111
CLBLM_R_X7Y75.SLICEM_X0.B5FF.ZINI
CLBLM_R_X7Y75.SLICEM_X0.B5FF.ZRST
CLBLM_R_X7Y75.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X7Y75.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y75.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y75.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y75.SLICEM_X0.FFSYNC
CLBLM_R_X7Y75.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y75.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y75.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y75.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y75.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y75.SLICEL_X1.FFSYNC
CLBLM_R_X7Y75.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y75.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y75.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000001100000011111100111111001110100000101010101010000010101010
CLBLM_L_X8Y75.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y75.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111000111010001110100000000111111110001110100011101
CLBLM_L_X8Y75.SLICEM_X0.BOUTMUX.B5Q
CLBLM_L_X8Y75.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101001101010011010100110101001100000000000011111111000011111111
CLBLM_L_X8Y75.SLICEM_X0.COUTMUX.C5Q
CLBLM_L_X8Y75.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101001100110011001100001111000011110000000011111111
CLBLM_L_X8Y75.SLICEM_X0.DOUTMUX.D5Q
CLBLM_L_X8Y75.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010110011001100110010101010101010101100110011001100
CLBLM_L_X8Y75.SLICEL_X1.AOUTMUX.O5
CLBLM_L_X8Y75.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010111110100000101011111010000011111100111111000000110000001100
CLBLM_L_X8Y75.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100110011110011000000000010111000101110001011100010111000
CLBLM_L_X8Y75.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y75.SLICEL_X1.DLUT.INIT[63:0] = 64'b1110111000100010111011100010001011111100111111000011000000110000
CLBLM_L_X8Y75.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y75.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y75.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y75.SLICEM_X0.B5FF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.B5FF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.B5FFMUX.IN_A
CLBLM_L_X8Y75.SLICEM_X0.C5FF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.C5FF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.C5FFMUX.IN_B
CLBLM_L_X8Y75.SLICEM_X0.D5FF.ZINI
CLBLM_L_X8Y75.SLICEM_X0.D5FF.ZRST
CLBLM_L_X8Y75.SLICEM_X0.D5FFMUX.IN_B
CLBLM_L_X8Y75.SLICEM_X0.FFSYNC
CLBLM_L_X8Y75.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y75.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y75.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y75.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y75.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y75.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y75.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y75.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y75.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y75.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y75.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y75.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y75.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y75.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y75.SLICEL_X1.FFSYNC
CLBLM_L_X8Y75.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y75.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y74.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y74.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X2Y74.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000011111111000000001111111100000000111111110000000011111111
CLBLL_L_X2Y74.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y74.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001100010000001100000011000000110000
CLBLL_L_X2Y74.SLICEL_X1.BLUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLL_L_X2Y74.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y74.SLICEL_X1.CLUT.INIT[63:0] = 64'b0111111111111111111111111111111100000000000000000000000000000000
CLBLL_L_X2Y74.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y74.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y74.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y74.SLICEL_X0.DFFMUX.O6
CLBLL_L_X2Y74.SLICEL_X0.FFSYNC
CLBLL_L_X2Y74.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y74.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y74.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y74.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y74.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y74.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y74.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y74.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y74.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y74.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y74.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y74.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y74.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y74.SLICEL_X1.FFSYNC
CLBLL_L_X2Y74.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y74.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y74.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y74.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y74.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y74.SLICEL_X0.CARRY4.BCY0

CLBLM_R_X3Y74.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111001011110010111100101111001011110010111100101111001011110010
CLBLM_R_X3Y74.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y74.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y74.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y74.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y74.SLICEL_X1.CLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y74.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y74.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y74.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y74.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y74.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y74.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y74.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y74.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y74.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y74.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y74.SLICEM_X0.CFFMUX.O6
CLBLM_R_X3Y74.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y74.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y74.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X3Y74.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y74.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y74.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y74.SLICEM_X0.FFSYNC
CLBLM_R_X3Y74.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y74.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y74.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y74.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y74.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y74.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y74.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y74.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y74.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y74.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y74.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y74.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y74.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y74.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y74.SLICEL_X1.FFSYNC
CLBLM_R_X3Y74.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y74.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y74.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y74.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000001111111000010001111111100000000
CLBLL_L_X4Y74.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101011011000010100001101100011111010110110000101000011011000
CLBLL_L_X4Y74.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y74.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101110110001000111101011010000011011101100010001111010110100000
CLBLL_L_X4Y74.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y74.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111111100000010011110100000011101111111000000100111101000000
CLBLL_L_X4Y74.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y74.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111101011001100010100001100110011111010110011000101000011001100
CLBLL_L_X4Y74.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y74.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y74.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y74.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y74.SLICEL_X0.FFSYNC
CLBLL_L_X4Y74.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y74.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y74.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y74.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y74.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y74.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y74.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y74.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y74.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y74.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y74.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y74.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y74.SLICEL_X1.D5FFMUX.IN_A
CLBLL_L_X4Y74.SLICEL_X1.FFSYNC
CLBLL_L_X4Y74.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y74.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y74.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y74.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111010011110100101100001011000011110100101100001111010010110000
CLBLM_R_X5Y74.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111010010110000111101001011000011110100111101001011000010110000
CLBLM_R_X5Y74.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100111011001110110001001100010011001110110001001100111011000100
CLBLM_R_X5Y74.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011111100111100000011000011110000101110001111000010111000
CLBLM_R_X5Y74.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110001000100010001011110011110000001111001111000000
CLBLM_R_X5Y74.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y74.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y74.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y74.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y74.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y74.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y74.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y74.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y74.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y74.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y74.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y74.SLICEM_X0.DFFMUX.O6
CLBLM_R_X5Y74.SLICEM_X0.FFSYNC
CLBLM_R_X5Y74.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y74.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y74.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y74.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y74.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y74.SLICEL_X1.FFSYNC
CLBLM_R_X5Y74.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y74.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y74.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y74.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111110101010010101010000000011111111101010100101010100000000
CLBLM_R_X7Y74.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010111000101110001010101010101010101110111000100010
CLBLM_R_X7Y74.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100101010101100110011001100110011001111000011001100
CLBLM_R_X7Y74.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y74.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y74.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y74.SLICEM_X0.FFSYNC
CLBLM_R_X7Y74.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y74.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y74.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y74.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y74.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y74.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y74.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y74.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y74.SLICEL_X1.BFFMUX.O6
CLBLM_R_X7Y74.SLICEL_X1.FFSYNC
CLBLM_R_X7Y74.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y74.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y74.SLICEM_X0.ALUT.INIT[63:0] = 64'b0010011100100111000001011010111100100111001001110000010110101111
CLBLM_L_X8Y74.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y74.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000010100000101101011111010111100000101000001011010111110101111
CLBLM_L_X8Y74.SLICEM_X0.BOUTMUX.B5Q
CLBLM_L_X8Y74.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101100011011000110110001101100011011000110110001101100011011000
CLBLM_L_X8Y74.SLICEL_X1.BOUTMUX.O5
CLBLM_L_X8Y74.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111001100000000001100110011110000101010101111000010101010
CLBLM_L_X8Y74.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y74.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y74.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y74.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y74.SLICEM_X0.B5FF.ZINI
CLBLM_L_X8Y74.SLICEM_X0.B5FF.ZRST
CLBLM_L_X8Y74.SLICEM_X0.B5FFMUX.IN_A
CLBLM_L_X8Y74.SLICEM_X0.FFSYNC
CLBLM_L_X8Y74.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y74.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y74.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y73.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000001100000011000000110000001111111111000000001111111100000000
CLBLL_L_X2Y73.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000000110011001100110011001100110011
CLBLL_L_X2Y73.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y73.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y73.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X2Y73.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLL_L_X2Y73.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000011111111111111111111111111111110
CLBLL_L_X2Y73.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y73.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLL_L_X2Y73.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y73.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLL_L_X2Y73.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y73.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y73.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y73.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y73.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y73.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y73.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y73.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y73.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y73.SLICEL_X0.FFSYNC
CLBLL_L_X2Y73.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y73.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y73.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y73.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y73.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y73.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y73.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y73.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y73.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y73.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y73.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y73.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y73.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y73.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y73.SLICEL_X1.FFSYNC
CLBLL_L_X2Y73.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y73.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y73.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y73.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y73.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y73.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y73.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y73.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLM_R_X3Y73.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLM_R_X3Y73.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111010100000101000011111111111111110101000001010000
CLBLM_R_X3Y73.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y73.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y73.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000110011000000000011000000000000001100110000000000110000
CLBLM_R_X3Y73.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y73.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100000011000000110000001100000011000000110000001100000011000000
CLBLM_R_X3Y73.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y73.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y73.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y73.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y73.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y73.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y73.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y73.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y73.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y73.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y73.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y73.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y73.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y73.SLICEM_X0.FFSYNC
CLBLM_R_X3Y73.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y73.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y73.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y73.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y73.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y73.SLICEL_X1.FFSYNC
CLBLM_R_X3Y73.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y73.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y73.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y73.SLICEM_X0.CARRY4.BCY0

CLBLL_L_X4Y73.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111101010111010111110101111001001010000000100000101000011010000
CLBLL_L_X4Y73.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y73.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y73.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y73.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y73.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y73.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y73.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y73.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y73.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y73.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y73.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y73.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y73.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y73.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y73.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y73.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y73.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y73.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y73.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y73.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y73.SLICEL_X0.FFSYNC
CLBLL_L_X4Y73.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y73.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y73.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y73.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y73.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y73.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y73.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y73.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y73.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y73.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y73.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y73.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y73.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y73.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y73.SLICEL_X1.FFSYNC
CLBLL_L_X4Y73.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y73.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y73.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110010011110000111001001111000011110101111100001010000011110000
CLBLM_R_X5Y73.SLICEM_X0.BLUT.INIT[63:0] = 64'b1101110111001100100010001100110011011000110011001101100011001100
CLBLM_R_X5Y73.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011110000110011001100110011001100101010101100110011001100
CLBLM_R_X5Y73.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111110101010010101010000000011111111101010100101010100000000
CLBLM_R_X5Y73.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y73.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y73.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y73.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y73.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y73.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y73.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y73.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y73.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y73.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y73.SLICEM_X0.FFSYNC
CLBLM_R_X5Y73.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y73.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y73.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y73.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y73.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y73.SLICEL_X1.FFSYNC
CLBLM_R_X5Y73.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y73.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y73.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y73.SLICEM_X0.ALUT.INIT[63:0] = 64'b1000100000001010110111010101111110001000000010101101110101011111
CLBLM_L_X8Y73.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y73.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000101000001010010111110101111100001010000010100101111101011111
CLBLM_L_X8Y73.SLICEM_X0.BOUTMUX.B5Q
CLBLM_L_X8Y73.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100110011110011000000000010111000101110001011100010111000
CLBLM_L_X8Y73.SLICEM_X0.COUTMUX.O6
CLBLM_L_X8Y73.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000001111111111110000111101010101001100110101010100110011
CLBLM_L_X8Y73.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001100110011000000001111111100001111000011110101010101010101
CLBLM_L_X8Y73.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y73.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y73.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y73.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y73.SLICEM_X0.B5FF.ZINI
CLBLM_L_X8Y73.SLICEM_X0.B5FF.ZRST
CLBLM_L_X8Y73.SLICEM_X0.B5FFMUX.IN_A
CLBLM_L_X8Y73.SLICEM_X0.FFSYNC
CLBLM_L_X8Y73.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y73.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y73.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y72.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y72.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y72.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y72.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000111100001111000011110000111100001111000011110000111100001111
CLBLL_L_X2Y72.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y72.SLICEL_X0.DLUT.INIT[63:0] = 64'b1011001111111111111111111111111110000000000000000000000000000000
CLBLL_L_X2Y72.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011111111111100001111000011110000111111001111000011111100
CLBLL_L_X2Y72.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y72.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100000000000011110000000000001111000000000000111100000000
CLBLL_L_X2Y72.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y72.SLICEL_X1.CLUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLL_L_X2Y72.SLICEL_X1.DLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X2Y72.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y72.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y72.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y72.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X2Y72.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y72.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y72.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y72.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y72.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y72.SLICEL_X0.DFFMUX.O6
CLBLL_L_X2Y72.SLICEL_X0.FFSYNC
CLBLL_L_X2Y72.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y72.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y72.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y72.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y72.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y72.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y72.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y72.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y72.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y72.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y72.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y72.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y72.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y72.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y72.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y72.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y72.SLICEL_X1.FFSYNC
CLBLL_L_X2Y72.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y72.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y72.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y72.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y72.SLICEL_X0.CARRY4.BCY0

CLBLM_R_X3Y72.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011001100110011001111110000111100001111000011110000
CLBLM_R_X3Y72.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y72.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X3Y72.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y72.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X3Y72.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y72.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y72.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000000
CLBLM_R_X3Y72.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y72.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000011110000111100000101000000010000010100000001
CLBLM_R_X3Y72.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y72.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y72.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y72.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y72.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y72.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y72.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y72.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y72.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y72.SLICEM_X0.FFSYNC
CLBLM_R_X3Y72.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y72.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y72.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y72.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y72.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y72.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y72.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y72.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y72.SLICEL_X1.FFSYNC
CLBLM_R_X3Y72.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y72.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y72.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y72.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y72.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y72.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y72.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y72.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y72.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111111111111111111110000000000000000
CLBLL_L_X4Y72.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y72.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y72.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y72.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y72.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y72.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X4Y72.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLL_L_X4Y72.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y72.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y72.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y72.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y72.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y72.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y72.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y72.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y72.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y72.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y72.SLICEL_X0.FFSYNC
CLBLL_L_X4Y72.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y72.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y72.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y72.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y72.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y72.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y72.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y72.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y72.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y72.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y72.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y72.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y72.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y72.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y72.SLICEL_X1.FFSYNC
CLBLL_L_X4Y72.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y72.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y72.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y72.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y72.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y72.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y72.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y72.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011000000110000001111110011111101010000010111110101000001011111
CLBLM_R_X5Y72.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X5Y72.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLM_R_X5Y72.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y72.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y72.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y72.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y72.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y72.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y72.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y72.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y72.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y72.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y72.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y72.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y72.SLICEM_X0.FFSYNC
CLBLM_R_X5Y72.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y72.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y72.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y72.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y72.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y72.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y72.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y72.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y72.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y72.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y72.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y72.SLICEL_X1.FFSYNC
CLBLM_R_X5Y72.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y72.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y72.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y72.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X7Y72.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y72.SLICEM_X0.D5FF.ZINI
CLBLM_R_X7Y72.SLICEM_X0.D5FF.ZRST
CLBLM_R_X7Y72.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X7Y72.SLICEM_X0.FFSYNC
CLBLM_R_X7Y72.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y72.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y72.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y72.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y72.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y72.SLICEL_X1.FFSYNC
CLBLM_R_X7Y72.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y72.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y72.SLICEM_X0.ALUT.INIT[63:0] = 64'b0010011100100111001000100111011100100111001001110010001001110111
CLBLM_L_X8Y72.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y72.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000010101010010101011111111100100111001001110010011100100111
CLBLM_L_X8Y72.SLICEM_X0.BOUTMUX.O6
CLBLM_L_X8Y72.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000101000001010010111110101111100100010011101110010001001110111
CLBLM_L_X8Y72.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011111111110011000000000011001100111111111100110000000000
CLBLM_L_X8Y72.SLICEL_X1.AOUTMUX.O5
CLBLM_L_X8Y72.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y72.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y72.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y72.SLICEM_X0.FFSYNC
CLBLM_L_X8Y72.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y72.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y72.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y71.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000000000000111100000000000011001100110011001100110011001100
CLBLL_L_X2Y71.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y71.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLL_L_X2Y71.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y71.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X2Y71.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y71.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011111111111111001111111111111111111111111111111111111111111111
CLBLL_L_X2Y71.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y71.SLICEL_X1.BLUT.INIT[63:0] = 64'b1000000010000000000000000000000010000000100000000000000000000000
CLBLL_L_X2Y71.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111001100111111111100110000000101000001010000000000000000
CLBLL_L_X2Y71.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y71.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLL_L_X2Y71.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y71.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y71.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y71.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y71.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y71.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y71.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y71.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y71.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y71.SLICEL_X0.FFSYNC
CLBLL_L_X2Y71.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y71.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y71.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y71.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y71.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y71.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y71.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y71.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y71.SLICEL_X1.FFSYNC
CLBLL_L_X2Y71.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y71.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y71.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y71.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y71.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y71.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y71.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y71.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_R_X3Y71.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y71.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y71.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_R_X3Y71.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y71.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y71.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y71.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101010111010111110101111001001010000000100000101000011010000
CLBLM_R_X3Y71.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y71.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000010101010101010100000101000000010000010100000001
CLBLM_R_X3Y71.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLM_R_X3Y71.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y71.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000000
CLBLM_R_X3Y71.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y71.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y71.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y71.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y71.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y71.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y71.SLICEM_X0.BFFMUX.XOR
CLBLM_R_X3Y71.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y71.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y71.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y71.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y71.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y71.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y71.SLICEM_X0.FFSYNC
CLBLM_R_X3Y71.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y71.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y71.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y71.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y71.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y71.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y71.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y71.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y71.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y71.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y71.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y71.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y71.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y71.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y71.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y71.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y71.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y71.SLICEL_X1.FFSYNC
CLBLM_R_X3Y71.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y71.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y71.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y71.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y71.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y71.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y71.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y71.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000001010101000000000101010100000000010101010000000001010101
CLBLL_L_X4Y71.SLICEL_X0.BLUT.INIT[63:0] = 64'b1110101011101100111011101110111001000000010011000100010001000100
CLBLL_L_X4Y71.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y71.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000110011001100110000000000000000000111011101010111
CLBLL_L_X4Y71.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y71.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y71.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y71.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y71.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y71.SLICEL_X0.BFFMUX.O6
CLBLL_L_X4Y71.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y71.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y71.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y71.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y71.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y71.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y71.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y71.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y71.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y71.SLICEL_X0.FFSYNC
CLBLL_L_X4Y71.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y71.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y71.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y71.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y71.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y71.SLICEL_X1.FFSYNC
CLBLL_L_X4Y71.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y71.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y71.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y71.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000110110001101100011110000111100001111101001010000
CLBLM_R_X5Y71.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100111011000100110011101100010011001110110011101100010011000100
CLBLM_R_X5Y71.SLICEM_X0.CLUT.INIT[63:0] = 64'b1101110010001100110111001000110011011100110111001000110010001100
CLBLM_R_X5Y71.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110110001000110111011000100011011101100010001101110110001000
CLBLM_R_X5Y71.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y71.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y71.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y71.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y71.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y71.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y71.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y71.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y71.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y71.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y71.SLICEM_X0.FFSYNC
CLBLM_R_X5Y71.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y71.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y71.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y71.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y71.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y71.SLICEL_X1.FFSYNC
CLBLM_R_X5Y71.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y71.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y71.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y71.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011010101010101010100110011001100110101010101010101
CLBLM_L_X8Y71.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y71.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111110000000000001111000010101010110011001010101011001100
CLBLM_L_X8Y71.SLICEM_X0.BOUTMUX.O6
CLBLM_L_X8Y71.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010100000000010101011111111100110011000011110011001100001111
CLBLM_L_X8Y71.SLICEM_X0.COUTMUX.O6
CLBLM_L_X8Y71.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000100001101000000010000110100000001000011010000000100001101
CLBLM_L_X8Y71.SLICEM_X0.DOUTMUX.O6
CLBLM_L_X8Y71.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000001111110011000000111111001101010000010100000101111101011111
CLBLM_L_X8Y71.SLICEL_X1.AOUTMUX.O6
CLBLM_L_X8Y71.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101110111011101100010001000100011011101110111011000100010001000
CLBLM_L_X8Y71.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y71.SLICEL_X1.CLUT.INIT[63:0] = 64'b0100011101000111010001110100011100000000110011000011001111111111
CLBLM_L_X8Y71.SLICEL_X1.COUTMUX.O6
CLBLM_L_X8Y71.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y71.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y71.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y71.SLICEM_X0.FFSYNC
CLBLM_L_X8Y71.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y71.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y71.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y70.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111010101110101011101010101010101010101010101010101010101
CLBLL_L_X2Y70.SLICEL_X0.AOUTMUX.F7
CLBLL_L_X2Y70.SLICEL_X0.BLUT.INIT[63:0] = 64'b0101010101010101010101010101010100000000000000000000111111111111
CLBLL_L_X2Y70.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X2Y70.SLICEL_X0.CLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X2Y70.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y70.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000000000000100000000000000000000000000000000000000000000000
CLBLL_L_X2Y70.SLICEL_X0.DOUTMUX.O6
CLBLL_L_X2Y70.SLICEL_X1.ALUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLL_L_X2Y70.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X2Y70.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLL_L_X2Y70.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y70.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLL_L_X2Y70.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y70.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLL_L_X2Y70.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y70.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y70.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y70.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y70.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y70.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y70.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y70.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y70.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y70.SLICEL_X0.FFSYNC
CLBLL_L_X2Y70.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y70.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y70.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y70.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y70.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y70.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y70.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y70.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y70.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y70.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y70.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y70.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y70.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y70.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y70.SLICEL_X1.FFSYNC
CLBLL_L_X2Y70.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y70.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y70.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_R_X3Y70.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y70.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y70.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y70.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_R_X3Y70.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y70.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y70.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y70.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000000000000111100000000000000000000000000000011001100110011
CLBLM_R_X3Y70.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y70.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000010101010101010101010101010101000
CLBLM_R_X3Y70.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y70.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000110000011101001111110001110100000000000000000000000000000000
CLBLM_R_X3Y70.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y70.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100000000111111110000001011111111000000001111111100000010
CLBLM_R_X3Y70.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y70.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y70.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y70.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y70.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y70.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y70.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y70.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y70.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y70.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y70.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y70.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y70.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y70.SLICEM_X0.FFSYNC
CLBLM_R_X3Y70.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y70.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y70.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y70.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y70.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y70.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y70.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y70.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y70.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y70.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y70.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y70.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y70.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y70.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y70.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y70.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y70.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y70.SLICEL_X1.FFSYNC
CLBLM_R_X3Y70.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y70.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y70.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y70.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y70.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y70.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y70.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y70.SLICEL_X0.ALUT.INIT[63:0] = 64'b0011000001010101001100000000000000110011001100110011001100110011
CLBLL_L_X4Y70.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y70.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y70.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y70.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y70.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000101100110011001100000000000000001011001100110011
CLBLL_L_X4Y70.SLICEL_X1.COUTMUX.O5
CLBLL_L_X4Y70.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000001100000011000000110000001100000000000000001010101011111111
CLBLL_L_X4Y70.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y70.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y70.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y70.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y70.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y70.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y70.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y70.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y70.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y70.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y70.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y70.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y70.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y70.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y70.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y70.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y70.SLICEL_X0.FFSYNC
CLBLL_L_X4Y70.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y70.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y70.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y70.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y70.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y70.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y70.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y70.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y70.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y70.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y70.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y70.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y70.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y70.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y70.SLICEL_X1.FFSYNC
CLBLL_L_X4Y70.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y70.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y70.SLICEM_X0.ALUT.INIT[63:0] = 64'b0001000000010000000100110001001100010000000100000001001100010011
CLBLM_R_X5Y70.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X5Y70.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000001100000011000100010001000100000011000000110001000100010001
CLBLM_R_X5Y70.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000110011001100110010101010101010101111000011110000
CLBLM_R_X5Y70.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y70.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y70.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y70.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y70.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y70.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y70.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y70.SLICEM_X0.FFSYNC
CLBLM_R_X5Y70.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y70.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y70.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y70.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y70.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y70.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y70.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y70.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y70.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y70.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y70.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y70.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y70.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y70.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y70.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y70.SLICEL_X1.FFSYNC
CLBLM_R_X5Y70.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y70.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y70.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000110011001100110010101010101010101111111100000000
CLBLM_R_X7Y70.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y70.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011110000000011111111111101010011010100110101001101010011
CLBLM_R_X7Y70.SLICEM_X0.BOUTMUX.O6
CLBLM_R_X7Y70.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011000011110000111100000000111111110101010101010101
CLBLM_R_X7Y70.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X7Y70.SLICEL_X1.CLUT.INIT[63:0] = 64'b0100010001110111010001000111011100001100000011000011111100111111
CLBLM_R_X7Y70.SLICEL_X1.COUTMUX.O6
CLBLM_R_X7Y70.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000010100000101101011111010111100100010011101110010001001110111
CLBLM_R_X7Y70.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y70.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y70.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y70.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y70.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y70.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y70.SLICEM_X0.FFSYNC
CLBLM_R_X7Y70.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y70.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y70.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y70.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y70.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y70.SLICEL_X1.AFFMUX.AX
CLBLM_R_X7Y70.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y70.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y70.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y70.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y70.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y70.SLICEL_X1.CFFMUX.CX
CLBLM_R_X7Y70.SLICEL_X1.FFSYNC
CLBLM_R_X7Y70.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y70.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y70.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101000001010000111110101111101001010000010100001111101011111010
CLBLM_L_X8Y70.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y70.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011010100110101001101010011010100000000111100000000111111111111
CLBLM_L_X8Y70.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000010101010010101011111111100100111001001110010011100100111
CLBLM_L_X8Y70.SLICEM_X0.COUTMUX.O6
CLBLM_L_X8Y70.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000001111110011000000111111001101010000010100000101111101011111
CLBLM_L_X8Y70.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y70.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y70.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y70.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y70.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y70.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y70.SLICEM_X0.FFSYNC
CLBLM_L_X8Y70.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y70.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y70.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y70.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y70.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y70.SLICEL_X1.FFSYNC
CLBLM_L_X8Y70.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y70.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y69.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y69.SLICEL_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000001100000000000000000000000000000011
CLBLL_L_X2Y69.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y69.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y69.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y69.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y69.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y69.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y69.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X2Y69.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y69.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y69.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y69.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y69.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y69.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y69.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y69.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y69.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y69.SLICEL_X0.FFSYNC
CLBLL_L_X2Y69.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y69.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y69.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y69.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y69.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y69.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y69.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y69.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y69.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y69.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y69.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y69.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y69.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y69.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y69.SLICEL_X1.FFSYNC
CLBLL_L_X2Y69.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y69.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y69.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y69.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y69.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101101001011010010110100101101011110000111100001111000011110000
CLBLM_R_X3Y69.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y69.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y69.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y69.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y69.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y69.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000100000101
CLBLM_R_X3Y69.SLICEL_X1.BOUTMUX.F8
CLBLM_R_X3Y69.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLM_R_X3Y69.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000000000001000000010000000000000000
CLBLM_R_X3Y69.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y69.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y69.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y69.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y69.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y69.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y69.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y69.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y69.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y69.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y69.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y69.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y69.SLICEM_X0.DFFMUX.XOR
CLBLM_R_X3Y69.SLICEM_X0.FFSYNC
CLBLM_R_X3Y69.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y69.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y69.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y69.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y69.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y69.SLICEL_X1.FFSYNC
CLBLM_R_X3Y69.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y69.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y69.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y69.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y69.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y69.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y69.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y69.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y69.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111001100110000000011111111111111110011001100000000
CLBLL_L_X4Y69.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y69.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000010001000000000001000100001111000011111111000011110000
CLBLL_L_X4Y69.SLICEL_X0.COUTMUX.O5
CLBLL_L_X4Y69.SLICEL_X0.DLUT.INIT[63:0] = 64'b0101000001010000010100000101000001010000010100000101000001010000
CLBLL_L_X4Y69.SLICEL_X0.DOUTMUX.O5
CLBLL_L_X4Y69.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110000110011110011000011001100000000000000000011000000000000
CLBLL_L_X4Y69.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X4Y69.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000010000000000000001000000000000000100000000000000010000000000
CLBLL_L_X4Y69.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y69.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y69.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y69.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y69.SLICEL_X0.FFSYNC
CLBLL_L_X4Y69.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y69.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y69.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y69.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y69.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y69.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y69.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y69.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y69.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y69.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y69.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y69.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y69.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y69.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y69.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y69.SLICEL_X1.FFSYNC
CLBLL_L_X4Y69.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y69.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y69.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111010011110100101100001011000011110100101100001111010010110000
CLBLM_R_X5Y69.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100111011100100010011001100110011001110010011100100
CLBLM_R_X5Y69.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y69.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y69.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y69.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y69.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y69.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y69.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y69.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y69.SLICEM_X0.FFSYNC
CLBLM_R_X5Y69.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y69.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y69.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y69.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y69.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y69.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y69.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y69.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y69.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y69.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y69.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y69.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y69.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y69.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y69.SLICEL_X1.FFSYNC
CLBLM_R_X5Y69.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y69.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y69.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y69.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y69.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y69.SLICEM_X0.A5FFMUX.IN_B
CLBLM_R_X7Y69.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y69.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y69.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y69.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y69.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y69.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y69.SLICEM_X0.FFSYNC
CLBLM_R_X7Y69.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y69.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y69.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y69.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y69.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y69.SLICEL_X1.FFSYNC
CLBLM_R_X7Y69.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y69.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y69.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y69.SLICEL_X1.BOUTMUX.B5Q
CLBLM_L_X8Y69.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y69.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y69.SLICEM_X0.A5FFMUX.IN_B
CLBLM_L_X8Y69.SLICEM_X0.FFSYNC
CLBLM_L_X8Y69.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y69.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y69.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y69.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y69.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y69.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y69.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y69.SLICEL_X1.B5FFMUX.IN_B
CLBLM_L_X8Y69.SLICEL_X1.FFSYNC
CLBLM_L_X8Y69.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y69.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y68.SLICEL_X0.ALUT.INIT[63:0] = 64'b1110111011101110111011101110111011101110111011101110111011101110
CLBLL_L_X2Y68.SLICEL_X0.AOUTMUX.O6
CLBLL_L_X2Y68.SLICEL_X0.BLUT.INIT[63:0] = 64'b0111111111111111011111111111111101111111111111110111111111111111
CLBLL_L_X2Y68.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X2Y68.SLICEL_X0.DLUT.INIT[63:0] = 64'b0100010001000100010001000100010001000100010001000100010001000100
CLBLL_L_X2Y68.SLICEL_X0.DOUTMUX.O6
CLBLL_L_X2Y68.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y68.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y68.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y68.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y68.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y68.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y68.SLICEL_X0.FFSYNC
CLBLL_L_X2Y68.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y68.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y68.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y68.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y68.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y68.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y68.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y68.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y68.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y68.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y68.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y68.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y68.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y68.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y68.SLICEL_X1.FFSYNC
CLBLL_L_X2Y68.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y68.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y68.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y68.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y68.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y68.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y68.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y68.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y68.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y68.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011000100111011110011001100010000110001001110111100110011000100
CLBLM_R_X3Y68.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y68.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000001000100000000000000000000000000
CLBLM_R_X3Y68.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000100000000000000000000000000000001000000000
CLBLM_R_X3Y68.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y68.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000100000000000000000000000000000001000
CLBLM_R_X3Y68.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y68.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y68.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y68.SLICEM_X0.BFFMUX.XOR
CLBLM_R_X3Y68.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y68.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y68.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y68.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y68.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y68.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y68.SLICEM_X0.FFSYNC
CLBLM_R_X3Y68.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y68.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y68.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y68.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y68.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y68.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y68.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y68.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y68.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y68.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y68.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y68.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y68.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y68.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y68.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y68.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y68.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y68.SLICEL_X1.FFSYNC
CLBLM_R_X3Y68.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y68.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y68.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y68.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y68.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y68.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y68.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y68.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000101000000011000000110000001100000011
CLBLL_L_X4Y68.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y68.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011000000110101001110100011111100110000001101010011101000111111
CLBLL_L_X4Y68.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X4Y68.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000001111000000000000111100000000001100110000000000010001
CLBLL_L_X4Y68.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000001111110011000000011111000100000011111100110000000111110001
CLBLL_L_X4Y68.SLICEL_X0.DOUTMUX.O5
CLBLL_L_X4Y68.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000101011111010000000110011001100110011001100110011
CLBLL_L_X4Y68.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y68.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111111111111000000001110111011101110
CLBLL_L_X4Y68.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y68.SLICEL_X1.CLUT.INIT[63:0] = 64'b1101100001010000010100000101000011011000010100000101000001010000
CLBLL_L_X4Y68.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y68.SLICEL_X1.DLUT.INIT[63:0] = 64'b0100010000000100000000000000000000000000000000000000000000000000
CLBLL_L_X4Y68.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y68.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y68.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y68.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y68.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y68.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y68.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y68.SLICEL_X0.FFSYNC
CLBLL_L_X4Y68.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y68.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y68.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y68.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y68.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y68.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y68.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y68.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y68.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y68.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y68.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y68.SLICEL_X1.FFSYNC
CLBLL_L_X4Y68.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y68.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y68.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000011011000111100001111000011110000
CLBLM_R_X5Y68.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111101001111111000000100000011101111010011111110000001000000
CLBLM_R_X5Y68.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y68.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111010110100000110011001100110011110101101000001100110011001100
CLBLM_R_X5Y68.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y68.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100101011111111110010100000000011001010111111111100101000000000
CLBLM_R_X5Y68.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y68.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100000000000000000000000000000011000000000000000000000000000000
CLBLM_R_X5Y68.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y68.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y68.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y68.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y68.SLICEM_X0.FFSYNC
CLBLM_R_X5Y68.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y68.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y68.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y68.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y68.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y68.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y68.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y68.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y68.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y68.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X5Y68.SLICEL_X1.FFSYNC
CLBLM_R_X5Y68.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y68.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y68.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y68.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y68.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y68.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y68.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y68.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y68.SLICEL_X1.FFSYNC
CLBLM_R_X7Y68.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y68.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y67.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111110011110000001100001111000010111000111100001011100011110000
CLBLL_L_X2Y67.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y67.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y67.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y67.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y67.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y67.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y67.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y67.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y67.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y67.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X2Y67.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y67.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y67.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y67.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y67.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y67.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y67.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y67.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y67.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y67.SLICEL_X0.FFSYNC
CLBLL_L_X2Y67.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y67.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y67.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y67.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y67.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y67.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y67.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y67.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y67.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y67.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y67.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y67.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y67.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y67.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y67.SLICEL_X1.FFSYNC
CLBLL_L_X2Y67.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y67.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y67.SLICEM_X0.ALUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y67.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y67.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_R_X3Y67.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y67.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110011111111111111110000000000000000
CLBLM_R_X3Y67.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y67.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y67.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y67.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111111111111111111011111111111111111111111111111110
CLBLM_R_X3Y67.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y67.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111111111101111111011111111111111111111111011111110
CLBLM_R_X3Y67.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000100000000000000000000000000000001000000
CLBLM_R_X3Y67.SLICEL_X1.COUTMUX.O5
CLBLM_R_X3Y67.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000001000100000000000000000000000000010001000000000000000000
CLBLM_R_X3Y67.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y67.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y67.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y67.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y67.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y67.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y67.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y67.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y67.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y67.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y67.SLICEM_X0.FFSYNC
CLBLM_R_X3Y67.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y67.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y67.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y67.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y67.SLICEL_X1.D5FFMUX.IN_A
CLBLM_R_X3Y67.SLICEL_X1.FFSYNC
CLBLM_R_X3Y67.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y67.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y67.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y67.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y67.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y67.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y67.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y67.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y67.SLICEL_X0.ALUT.INIT[63:0] = 64'b1110111000101110111000100010001011101110001011101110001000100010
CLBLL_L_X4Y67.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y67.SLICEL_X0.BLUT.INIT[63:0] = 64'b1110111011100010001011100010001011101110111000100010111000100010
CLBLL_L_X4Y67.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y67.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000010000000000000000000000000000010000000000
CLBLL_L_X4Y67.SLICEL_X0.COUTMUX.O5
CLBLL_L_X4Y67.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000000000100000000000000000000000000000001000000000000000000
CLBLL_L_X4Y67.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010111100001010101010101010101010101100110010101010
CLBLL_L_X4Y67.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001000110010001100100011001100110010001100100011001000
CLBLL_L_X4Y67.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000001111010111000100
CLBLL_L_X4Y67.SLICEL_X1.COUTMUX.F7
CLBLL_L_X4Y67.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101000110000001100000011000000110000
CLBLL_L_X4Y67.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X4Y67.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y67.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y67.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y67.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y67.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y67.SLICEL_X0.B5FFMUX.IN_A
CLBLL_L_X4Y67.SLICEL_X0.FFSYNC
CLBLL_L_X4Y67.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y67.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y67.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y67.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y67.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y67.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y67.SLICEL_X1.FFSYNC
CLBLL_L_X4Y67.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y67.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y67.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110001011100010111000101110001011111111110011000011001100000000
CLBLM_R_X5Y67.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110001000100010001011110011110000001111001111000000
CLBLM_R_X5Y67.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y67.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100001111111100000000000011001010110010101100101011001010
CLBLM_R_X5Y67.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y67.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100101011001010110010101100101011001010110010101100101011001010
CLBLM_R_X5Y67.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y67.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y67.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y67.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y67.SLICEM_X0.FFSYNC
CLBLM_R_X5Y67.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y67.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y67.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y67.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y67.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y67.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y67.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y67.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y67.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y67.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y67.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y67.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y67.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y67.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y67.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y67.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y67.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y67.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X5Y67.SLICEL_X1.FFSYNC
CLBLM_R_X5Y67.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y67.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y67.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y67.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X7Y67.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y67.SLICEM_X0.C5FF.ZINI
CLBLM_R_X7Y67.SLICEM_X0.C5FF.ZRST
CLBLM_R_X7Y67.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X7Y67.SLICEM_X0.FFSYNC
CLBLM_R_X7Y67.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y67.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y67.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y67.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y67.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y67.SLICEL_X1.FFSYNC
CLBLM_R_X7Y67.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y67.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y67.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110000001100111111000000110010101111101011111010000010100000
CLBLM_L_X8Y67.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y67.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y67.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y67.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y67.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y67.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y67.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y67.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y67.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y67.SLICEM_X0.FFSYNC
CLBLM_L_X8Y67.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y67.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y67.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y66.SLICEL_X0.ALUT.INIT[63:0] = 64'b1101100000000000111100001111000011111010111111111111000011110000
CLBLL_L_X2Y66.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y66.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010110010101100110011001100110011111100000011001100110011001100
CLBLL_L_X2Y66.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y66.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y66.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y66.SLICEL_X1.ALUT.INIT[63:0] = 64'b0001000100010001000100010001000100010001000100010001000100010001
CLBLL_L_X2Y66.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y66.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000100000101000100010101010100000011000011110011001111111111
CLBLL_L_X2Y66.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y66.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y66.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y66.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.BFFMUX.O6
CLBLL_L_X2Y66.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X0.FFSYNC
CLBLL_L_X2Y66.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y66.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y66.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y66.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y66.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y66.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y66.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y66.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y66.SLICEL_X1.FFSYNC
CLBLL_L_X2Y66.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y66.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y66.SLICEM_X0.ALUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y66.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y66.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y66.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y66.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111100001111111100001111000011111111111111110000000000000000
CLBLM_R_X3Y66.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y66.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y66.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y66.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111110000111111111111000011111111111100001111111111110000
CLBLM_R_X3Y66.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y66.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000100000000000000000000000000000001000000000000000000
CLBLM_R_X3Y66.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y66.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101000001100000000000000000000000000
CLBLM_R_X3Y66.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y66.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000000001000000000000000100000000000
CLBLM_R_X3Y66.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y66.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y66.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y66.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y66.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y66.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y66.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y66.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y66.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y66.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y66.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y66.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y66.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y66.SLICEM_X0.FFSYNC
CLBLM_R_X3Y66.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y66.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y66.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y66.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y66.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y66.SLICEL_X1.FFSYNC
CLBLM_R_X3Y66.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y66.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y66.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y66.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y66.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y66.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y66.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y66.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y66.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y66.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y66.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y66.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y66.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y66.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y66.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y66.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y66.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000101000000000000000000000000000001010000000000000000
CLBLL_L_X4Y66.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X4Y66.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000001000100010001000010001000100000101010101010101
CLBLL_L_X4Y66.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y66.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111001111111111111101111111111111000000001111111101010101
CLBLL_L_X4Y66.SLICEL_X1.COUTMUX.F7
CLBLL_L_X4Y66.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLL_L_X4Y66.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y66.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y66.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y66.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y66.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y66.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y66.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y66.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y66.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y66.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y66.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y66.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y66.SLICEL_X0.FFSYNC
CLBLL_L_X4Y66.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y66.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y66.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y66.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y66.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y66.SLICEL_X1.FFSYNC
CLBLL_L_X4Y66.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y66.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y66.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y66.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y66.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y66.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y66.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y66.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y66.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLM_R_X5Y66.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y66.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_R_X5Y66.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y66.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_R_X5Y66.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y66.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_R_X5Y66.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y66.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000101010101010101011001100110011001111000011110000
CLBLM_R_X5Y66.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110011111100001100000011000010111011100010001011101110001000
CLBLM_R_X5Y66.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111110101010111111111010101011111111101010101111111110101010
CLBLM_R_X5Y66.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y66.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y66.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y66.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y66.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y66.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y66.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y66.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y66.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y66.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y66.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y66.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y66.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y66.SLICEM_X0.FFSYNC
CLBLM_R_X5Y66.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y66.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y66.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y66.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y66.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y66.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y66.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y66.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y66.SLICEL_X1.FFSYNC
CLBLM_R_X5Y66.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y66.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y66.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y66.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y66.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y66.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y66.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y66.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y66.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100001111111100000000000011111111000011111111000000000000
CLBLM_R_X7Y66.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y66.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y66.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y66.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y66.SLICEM_X0.FFSYNC
CLBLM_R_X7Y66.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y66.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y66.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y66.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y66.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y66.SLICEL_X1.AFFMUX.AX
CLBLM_R_X7Y66.SLICEL_X1.FFSYNC
CLBLM_R_X7Y66.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y66.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y66.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y66.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100110011110011000000000011100010111000101110001011100010
CLBLM_L_X8Y66.SLICEM_X0.BLUT.INIT[63:0] = 64'b1011101110001000101110111000100010111011100010001011101110001000
CLBLM_L_X8Y66.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y66.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y66.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y66.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y66.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y66.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y66.SLICEM_X0.B5FF.ZINI
CLBLM_L_X8Y66.SLICEM_X0.B5FF.ZRST
CLBLM_L_X8Y66.SLICEM_X0.B5FFMUX.IN_A
CLBLM_L_X8Y66.SLICEM_X0.DFF.ZINI
CLBLM_L_X8Y66.SLICEM_X0.DFF.ZRST
CLBLM_L_X8Y66.SLICEM_X0.DFFMUX.DX
CLBLM_L_X8Y66.SLICEM_X0.FFSYNC
CLBLM_L_X8Y66.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y66.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y66.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y66.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y66.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y66.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y66.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y66.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y66.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y66.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y66.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y66.SLICEL_X1.FFSYNC
CLBLM_L_X8Y66.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y66.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y65.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X2Y65.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X2Y65.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y65.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010110011001100101011001100110011111100110011000000110011001100
CLBLL_L_X2Y65.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y65.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLL_L_X2Y65.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X2Y65.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111000000000000111100000000000011110000000000001111000000000000
CLBLL_L_X2Y65.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y65.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y65.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y65.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y65.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y65.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y65.SLICEL_X0.CFFMUX.O6
CLBLL_L_X2Y65.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y65.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y65.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y65.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y65.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y65.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y65.SLICEL_X0.FFSYNC
CLBLL_L_X2Y65.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y65.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y65.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y65.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y65.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y65.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y65.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y65.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y65.SLICEL_X1.FFSYNC
CLBLL_L_X2Y65.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y65.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y65.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y65.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y65.SLICEL_X0.CARRY4.BCY0

CLBLM_R_X3Y65.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101101001011010010110100101101010101010101010101010101010101010
CLBLM_R_X3Y65.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y65.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001100110011110011001100110011001100110011001100110011001100
CLBLM_R_X3Y65.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y65.SLICEM_X0.CLUT.INIT[63:0] = 64'b0110011001100110011001100110011011001100110011001100110011001100
CLBLM_R_X3Y65.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y65.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_R_X3Y65.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y65.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLM_R_X3Y65.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010101010101010101010101010101010101010101010101010101010101
CLBLM_R_X3Y65.SLICEL_X1.BOUTMUX.F8
CLBLM_R_X3Y65.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111011111111111111111111111111111110111111111111111111
CLBLM_R_X3Y65.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111110111111111111111111111111111111101111111111
CLBLM_R_X3Y65.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y65.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y65.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y65.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y65.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y65.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y65.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y65.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y65.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y65.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y65.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y65.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y65.SLICEM_X0.FFSYNC
CLBLM_R_X3Y65.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y65.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y65.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y65.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y65.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y65.SLICEL_X1.FFSYNC
CLBLM_R_X3Y65.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y65.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y65.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y65.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y65.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y65.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y65.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y65.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y65.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y65.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y65.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y65.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y65.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y65.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y65.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y65.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101111111011111110111111111110101010101010101010101011111111
CLBLL_L_X4Y65.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X4Y65.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001100110011001100
CLBLL_L_X4Y65.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y65.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111110101111111111010111111111111111101011111111110101111
CLBLL_L_X4Y65.SLICEL_X1.COUTMUX.O5
CLBLL_L_X4Y65.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101000000000101010100000000010101010000000001010101000000000
CLBLL_L_X4Y65.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y65.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y65.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y65.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y65.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y65.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y65.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y65.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y65.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y65.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y65.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y65.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y65.SLICEL_X0.FFSYNC
CLBLL_L_X4Y65.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y65.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y65.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y65.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y65.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y65.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y65.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y65.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y65.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y65.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y65.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y65.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y65.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y65.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y65.SLICEL_X1.FFSYNC
CLBLL_L_X4Y65.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y65.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y65.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y65.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y65.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y65.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y65.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y65.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_R_X5Y65.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y65.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X5Y65.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y65.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_R_X5Y65.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y65.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_R_X5Y65.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y65.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011001100101010101111000010101010110011001010101011110000
CLBLM_R_X5Y65.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y65.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y65.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y65.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y65.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y65.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y65.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y65.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y65.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y65.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y65.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y65.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y65.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y65.SLICEM_X0.FFSYNC
CLBLM_R_X5Y65.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y65.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y65.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y65.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y65.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y65.SLICEL_X1.FFSYNC
CLBLM_R_X5Y65.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y65.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y65.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y65.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y65.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y65.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y65.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y65.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y65.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011111110110011100011001000000010111111101100111000110010000000
CLBLM_R_X7Y65.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y65.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y65.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y65.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y65.SLICEM_X0.FFSYNC
CLBLM_R_X7Y65.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y65.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y65.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y65.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y65.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y65.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y65.SLICEL_X1.FFSYNC
CLBLM_R_X7Y65.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y65.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y65.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y65.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111111111000000001111111100000000
CLBLM_L_X8Y65.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y65.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111111001100110011001100110011001100
CLBLM_L_X8Y65.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y65.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y65.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y65.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y65.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y65.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111110000000000001111000011001100101010101100110010101010
CLBLM_L_X8Y65.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111000000001111111111111111111111110000000011111111
CLBLM_L_X8Y65.SLICEL_X1.COUTMUX.C5Q
CLBLM_L_X8Y65.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y65.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y65.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y65.SLICEM_X0.FFSYNC
CLBLM_L_X8Y65.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y65.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y65.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y65.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y65.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y65.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y65.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y65.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y65.SLICEL_X1.C5FF.ZINI
CLBLM_L_X8Y65.SLICEL_X1.C5FF.ZRST
CLBLM_L_X8Y65.SLICEL_X1.C5FFMUX.IN_B
CLBLM_L_X8Y65.SLICEL_X1.FFSYNC
CLBLM_L_X8Y65.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y65.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y65.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y65.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y65.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y65.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y65.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y64.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110000000000110011000000000010111011101110111000100010001000
CLBLL_L_X2Y64.SLICEL_X0.AOUTMUX.O5
CLBLL_L_X2Y64.SLICEL_X0.BLUT.INIT[63:0] = 64'b1000100010001000100010001000100000000000000000000000000011111111
CLBLL_L_X2Y64.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X2Y64.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000000000000111100000000000011110000000000001111000000000000
CLBLL_L_X2Y64.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000000010101000000000011111100010101000101010011111100111111
CLBLL_L_X2Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000000000000000000000000000000010000000000000000000000000000000
CLBLL_L_X2Y64.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X2Y64.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101100011110000010100000101000011111010111100001111101011111010
CLBLL_L_X2Y64.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y64.SLICEL_X1.CLUT.INIT[63:0] = 64'b0001010101010101010101010101010100010101010101010101010101010101
CLBLL_L_X2Y64.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000100000000000000000000000000000001000000
CLBLL_L_X2Y64.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y64.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y64.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y64.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y64.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y64.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y64.SLICEL_X0.BFFMUX.O6
CLBLL_L_X2Y64.SLICEL_X0.FFSYNC
CLBLL_L_X2Y64.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y64.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y64.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y64.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y64.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y64.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y64.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y64.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y64.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y64.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y64.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y64.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y64.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y64.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y64.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y64.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y64.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y64.SLICEL_X1.FFSYNC
CLBLL_L_X2Y64.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y64.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y64.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_R_X3Y64.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y64.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_R_X3Y64.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y64.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y64.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y64.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111000000001111111100000000
CLBLM_R_X3Y64.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLM_R_X3Y64.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLM_R_X3Y64.SLICEL_X1.BOUTMUX.F8
CLBLM_R_X3Y64.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y64.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111101100000000000000000000000000000000
CLBLM_R_X3Y64.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y64.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y64.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y64.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y64.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y64.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y64.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y64.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y64.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y64.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y64.SLICEM_X0.FFSYNC
CLBLM_R_X3Y64.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y64.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y64.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y64.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y64.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y64.SLICEL_X1.FFSYNC
CLBLM_R_X3Y64.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y64.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y64.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y64.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y64.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y64.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y64.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y64.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y64.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y64.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y64.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y64.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y64.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y64.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y64.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111101010111111111110101011101010111010101110101011
CLBLL_L_X4Y64.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X4Y64.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X4Y64.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y64.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111110001111111111111111111110001111100011111000111110001
CLBLL_L_X4Y64.SLICEL_X1.COUTMUX.F7
CLBLL_L_X4Y64.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X4Y64.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y64.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y64.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y64.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y64.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y64.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y64.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y64.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y64.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y64.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y64.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y64.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y64.SLICEL_X0.FFSYNC
CLBLL_L_X4Y64.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y64.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y64.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y64.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y64.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y64.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y64.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y64.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y64.SLICEL_X1.FFSYNC
CLBLL_L_X4Y64.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y64.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y64.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y64.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y64.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y64.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y64.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y64.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLM_R_X5Y64.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y64.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLM_R_X5Y64.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y64.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y64.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y64.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y64.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111110001111111111111000011111111111100011111111111110000
CLBLM_R_X5Y64.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y64.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111101011111010111110101111101011111010111110101111101011111010
CLBLM_R_X5Y64.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y64.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y64.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y64.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y64.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y64.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y64.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y64.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y64.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y64.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y64.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y64.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y64.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y64.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y64.SLICEM_X0.FFSYNC
CLBLM_R_X5Y64.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y64.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y64.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y64.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y64.SLICEL_X1.AFFMUX.AX
CLBLM_R_X5Y64.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y64.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y64.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y64.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y64.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y64.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y64.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y64.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y64.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y64.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y64.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y64.SLICEL_X1.FFSYNC
CLBLM_R_X5Y64.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y64.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y64.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y64.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y64.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y64.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y64.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y64.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000000001111111100000000111111111111000000001111111100000000
CLBLM_R_X7Y64.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y64.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110000110011110011000011001111111111000000001111111100000000
CLBLM_R_X7Y64.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y64.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100001100110011001111111111111111110000000000000000
CLBLM_R_X7Y64.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y64.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLM_R_X7Y64.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101011110000010100001111000011011000111100001101100011110000
CLBLM_R_X7Y64.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X7Y64.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X7Y64.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y64.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y64.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y64.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y64.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y64.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y64.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y64.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y64.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y64.SLICEM_X0.FFSYNC
CLBLM_R_X7Y64.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y64.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y64.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y64.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y64.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y64.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y64.SLICEL_X1.FFSYNC
CLBLM_R_X7Y64.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y64.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y64.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y64.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y64.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y64.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y64.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y64.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111001100110011001100110011001100
CLBLM_L_X8Y64.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y64.SLICEM_X0.BLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLM_L_X8Y64.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y64.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLM_L_X8Y64.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y64.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLM_L_X8Y64.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y64.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111001000100111011100100010011110101111101011010000010100000
CLBLM_L_X8Y64.SLICEL_X1.DOUTMUX.D5Q
CLBLM_L_X8Y64.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y64.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y64.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y64.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y64.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y64.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y64.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y64.SLICEL_X1.D5FF.ZINI
CLBLM_L_X8Y64.SLICEL_X1.D5FF.ZRST
CLBLM_L_X8Y64.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X8Y64.SLICEL_X1.FFSYNC
CLBLM_L_X8Y64.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y64.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y64.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y64.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y64.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y64.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y64.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y63.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X2Y63.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y63.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLL_L_X2Y63.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y63.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011100011110000101110001111000011111100111100000011000011110000
CLBLL_L_X2Y63.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y63.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010110010101100101010101010101000000000111111110000000011111111
CLBLL_L_X2Y63.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y63.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101000110000000000000000000000000000
CLBLL_L_X2Y63.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y63.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101000000000110000000000000000000000
CLBLL_L_X2Y63.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X2Y63.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y63.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y63.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y63.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y63.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y63.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y63.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y63.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y63.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y63.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y63.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y63.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y63.SLICEL_X0.FFSYNC
CLBLL_L_X2Y63.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y63.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y63.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y63.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y63.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y63.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y63.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y63.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y63.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y63.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y63.SLICEL_X1.FFSYNC
CLBLL_L_X2Y63.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y63.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y63.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y63.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y63.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y63.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y63.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y63.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y63.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y63.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y63.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y63.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y63.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y63.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y63.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y63.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y63.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y63.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y63.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y63.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y63.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y63.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y63.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y63.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111110111011111111111011111111111111000000001111111100001111
CLBLM_R_X3Y63.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y63.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111010101011010101000000000
CLBLM_R_X3Y63.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y63.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111110011111100111111111111111111111100111111001111111111111111
CLBLM_R_X3Y63.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111000011110000111100110011000000000011001100000000
CLBLM_R_X3Y63.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y63.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y63.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y63.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y63.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y63.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y63.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y63.SLICEM_X0.FFSYNC
CLBLM_R_X3Y63.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y63.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y63.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y63.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y63.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y63.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y63.SLICEL_X1.FFSYNC
CLBLM_R_X3Y63.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y63.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y63.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y63.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111000011110000111111111111000000001111111100000000
CLBLL_L_X4Y63.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y63.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y63.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y63.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y63.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y63.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y63.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000011001100000000000000000000000000110011
CLBLL_L_X4Y63.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X4Y63.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111110111111111111111111111111111111101111111111111111
CLBLL_L_X4Y63.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y63.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111101011110101111110101111010100000000000000000011000000110000
CLBLL_L_X4Y63.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y63.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y63.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y63.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y63.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y63.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y63.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y63.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y63.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y63.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y63.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y63.SLICEL_X0.FFSYNC
CLBLL_L_X4Y63.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y63.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y63.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y63.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y63.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y63.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y63.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y63.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y63.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y63.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y63.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y63.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y63.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y63.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y63.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y63.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y63.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y63.SLICEL_X1.FFSYNC
CLBLL_L_X4Y63.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y63.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y63.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y63.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y63.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y63.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y63.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y63.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_R_X5Y63.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y63.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_R_X5Y63.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y63.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_R_X5Y63.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y63.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_R_X5Y63.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010111110100000101011111010000011001111110011111100000011000000
CLBLM_R_X5Y63.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y63.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y63.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y63.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y63.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y63.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y63.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y63.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y63.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y63.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y63.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y63.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y63.SLICEM_X0.FFSYNC
CLBLM_R_X5Y63.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y63.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y63.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y63.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y63.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y63.SLICEL_X1.FFSYNC
CLBLM_R_X5Y63.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y63.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y63.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y63.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y63.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y63.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y63.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y63.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y63.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010010110100101101001011010010110101010101010101010101010101010
CLBLM_R_X7Y63.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y63.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLM_R_X7Y63.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y63.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000000011110000111111110000111100001111000011110000
CLBLM_R_X7Y63.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y63.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000000001111111100000000111111111111000000001111111100000000
CLBLM_R_X7Y63.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010010110000111101001011000011110100111101001011000010110000
CLBLM_R_X7Y63.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y63.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y63.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y63.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y63.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y63.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y63.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y63.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y63.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y63.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y63.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y63.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y63.SLICEM_X0.FFSYNC
CLBLM_R_X7Y63.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y63.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y63.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y63.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y63.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y63.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y63.SLICEL_X1.FFSYNC
CLBLM_R_X7Y63.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y63.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y63.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y63.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y63.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y63.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y63.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y63.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111110000111100001111000011110000
CLBLM_L_X8Y63.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y63.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000111111111111111111110000111100001111000011110000
CLBLM_L_X8Y63.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y63.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y63.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y63.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y63.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y63.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011111111101010100000000011001100111100001100110011110000
CLBLM_L_X8Y63.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100110011110011000000000011111111001100111100110000000000
CLBLM_L_X8Y63.SLICEL_X1.DOUTMUX.D5Q
CLBLM_L_X8Y63.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y63.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y63.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y63.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y63.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y63.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y63.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y63.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y63.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y63.SLICEM_X0.DFF.ZINI
CLBLM_L_X8Y63.SLICEM_X0.DFF.ZRST
CLBLM_L_X8Y63.SLICEM_X0.DFFMUX.DX
CLBLM_L_X8Y63.SLICEM_X0.FFSYNC
CLBLM_L_X8Y63.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y63.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y63.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y63.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y63.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y63.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y63.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y63.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y63.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y63.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y63.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y63.SLICEL_X1.D5FF.ZINI
CLBLM_L_X8Y63.SLICEL_X1.D5FF.ZRST
CLBLM_L_X8Y63.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X8Y63.SLICEL_X1.FFSYNC
CLBLM_L_X8Y63.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y63.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y63.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y63.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y63.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y63.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y63.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y62.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y62.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y62.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y62.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y62.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X2Y62.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y62.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X2Y62.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y62.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010100010001010101010001000101010101000100010101010100010001
CLBLL_L_X2Y62.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101000111011101010100010001000101010001110111010101000100010001
CLBLL_L_X2Y62.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y62.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLL_L_X2Y62.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y62.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y62.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y62.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y62.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y62.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y62.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y62.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y62.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y62.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y62.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y62.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y62.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y62.SLICEL_X0.FFSYNC
CLBLL_L_X2Y62.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y62.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y62.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y62.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y62.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y62.SLICEL_X1.AFFMUX.F7
CLBLL_L_X2Y62.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y62.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y62.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y62.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y62.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y62.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y62.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y62.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y62.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y62.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y62.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y62.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y62.SLICEL_X1.FFSYNC
CLBLL_L_X2Y62.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y62.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y62.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y62.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y62.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y62.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y62.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y62.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101011111100101010100000110010101010111111001010101000001100
CLBLM_R_X3Y62.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X3Y62.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLM_R_X3Y62.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000000000000000000011110000111100000000000000000000
CLBLM_R_X3Y62.SLICEM_X0.COUTMUX.O6
CLBLM_R_X3Y62.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y62.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y62.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y62.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y62.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y62.SLICEM_X0.CFFMUX.O6
CLBLM_R_X3Y62.SLICEM_X0.FFSYNC
CLBLM_R_X3Y62.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y62.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y62.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y62.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y62.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y62.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y62.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y62.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y62.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y62.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y62.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y62.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y62.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y62.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y62.SLICEL_X1.FFSYNC
CLBLM_R_X3Y62.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y62.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y62.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y62.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y62.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X4Y62.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X4Y62.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLL_L_X4Y62.SLICEL_X1.ALUT.INIT[63:0] = 64'b0111000000000000111100000000000001110000000000001111000000000000
CLBLL_L_X4Y62.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y62.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y62.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y62.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y62.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y62.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y62.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y62.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y62.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y62.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y62.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y62.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y62.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y62.SLICEL_X0.FFSYNC
CLBLL_L_X4Y62.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y62.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y62.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y62.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y62.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y62.SLICEL_X1.FFSYNC
CLBLL_L_X4Y62.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y62.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y62.SLICEL_X1.CEUSEDMUX
CLBLL_L_X4Y62.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y62.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y62.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y62.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y62.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y62.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y62.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y62.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_R_X5Y62.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y62.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLM_R_X5Y62.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y62.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X5Y62.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y62.SLICEL_X1.ALUT.INIT[63:0] = 64'b0100110011001100000000000000000001001100110011000000000000000000
CLBLM_R_X5Y62.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y62.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100110000000000110011000000000001001100000000001100110000000000
CLBLM_R_X5Y62.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y62.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111001111110011110000001110001011110011111100111100000011100010
CLBLM_R_X5Y62.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111101111111011111110111111101111111011111110111111101111111011
CLBLM_R_X5Y62.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y62.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y62.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y62.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y62.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y62.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y62.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y62.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y62.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y62.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y62.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y62.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y62.SLICEM_X0.FFSYNC
CLBLM_R_X5Y62.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y62.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y62.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y62.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y62.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y62.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y62.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y62.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y62.SLICEL_X1.FFSYNC
CLBLM_R_X5Y62.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y62.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y62.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y62.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y62.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y62.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y62.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y62.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y62.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010010110100101101001011010010110101010101010101010101010101010
CLBLM_R_X7Y62.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y62.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000000011110000111111110000111100001111000011110000
CLBLM_R_X7Y62.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y62.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000000000001111111111111111111111110000000000000000
CLBLM_R_X7Y62.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y62.SLICEM_X0.DLUT.INIT[63:0] = 64'b1001100110011001100110011001100110101010101010101010101010101010
CLBLM_R_X7Y62.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y62.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011001100111100001111000011110000101010101111000011110000
CLBLM_R_X7Y62.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y62.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y62.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y62.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y62.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y62.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y62.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y62.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y62.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y62.SLICEM_X0.FFSYNC
CLBLM_R_X7Y62.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y62.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y62.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y62.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y62.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y62.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y62.SLICEL_X1.FFSYNC
CLBLM_R_X7Y62.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y62.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y62.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y62.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y62.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y62.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y62.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y62.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111001100110011001100110011001100
CLBLM_L_X8Y62.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y62.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001111111111000000001111111100000000
CLBLM_L_X8Y62.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y62.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLM_L_X8Y62.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y62.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLM_L_X8Y62.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y62.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010111110101101000001010000011011101100010001101110110001000
CLBLM_L_X8Y62.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111010110100000111101011010000011110101101000001111010110100000
CLBLM_L_X8Y62.SLICEL_X1.DOUTMUX.D5Q
CLBLM_L_X8Y62.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y62.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y62.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y62.SLICEM_X0.FFSYNC
CLBLM_L_X8Y62.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y62.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y62.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y62.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y62.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y62.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y62.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y62.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y62.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y62.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y62.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y62.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y62.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y62.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y62.SLICEL_X1.D5FF.ZINI
CLBLM_L_X8Y62.SLICEL_X1.D5FF.ZRST
CLBLM_L_X8Y62.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X8Y62.SLICEL_X1.FFSYNC
CLBLM_L_X8Y62.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y62.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y62.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y62.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y62.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y62.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y62.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y61.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y61.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y61.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y61.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y61.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X2Y61.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y61.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X2Y61.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010000010100000101000001010000011001100000000001100110000000000
CLBLL_L_X2Y61.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X2Y61.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000000100000000000000010000000000000
CLBLL_L_X2Y61.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000001
CLBLL_L_X2Y61.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y61.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110000001010000000000000000000000000
CLBLL_L_X2Y61.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y61.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y61.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y61.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y61.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y61.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y61.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y61.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y61.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y61.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y61.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y61.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y61.SLICEL_X0.FFSYNC
CLBLL_L_X2Y61.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y61.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y61.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y61.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y61.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y61.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y61.SLICEL_X1.FFSYNC
CLBLL_L_X2Y61.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y61.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y61.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y61.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y61.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y61.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y61.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y61.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y61.SLICEM_X0.ALUT.DI1MUX.AI
CLBLM_R_X3Y61.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y61.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y61.SLICEM_X0.AOUTMUX.O5
CLBLM_R_X3Y61.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y61.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y61.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y61.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y61.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y61.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y61.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y61.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y61.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y61.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y61.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y61.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y61.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y61.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000110011001100110010101010101010101111111100000000
CLBLM_R_X3Y61.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y61.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111101111111011010000000100000000000000111111110000000011111111
CLBLM_R_X3Y61.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y61.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101000000000000000001100000000000000
CLBLM_R_X3Y61.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y61.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110000000000000000001010000000000000
CLBLM_R_X3Y61.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y61.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y61.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y61.SLICEM_X0.FFSYNC
CLBLM_R_X3Y61.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y61.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y61.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y61.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y61.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.BFFMUX.O6
CLBLM_R_X3Y61.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y61.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y61.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y61.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y61.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y61.SLICEL_X1.FFSYNC
CLBLM_R_X3Y61.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y61.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y61.SLICEL_X0.ALUT.INIT[63:0] = 64'b0101010101010101010101010101010111110000111100001111000011110000
CLBLL_L_X4Y61.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y61.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y61.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y61.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y61.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y61.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X4Y61.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110000001100111111000000110010101111101011111010000010100000
CLBLL_L_X4Y61.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y61.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100111111001111110000001100000011001111110011111100000011000000
CLBLL_L_X4Y61.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y61.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000110001110011001111110100000000001100011100110011111101
CLBLL_L_X4Y61.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y61.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y61.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y61.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y61.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y61.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y61.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y61.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y61.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y61.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y61.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y61.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y61.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y61.SLICEL_X0.FFSYNC
CLBLL_L_X4Y61.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y61.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y61.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y61.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y61.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y61.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y61.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y61.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y61.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y61.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y61.SLICEL_X1.FFSYNC
CLBLL_L_X4Y61.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y61.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y61.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y61.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y61.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y61.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y61.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y61.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y61.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y61.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X5Y61.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y61.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_R_X5Y61.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y61.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y61.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011001100101010101100110011111111111100000000000011110000
CLBLM_R_X5Y61.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y61.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010111100001111000011001100110011001111111100000000
CLBLM_R_X5Y61.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y61.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y61.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y61.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y61.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y61.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y61.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y61.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y61.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y61.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y61.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y61.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y61.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y61.SLICEM_X0.FFSYNC
CLBLM_R_X5Y61.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y61.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y61.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y61.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y61.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y61.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y61.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y61.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y61.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y61.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y61.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y61.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y61.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y61.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y61.SLICEL_X1.FFSYNC
CLBLM_R_X5Y61.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y61.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y61.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y61.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y61.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y61.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y61.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y61.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y61.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000000011110000111111110000111100001111000011110000
CLBLM_R_X7Y61.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y61.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010010101010101010110101010101010101010101010101010
CLBLM_R_X7Y61.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y61.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100001100110011001111111111111111110000000000000000
CLBLM_R_X7Y61.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y61.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110011001100001100110011001111001100110011001100110011001100
CLBLM_R_X7Y61.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010111110101010101000001010101010101100101010101010110010101010
CLBLM_R_X7Y61.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y61.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y61.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y61.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y61.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y61.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y61.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y61.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y61.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y61.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y61.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y61.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y61.SLICEM_X0.FFSYNC
CLBLM_R_X7Y61.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y61.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y61.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y61.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y61.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y61.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y61.SLICEL_X1.FFSYNC
CLBLM_R_X7Y61.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y61.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y61.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y61.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y61.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y61.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y61.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y61.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111110000111100001111000011110000
CLBLM_L_X8Y61.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y61.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111100001111000011110000111111111111000000001111111100000000
CLBLM_L_X8Y61.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y61.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000011111111000000001111111110101010101010101010101010101010
CLBLM_L_X8Y61.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y61.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y61.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y61.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111000000111100111100000010111011101110111000100010001000
CLBLM_L_X8Y61.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y61.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y61.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y61.SLICEM_X0.FFSYNC
CLBLM_L_X8Y61.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y61.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y61.SLICEM_X0.CEUSEDMUX
CLBLM_L_X8Y61.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y61.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y61.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y61.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y61.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y61.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y61.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y61.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y61.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y61.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y61.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y61.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y61.SLICEL_X1.FFSYNC
CLBLM_L_X8Y61.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y61.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y61.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y61.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y61.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y61.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y61.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y60.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X2Y60.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y60.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X2Y60.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y60.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X2Y60.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y60.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y60.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y60.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLL_L_X2Y60.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X2Y60.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110000000000110011000000000011001100000000001100110000000000
CLBLL_L_X2Y60.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y60.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000000000000111100000000000011110000000000001111000000000000
CLBLL_L_X2Y60.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y60.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y60.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y60.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y60.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y60.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y60.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y60.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y60.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y60.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y60.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y60.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y60.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y60.SLICEL_X0.FFSYNC
CLBLL_L_X2Y60.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y60.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y60.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y60.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y60.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y60.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y60.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y60.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y60.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y60.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y60.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y60.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y60.SLICEL_X1.FFSYNC
CLBLL_L_X2Y60.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y60.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y60.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y60.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y60.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y60.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y60.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y60.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y60.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y60.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010110011001100110010101010101010101100110011001100
CLBLM_R_X3Y60.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y60.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000000000000000000001000000010000000
CLBLM_R_X3Y60.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y60.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y60.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y60.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y60.SLICEM_X0.FFSYNC
CLBLM_R_X3Y60.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y60.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y60.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y60.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y60.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y60.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y60.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y60.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y60.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y60.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y60.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y60.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y60.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y60.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y60.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y60.SLICEL_X1.FFSYNC
CLBLM_R_X3Y60.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y60.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y60.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y60.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y60.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y60.SLICEM_X0.CARRY4.BCY0

CLBLL_L_X4Y60.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y60.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y60.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y60.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y60.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y60.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y60.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y60.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y60.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110011111100000011000000110010101111101000001010111110100000
CLBLL_L_X4Y60.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y60.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110011111100000011000000110011111100111111000000110000001100
CLBLL_L_X4Y60.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y60.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000001000000000000000000000000000000010000000000000000000000
CLBLL_L_X4Y60.SLICEL_X1.COUTMUX.O5
CLBLL_L_X4Y60.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y60.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y60.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y60.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y60.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y60.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y60.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y60.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y60.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y60.SLICEL_X0.FFSYNC
CLBLL_L_X4Y60.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y60.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y60.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y60.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y60.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y60.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y60.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y60.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y60.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y60.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y60.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y60.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y60.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y60.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y60.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y60.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y60.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y60.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y60.SLICEL_X1.FFSYNC
CLBLL_L_X4Y60.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y60.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y60.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y60.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y60.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y60.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y60.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y60.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y60.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X5Y60.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X5Y60.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y60.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X5Y60.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y60.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y60.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y60.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000011111111000000001111111100000000011100000000000011110000
CLBLM_R_X5Y60.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y60.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y60.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y60.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y60.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y60.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y60.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y60.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y60.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y60.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y60.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y60.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y60.SLICEM_X0.FFSYNC
CLBLM_R_X5Y60.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y60.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y60.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y60.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y60.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y60.SLICEL_X1.FFSYNC
CLBLM_R_X5Y60.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y60.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y60.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y60.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y60.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y60.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y60.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000000011110000111111111111111111110000000000000000
CLBLM_R_X7Y60.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y60.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLM_R_X7Y60.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y60.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100001100110011001111001100110011001100110011001100
CLBLM_R_X7Y60.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y60.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110000110011110011000011001111001100110011001100110011001100
CLBLM_R_X7Y60.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y60.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000101010101111000011110000111100001100110011110000
CLBLM_R_X7Y60.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011100100110011001110010011001100111011101100110001000100
CLBLM_R_X7Y60.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100101011001100110010101100110011001111110011001100000011001100
CLBLM_R_X7Y60.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y60.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y60.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y60.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y60.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y60.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y60.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y60.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y60.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y60.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y60.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y60.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y60.SLICEM_X0.FFSYNC
CLBLM_R_X7Y60.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y60.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y60.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y60.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y60.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y60.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y60.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y60.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y60.SLICEL_X1.BFFMUX.O6
CLBLM_R_X7Y60.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y60.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y60.SLICEL_X1.CFFMUX.O6
CLBLM_R_X7Y60.SLICEL_X1.FFSYNC
CLBLM_R_X7Y60.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y60.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y60.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y60.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y60.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y60.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y60.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y60.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLM_L_X8Y60.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y60.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLM_L_X8Y60.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y60.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111001100110011001100110011001100
CLBLM_L_X8Y60.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y60.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLM_L_X8Y60.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y60.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010111110101101000001010000011011101100010001101110110001000
CLBLM_L_X8Y60.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111010110100000111101011010000011110101101000001111010110100000
CLBLM_L_X8Y60.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y60.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y60.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y60.SLICEM_X0.FFSYNC
CLBLM_L_X8Y60.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y60.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y60.SLICEM_X0.CEUSEDMUX
CLBLM_L_X8Y60.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y60.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y60.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y60.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y60.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y60.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y60.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y60.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y60.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y60.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y60.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y60.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y60.SLICEL_X1.FFSYNC
CLBLM_L_X8Y60.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y60.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y60.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y60.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y60.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y60.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y60.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y59.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X2Y59.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y59.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y59.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y59.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X2Y59.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y59.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X2Y59.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101010101010000010101010101011001010101010101100101010101010
CLBLL_L_X2Y59.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y59.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y59.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000100000000000000000000000000000001000
CLBLL_L_X2Y59.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X2Y59.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y59.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y59.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y59.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y59.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y59.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y59.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y59.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y59.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y59.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y59.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y59.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y59.SLICEL_X0.FFSYNC
CLBLL_L_X2Y59.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y59.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y59.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y59.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y59.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y59.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y59.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y59.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y59.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y59.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y59.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y59.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y59.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y59.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y59.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y59.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y59.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y59.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y59.SLICEL_X1.FFSYNC
CLBLL_L_X2Y59.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y59.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y59.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y59.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y59.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y59.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y59.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y59.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X3Y59.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X3Y59.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111100001111000011110000111100001111000011110000111100001111
CLBLM_R_X3Y59.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y59.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000110011001100110011111111000000001100110011001100
CLBLM_R_X3Y59.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000010111111101011111000111110101111
CLBLM_R_X3Y59.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111010111110101101000001010000011110101111101011010000010100000
CLBLM_R_X3Y59.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y59.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y59.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000110011000000000011001100010000000100000001000100010001
CLBLM_R_X3Y59.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y59.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y59.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y59.SLICEM_X0.D5FFMUX.IN_A
CLBLM_R_X3Y59.SLICEM_X0.FFSYNC
CLBLM_R_X3Y59.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y59.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y59.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y59.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y59.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y59.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X3Y59.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y59.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y59.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y59.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y59.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y59.SLICEL_X1.FFSYNC
CLBLM_R_X3Y59.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y59.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y59.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y59.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y59.SLICEM_X0.CARRY4.BCY0

CLBLL_L_X4Y59.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y59.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y59.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y59.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y59.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y59.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y59.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y59.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110001000100010001011110011110000001111001111000000
CLBLL_L_X4Y59.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y59.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111001100001100110000000011111111110011000011001100000000
CLBLL_L_X4Y59.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y59.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111110000001100111111000000110011111100000011001111110000001100
CLBLL_L_X4Y59.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y59.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y59.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y59.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y59.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y59.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y59.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y59.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y59.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y59.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y59.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y59.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y59.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y59.SLICEL_X0.FFSYNC
CLBLL_L_X4Y59.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y59.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y59.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y59.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y59.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y59.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y59.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y59.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y59.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y59.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y59.SLICEL_X1.FFSYNC
CLBLL_L_X4Y59.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y59.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y59.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y59.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y59.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y59.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y59.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y59.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_R_X5Y59.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y59.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_R_X5Y59.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X5Y59.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y59.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y59.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X5Y59.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X5Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011001100111100001010101011110000110011001111000010101010
CLBLM_R_X5Y59.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y59.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101011001100101010101111000010101010110011001010101011110000
CLBLM_R_X5Y59.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y59.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y59.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y59.SLICEM_X0.A5FFMUX.IN_B
CLBLM_R_X5Y59.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y59.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y59.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y59.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y59.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y59.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y59.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y59.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y59.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y59.SLICEM_X0.FFSYNC
CLBLM_R_X5Y59.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y59.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y59.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y59.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y59.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y59.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y59.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y59.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y59.SLICEL_X1.FFSYNC
CLBLM_R_X5Y59.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y59.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y59.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y59.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X5Y59.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y59.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y59.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y59.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y59.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010010101010101010111111111111111110000000000000000
CLBLM_R_X7Y59.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y59.SLICEM_X0.BLUT.INIT[63:0] = 64'b1001100110011001100110011001100110101010101010101010101010101010
CLBLM_R_X7Y59.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y59.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100001100110011001111111111111111110000000000000000
CLBLM_R_X7Y59.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y59.SLICEM_X0.DLUT.INIT[63:0] = 64'b1001100110011001100110011001100110101010101010101010101010101010
CLBLM_R_X7Y59.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011110000110011001111000010101010111100001100110011110000
CLBLM_R_X7Y59.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y59.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010111110100000110011111100000010101111101000001100111111000000
CLBLM_R_X7Y59.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y59.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111101001010000110011001100110011111010010100001100110011001100
CLBLM_R_X7Y59.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y59.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111011111000100101100111000000011110111110001001011001110000000
CLBLM_R_X7Y59.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X7Y59.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y59.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y59.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y59.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y59.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y59.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y59.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y59.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y59.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y59.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y59.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y59.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y59.SLICEM_X0.FFSYNC
CLBLM_R_X7Y59.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y59.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y59.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y59.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y59.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y59.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X7Y59.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y59.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y59.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X7Y59.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y59.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y59.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X7Y59.SLICEL_X1.D5FF.ZINI
CLBLM_R_X7Y59.SLICEL_X1.D5FF.ZRST
CLBLM_R_X7Y59.SLICEL_X1.D5FFMUX.IN_A
CLBLM_R_X7Y59.SLICEL_X1.FFSYNC
CLBLM_R_X7Y59.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y59.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y59.SLICEL_X1.CEUSEDMUX
CLBLM_R_X7Y59.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y59.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y59.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y59.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y59.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y59.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLM_L_X8Y59.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y59.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001110101010101010101010101010101010
CLBLM_L_X8Y59.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y59.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLM_L_X8Y59.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y59.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111110000111100001111000011110000
CLBLM_L_X8Y59.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y59.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010110010101100101011001010110011111111000011111111000000000000
CLBLM_L_X8Y59.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100001111111100000000000011111111000011111111000000000000
CLBLM_L_X8Y59.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y59.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y59.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y59.SLICEM_X0.FFSYNC
CLBLM_L_X8Y59.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y59.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y59.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y59.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y59.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y59.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y59.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y59.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y59.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y59.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y59.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y59.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y59.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y59.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y59.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y59.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y59.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y59.SLICEL_X1.FFSYNC
CLBLM_L_X8Y59.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y59.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y59.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y59.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y59.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y59.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y59.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y58.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y58.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y58.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y58.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y58.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X2Y58.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y58.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y58.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLL_L_X2Y58.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y58.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110000001000000110011001100110011101111111011111100110011001100
CLBLL_L_X2Y58.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y58.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000100010001000000110011001100000101010101010000111111111111
CLBLL_L_X2Y58.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000100000011000100010011001100000101000011110101010111111111
CLBLL_L_X2Y58.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y58.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y58.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y58.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y58.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y58.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y58.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y58.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y58.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y58.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y58.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y58.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y58.SLICEL_X0.FFSYNC
CLBLL_L_X2Y58.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y58.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y58.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y58.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y58.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y58.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y58.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y58.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y58.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y58.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y58.SLICEL_X1.FFSYNC
CLBLL_L_X2Y58.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y58.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y58.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y58.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y58.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y58.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y58.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y58.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000011110000111111111111000000001111111100000000
CLBLM_R_X3Y58.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000000000000000000001111111111111111
CLBLM_R_X3Y58.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X3Y58.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X3Y58.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y58.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_R_X3Y58.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110010001000100010011111010010100001111101001010000
CLBLM_R_X3Y58.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y58.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000000100000000000000000000000000000001000000
CLBLM_R_X3Y58.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y58.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y58.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X3Y58.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y58.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y58.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X3Y58.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y58.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y58.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y58.SLICEM_X0.FFSYNC
CLBLM_R_X3Y58.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y58.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y58.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y58.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y58.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y58.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y58.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y58.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y58.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y58.SLICEL_X1.FFSYNC
CLBLM_R_X3Y58.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y58.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y58.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y58.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y58.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y58.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y58.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y58.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y58.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X4Y58.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y58.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y58.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y58.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y58.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y58.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y58.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLL_L_X4Y58.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X4Y58.SLICEL_X1.BLUT.INIT[63:0] = 64'b0010001000100010011100100111011100100010001000100111001001110111
CLBLL_L_X4Y58.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X4Y58.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000001000100000000000000000000000000010001
CLBLL_L_X4Y58.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y58.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y58.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y58.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y58.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y58.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y58.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y58.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y58.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y58.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y58.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y58.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y58.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y58.SLICEL_X0.FFSYNC
CLBLL_L_X4Y58.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y58.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y58.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y58.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y58.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y58.SLICEL_X1.FFSYNC
CLBLL_L_X4Y58.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y58.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y58.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y58.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y58.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y58.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y58.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y58.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111000110010110011100000001011111110001100101100111000000010
CLBLM_R_X5Y58.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y58.SLICEM_X0.BLUT.INIT[63:0] = 64'b1011101110001000101110001011100010111011100010001011100010111000
CLBLM_R_X5Y58.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y58.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100111111001010110001011100000011001111110010101100010111000000
CLBLM_R_X5Y58.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011101110111011100010001000100010111011101110111000100010001000
CLBLM_R_X5Y58.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y58.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y58.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y58.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y58.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y58.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y58.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X5Y58.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y58.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y58.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X5Y58.SLICEM_X0.FFSYNC
CLBLM_R_X5Y58.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y58.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y58.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y58.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y58.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y58.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y58.SLICEL_X1.FFSYNC
CLBLM_R_X5Y58.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y58.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y58.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y58.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLM_R_X7Y58.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y58.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110000110011110011000011001111111111000000001111111100000000
CLBLM_R_X7Y58.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y58.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010010101010101010110101010101010101010101010101010
CLBLM_R_X7Y58.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y58.SLICEM_X0.DLUT.INIT[63:0] = 64'b1100110000110011110011000011001111111111000000001111111100000000
CLBLM_R_X7Y58.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111000000101010101010101011110011110000001010101010101010
CLBLM_R_X7Y58.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y58.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y58.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y58.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y58.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y58.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y58.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y58.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y58.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y58.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y58.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y58.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y58.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y58.SLICEM_X0.FFSYNC
CLBLM_R_X7Y58.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y58.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y58.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y58.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y58.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y58.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X7Y58.SLICEL_X1.FFSYNC
CLBLM_R_X7Y58.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y58.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y58.SLICEL_X1.CEUSEDMUX
CLBLM_R_X7Y58.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X7Y58.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y58.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y58.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y58.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y58.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLM_L_X8Y58.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y58.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000111111111111111110101010101010101010101010101010
CLBLM_L_X8Y58.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y58.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111100001111000011110000111111001100110011001100110011001100
CLBLM_L_X8Y58.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y58.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101010101010101010111001100110011001100110011001100
CLBLM_L_X8Y58.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y58.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101001010000111110100101000011101110111011100100010001000100
CLBLM_L_X8Y58.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110010011100100111001001110010011100100111001001110010011100100
CLBLM_L_X8Y58.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y58.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y58.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y58.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y58.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.B5FFMUX.IN_A
CLBLM_L_X8Y58.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y58.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y58.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y58.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y58.SLICEL_X1.FFSYNC
CLBLM_L_X8Y58.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y58.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y58.SLICEM_X0.PRECYINIT.AX
CLBLM_L_X8Y58.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y58.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y58.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y58.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y57.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X2Y57.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y57.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X2Y57.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y57.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y57.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y57.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y57.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y57.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111100001010000011100000101000011111000111110101111100011111010
CLBLL_L_X2Y57.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y57.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000100110101111100010011010111110001001101011111
CLBLL_L_X2Y57.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y57.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010110000000000110011001100110011111100111111111100110011001100
CLBLL_L_X2Y57.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y57.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100110011000000000000000011111111001100110000000000000000
CLBLL_L_X2Y57.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y57.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y57.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y57.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y57.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y57.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y57.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y57.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y57.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y57.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y57.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y57.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y57.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y57.SLICEL_X0.FFSYNC
CLBLL_L_X2Y57.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y57.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y57.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y57.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y57.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y57.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y57.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y57.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y57.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y57.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y57.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y57.SLICEL_X1.FFSYNC
CLBLL_L_X2Y57.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y57.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y57.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y57.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y57.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y57.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y57.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y57.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y57.SLICEM_X0.ALUT.DI1MUX.AI
CLBLM_R_X3Y57.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y57.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y57.SLICEM_X0.AOUTMUX.O5
CLBLM_R_X3Y57.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y57.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y57.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y57.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y57.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y57.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y57.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y57.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y57.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y57.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y57.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y57.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y57.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y57.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y57.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y57.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000100000000000000000000000000000001000000
CLBLM_R_X3Y57.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000010000000000000000000000000000000100000000000000000000
CLBLM_R_X3Y57.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y57.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y57.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y57.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y57.SLICEM_X0.FFSYNC
CLBLM_R_X3Y57.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y57.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y57.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y57.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y57.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y57.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y57.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y57.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y57.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y57.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y57.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y57.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y57.SLICEL_X1.FFSYNC
CLBLM_R_X3Y57.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y57.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y57.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y57.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y57.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y57.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLL_L_X4Y57.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y57.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y57.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y57.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y57.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y57.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000000000000000000011110000111100000000000000000000
CLBLL_L_X4Y57.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010000010100000101000001010000010100000101000001010000010100000
CLBLL_L_X4Y57.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y57.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111110000000011111111111111111111111100000000
CLBLL_L_X4Y57.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y57.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y57.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y57.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y57.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y57.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y57.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y57.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y57.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y57.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y57.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y57.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y57.SLICEL_X0.FFSYNC
CLBLL_L_X4Y57.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y57.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y57.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y57.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y57.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y57.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y57.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y57.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y57.SLICEL_X1.FFSYNC
CLBLL_L_X4Y57.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y57.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y57.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y57.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y57.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y57.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y57.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y57.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011101110111100000010001011110000111011101111000000100010
CLBLM_R_X5Y57.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y57.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110110001000111100001111000011011101100010001111000011110000
CLBLM_R_X5Y57.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y57.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111010111001100101000001100110011110101110011001010000011001100
CLBLM_R_X5Y57.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y57.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111011100010001000101110001011101110111000100010001011100010
CLBLM_R_X5Y57.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y57.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y57.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y57.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y57.SLICEM_X0.FFSYNC
CLBLM_R_X5Y57.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y57.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y57.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y57.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y57.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y57.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y57.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y57.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y57.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y57.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y57.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y57.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X5Y57.SLICEL_X1.FFSYNC
CLBLM_R_X5Y57.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y57.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y57.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y57.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000000011110000111111110000111100001111000011110000
CLBLM_R_X7Y57.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X7Y57.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000000000001111111111111111000000001111111100000000
CLBLM_R_X7Y57.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X7Y57.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100001111000011110000111100001111110000111100001111000011110000
CLBLM_R_X7Y57.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X7Y57.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101001010101101010100101010110101010101010101010101010101010
CLBLM_R_X7Y57.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X7Y57.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010111110000101000001111000011100100111100001110010011110000
CLBLM_R_X7Y57.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y57.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y57.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y57.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y57.SLICEM_X0.BFFMUX.BX
CLBLM_R_X7Y57.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y57.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y57.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y57.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y57.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y57.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y57.SLICEM_X0.FFSYNC
CLBLM_R_X7Y57.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y57.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y57.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y57.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y57.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y57.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y57.SLICEL_X1.FFSYNC
CLBLM_R_X7Y57.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y57.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y57.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X7Y57.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X7Y57.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X7Y57.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X7Y57.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X8Y57.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_L_X8Y57.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y57.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_L_X8Y57.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y57.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLM_L_X8Y57.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y57.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_L_X8Y57.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y57.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111110011110000001100000011101110001000101110111000100010
CLBLM_L_X8Y57.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_L_X8Y57.SLICEL_X1.BOUTMUX.O5
CLBLM_L_X8Y57.SLICEL_X1.COUTMUX.C5Q
CLBLM_L_X8Y57.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101000110011110011000011001111001100
CLBLM_L_X8Y57.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y57.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y57.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y57.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y57.SLICEM_X0.FFSYNC
CLBLM_L_X8Y57.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y57.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y57.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y57.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y57.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y57.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y57.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y57.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y57.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y57.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y57.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y57.SLICEL_X1.C5FF.ZINI
CLBLM_L_X8Y57.SLICEL_X1.C5FF.ZRST
CLBLM_L_X8Y57.SLICEL_X1.C5FFMUX.IN_B
CLBLM_L_X8Y57.SLICEL_X1.FFSYNC
CLBLM_L_X8Y57.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y57.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y57.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y57.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y57.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y57.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y57.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y56.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X2Y56.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y56.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y56.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y56.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y56.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y56.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X2Y56.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y56.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011110000111100001111000010101010111100001111000011110000
CLBLL_L_X2Y56.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y56.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110010011100100110011001100110011101110010001001100110011001100
CLBLL_L_X2Y56.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y56.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100001100111111110000000011111111000011001111111100000000
CLBLL_L_X2Y56.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y56.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y56.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y56.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y56.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y56.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y56.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y56.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y56.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y56.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y56.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y56.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y56.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y56.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y56.SLICEL_X0.FFSYNC
CLBLL_L_X2Y56.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y56.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y56.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y56.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y56.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y56.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y56.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y56.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y56.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y56.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y56.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y56.SLICEL_X1.FFSYNC
CLBLL_L_X2Y56.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y56.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y56.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y56.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y56.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y56.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y56.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y56.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLM_R_X3Y56.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y56.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X3Y56.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y56.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_R_X3Y56.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y56.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_R_X3Y56.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y56.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111100011111000011100000111000011111000011100001111100001110000
CLBLM_R_X3Y56.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y56.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y56.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y56.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y56.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y56.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y56.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y56.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y56.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y56.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y56.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y56.SLICEM_X0.FFSYNC
CLBLM_R_X3Y56.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y56.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y56.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y56.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y56.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y56.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y56.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y56.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y56.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y56.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y56.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y56.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y56.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y56.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y56.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y56.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y56.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y56.SLICEL_X1.FFSYNC
CLBLM_R_X3Y56.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y56.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y56.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y56.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y56.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y56.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y56.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y56.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLL_L_X4Y56.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y56.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y56.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y56.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y56.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y56.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y56.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y56.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110000000000110011000000000011001100000000001100110000000000
CLBLL_L_X4Y56.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110000000000110011000000000011001100000000001100110000000000
CLBLL_L_X4Y56.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011110000000000000000000011110000111100000000000000000000
CLBLL_L_X4Y56.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y56.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111000111111111111000011111111111110001111111111110000
CLBLL_L_X4Y56.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X4Y56.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y56.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y56.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y56.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y56.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y56.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y56.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y56.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y56.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y56.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y56.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y56.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y56.SLICEL_X0.FFSYNC
CLBLL_L_X4Y56.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y56.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y56.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y56.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y56.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y56.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y56.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y56.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y56.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y56.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y56.SLICEL_X1.CFFMUX.O6
CLBLL_L_X4Y56.SLICEL_X1.FFSYNC
CLBLL_L_X4Y56.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y56.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y56.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y56.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y56.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y56.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y56.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y56.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110010011100100111001001110010011100100111001001110010011100100
CLBLM_R_X5Y56.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y56.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000001010000111100000101000000110011001100110011001101110111
CLBLM_R_X5Y56.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y56.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110000000000110011001111000010101010111111111010101000000000
CLBLM_R_X5Y56.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y56.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y56.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011100010111000111111110000000010111000101110001111111100000000
CLBLM_R_X5Y56.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y56.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011110000101010101010101011001100111100001010101010101010
CLBLM_R_X5Y56.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y56.SLICEL_X1.DLUT.INIT[63:0] = 64'b0001000110111011000100011011101100010001101110110001000110111011
CLBLM_R_X5Y56.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y56.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y56.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y56.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y56.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y56.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.CFFMUX.O6
CLBLM_R_X5Y56.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y56.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y56.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y56.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y56.SLICEM_X0.FFSYNC
CLBLM_R_X5Y56.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y56.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y56.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y56.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y56.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y56.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y56.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y56.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y56.SLICEL_X1.FFSYNC
CLBLM_R_X5Y56.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y56.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y56.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y56.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010110011111111101011000000000010101100111111111010110000000000
CLBLM_R_X7Y56.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y56.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X7Y56.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y56.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y56.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X7Y56.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y56.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y56.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y56.SLICEM_X0.FFSYNC
CLBLM_R_X7Y56.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y56.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y56.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y56.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y56.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y56.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y56.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y56.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y56.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X7Y56.SLICEL_X1.FFSYNC
CLBLM_R_X7Y56.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y56.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y56.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y56.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_L_X8Y56.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y56.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_L_X8Y56.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y56.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_L_X8Y56.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y56.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_L_X8Y56.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y56.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011101110001000101110111000100011111100111111000011000000110000
CLBLM_L_X8Y56.SLICEL_X1.COUTMUX.C5Q
CLBLM_L_X8Y56.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_L_X8Y56.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y56.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y56.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y56.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y56.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y56.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y56.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y56.SLICEM_X0.FFSYNC
CLBLM_L_X8Y56.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y56.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y56.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y56.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y56.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y56.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y56.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y56.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y56.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y56.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y56.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y56.SLICEL_X1.C5FF.ZINI
CLBLM_L_X8Y56.SLICEL_X1.C5FF.ZRST
CLBLM_L_X8Y56.SLICEL_X1.C5FFMUX.IN_B
CLBLM_L_X8Y56.SLICEL_X1.FFSYNC
CLBLM_L_X8Y56.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y56.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y56.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y56.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y56.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y56.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y56.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y55.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111000011110000111110101010101010101010101010101010
CLBLL_L_X2Y55.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y55.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y55.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X2Y55.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y55.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X2Y55.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y55.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111100001110000111110000111000011111000111110000111000001110000
CLBLL_L_X2Y55.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y55.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110010011001100111001001100110011101110110011000100010011001100
CLBLL_L_X2Y55.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y55.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000100000000000000000000000000000001000000000
CLBLL_L_X2Y55.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y55.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y55.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y55.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y55.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y55.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y55.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y55.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y55.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y55.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y55.SLICEL_X0.FFSYNC
CLBLL_L_X2Y55.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y55.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y55.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y55.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y55.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y55.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y55.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y55.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y55.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y55.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y55.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y55.SLICEL_X1.FFSYNC
CLBLL_L_X2Y55.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y55.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y55.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y55.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y55.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y55.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y55.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y55.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y55.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y55.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y55.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y55.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y55.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y55.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y55.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y55.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y55.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y55.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y55.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y55.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y55.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y55.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y55.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y55.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y55.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000000100000001000000000000000000000
CLBLM_R_X3Y55.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y55.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000010000000000000000000000000000000100000
CLBLM_R_X3Y55.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y55.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y55.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y55.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y55.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y55.SLICEM_X0.BFFMUX.O6
CLBLM_R_X3Y55.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y55.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y55.SLICEM_X0.CFFMUX.O6
CLBLM_R_X3Y55.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y55.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y55.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y55.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y55.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y55.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y55.SLICEM_X0.FFSYNC
CLBLM_R_X3Y55.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y55.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y55.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y55.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y55.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y55.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y55.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y55.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y55.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y55.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y55.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y55.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y55.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y55.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y55.SLICEL_X1.FFSYNC
CLBLM_R_X3Y55.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y55.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y55.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLL_L_X4Y55.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y55.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y55.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y55.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y55.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y55.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y55.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y55.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011111111110011000000000011001100111111111100110000000000
CLBLL_L_X4Y55.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y55.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000001000000000000000000000000000000000000000000000000
CLBLL_L_X4Y55.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y55.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y55.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y55.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y55.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y55.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y55.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y55.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y55.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y55.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y55.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y55.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y55.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y55.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y55.SLICEL_X0.FFSYNC
CLBLL_L_X4Y55.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y55.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y55.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y55.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y55.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y55.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y55.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y55.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y55.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y55.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y55.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y55.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y55.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y55.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y55.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y55.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y55.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y55.SLICEL_X1.FFSYNC
CLBLL_L_X4Y55.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y55.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y55.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y55.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y55.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y55.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y55.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y55.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110010011111111111001000000000011100100111111111110010000000000
CLBLM_R_X5Y55.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y55.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000010000000000000000000000000000000000000000
CLBLM_R_X5Y55.SLICEM_X0.DLUT.INIT[63:0] = 64'b1011100011111111101110000000000010111000111111111011100000000000
CLBLM_R_X5Y55.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y55.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111010010110000111101001011000011110100111101001011000010110000
CLBLM_R_X5Y55.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000000000000010000000100000000000000000000000100000001
CLBLM_R_X5Y55.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X5Y55.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y55.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y55.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y55.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y55.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y55.SLICEM_X0.D5FFMUX.IN_A
CLBLM_R_X5Y55.SLICEM_X0.FFSYNC
CLBLM_R_X5Y55.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y55.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y55.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y55.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y55.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y55.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y55.SLICEL_X1.FFSYNC
CLBLM_R_X5Y55.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y55.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y55.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110000110000111100001111000010111000101110001111000011110000
CLBLM_R_X7Y55.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011001100110011001100110010101010110011001100110011001100
CLBLM_R_X7Y55.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110010011100100110011001100110011101110010001001100110011001100
CLBLM_R_X7Y55.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X7Y55.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X7Y55.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111011111010101101000101000000011110111110101011010001010000000
CLBLM_R_X7Y55.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y55.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y55.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y55.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y55.SLICEL_X1.COUTMUX.O6
CLBLM_R_X7Y55.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000001100110011001100110011001100110
CLBLM_R_X7Y55.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y55.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y55.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y55.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y55.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y55.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y55.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y55.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y55.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y55.SLICEM_X0.CFFMUX.O6
CLBLM_R_X7Y55.SLICEM_X0.FFSYNC
CLBLM_R_X7Y55.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y55.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y55.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y55.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y55.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X7Y55.SLICEL_X1.FFSYNC
CLBLM_R_X7Y55.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y55.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y55.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y55.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_L_X8Y55.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y55.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLM_L_X8Y55.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y55.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLM_L_X8Y55.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y55.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_L_X8Y55.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y55.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110110001000110111011000100011011101100010001101110110001000
CLBLM_L_X8Y55.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y55.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y55.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y55.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y55.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y55.SLICEM_X0.BFFMUX.BX
CLBLM_L_X8Y55.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y55.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y55.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y55.SLICEM_X0.DFF.ZINI
CLBLM_L_X8Y55.SLICEM_X0.DFF.ZRST
CLBLM_L_X8Y55.SLICEM_X0.DFFMUX.DX
CLBLM_L_X8Y55.SLICEM_X0.FFSYNC
CLBLM_L_X8Y55.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y55.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y55.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y55.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y55.SLICEL_X1.A5FFMUX.IN_A
CLBLM_L_X8Y55.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y55.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y55.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y55.SLICEL_X1.C5FF.ZINI
CLBLM_L_X8Y55.SLICEL_X1.C5FF.ZRST
CLBLM_L_X8Y55.SLICEL_X1.C5FFMUX.IN_B
CLBLM_L_X8Y55.SLICEL_X1.D5FF.ZINI
CLBLM_L_X8Y55.SLICEL_X1.D5FF.ZRST
CLBLM_L_X8Y55.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X8Y55.SLICEL_X1.FFSYNC
CLBLM_L_X8Y55.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y55.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y55.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y55.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y55.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y55.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y55.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y54.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y54.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y54.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y54.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y54.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X2Y54.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y54.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y54.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y54.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110000110000111100001111000010111000101110001111000011110000
CLBLL_L_X2Y54.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y54.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000001100110011000000110011001100001010111110100000111111111111
CLBLL_L_X2Y54.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y54.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100001000111111110000100011111111000010001111111100001000
CLBLL_L_X2Y54.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y54.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111000000000100010011111111111111110000000001000100
CLBLL_L_X2Y54.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y54.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y54.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y54.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y54.SLICEL_X0.FFSYNC
CLBLL_L_X2Y54.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y54.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y54.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y54.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y54.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y54.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y54.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y54.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y54.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y54.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y54.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y54.SLICEL_X1.FFSYNC
CLBLL_L_X2Y54.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y54.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y54.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y54.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y54.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y54.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y54.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y54.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000000000000111100000000000011110000000000001111000000000000
CLBLM_R_X3Y54.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y54.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y54.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y54.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y54.SLICEM_X0.FFSYNC
CLBLM_R_X3Y54.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y54.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y54.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y54.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y54.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y54.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y54.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y54.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y54.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y54.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y54.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y54.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y54.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y54.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y54.SLICEL_X1.FFSYNC
CLBLM_R_X3Y54.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y54.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y54.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y54.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y54.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y54.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y54.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y54.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y54.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y54.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y54.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100110011110011000000000011111111001100111100110000000000
CLBLL_L_X4Y54.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y54.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y54.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y54.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y54.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y54.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y54.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y54.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y54.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y54.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y54.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y54.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y54.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y54.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y54.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y54.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y54.SLICEL_X0.FFSYNC
CLBLL_L_X4Y54.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y54.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y54.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y54.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y54.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y54.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y54.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y54.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y54.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y54.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y54.SLICEL_X1.FFSYNC
CLBLL_L_X4Y54.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y54.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y54.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y54.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y54.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y54.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y54.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y54.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_R_X5Y54.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y54.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_R_X5Y54.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010101010101010101010101010101010101
CLBLM_R_X5Y54.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X5Y54.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y54.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101111001000001110110000100011111011110010000011101100001000
CLBLM_R_X5Y54.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y54.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101011110000110011001111000010101010111100001100110011110000
CLBLM_R_X5Y54.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y54.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y54.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y54.SLICEM_X0.A5FFMUX.IN_B
CLBLM_R_X5Y54.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y54.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y54.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y54.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y54.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y54.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y54.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y54.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y54.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y54.SLICEM_X0.FFSYNC
CLBLM_R_X5Y54.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y54.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y54.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y54.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y54.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y54.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y54.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y54.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y54.SLICEL_X1.FFSYNC
CLBLM_R_X5Y54.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y54.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y54.SLICEL_X1.CEUSEDMUX
CLBLM_R_X5Y54.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X5Y54.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y54.SLICEM_X0.CARRY4.BCY0

CLBLM_R_X7Y54.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011011000111100001111000011111010010100001111000011110000
CLBLM_R_X7Y54.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110010101010101010101010101011110000101010101010101010101010
CLBLM_R_X7Y54.SLICEM_X0.CLUT.INIT[63:0] = 64'b1110010011100100110011001100110011101110010001001100110011001100
CLBLM_R_X7Y54.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011000110011001100111100110011001100
CLBLM_R_X7Y54.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y54.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101111110000000110111111000000011111111101000000101111100000000
CLBLM_R_X7Y54.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111110000001100110011001100110010101100101011001100110011001100
CLBLM_R_X7Y54.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111001000100110011001100110011100100111001001100110011001100
CLBLM_R_X7Y54.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011001100111100110011001100
CLBLM_R_X7Y54.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y54.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y54.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y54.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y54.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y54.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y54.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y54.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y54.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y54.SLICEM_X0.CFFMUX.O6
CLBLM_R_X7Y54.SLICEM_X0.FFSYNC
CLBLM_R_X7Y54.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y54.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y54.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y54.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y54.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y54.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y54.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y54.SLICEL_X1.BFFMUX.O6
CLBLM_R_X7Y54.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y54.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y54.SLICEL_X1.CFFMUX.O6
CLBLM_R_X7Y54.SLICEL_X1.FFSYNC
CLBLM_R_X7Y54.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y54.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y54.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLM_L_X8Y54.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y54.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLM_L_X8Y54.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y54.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_L_X8Y54.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y54.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_L_X8Y54.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y54.SLICEL_X1.ALUT.INIT[63:0] = 64'b1011100010111000111100001111000011111100001100001111000011110000
CLBLM_L_X8Y54.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010110011001100101011001100110011111100110011000000110011001100
CLBLM_L_X8Y54.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y54.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y54.SLICEM_X0.AFFMUX.AX
CLBLM_L_X8Y54.SLICEM_X0.CFF.ZINI
CLBLM_L_X8Y54.SLICEM_X0.CFF.ZRST
CLBLM_L_X8Y54.SLICEM_X0.CFFMUX.CX
CLBLM_L_X8Y54.SLICEM_X0.FFSYNC
CLBLM_L_X8Y54.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y54.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y54.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y54.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y54.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y54.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y54.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y54.SLICEL_X1.BFFMUX.O6
CLBLM_L_X8Y54.SLICEL_X1.FFSYNC
CLBLM_L_X8Y54.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y54.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y54.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y54.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y54.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y54.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y54.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y53.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X2Y53.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y53.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X2Y53.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y53.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y53.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y53.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y53.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y53.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLL_L_X2Y53.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y53.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110001010101010111000101010101011101110101010100010001010101010
CLBLL_L_X2Y53.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y53.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000010101011111111101010101111100110101010111110011
CLBLL_L_X2Y53.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y53.SLICEL_X1.DLUT.INIT[63:0] = 64'b0001000100010001010101010101010100110000001100111111110011111111
CLBLL_L_X2Y53.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X2Y53.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y53.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y53.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y53.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y53.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y53.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y53.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y53.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y53.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y53.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y53.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y53.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y53.SLICEL_X0.FFSYNC
CLBLL_L_X2Y53.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y53.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y53.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y53.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y53.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y53.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y53.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y53.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y53.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y53.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y53.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y53.SLICEL_X1.FFSYNC
CLBLL_L_X2Y53.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y53.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y53.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y53.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y53.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y53.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y53.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y53.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111001100110011001100110011001100
CLBLM_R_X3Y53.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y53.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X3Y53.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y53.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_R_X3Y53.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y53.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLM_R_X3Y53.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y53.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111010101010001000101010101011100010101010101110001010101010
CLBLM_R_X3Y53.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y53.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y53.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y53.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y53.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y53.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y53.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y53.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y53.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y53.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y53.SLICEM_X0.FFSYNC
CLBLM_R_X3Y53.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y53.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y53.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y53.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y53.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y53.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y53.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y53.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y53.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y53.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y53.SLICEL_X1.CFFMUX.O6
CLBLM_R_X3Y53.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y53.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y53.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y53.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y53.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y53.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y53.SLICEL_X1.FFSYNC
CLBLM_R_X3Y53.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y53.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y53.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y53.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y53.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y53.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y53.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y53.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y53.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y53.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLL_L_X4Y53.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y53.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y53.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y53.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X4Y53.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y53.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010110011001100110010101010101010101111000011110000
CLBLL_L_X4Y53.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y53.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100111111110000000011001100110011001111111100000000
CLBLL_L_X4Y53.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010000010100000101000001010000010100000101000001010000010100000
CLBLL_L_X4Y53.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y53.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y53.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y53.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y53.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y53.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y53.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y53.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y53.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y53.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y53.SLICEL_X0.FFSYNC
CLBLL_L_X4Y53.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y53.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y53.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y53.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y53.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y53.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y53.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y53.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y53.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y53.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y53.SLICEL_X1.FFSYNC
CLBLL_L_X4Y53.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y53.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y53.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y53.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y53.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y53.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y53.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y53.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101000000000101010100000000011001100110011001100110011001100
CLBLM_R_X5Y53.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_R_X5Y53.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111111111110000000000000000
CLBLM_R_X5Y53.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y53.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLM_R_X5Y53.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101001010000111110100101000011111010010100001111101001010000
CLBLM_R_X5Y53.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011000000110000000000000000000000110000001100000000000000000000
CLBLM_R_X5Y53.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y53.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y53.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y53.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y53.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y53.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y53.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y53.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y53.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y53.SLICEM_X0.FFSYNC
CLBLM_R_X5Y53.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y53.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y53.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y53.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y53.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y53.SLICEL_X1.FFSYNC
CLBLM_R_X5Y53.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y53.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y53.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X5Y53.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X5Y53.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X5Y53.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X5Y53.SLICEM_X0.CARRY4.DCY0

CLBLM_R_X7Y53.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X7Y53.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y53.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y53.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y53.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y53.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y53.SLICEM_X0.FFSYNC
CLBLM_R_X7Y53.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y53.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y53.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y53.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y53.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y53.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y53.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y53.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y53.SLICEL_X1.CFFMUX.CX
CLBLM_R_X7Y53.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y53.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y53.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y53.SLICEL_X1.FFSYNC
CLBLM_R_X7Y53.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y53.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y53.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y53.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_L_X8Y53.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y53.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLM_L_X8Y53.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y53.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_L_X8Y53.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y53.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_L_X8Y53.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y53.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101001010000111100001111000011011000110110001111000011110000
CLBLM_L_X8Y53.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_L_X8Y53.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y53.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y53.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y53.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y53.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y53.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y53.SLICEL_X1.BFFMUX.O6
CLBLM_L_X8Y53.SLICEL_X1.FFSYNC
CLBLM_L_X8Y53.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y53.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y53.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y53.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y53.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y53.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y53.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y52.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y52.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y52.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X2Y52.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y52.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y52.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y52.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X2Y52.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y52.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010000011111111101000001111111111110011111100110011001100110011
CLBLL_L_X2Y52.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y52.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010000011111111101000001111111110100000111111111010000011111111
CLBLL_L_X2Y52.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y52.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011000000000000011101010000000011110000000000001111111100000000
CLBLL_L_X2Y52.SLICEL_X1.COUTMUX.F7
CLBLL_L_X2Y52.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011001100000011000000110011001100110011000000110000001100
CLBLL_L_X2Y52.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y52.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y52.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y52.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y52.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y52.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y52.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y52.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y52.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y52.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y52.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y52.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y52.SLICEL_X0.FFSYNC
CLBLL_L_X2Y52.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y52.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y52.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y52.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y52.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y52.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y52.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y52.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y52.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y52.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y52.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y52.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X2Y52.SLICEL_X1.FFSYNC
CLBLL_L_X2Y52.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y52.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y52.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y52.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y52.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y52.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y52.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y52.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y52.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111111111110000000000000000
CLBLM_R_X3Y52.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y52.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_R_X3Y52.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y52.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLM_R_X3Y52.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y52.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_R_X3Y52.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y52.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011110000110011001111000010101010111111111010101000000000
CLBLM_R_X3Y52.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y52.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y52.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y52.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y52.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y52.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y52.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y52.SLICEM_X0.FFSYNC
CLBLM_R_X3Y52.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y52.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y52.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y52.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y52.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y52.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y52.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y52.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X3Y52.SLICEL_X1.FFSYNC
CLBLM_R_X3Y52.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y52.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y52.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y52.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y52.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y52.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y52.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y52.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y52.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111101000001010111110100000101011111111000011111111000000000000
CLBLL_L_X4Y52.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y52.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000010100000101000001010000010100000101000001010000010100000101
CLBLL_L_X4Y52.SLICEL_X0.COUTMUX.O6
CLBLL_L_X4Y52.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110111011101110001000100010001011101110111011100010001000100010
CLBLL_L_X4Y52.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y52.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y52.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y52.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y52.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y52.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y52.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y52.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y52.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y52.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y52.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y52.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y52.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y52.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y52.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y52.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y52.SLICEL_X0.FFSYNC
CLBLL_L_X4Y52.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y52.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y52.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y52.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y52.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y52.SLICEL_X1.FFSYNC
CLBLL_L_X4Y52.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y52.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y52.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y52.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110111011110000010001001111000011101110111100000100010011110000
CLBLM_R_X5Y52.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y52.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111010111001100101000001100110011110101110011001010000011001100
CLBLM_R_X5Y52.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y52.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011001100101010101100110011110000110011001010101011001100
CLBLM_R_X5Y52.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y52.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010000010100000101011111111000000001111110011111100
CLBLM_R_X5Y52.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y52.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y52.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y52.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y52.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y52.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y52.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y52.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X5Y52.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y52.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y52.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X5Y52.SLICEM_X0.FFSYNC
CLBLM_R_X5Y52.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y52.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y52.SLICEM_X0.CEUSEDMUX
CLBLM_R_X5Y52.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y52.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y52.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y52.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y52.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y52.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y52.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y52.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y52.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y52.SLICEL_X1.FFSYNC
CLBLM_R_X5Y52.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y52.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y52.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101011110000010100001111000011011000111100001101100011110000
CLBLM_R_X7Y52.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_R_X7Y52.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111000011001100110011001100110010101010110011001100110011001100
CLBLM_R_X7Y52.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y52.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y52.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111100000000111111110000
CLBLM_R_X7Y52.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X7Y52.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y52.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y52.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y52.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y52.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y52.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y52.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y52.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y52.SLICEM_X0.CFFMUX.O6
CLBLM_R_X7Y52.SLICEM_X0.FFSYNC
CLBLM_R_X7Y52.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y52.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y52.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y52.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y52.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y52.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y52.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y52.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y52.SLICEL_X1.FFSYNC
CLBLM_R_X7Y52.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y52.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y52.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y52.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_L_X8Y52.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y52.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLM_L_X8Y52.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y52.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLM_L_X8Y52.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y52.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLM_L_X8Y52.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y52.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111110000110000111100001111000010111000101110001111000011110000
CLBLM_L_X8Y52.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_L_X8Y52.SLICEL_X1.BOUTMUX.O6
CLBLM_L_X8Y52.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y52.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y52.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y52.SLICEL_X1.AFFMUX.O6
CLBLM_L_X8Y52.SLICEL_X1.FFSYNC
CLBLM_L_X8Y52.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y52.SLICEL_X1.SRUSEDMUX
CLBLM_L_X8Y52.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y52.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y52.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y52.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y52.SLICEM_X0.CARRY4.DCY0

CLBLM_L_X10Y52.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X10Y52.SLICEM_X0.DOUTMUX.D5Q
CLBLM_L_X10Y52.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X10Y52.SLICEM_X0.A5FF.ZINI
CLBLM_L_X10Y52.SLICEM_X0.A5FF.ZRST
CLBLM_L_X10Y52.SLICEM_X0.A5FFMUX.IN_B
CLBLM_L_X10Y52.SLICEM_X0.CFF.ZINI
CLBLM_L_X10Y52.SLICEM_X0.CFF.ZRST
CLBLM_L_X10Y52.SLICEM_X0.CFFMUX.CX
CLBLM_L_X10Y52.SLICEM_X0.D5FF.ZINI
CLBLM_L_X10Y52.SLICEM_X0.D5FF.ZRST
CLBLM_L_X10Y52.SLICEM_X0.D5FFMUX.IN_B
CLBLM_L_X10Y52.SLICEM_X0.FFSYNC
CLBLM_L_X10Y52.SLICEM_X0.NOCLKINV
CLBLM_L_X10Y52.SLICEL_X1.A5FF.ZINI
CLBLM_L_X10Y52.SLICEL_X1.A5FF.ZRST
CLBLM_L_X10Y52.SLICEL_X1.A5FFMUX.IN_B
CLBLM_L_X10Y52.SLICEL_X1.FFSYNC
CLBLM_L_X10Y52.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y51.SLICEL_X0.ALUT.INIT[63:0] = 64'b0101010101010101010101010101010111111111000000001111111100000000
CLBLL_L_X2Y51.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y51.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X2Y51.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y51.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y51.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y51.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y51.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y51.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111100001111111100001111000000000000000000001111111111111111
CLBLL_L_X2Y51.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y51.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111111111101111111111111111111111111111111011111111
CLBLL_L_X2Y51.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000001100000000101010110000000010101111000000001010111100000000
CLBLL_L_X2Y51.SLICEL_X1.COUTMUX.F7
CLBLL_L_X2Y51.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101000000000111111110000000011000000110000001100000011000000
CLBLL_L_X2Y51.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y51.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y51.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y51.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y51.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y51.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y51.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y51.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y51.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y51.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y51.SLICEL_X0.FFSYNC
CLBLL_L_X2Y51.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y51.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y51.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y51.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y51.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y51.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y51.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y51.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y51.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y51.SLICEL_X1.FFSYNC
CLBLL_L_X2Y51.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y51.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y51.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y51.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y51.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y51.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y51.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y51.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y51.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000001100000001000000100000000000000000000000000000000000000000
CLBLM_R_X3Y51.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X3Y51.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y51.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X3Y51.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111111111111111111011111111111111111111111111111110
CLBLM_R_X3Y51.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y51.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111001100111111111100110011111111110011001111111111001100
CLBLM_R_X3Y51.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y51.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000000000000100000000000000010000000
CLBLM_R_X3Y51.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y51.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110000001010000000000000000000000000
CLBLM_R_X3Y51.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y51.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111110111100000000000000000000000000000000
CLBLM_R_X3Y51.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y51.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y51.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y51.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X3Y51.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y51.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y51.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y51.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y51.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y51.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y51.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y51.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y51.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y51.SLICEM_X0.FFSYNC
CLBLM_R_X3Y51.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y51.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y51.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y51.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y51.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y51.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y51.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y51.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y51.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y51.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y51.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y51.SLICEL_X1.FFSYNC
CLBLM_R_X3Y51.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y51.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y51.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y51.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101011111111101010100000000010101010110011001010101011001100
CLBLL_L_X4Y51.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y51.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y51.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y51.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000010000000000000000000000000000000000
CLBLL_L_X4Y51.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X4Y51.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X4Y51.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y51.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y51.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y51.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y51.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y51.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y51.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y51.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y51.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y51.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y51.SLICEL_X0.FFSYNC
CLBLL_L_X4Y51.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y51.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y51.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y51.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y51.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y51.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y51.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y51.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y51.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y51.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y51.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y51.SLICEL_X1.FFSYNC
CLBLL_L_X4Y51.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y51.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y51.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110010011110000111001001111000011110101111100001010000011110000
CLBLM_R_X5Y51.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110111011111111010001000000000011111010111111110101000000000000
CLBLM_R_X5Y51.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101111001000011100110100000011111011110010000111001101000000
CLBLM_R_X5Y51.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y51.SLICEL_X1.BLUT.INIT[63:0] = 64'b1101100011011000111111110000000011011000110110001111111100000000
CLBLM_R_X5Y51.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y51.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111011100100010001001110010011101110111001000100010011100100
CLBLM_R_X5Y51.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y51.SLICEL_X1.DLUT.INIT[63:0] = 64'b1110001011100010111011100010001011100010111000101110111000100010
CLBLM_R_X5Y51.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y51.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y51.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y51.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y51.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y51.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y51.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y51.SLICEM_X0.FFSYNC
CLBLM_R_X5Y51.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y51.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y51.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y51.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y51.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y51.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y51.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y51.SLICEL_X1.B5FFMUX.IN_A
CLBLM_R_X5Y51.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y51.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y51.SLICEL_X1.C5FFMUX.IN_A
CLBLM_R_X5Y51.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y51.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y51.SLICEL_X1.D5FFMUX.IN_A
CLBLM_R_X5Y51.SLICEL_X1.FFSYNC
CLBLM_R_X5Y51.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y51.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y51.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y51.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011110000111100001111000010101010111100001111000011110000
CLBLM_R_X7Y51.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010111110100000111111110000000011001111110000001111111100000000
CLBLM_R_X7Y51.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101011110000101010101010101010101010110011001010101010101010
CLBLM_R_X7Y51.SLICEL_X1.BLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_R_X7Y51.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y51.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X7Y51.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y51.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y51.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y51.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y51.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y51.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y51.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y51.SLICEM_X0.FFSYNC
CLBLM_R_X7Y51.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y51.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y51.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y51.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y51.SLICEL_X1.AFFMUX.O6
CLBLM_R_X7Y51.SLICEL_X1.FFSYNC
CLBLM_R_X7Y51.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y51.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y51.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_L_X8Y51.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y51.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLM_L_X8Y51.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y51.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_L_X8Y51.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y51.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_L_X8Y51.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y51.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y51.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y51.SLICEM_X0.PRECYINIT.CIN
CLBLM_L_X8Y51.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y51.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y51.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y51.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y50.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111000011110000111111111111000000001111111100000000
CLBLL_L_X2Y50.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y50.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X2Y50.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y50.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y50.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y50.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X2Y50.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y50.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110001011100010111000101110001011111111001100111100110000000000
CLBLL_L_X2Y50.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111001111000000111100111100000011101110111011100010001000100010
CLBLL_L_X2Y50.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000000010100000000000000000000000000000101
CLBLL_L_X2Y50.SLICEL_X1.COUTMUX.O5
CLBLL_L_X2Y50.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111101010101010101011001100000000001100110000000000
CLBLL_L_X2Y50.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y50.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y50.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y50.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y50.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y50.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y50.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y50.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y50.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y50.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y50.SLICEL_X0.FFSYNC
CLBLL_L_X2Y50.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y50.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y50.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y50.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y50.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y50.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y50.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y50.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y50.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y50.SLICEL_X1.FFSYNC
CLBLL_L_X2Y50.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y50.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y50.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y50.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y50.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y50.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y50.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y50.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y50.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y50.SLICEM_X0.ALUT.DI1MUX.AI
CLBLM_R_X3Y50.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y50.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y50.SLICEM_X0.AOUTMUX.O5
CLBLM_R_X3Y50.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y50.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y50.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y50.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y50.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y50.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y50.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y50.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y50.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y50.SLICEM_X0.COUTMUX.O5
CLBLM_R_X3Y50.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y50.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y50.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y50.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000110000001100000001010101000000000101010100000000
CLBLM_R_X3Y50.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X3Y50.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000000100000001000000000000000000000
CLBLM_R_X3Y50.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000000000000000000000010000000000000000000000000000000100000
CLBLM_R_X3Y50.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y50.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000000000000000000001000000010000000
CLBLM_R_X3Y50.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y50.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y50.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y50.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y50.SLICEM_X0.FFSYNC
CLBLM_R_X3Y50.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y50.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y50.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y50.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y50.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y50.SLICEL_X1.FFSYNC
CLBLM_R_X3Y50.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y50.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y50.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111010111110101101000001010000011011101100010001101110110001000
CLBLL_L_X4Y50.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y50.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110011001100101010101010101011001100110011001010101010101010
CLBLL_L_X4Y50.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y50.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y50.SLICEL_X0.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLL_L_X4Y50.SLICEL_X0.DOUTMUX.O6
CLBLL_L_X4Y50.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010000010100000101000001010000011111111000011111111000000000000
CLBLL_L_X4Y50.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y50.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010110011001100110010101010101010101100110011001100
CLBLL_L_X4Y50.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y50.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y50.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y50.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y50.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y50.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y50.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X0.B5FFMUX.IN_A
CLBLL_L_X4Y50.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y50.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y50.SLICEL_X0.FFSYNC
CLBLL_L_X4Y50.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y50.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y50.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y50.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y50.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y50.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y50.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y50.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y50.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y50.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y50.SLICEL_X1.FFSYNC
CLBLL_L_X4Y50.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y50.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y50.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100111111001100110011111100110011001111110011001100111111001100
CLBLM_R_X5Y50.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y50.SLICEM_X0.CLUT.INIT[63:0] = 64'b0111111111111111111111111111111100000000000000000000000000000000
CLBLM_R_X5Y50.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y50.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000011111111111111111111111111111110
CLBLM_R_X5Y50.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001011110010110100001101000011110010110100001111001011010000
CLBLM_R_X5Y50.SLICEL_X1.BLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X5Y50.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLM_R_X5Y50.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y50.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y50.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y50.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y50.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y50.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y50.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y50.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y50.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y50.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y50.SLICEM_X0.FFSYNC
CLBLM_R_X5Y50.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y50.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y50.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y50.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y50.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y50.SLICEL_X1.FFSYNC
CLBLM_R_X5Y50.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y50.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y50.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110000110000111100001111000010111000101110001111000011110000
CLBLM_R_X7Y50.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100101010101010110010101010101011111010101010100000101010101010
CLBLM_R_X7Y50.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y50.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y50.SLICEL_X1.COUTMUX.O5
CLBLM_R_X7Y50.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y50.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X7Y50.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y50.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y50.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y50.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y50.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y50.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y50.SLICEM_X0.FFSYNC
CLBLM_R_X7Y50.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y50.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y50.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y50.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y50.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y50.SLICEL_X1.D5FF.ZINI
CLBLM_R_X7Y50.SLICEL_X1.D5FF.ZRST
CLBLM_R_X7Y50.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X7Y50.SLICEL_X1.FFSYNC
CLBLM_R_X7Y50.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y50.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y50.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y50.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLM_L_X8Y50.SLICEM_X0.AOUTMUX.XOR
CLBLM_L_X8Y50.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLM_L_X8Y50.SLICEM_X0.BOUTMUX.XOR
CLBLM_L_X8Y50.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLM_L_X8Y50.SLICEM_X0.COUTMUX.XOR
CLBLM_L_X8Y50.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLM_L_X8Y50.SLICEM_X0.DOUTMUX.XOR
CLBLM_L_X8Y50.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y50.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y50.SLICEM_X0.PRECYINIT.AX
CLBLM_L_X8Y50.SLICEM_X0.CARRY4.ACY0
CLBLM_L_X8Y50.SLICEM_X0.CARRY4.BCY0
CLBLM_L_X8Y50.SLICEM_X0.CARRY4.CCY0
CLBLM_L_X8Y50.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X2Y49.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X2Y49.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y49.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y49.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLL_L_X2Y49.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLL_L_X2Y49.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000001010100010001000101010001000101010101000100010101010
CLBLL_L_X2Y49.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y49.SLICEL_X1.BLUT.INIT[63:0] = 64'b1000100010001000101010101010101010001000100010001010101010101010
CLBLL_L_X2Y49.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y49.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011011100000000000001010000000011111111000000000101010100000000
CLBLL_L_X2Y49.SLICEL_X1.COUTMUX.F7
CLBLL_L_X2Y49.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111100000000001100110000000011111111000000000011001100000000
CLBLL_L_X2Y49.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y49.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y49.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y49.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y49.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y49.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y49.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y49.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y49.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y49.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y49.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y49.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y49.SLICEL_X0.FFSYNC
CLBLL_L_X2Y49.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y49.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y49.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y49.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y49.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y49.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y49.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y49.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y49.SLICEL_X1.FFSYNC
CLBLL_L_X2Y49.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y49.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y49.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y49.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y49.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y49.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y49.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y49.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y49.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000010100000001100001011000010100000101000001111000011110000
CLBLM_R_X3Y49.SLICEM_X0.AOUTMUX.F7
CLBLM_R_X3Y49.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010111110101111000000000000000010101111101011110000000000000000
CLBLM_R_X3Y49.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X3Y49.SLICEM_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010111001010101010101010101010101010100
CLBLM_R_X3Y49.SLICEM_X0.COUTMUX.F7
CLBLM_R_X3Y49.SLICEM_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y49.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010101010111010101001010101010101010101010101010100
CLBLM_R_X3Y49.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y49.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y49.SLICEL_X1.CLUT.INIT[63:0] = 64'b1101110011001100110011001100110011011100110011001100110011001100
CLBLM_R_X3Y49.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y49.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110000000000101000000000000000000000
CLBLM_R_X3Y49.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X3Y49.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y49.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y49.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X3Y49.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y49.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y49.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y49.SLICEM_X0.FFSYNC
CLBLM_R_X3Y49.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y49.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y49.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y49.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y49.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y49.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y49.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y49.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y49.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y49.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y49.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y49.SLICEL_X1.FFSYNC
CLBLM_R_X3Y49.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y49.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y49.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000011000000000000001100000000000000110000000000000011000000
CLBLL_L_X4Y49.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011001100110011110011001100110010100000101000001010000010100000
CLBLL_L_X4Y49.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X4Y49.SLICEL_X0.CLUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLL_L_X4Y49.SLICEL_X0.DLUT.INIT[63:0] = 64'b1000100010001000100010001000100010001000100010001000100010001000
CLBLL_L_X4Y49.SLICEL_X0.DOUTMUX.O5
CLBLL_L_X4Y49.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110010011100100111001001110010011100100111001001110010011100100
CLBLL_L_X4Y49.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y49.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010000010100000101000001010000010100000101000001010000010100000
CLBLL_L_X4Y49.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y49.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110000000000110011000000000011001100000000001100110000000000
CLBLL_L_X4Y49.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y49.SLICEL_X1.DLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X4Y49.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y49.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y49.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y49.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y49.SLICEL_X0.FFSYNC
CLBLL_L_X4Y49.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y49.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y49.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y49.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y49.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y49.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y49.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y49.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y49.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y49.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y49.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y49.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y49.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y49.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y49.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y49.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y49.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y49.SLICEL_X1.FFSYNC
CLBLL_L_X4Y49.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y49.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y49.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011011000111100001101100011110000111110101111000001010000
CLBLM_R_X5Y49.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100101011001100110010101100110011001111110011001100000011001100
CLBLM_R_X5Y49.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLM_R_X5Y49.SLICEM_X0.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLM_R_X5Y49.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X5Y49.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001110111011110000001000100011110011101110111100000010001000
CLBLM_R_X5Y49.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y49.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X5Y49.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X5Y49.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y49.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y49.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y49.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y49.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y49.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y49.SLICEM_X0.FFSYNC
CLBLM_R_X5Y49.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y49.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y49.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y49.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y49.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y49.SLICEL_X1.FFSYNC
CLBLM_R_X5Y49.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y49.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y49.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y49.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101111111010101100010101000000011011111110101011000101010000000
CLBLM_R_X7Y49.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X7Y49.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110001100110011001100110011001100110
CLBLM_R_X7Y49.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y49.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y49.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y49.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y49.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X7Y49.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X7Y49.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X7Y49.SLICEL_X1.COUTMUX.O6
CLBLM_R_X7Y49.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111100000000111111110000
CLBLM_R_X7Y49.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X7Y49.SLICEM_X0.A5FF.ZINI
CLBLM_R_X7Y49.SLICEM_X0.A5FF.ZRST
CLBLM_R_X7Y49.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X7Y49.SLICEM_X0.FFSYNC
CLBLM_R_X7Y49.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y49.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y49.SLICEM_X0.CEUSEDMUX
CLBLM_R_X7Y49.SLICEL_X1.A5FF.ZINI
CLBLM_R_X7Y49.SLICEL_X1.A5FF.ZRST
CLBLM_R_X7Y49.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X7Y49.SLICEL_X1.B5FF.ZINI
CLBLM_R_X7Y49.SLICEL_X1.B5FF.ZRST
CLBLM_R_X7Y49.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X7Y49.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y49.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y49.SLICEL_X1.CFFMUX.CX
CLBLM_R_X7Y49.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y49.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y49.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y49.SLICEL_X1.FFSYNC
CLBLM_R_X7Y49.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y49.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y49.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111100001110000111110000111000011111000111110000111000001110000
CLBLM_L_X8Y49.SLICEM_X0.BLUT.INIT[63:0] = 64'b1110110001001100111011000100110011101100111011000100110001001100
CLBLM_L_X8Y49.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y49.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_L_X8Y49.SLICEL_X1.BOUTMUX.B5Q
CLBLM_L_X8Y49.SLICEL_X1.COUTMUX.C5Q
CLBLM_L_X8Y49.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y49.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y49.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y49.SLICEM_X0.BFF.ZINI
CLBLM_L_X8Y49.SLICEM_X0.BFF.ZRST
CLBLM_L_X8Y49.SLICEM_X0.BFFMUX.O6
CLBLM_L_X8Y49.SLICEM_X0.FFSYNC
CLBLM_L_X8Y49.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y49.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y49.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y49.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y49.SLICEL_X1.A5FFMUX.IN_B
CLBLM_L_X8Y49.SLICEL_X1.B5FF.ZINI
CLBLM_L_X8Y49.SLICEL_X1.B5FF.ZRST
CLBLM_L_X8Y49.SLICEL_X1.B5FFMUX.IN_B
CLBLM_L_X8Y49.SLICEL_X1.C5FF.ZINI
CLBLM_L_X8Y49.SLICEL_X1.C5FF.ZRST
CLBLM_L_X8Y49.SLICEL_X1.C5FFMUX.IN_B
CLBLM_L_X8Y49.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y49.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y49.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y49.SLICEL_X1.FFSYNC
CLBLM_L_X8Y49.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y49.SLICEL_X1.SRUSEDMUX

CLBLM_L_X10Y49.SLICEM_X0.BOUTMUX.B5Q
CLBLM_L_X10Y49.SLICEL_X1.DOUTMUX.D5Q
CLBLM_L_X10Y49.SLICEM_X0.AFF.ZINI
CLBLM_L_X10Y49.SLICEM_X0.AFF.ZRST
CLBLM_L_X10Y49.SLICEM_X0.AFFMUX.AX
CLBLM_L_X10Y49.SLICEM_X0.B5FF.ZINI
CLBLM_L_X10Y49.SLICEM_X0.B5FF.ZRST
CLBLM_L_X10Y49.SLICEM_X0.B5FFMUX.IN_B
CLBLM_L_X10Y49.SLICEM_X0.FFSYNC
CLBLM_L_X10Y49.SLICEM_X0.NOCLKINV
CLBLM_L_X10Y49.SLICEL_X1.D5FF.ZINI
CLBLM_L_X10Y49.SLICEL_X1.D5FF.ZRST
CLBLM_L_X10Y49.SLICEL_X1.D5FFMUX.IN_B
CLBLM_L_X10Y49.SLICEL_X1.FFSYNC
CLBLM_L_X10Y49.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y48.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111000000001111111100000000
CLBLL_L_X2Y48.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y48.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y48.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y48.SLICEL_X0.CLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111111111110000000000000000
CLBLL_L_X2Y48.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y48.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X2Y48.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y48.SLICEL_X1.ALUT.INIT[63:0] = 64'b0010000000100000001000001010101010100000101000001010101010101010
CLBLL_L_X2Y48.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y48.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100000011000000110011001100110011000000110000001100110011001100
CLBLL_L_X2Y48.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111001000100000000011111111111111110010001000000000
CLBLL_L_X2Y48.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y48.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y48.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y48.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y48.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y48.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y48.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y48.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y48.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y48.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y48.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y48.SLICEL_X0.FFSYNC
CLBLL_L_X2Y48.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y48.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y48.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y48.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y48.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y48.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y48.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y48.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y48.SLICEL_X1.FFSYNC
CLBLL_L_X2Y48.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y48.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y48.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y48.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y48.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y48.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y48.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y48.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y48.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y48.SLICEM_X0.ALUT.DI1MUX.AI
CLBLM_R_X3Y48.SLICEM_X0.ALUT.SMALL
CLBLM_R_X3Y48.SLICEM_X0.ALUT.RAM
CLBLM_R_X3Y48.SLICEM_X0.AOUTMUX.O5
CLBLM_R_X3Y48.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y48.SLICEM_X0.BLUT.DI1MUX.BI
CLBLM_R_X3Y48.SLICEM_X0.BLUT.SMALL
CLBLM_R_X3Y48.SLICEM_X0.BLUT.RAM
CLBLM_R_X3Y48.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X3Y48.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y48.SLICEM_X0.CLUT.DI1MUX.CI
CLBLM_R_X3Y48.SLICEM_X0.CLUT.SMALL
CLBLM_R_X3Y48.SLICEM_X0.CLUT.RAM
CLBLM_R_X3Y48.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y48.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X3Y48.SLICEM_X0.DLUT.SMALL
CLBLM_R_X3Y48.SLICEM_X0.DLUT.RAM
CLBLM_R_X3Y48.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y48.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000100000000000000000000000000000001000000000
CLBLM_R_X3Y48.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X3Y48.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000100000000000000000000000000000001000000000000000000000000
CLBLM_R_X3Y48.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y48.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110011001100110011001100100000110011001100110011001100110010
CLBLM_R_X3Y48.SLICEL_X1.COUTMUX.F7
CLBLM_R_X3Y48.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y48.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y48.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y48.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y48.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y48.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y48.SLICEM_X0.BFFMUX.O6
CLBLM_R_X3Y48.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y48.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y48.SLICEM_X0.C5FFMUX.IN_A
CLBLM_R_X3Y48.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y48.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y48.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y48.SLICEM_X0.FFSYNC
CLBLM_R_X3Y48.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y48.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y48.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y48.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y48.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y48.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y48.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y48.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y48.SLICEL_X1.FFSYNC
CLBLM_R_X3Y48.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y48.SLICEL_X1.SRUSEDMUX

CLBLL_L_X4Y48.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y48.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y48.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y48.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y48.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y48.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y48.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y48.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y48.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000010011111111111111111111111111111110
CLBLL_L_X4Y48.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y48.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100101011001010110010101100101011001010110010101100101011001010
CLBLL_L_X4Y48.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y48.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y48.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000100000000000000000000000000000001000000000000000000000000
CLBLL_L_X4Y48.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y48.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y48.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y48.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y48.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y48.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y48.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y48.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y48.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y48.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y48.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y48.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y48.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y48.SLICEL_X0.FFSYNC
CLBLL_L_X4Y48.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y48.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y48.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y48.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y48.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y48.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y48.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y48.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y48.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y48.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y48.SLICEL_X1.FFSYNC
CLBLL_L_X4Y48.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y48.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y48.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y48.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y48.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y48.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y48.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y48.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000010100000100000001010000010000000101000001000000010100000100
CLBLM_R_X5Y48.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y48.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111100000000111111110000
CLBLM_R_X5Y48.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X5Y48.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000101010101111000011110000111100001100110011110000
CLBLM_R_X5Y48.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y48.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y48.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y48.SLICEM_X0.FFSYNC
CLBLM_R_X5Y48.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y48.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y48.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y48.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y48.SLICEL_X1.FFSYNC
CLBLM_R_X5Y48.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y48.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y48.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X7Y48.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y48.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X7Y48.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y48.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y48.SLICEM_X0.AFFMUX.AX
CLBLM_R_X7Y48.SLICEM_X0.B5FF.ZINI
CLBLM_R_X7Y48.SLICEM_X0.B5FF.ZRST
CLBLM_R_X7Y48.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X7Y48.SLICEM_X0.CFF.ZINI
CLBLM_R_X7Y48.SLICEM_X0.CFF.ZRST
CLBLM_R_X7Y48.SLICEM_X0.CFFMUX.CX
CLBLM_R_X7Y48.SLICEM_X0.DFF.ZINI
CLBLM_R_X7Y48.SLICEM_X0.DFF.ZRST
CLBLM_R_X7Y48.SLICEM_X0.DFFMUX.DX
CLBLM_R_X7Y48.SLICEM_X0.FFSYNC
CLBLM_R_X7Y48.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y48.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y48.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y48.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y48.SLICEL_X1.AFFMUX.AX
CLBLM_R_X7Y48.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y48.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y48.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y48.SLICEL_X1.C5FF.ZINI
CLBLM_R_X7Y48.SLICEL_X1.C5FF.ZRST
CLBLM_R_X7Y48.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X7Y48.SLICEL_X1.DFF.ZINI
CLBLM_R_X7Y48.SLICEL_X1.DFF.ZRST
CLBLM_R_X7Y48.SLICEL_X1.DFFMUX.DX
CLBLM_R_X7Y48.SLICEL_X1.FFSYNC
CLBLM_R_X7Y48.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y48.SLICEL_X1.SRUSEDMUX

CLBLM_L_X8Y48.SLICEM_X0.ALUT.INIT[63:0] = 64'b1101100011110000110110001111000011111010111100000101000011110000
CLBLM_L_X8Y48.SLICEL_X1.AOUTMUX.A5Q
CLBLM_L_X8Y48.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_L_X8Y48.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y48.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y48.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y48.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y48.SLICEM_X0.FFSYNC
CLBLM_L_X8Y48.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y48.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y48.SLICEL_X1.A5FF.ZINI
CLBLM_L_X8Y48.SLICEL_X1.A5FF.ZRST
CLBLM_L_X8Y48.SLICEL_X1.A5FFMUX.IN_B
CLBLM_L_X8Y48.SLICEL_X1.BFF.ZINI
CLBLM_L_X8Y48.SLICEL_X1.BFF.ZRST
CLBLM_L_X8Y48.SLICEL_X1.BFFMUX.BX
CLBLM_L_X8Y48.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y48.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y48.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y48.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y48.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y48.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y48.SLICEL_X1.FFSYNC
CLBLM_L_X8Y48.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y48.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y47.SLICEL_X0.ALUT.INIT[63:0] = 64'b0101000000000000011100110000000011110000000000001111111100000000
CLBLL_L_X2Y47.SLICEL_X0.AOUTMUX.F7
CLBLL_L_X2Y47.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010000000001010101010101010101010100000000010101010
CLBLL_L_X2Y47.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y47.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000110000101000001011000010100000111100001010000011110000
CLBLL_L_X2Y47.SLICEL_X0.COUTMUX.F7
CLBLL_L_X2Y47.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010000011110000101000001111000010100000111100001010000011110000
CLBLL_L_X2Y47.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y47.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000100010101000001010001010100010101000101010001010100010
CLBLL_L_X2Y47.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y47.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010000010100000101010101010101010100000101000001010
CLBLL_L_X2Y47.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y47.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y47.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y47.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y47.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y47.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y47.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y47.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y47.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y47.SLICEL_X0.FFSYNC
CLBLL_L_X2Y47.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y47.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y47.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y47.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y47.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y47.SLICEL_X1.FFSYNC
CLBLL_L_X2Y47.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y47.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y47.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y47.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101101010101010101010101010101010101010101010101010
CLBLM_R_X3Y47.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y47.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_R_X3Y47.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y47.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101010101010101010101010101010101010
CLBLM_R_X3Y47.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y47.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y47.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y47.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000001010100010001000101010001000101010101000100010101010
CLBLM_R_X3Y47.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y47.SLICEL_X1.BLUT.INIT[63:0] = 64'b1000100010001000101010101010101010001000100010001010101010101010
CLBLM_R_X3Y47.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111111111111111110100000000000000000000000000000000
CLBLM_R_X3Y47.SLICEL_X1.COUTMUX.O6
CLBLM_R_X3Y47.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000100000000000000000000000000000001000000
CLBLM_R_X3Y47.SLICEL_X1.DOUTMUX.O5
CLBLM_R_X3Y47.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y47.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y47.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y47.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y47.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y47.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y47.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y47.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y47.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y47.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y47.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y47.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y47.SLICEM_X0.FFSYNC
CLBLM_R_X3Y47.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y47.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y47.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y47.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y47.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y47.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y47.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y47.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y47.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y47.SLICEL_X1.FFSYNC
CLBLM_R_X3Y47.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y47.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y47.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y47.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y47.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y47.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y47.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y47.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y47.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y47.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y47.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y47.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y47.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000010101010101010101010101010101010
CLBLL_L_X4Y47.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y47.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y47.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y47.SLICEL_X1.ALUT.INIT[63:0] = 64'b1110010000000000111001000000000011100100000000001110010000000000
CLBLL_L_X4Y47.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110111000000000010001000000000011101110000000000100010000000000
CLBLL_L_X4Y47.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000000000000101000001010000011110000000000001010000010100000
CLBLL_L_X4Y47.SLICEL_X1.COUTMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010000010100000111100000000000010100000101000001111000000000000
CLBLL_L_X4Y47.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X4Y47.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y47.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y47.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y47.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y47.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y47.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y47.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y47.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y47.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y47.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y47.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y47.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y47.SLICEL_X0.FFSYNC
CLBLL_L_X4Y47.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y47.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y47.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y47.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y47.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y47.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y47.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y47.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y47.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y47.SLICEL_X1.CFFMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y47.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y47.SLICEL_X1.DFFMUX.O6
CLBLL_L_X4Y47.SLICEL_X1.FFSYNC
CLBLL_L_X4Y47.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y47.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y47.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y47.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y47.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y47.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y47.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y47.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100001010111111110000101011111111000011001111111100001100
CLBLM_R_X5Y47.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y47.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y47.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y47.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X5Y47.SLICEL_X1.ALUT.INIT[63:0] = 64'b1101110110001000111100001111000011011101100010001111000011110000
CLBLM_R_X5Y47.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y47.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X5Y47.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y47.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y47.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y47.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y47.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y47.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y47.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y47.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y47.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y47.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y47.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y47.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y47.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y47.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y47.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y47.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y47.SLICEM_X0.FFSYNC
CLBLM_R_X5Y47.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y47.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y47.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y47.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y47.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y47.SLICEL_X1.FFSYNC
CLBLM_R_X5Y47.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y47.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y47.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y47.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011111100111100000011000011110000101110001111000010111000
CLBLM_R_X7Y47.SLICEM_X0.BLUT.INIT[63:0] = 64'b1010101011100010101010101110001010101010111011101010101000100010
CLBLM_R_X7Y47.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X7Y47.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X7Y47.SLICEM_X0.DOUTMUX.O5
CLBLM_R_X7Y47.SLICEL_X1.BLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y47.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y47.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y47.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y47.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y47.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y47.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y47.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y47.SLICEM_X0.FFSYNC
CLBLM_R_X7Y47.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y47.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y47.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y47.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y47.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y47.SLICEL_X1.CFF.ZINI
CLBLM_R_X7Y47.SLICEL_X1.CFF.ZRST
CLBLM_R_X7Y47.SLICEL_X1.CFFMUX.CX
CLBLM_R_X7Y47.SLICEL_X1.FFSYNC
CLBLM_R_X7Y47.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y47.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y47.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y47.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111110110101000011101010010000011111101101010000111010100100000
CLBLM_L_X8Y47.SLICEM_X0.AOUTMUX.A5Q
CLBLM_L_X8Y47.SLICEM_X0.A5FF.ZINI
CLBLM_L_X8Y47.SLICEM_X0.A5FF.ZRST
CLBLM_L_X8Y47.SLICEM_X0.A5FFMUX.IN_A
CLBLM_L_X8Y47.SLICEM_X0.FFSYNC
CLBLM_L_X8Y47.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y47.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y47.SLICEM_X0.CEUSEDMUX
CLBLM_L_X8Y47.SLICEL_X1.AFF.ZINI
CLBLM_L_X8Y47.SLICEL_X1.AFF.ZRST
CLBLM_L_X8Y47.SLICEL_X1.AFFMUX.AX
CLBLM_L_X8Y47.SLICEL_X1.CFF.ZINI
CLBLM_L_X8Y47.SLICEL_X1.CFF.ZRST
CLBLM_L_X8Y47.SLICEL_X1.CFFMUX.CX
CLBLM_L_X8Y47.SLICEL_X1.DFF.ZINI
CLBLM_L_X8Y47.SLICEL_X1.DFF.ZRST
CLBLM_L_X8Y47.SLICEL_X1.DFFMUX.DX
CLBLM_L_X8Y47.SLICEL_X1.FFSYNC
CLBLM_L_X8Y47.SLICEL_X1.NOCLKINV
CLBLM_L_X8Y47.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y46.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000010000000100110011000000010011001100010001001100110001000100
CLBLL_L_X2Y46.SLICEL_X0.AOUTMUX.F7
CLBLL_L_X2Y46.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100110001000100110011000100010011001100010001001100110001000100
CLBLL_L_X2Y46.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000000000000000000000100000000000000000000000000000000000
CLBLL_L_X2Y46.SLICEL_X0.COUTMUX.F7
CLBLL_L_X2Y46.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011001100110011001100110011001100
CLBLL_L_X2Y46.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y46.SLICEL_X1.ALUT.INIT[63:0] = 64'b0001000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X2Y46.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X2Y46.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y46.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y46.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y46.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y46.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y46.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y46.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y46.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y46.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y46.SLICEL_X0.FFSYNC
CLBLL_L_X2Y46.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y46.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y46.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y46.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y46.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y46.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y46.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y46.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y46.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y46.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y46.SLICEL_X1.FFSYNC
CLBLL_L_X2Y46.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y46.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y46.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y46.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101101001011010010110100101101010101010101010101010101010101010
CLBLM_R_X3Y46.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y46.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011110000111100001111000011110011001100110011001100110011001100
CLBLM_R_X3Y46.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y46.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101101001011010010110100101101011110000111100001111000011110000
CLBLM_R_X3Y46.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y46.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y46.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y46.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000010111111111111111111111111111111011
CLBLM_R_X3Y46.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y46.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111111111111111111000000000000000000000000000000000
CLBLM_R_X3Y46.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X3Y46.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010111001010101010101010101010101010100
CLBLM_R_X3Y46.SLICEL_X1.COUTMUX.F7
CLBLM_R_X3Y46.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y46.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y46.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y46.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y46.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y46.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y46.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y46.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y46.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y46.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y46.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y46.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y46.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y46.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y46.SLICEM_X0.FFSYNC
CLBLM_R_X3Y46.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y46.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y46.SLICEL_X1.B5FF.ZINI
CLBLM_R_X3Y46.SLICEL_X1.B5FF.ZRST
CLBLM_R_X3Y46.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X3Y46.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y46.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y46.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y46.SLICEL_X1.FFSYNC
CLBLM_R_X3Y46.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y46.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y46.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y46.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y46.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y46.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y46.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y46.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y46.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y46.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011001100110011001100110011001100
CLBLL_L_X4Y46.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y46.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X4Y46.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y46.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010101010101010101010
CLBLL_L_X4Y46.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y46.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100100011001000010000000100000011001000110010000100000001000000
CLBLL_L_X4Y46.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X4Y46.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110111000000000010001000000000011101110000000000100010000000000
CLBLL_L_X4Y46.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X4Y46.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111110000000000000011000000000011111100000000000000110000000000
CLBLL_L_X4Y46.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111110011001100110011001100000000001100110000000000
CLBLL_L_X4Y46.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X4Y46.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y46.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y46.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y46.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y46.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y46.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y46.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y46.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y46.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y46.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y46.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y46.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y46.SLICEL_X0.FFSYNC
CLBLL_L_X4Y46.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y46.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y46.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y46.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y46.SLICEL_X1.AFFMUX.O6
CLBLL_L_X4Y46.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y46.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y46.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y46.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y46.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y46.SLICEL_X1.CFFMUX.O6
CLBLL_L_X4Y46.SLICEL_X1.FFSYNC
CLBLL_L_X4Y46.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y46.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y46.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y46.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y46.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y46.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y46.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y46.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011110000111100001111000011110011111111000000001111111110101010
CLBLM_R_X5Y46.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y46.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLM_R_X5Y46.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y46.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLM_R_X5Y46.SLICEM_X0.DLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X5Y46.SLICEM_X0.DOUTMUX.O6
CLBLM_R_X5Y46.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000010101010111100001111000011110000110011001111000011110000
CLBLM_R_X5Y46.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011111100110011000000110011001100101011001100110010101100
CLBLM_R_X5Y46.SLICEL_X1.CLUT.INIT[63:0] = 64'b1110111111101111010000000100000011111111101011110101000000000000
CLBLM_R_X5Y46.SLICEL_X1.DLUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLM_R_X5Y46.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y46.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y46.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y46.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y46.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y46.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y46.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y46.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y46.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y46.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y46.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y46.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y46.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y46.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y46.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y46.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y46.SLICEM_X0.FFSYNC
CLBLM_R_X5Y46.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y46.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y46.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y46.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y46.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y46.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y46.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y46.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y46.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y46.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y46.SLICEL_X1.CFFMUX.O6
CLBLM_R_X5Y46.SLICEL_X1.FFSYNC
CLBLM_R_X5Y46.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y46.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y46.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101011110000010100001111000011011000111100001101100011110000
CLBLM_R_X7Y46.SLICEM_X0.BLUT.INIT[63:0] = 64'b1101110010001100110111001000110011011100110111001000110010001100
CLBLM_R_X7Y46.SLICEM_X0.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X7Y46.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y46.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X7Y46.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y46.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X7Y46.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y46.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y46.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y46.SLICEM_X0.BFF.ZINI
CLBLM_R_X7Y46.SLICEM_X0.BFF.ZRST
CLBLM_R_X7Y46.SLICEM_X0.BFFMUX.O6
CLBLM_R_X7Y46.SLICEM_X0.FFSYNC
CLBLM_R_X7Y46.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y46.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y46.SLICEL_X1.BFF.ZINI
CLBLM_R_X7Y46.SLICEL_X1.BFF.ZRST
CLBLM_R_X7Y46.SLICEL_X1.BFFMUX.BX
CLBLM_R_X7Y46.SLICEL_X1.FFSYNC
CLBLM_R_X7Y46.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y46.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y46.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y46.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110111011001100010001001100110011100100110011001110010011001100
CLBLM_L_X8Y46.SLICEL_X1.DLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_L_X8Y46.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y46.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y46.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y46.SLICEM_X0.FFSYNC
CLBLM_L_X8Y46.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y46.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y46.SLICEL_X1.NOCLKINV

CLBLM_L_X10Y46.SLICEM_X0.BFF.ZINI
CLBLM_L_X10Y46.SLICEM_X0.BFF.ZRST
CLBLM_L_X10Y46.SLICEM_X0.BFFMUX.BX
CLBLM_L_X10Y46.SLICEM_X0.FFSYNC
CLBLM_L_X10Y46.SLICEM_X0.NOCLKINV
CLBLM_L_X10Y46.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y45.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000010111001101000000000000000011001111110011110000000000000000
CLBLL_L_X2Y45.SLICEL_X0.BLUT.INIT[63:0] = 64'b1100111111001111000000000000000011001111110011110000000000000000
CLBLL_L_X2Y45.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000110000000000010011000100010011001100010001001100110001000100
CLBLL_L_X2Y45.SLICEL_X0.DLUT.INIT[63:0] = 64'b1011000010110000101100001011000010110000101100001011000010110000
CLBLL_L_X2Y45.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111001111000000111100111100000010111011101110111000100010001000
CLBLL_L_X2Y45.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111110101010000000001010101011110000110011001111000011001100
CLBLL_L_X2Y45.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000010000000000000000000000000000000100
CLBLL_L_X2Y45.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y45.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y45.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y45.SLICEL_X0.AFFMUX.F7
CLBLL_L_X2Y45.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y45.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y45.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y45.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y45.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y45.SLICEL_X0.CFFMUX.F7
CLBLL_L_X2Y45.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y45.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y45.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y45.SLICEL_X0.FFSYNC
CLBLL_L_X2Y45.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y45.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y45.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y45.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y45.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y45.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y45.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y45.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y45.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y45.SLICEL_X1.FFSYNC
CLBLL_L_X2Y45.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y45.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y45.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y45.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110011111111111111110000000000000000
CLBLM_R_X3Y45.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y45.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y45.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y45.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y45.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y45.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010110101010010101011010101011111111000000001111111100000000
CLBLM_R_X3Y45.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y45.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011110000111100011111000000001111000011110000111100001110
CLBLM_R_X3Y45.SLICEL_X1.AOUTMUX.F7
CLBLM_R_X3Y45.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000010101010101010100000000000000000
CLBLM_R_X3Y45.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X3Y45.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111111111111111111000000000000000000000000000000000
CLBLM_R_X3Y45.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000010000000000000000000000000000000100000000000000000000
CLBLM_R_X3Y45.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y45.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y45.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y45.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y45.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y45.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y45.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y45.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y45.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y45.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y45.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y45.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y45.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y45.SLICEM_X0.FFSYNC
CLBLM_R_X3Y45.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y45.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y45.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y45.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y45.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y45.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y45.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y45.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y45.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y45.SLICEL_X1.FFSYNC
CLBLM_R_X3Y45.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y45.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y45.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y45.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y45.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y45.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y45.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y45.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y45.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110011110000111100001111000011110000
CLBLL_L_X4Y45.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y45.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y45.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y45.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y45.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y45.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011001100110011001100110011001100
CLBLL_L_X4Y45.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y45.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000000000000000000010101010111100001010101011110000
CLBLL_L_X4Y45.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y45.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100110011001100101010101010101011001100110011001010101010101010
CLBLL_L_X4Y45.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y45.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y45.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y45.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y45.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y45.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y45.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y45.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y45.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y45.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y45.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y45.SLICEL_X0.FFSYNC
CLBLL_L_X4Y45.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y45.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y45.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y45.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y45.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y45.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y45.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y45.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y45.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y45.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y45.SLICEL_X1.FFSYNC
CLBLL_L_X4Y45.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y45.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y45.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y45.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y45.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y45.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y45.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y45.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111111111010101010000000011111111111111110101010100000000
CLBLM_R_X5Y45.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y45.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111111111111111111111111111111111111111111111111111111111111110
CLBLM_R_X5Y45.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y45.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y45.SLICEM_X0.DLUT.INIT[63:0] = 64'b1000000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X5Y45.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y45.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000000000000000000000000000000000000001
CLBLM_R_X5Y45.SLICEL_X1.BLUT.INIT[63:0] = 64'b0111111111111111111111111111111111111111111111111111111111111111
CLBLM_R_X5Y45.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y45.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111110000111111111111000011111111111100001111111111110000
CLBLM_R_X5Y45.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X5Y45.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y45.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y45.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y45.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y45.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y45.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y45.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y45.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y45.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y45.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y45.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y45.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y45.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y45.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y45.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y45.SLICEM_X0.FFSYNC
CLBLM_R_X5Y45.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y45.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y45.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y45.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y45.SLICEL_X1.AFFMUX.AX
CLBLM_R_X5Y45.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y45.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y45.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y45.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y45.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y45.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y45.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y45.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y45.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y45.SLICEL_X1.FFSYNC
CLBLM_R_X5Y45.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y45.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y45.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y45.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111010011110100101100001011000011110100101100001111010010110000
CLBLM_R_X7Y45.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y45.SLICEM_X0.COUTMUX.O6
CLBLM_R_X7Y45.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y45.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X7Y45.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X7Y45.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101001010101101010100101010110101010
CLBLM_R_X7Y45.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y45.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y45.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y45.SLICEM_X0.FFSYNC
CLBLM_R_X7Y45.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y45.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y45.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y45.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011110000111100001111000010101010111100001111000011110000
CLBLM_L_X8Y45.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLM_L_X8Y45.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y45.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y45.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y45.SLICEM_X0.FFSYNC
CLBLM_L_X8Y45.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y45.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y45.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y44.SLICEL_X0.ALUT.INIT[63:0] = 64'b0010001000101010000000000000101010101010101010100000000010101010
CLBLL_L_X2Y44.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010001000100010001010101010101010100010001000100010
CLBLL_L_X2Y44.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y44.SLICEL_X0.CLUT.INIT[63:0] = 64'b0010000000100000001000001111000010100000101000001111000011110000
CLBLL_L_X2Y44.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010000010100000111100001111000010100000101000001111000011110000
CLBLL_L_X2Y44.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y44.SLICEL_X1.ALUT.INIT[63:0] = 64'b0100000001000000010000000100000001000000010000000100000001000000
CLBLL_L_X2Y44.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100010001000100000000000000000001000100010001000000000000000000
CLBLL_L_X2Y44.SLICEL_X1.BOUTMUX.O6
CLBLL_L_X2Y44.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000000011000000000000001100000000000000110000000000000011000000
CLBLL_L_X2Y44.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000011000000000000001100000000000000110000000000000011000000
CLBLL_L_X2Y44.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X2Y44.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y44.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y44.SLICEL_X0.AFFMUX.F7
CLBLL_L_X2Y44.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y44.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y44.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y44.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y44.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y44.SLICEL_X0.CFFMUX.F7
CLBLL_L_X2Y44.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y44.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y44.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y44.SLICEL_X0.FFSYNC
CLBLL_L_X2Y44.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y44.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y44.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y44.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y44.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y44.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y44.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y44.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y44.SLICEL_X1.BFFMUX.O6
CLBLL_L_X2Y44.SLICEL_X1.CFF.ZINI
CLBLL_L_X2Y44.SLICEL_X1.CFF.ZRST
CLBLL_L_X2Y44.SLICEL_X1.CFFMUX.O6
CLBLL_L_X2Y44.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y44.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y44.SLICEL_X1.DFFMUX.O6
CLBLL_L_X2Y44.SLICEL_X1.FFSYNC
CLBLL_L_X2Y44.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y44.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y44.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y44.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y44.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_R_X3Y44.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y44.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010110101010010101011010101010101010101010101010101010101010
CLBLM_R_X3Y44.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y44.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y44.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y44.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101000000000000010100000000000001010000000000000101000000000000
CLBLM_R_X3Y44.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110101011101010101010101010101011101010111010101010101010101010
CLBLM_R_X3Y44.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y44.SLICEL_X1.CLUT.INIT[63:0] = 64'b0000100000001000000010001010101010001000101010101000100010101010
CLBLM_R_X3Y44.SLICEL_X1.COUTMUX.F7
CLBLM_R_X3Y44.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010000010100000101010101010101010100000101000001010101010101010
CLBLM_R_X3Y44.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y44.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y44.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y44.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y44.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y44.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y44.SLICEM_X0.FFSYNC
CLBLM_R_X3Y44.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y44.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y44.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y44.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y44.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y44.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y44.SLICEL_X1.FFSYNC
CLBLM_R_X3Y44.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y44.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y44.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y44.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y44.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y44.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y44.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y44.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y44.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y44.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y44.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y44.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y44.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y44.SLICEL_X0.DLUT.INIT[63:0] = 64'b1100110011001100110011001100110011111111000000001111111100000000
CLBLL_L_X4Y44.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y44.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000111111100000000000000000111111110000000011111110
CLBLL_L_X4Y44.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X4Y44.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001010101010101010
CLBLL_L_X4Y44.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y44.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y44.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111111111111111111111111111000000000000000000000000000000000
CLBLL_L_X4Y44.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y44.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y44.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y44.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y44.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y44.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y44.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y44.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y44.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y44.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y44.SLICEL_X0.FFSYNC
CLBLL_L_X4Y44.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y44.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y44.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y44.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y44.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y44.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y44.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y44.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y44.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y44.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y44.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y44.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y44.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y44.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y44.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y44.SLICEL_X1.FFSYNC
CLBLL_L_X4Y44.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y44.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y44.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y44.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y44.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y44.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y44.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y44.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100110011001100111111111100110011001100110011001111110011111100
CLBLM_R_X5Y44.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y44.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y44.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000000
CLBLM_R_X5Y44.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y44.SLICEL_X1.CLUT.INIT[63:0] = 64'b0100000000000000000000000000000000000000000000000000000000000000
CLBLM_R_X5Y44.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y44.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y44.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y44.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y44.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y44.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y44.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y44.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y44.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y44.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y44.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y44.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y44.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y44.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y44.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y44.SLICEM_X0.FFSYNC
CLBLM_R_X5Y44.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y44.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y44.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y44.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y44.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y44.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y44.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y44.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y44.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y44.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y44.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y44.SLICEL_X1.FFSYNC
CLBLM_R_X5Y44.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y44.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y44.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111001011110010110100001101000011110010110100001111001011010000
CLBLM_R_X7Y44.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_R_X7Y44.SLICEL_X1.DLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X7Y44.SLICEL_X1.DOUTMUX.O6
CLBLM_R_X7Y44.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y44.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y44.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y44.SLICEM_X0.FFSYNC
CLBLM_R_X7Y44.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y44.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y44.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y44.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111100001110000111110000111000011111000111110000111000001110000
CLBLM_L_X8Y44.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y44.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y44.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y44.SLICEM_X0.FFSYNC
CLBLM_L_X8Y44.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y44.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y44.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y43.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010100000000010100000000010101010101000000000101000000000
CLBLL_L_X2Y43.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y43.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y43.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y43.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y43.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y43.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y43.SLICEL_X0.FFSYNC
CLBLL_L_X2Y43.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y43.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y43.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y43.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y43.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y43.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y43.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y43.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y43.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y43.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y43.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y43.SLICEL_X1.DFF.ZINI
CLBLL_L_X2Y43.SLICEL_X1.DFF.ZRST
CLBLL_L_X2Y43.SLICEL_X1.DFFMUX.DX
CLBLL_L_X2Y43.SLICEL_X1.FFSYNC
CLBLL_L_X2Y43.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y43.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y43.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y43.SLICEM_X0.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y43.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y43.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_R_X3Y43.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y43.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y43.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y43.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011110000111100001111000011110011110000111100001111000011110000
CLBLM_R_X3Y43.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y43.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y43.SLICEL_X1.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000001
CLBLM_R_X3Y43.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y43.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y43.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y43.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y43.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y43.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y43.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y43.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y43.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y43.SLICEM_X0.FFSYNC
CLBLM_R_X3Y43.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y43.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y43.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y43.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y43.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y43.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y43.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y43.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y43.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y43.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y43.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y43.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y43.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y43.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y43.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y43.SLICEL_X1.FFSYNC
CLBLM_R_X3Y43.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y43.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y43.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y43.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y43.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y43.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y43.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y43.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y43.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y43.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111111100000000111111110000000011110000111100001111000011110000
CLBLL_L_X4Y43.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y43.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111100000000111111110000000011111111111111110000000000000000
CLBLL_L_X4Y43.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y43.SLICEL_X0.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101011001100110011001100110011001100
CLBLL_L_X4Y43.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y43.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000000000000000000000000000001111111111111111111111111111111101
CLBLL_L_X4Y43.SLICEL_X1.AOUTMUX.F7
CLBLL_L_X4Y43.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111111111111111111111111111000000000000000000000000000000000
CLBLL_L_X4Y43.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y43.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y43.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y43.SLICEL_X0.AFFMUX.AX
CLBLL_L_X4Y43.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y43.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y43.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y43.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y43.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y43.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y43.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y43.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y43.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y43.SLICEL_X0.FFSYNC
CLBLL_L_X4Y43.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y43.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y43.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y43.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y43.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y43.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y43.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y43.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y43.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y43.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y43.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y43.SLICEL_X1.FFSYNC
CLBLL_L_X4Y43.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y43.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y43.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y43.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y43.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y43.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y43.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y43.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000010101010111100001111000011110000110011001111000011110000
CLBLM_R_X5Y43.SLICEM_X0.BLUT.INIT[63:0] = 64'b1100111011001110110001001100010011001110110001001100111011000100
CLBLM_R_X5Y43.SLICEM_X0.CLUT.INIT[63:0] = 64'b0110011001100110011001100110011001100110011001100110011001100110
CLBLM_R_X5Y43.SLICEM_X0.COUTMUX.O6
CLBLM_R_X5Y43.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y43.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y43.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y43.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y43.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y43.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y43.SLICEM_X0.BFFMUX.O6
CLBLM_R_X5Y43.SLICEM_X0.FFSYNC
CLBLM_R_X5Y43.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y43.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y43.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y43.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y43.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y43.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y43.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y43.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y43.SLICEL_X1.FFSYNC
CLBLM_R_X5Y43.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y43.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y43.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y43.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000011110000111110100101000011110000111100001101100011011000
CLBLM_R_X7Y43.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X7Y43.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y43.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001100110011110011001100110000110011001100111100110011001100
CLBLM_R_X7Y43.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X7Y43.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111100000000111111110000
CLBLM_R_X7Y43.SLICEL_X1.BOUTMUX.O5
CLBLM_R_X7Y43.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y43.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y43.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y43.SLICEM_X0.FFSYNC
CLBLM_R_X7Y43.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y43.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y43.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y43.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111001111110000110000001111000011100010111100001110001011110000
CLBLM_L_X8Y43.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y43.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y43.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y43.SLICEM_X0.FFSYNC
CLBLM_L_X8Y43.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y43.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y43.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y42.SLICEL_X0.ALUT.INIT[63:0] = 64'b0100010000000000010001000000000001000100000000000100010000000000
CLBLL_L_X2Y42.SLICEL_X0.AOUTMUX.O6
CLBLL_L_X2Y42.SLICEL_X0.BLUT.INIT[63:0] = 64'b0101000000000000010100000000000011101010111010101010101010101010
CLBLL_L_X2Y42.SLICEL_X0.BOUTMUX.O5
CLBLL_L_X2Y42.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111110000110000111111000011000010111011101110111000100010001000
CLBLL_L_X2Y42.SLICEL_X0.DLUT.INIT[63:0] = 64'b1110001011100010111000101110001011111111001100111100110000000000
CLBLL_L_X2Y42.SLICEL_X0.DOUTMUX.O6
CLBLL_L_X2Y42.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y42.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110000000000110011000000000011001100000000001100110000000000
CLBLL_L_X2Y42.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y42.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111001011110000111100101111000011110010111100001111001011110000
CLBLL_L_X2Y42.SLICEL_X1.DOUTMUX.O6
CLBLL_L_X2Y42.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y42.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y42.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y42.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y42.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y42.SLICEL_X0.BFFMUX.O6
CLBLL_L_X2Y42.SLICEL_X0.FFSYNC
CLBLL_L_X2Y42.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y42.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y42.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y42.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y42.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y42.SLICEL_X1.FFSYNC
CLBLL_L_X2Y42.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y42.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y42.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y42.SLICEM_X0.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110011001100110011001100110011001100
CLBLM_R_X3Y42.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y42.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y42.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y42.SLICEM_X0.CLUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_R_X3Y42.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y42.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y42.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y42.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000110000000000000011000000000000001100000000000000110000000000
CLBLM_R_X3Y42.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000110000001100000000000000000000001100000011000000000000000000
CLBLM_R_X3Y42.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y42.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010111010101001010101010101010101010101010100
CLBLM_R_X3Y42.SLICEL_X1.COUTMUX.F7
CLBLM_R_X3Y42.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y42.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y42.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y42.SLICEM_X0.AFFMUX.AX
CLBLM_R_X3Y42.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y42.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y42.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y42.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y42.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y42.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y42.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y42.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y42.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y42.SLICEM_X0.FFSYNC
CLBLM_R_X3Y42.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y42.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y42.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y42.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y42.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y42.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y42.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y42.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y42.SLICEL_X1.BFFMUX.O6
CLBLM_R_X3Y42.SLICEL_X1.FFSYNC
CLBLM_R_X3Y42.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y42.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y42.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y42.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y42.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y42.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y42.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y42.SLICEL_X0.ALUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y42.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X4Y42.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111111111110000000000000000
CLBLL_L_X4Y42.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y42.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011110000111100001111000011110000
CLBLL_L_X4Y42.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y42.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111000000001111111100000000
CLBLL_L_X4Y42.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y42.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000000000000000000011001100110011001010101010101010
CLBLL_L_X4Y42.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y42.SLICEL_X1.BLUT.INIT[63:0] = 64'b1010101010101010111100001111000010101010101010101111000011110000
CLBLL_L_X4Y42.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y42.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111111111111111111111111101111111111111111111111111111111011
CLBLL_L_X4Y42.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y42.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y42.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y42.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y42.SLICEL_X0.FFSYNC
CLBLL_L_X4Y42.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y42.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y42.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y42.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y42.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y42.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y42.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y42.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y42.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y42.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y42.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y42.SLICEL_X1.FFSYNC
CLBLL_L_X4Y42.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y42.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y42.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X4Y42.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y42.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y42.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y42.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y42.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101010101010111100001111000010101010101010101111000011110000
CLBLM_R_X5Y42.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y42.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y42.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111110101010010101010000000011100100111001001110010011100100
CLBLM_R_X5Y42.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y42.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y42.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y42.SLICEM_X0.AFFMUX.AX
CLBLM_R_X5Y42.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y42.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y42.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y42.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y42.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y42.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y42.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y42.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y42.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y42.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y42.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y42.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y42.SLICEM_X0.FFSYNC
CLBLM_R_X5Y42.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y42.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y42.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y42.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y42.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y42.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y42.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y42.SLICEL_X1.A5FFMUX.IN_A
CLBLM_R_X5Y42.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y42.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y42.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y42.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y42.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y42.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y42.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y42.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y42.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y42.SLICEL_X1.FFSYNC
CLBLM_R_X5Y42.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y42.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y42.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111010010110000111101001011000011110100111101001011000010110000
CLBLM_R_X7Y42.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000000000000111111111111111100000000
CLBLM_R_X7Y42.SLICEM_X0.BOUTMUX.O5
CLBLM_R_X7Y42.SLICEL_X1.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y42.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y42.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y42.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y42.SLICEM_X0.FFSYNC
CLBLM_R_X7Y42.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y42.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y42.SLICEL_X1.AFF.ZINI
CLBLM_R_X7Y42.SLICEL_X1.AFF.ZRST
CLBLM_R_X7Y42.SLICEL_X1.AFFMUX.AX
CLBLM_R_X7Y42.SLICEL_X1.FFSYNC
CLBLM_R_X7Y42.SLICEL_X1.NOCLKINV
CLBLM_R_X7Y42.SLICEL_X1.SRUSEDMUX
CLBLM_R_X7Y42.SLICEL_X1.CEUSEDMUX

CLBLM_L_X8Y42.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011100011110000101110001111000011111100111100000011000011110000
CLBLM_L_X8Y42.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101101001011010010110100101101001011010010110100101101001011010
CLBLM_L_X8Y42.SLICEL_X1.DOUTMUX.O5
CLBLM_L_X8Y42.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y42.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y42.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y42.SLICEM_X0.FFSYNC
CLBLM_L_X8Y42.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y42.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y42.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y41.SLICEL_X0.ALUT.INIT[63:0] = 64'b1100110011001100110011001100110010101010101010101010101010101010
CLBLL_L_X2Y41.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y41.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLL_L_X2Y41.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X2Y41.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X2Y41.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000101000000000000010100000000011110000111100001111001011110010
CLBLL_L_X2Y41.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X2Y41.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111111100000000111111110000110011111111000000001111111100001100
CLBLL_L_X2Y41.SLICEL_X1.DLUT.INIT[63:0] = 64'b1110111000100010111011100010001011110011111100111100000011000000
CLBLL_L_X2Y41.SLICEL_X0.BFF.ZINI
CLBLL_L_X2Y41.SLICEL_X0.BFF.ZRST
CLBLL_L_X2Y41.SLICEL_X0.BFFMUX.BX
CLBLL_L_X2Y41.SLICEL_X0.CFF.ZINI
CLBLL_L_X2Y41.SLICEL_X0.CFF.ZRST
CLBLL_L_X2Y41.SLICEL_X0.CFFMUX.CX
CLBLL_L_X2Y41.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y41.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y41.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y41.SLICEL_X0.FFSYNC
CLBLL_L_X2Y41.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y41.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y41.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y41.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y41.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y41.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y41.SLICEL_X1.FFSYNC
CLBLL_L_X2Y41.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y41.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y41.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y41.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y41.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y41.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y41.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y41.SLICEM_X0.ALUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y41.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y41.SLICEM_X0.BLUT.INIT[63:0] = 64'b0011001111001100001100111100110011111111000000001111111100000000
CLBLM_R_X3Y41.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y41.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011110000111100001111000011110000
CLBLM_R_X3Y41.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y41.SLICEM_X0.DLUT.INIT[63:0] = 64'b0011110000111100001111000011110011110000111100001111000011110000
CLBLM_R_X3Y41.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y41.SLICEL_X1.ALUT.INIT[63:0] = 64'b1010101010101010111111110000000011001100110011001111000011110000
CLBLM_R_X3Y41.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010101010101010101010101010111001010101010101010101010101010100
CLBLM_R_X3Y41.SLICEL_X1.COUTMUX.F7
CLBLM_R_X3Y41.SLICEL_X1.DLUT.INIT[63:0] = 64'b1010101010101010101010101010101010101010101010101010101010101010
CLBLM_R_X3Y41.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y41.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y41.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y41.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y41.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y41.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y41.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y41.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y41.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y41.SLICEM_X0.FFSYNC
CLBLM_R_X3Y41.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y41.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y41.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y41.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y41.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y41.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y41.SLICEL_X1.FFSYNC
CLBLM_R_X3Y41.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y41.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y41.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y41.SLICEM_X0.PRECYINIT.CIN
CLBLM_R_X3Y41.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y41.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y41.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y41.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y41.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X4Y41.SLICEL_X0.BLUT.INIT[63:0] = 64'b1010101010101010101010101010101011111111000000001111111100000000
CLBLL_L_X4Y41.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X4Y41.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101010101010101010101010101011110000111100001111000011110000
CLBLL_L_X4Y41.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X4Y41.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X4Y41.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X4Y41.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000101010101010101011111111000000001010101010101010
CLBLL_L_X4Y41.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y41.SLICEL_X1.BLUT.INIT[63:0] = 64'b1111111100000000111100001111000011001100110011001010101010101010
CLBLL_L_X4Y41.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y41.SLICEL_X1.CLUT.INIT[63:0] = 64'b1111000011110000000000000000000010101010101010101100110011001100
CLBLL_L_X4Y41.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y41.SLICEL_X1.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLL_L_X4Y41.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y41.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y41.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y41.SLICEL_X0.FFSYNC
CLBLL_L_X4Y41.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y41.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y41.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y41.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y41.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X4Y41.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.BFFMUX.O6
CLBLL_L_X4Y41.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.B5FFMUX.IN_A
CLBLL_L_X4Y41.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y41.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.C5FFMUX.IN_A
CLBLL_L_X4Y41.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y41.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y41.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y41.SLICEL_X1.FFSYNC
CLBLL_L_X4Y41.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y41.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y41.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X4Y41.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X4Y41.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X4Y41.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X4Y41.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X5Y41.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110010011100100111001001110010011111111010101011010101000000000
CLBLM_R_X5Y41.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y41.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y41.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y41.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000010101010111100001111000011110000110011001111000011110000
CLBLM_R_X5Y41.SLICEL_X1.BLUT.INIT[63:0] = 64'b1100101011001010110011001100110011001111110000001100110011001100
CLBLM_R_X5Y41.SLICEL_X1.CLUT.INIT[63:0] = 64'b0011110000111100001111000011110000111100001111000011110000111100
CLBLM_R_X5Y41.SLICEL_X1.COUTMUX.O5
CLBLM_R_X5Y41.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y41.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y41.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y41.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y41.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y41.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y41.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y41.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y41.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y41.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y41.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y41.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y41.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y41.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y41.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y41.SLICEM_X0.FFSYNC
CLBLM_R_X5Y41.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y41.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y41.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y41.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y41.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y41.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y41.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y41.SLICEL_X1.BFFMUX.O6
CLBLM_R_X5Y41.SLICEL_X1.FFSYNC
CLBLM_R_X5Y41.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y41.SLICEL_X1.SRUSEDMUX

CLBLM_R_X7Y41.SLICEM_X0.ALUT.INIT[63:0] = 64'b1110001011100010111100001111000011110011110000001111000011110000
CLBLM_R_X7Y41.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLM_R_X7Y41.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X7Y41.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y41.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y41.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y41.SLICEM_X0.FFSYNC
CLBLM_R_X7Y41.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y41.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y41.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y41.SLICEM_X0.ALUT.INIT[63:0] = 64'b1011100011110000101110001111000011111100111100000011000011110000
CLBLM_L_X8Y41.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y41.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y41.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y41.SLICEM_X0.FFSYNC
CLBLM_L_X8Y41.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y41.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y41.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y40.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111111111111111000000000000000011111111111111110000000000000000
CLBLL_L_X2Y40.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y40.SLICEL_X0.BLUT.INIT[63:0] = 64'b1111000011110000111100001111000011111111000000001111111100000000
CLBLL_L_X2Y40.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y40.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111111111111111000000000000000010101010101010101010101010101010
CLBLL_L_X2Y40.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y40.SLICEL_X0.DLUT.INIT[63:0] = 64'b1111111100000000111111110000000011001100110011001100110011001100
CLBLL_L_X2Y40.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y40.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101000001010000000000000000000011001100000000001100110000000000
CLBLL_L_X2Y40.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X2Y40.SLICEL_X1.BLUT.INIT[63:0] = 64'b1110111011101110001000100010001011110011110000001111001111000000
CLBLL_L_X2Y40.SLICEL_X1.CLUT.INIT[63:0] = 64'b1100110011001100111011001110110011001100110011001110110011101100
CLBLL_L_X2Y40.SLICEL_X1.DLUT.INIT[63:0] = 64'b1110010011100100111001001110010011111111101010100101010100000000
CLBLL_L_X2Y40.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y40.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y40.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y40.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y40.SLICEL_X1.FFSYNC
CLBLL_L_X2Y40.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y40.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y40.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y40.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y40.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y40.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y40.SLICEL_X0.CARRY4.DCY0

CLBLM_R_X3Y40.SLICEM_X0.ALUT.INIT[63:0] = 64'b0110011001100110011001100110011010101010101010101010101010101010
CLBLM_R_X3Y40.SLICEM_X0.AOUTMUX.XOR
CLBLM_R_X3Y40.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000011111111111111110000000011111111111111110000000000000000
CLBLM_R_X3Y40.SLICEM_X0.BOUTMUX.XOR
CLBLM_R_X3Y40.SLICEM_X0.CLUT.INIT[63:0] = 64'b0000111111110000000011111111000011111111000000001111111100000000
CLBLM_R_X3Y40.SLICEM_X0.COUTMUX.XOR
CLBLM_R_X3Y40.SLICEM_X0.DLUT.INIT[63:0] = 64'b0101010101010101101010101010101011111111111111110000000000000000
CLBLM_R_X3Y40.SLICEM_X0.DOUTMUX.XOR
CLBLM_R_X3Y40.SLICEL_X1.ALUT.INIT[63:0] = 64'b0101000001010000000000000000000001010000010100000000000000000000
CLBLM_R_X3Y40.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y40.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y40.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y40.SLICEM_X0.CFF.ZINI
CLBLM_R_X3Y40.SLICEM_X0.CFF.ZRST
CLBLM_R_X3Y40.SLICEM_X0.CFFMUX.CX
CLBLM_R_X3Y40.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y40.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y40.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y40.SLICEM_X0.FFSYNC
CLBLM_R_X3Y40.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y40.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y40.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y40.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y40.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y40.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y40.SLICEL_X1.FFSYNC
CLBLM_R_X3Y40.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y40.SLICEL_X1.CEUSEDMUX
CLBLM_R_X3Y40.SLICEM_X0.PRECYINIT.AX
CLBLM_R_X3Y40.SLICEM_X0.CARRY4.ACY0
CLBLM_R_X3Y40.SLICEM_X0.CARRY4.BCY0
CLBLM_R_X3Y40.SLICEM_X0.CARRY4.CCY0
CLBLM_R_X3Y40.SLICEM_X0.CARRY4.DCY0

CLBLL_L_X4Y40.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011001100111100001100110011110000110011001111000011001100
CLBLL_L_X4Y40.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y40.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y40.SLICEL_X0.CLUT.INIT[63:0] = 64'b1010101000000000101010100000000010101010000000001010101000000000
CLBLL_L_X4Y40.SLICEL_X0.COUTMUX.O6
CLBLL_L_X4Y40.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y40.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000000000000111100000000000011110000000000001111000000000000
CLBLL_L_X4Y40.SLICEL_X1.AOUTMUX.O5
CLBLL_L_X4Y40.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y40.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y40.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y40.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y40.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y40.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y40.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y40.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y40.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y40.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y40.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y40.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y40.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y40.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y40.SLICEL_X0.FFSYNC
CLBLL_L_X4Y40.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y40.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y40.SLICEL_X1.C5FF.ZINI
CLBLL_L_X4Y40.SLICEL_X1.C5FF.ZRST
CLBLL_L_X4Y40.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y40.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y40.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y40.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y40.SLICEL_X1.FFSYNC
CLBLL_L_X4Y40.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y40.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y40.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y40.SLICEM_X0.ALUT.INIT[63:0] = 64'b1100111111001111110000001100000010101111101000001010111110100000
CLBLM_R_X5Y40.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y40.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111110000110000111111000011000011111100001100001111110000110000
CLBLM_R_X5Y40.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y40.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y40.SLICEL_X1.ALUT.INIT[63:0] = 64'b1100110011001100000000000000000011001100110011000000000000000000
CLBLM_R_X5Y40.SLICEL_X1.AOUTMUX.O5
CLBLM_R_X5Y40.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y40.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y40.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y40.SLICEM_X0.BFF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.BFF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.BFFMUX.BX
CLBLM_R_X5Y40.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.B5FFMUX.IN_A
CLBLM_R_X5Y40.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y40.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y40.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y40.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y40.SLICEM_X0.FFSYNC
CLBLM_R_X5Y40.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y40.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y40.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y40.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y40.SLICEL_X1.AFFMUX.AX
CLBLM_R_X5Y40.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y40.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y40.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y40.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y40.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y40.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y40.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y40.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y40.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y40.SLICEL_X1.FFSYNC
CLBLM_R_X5Y40.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y40.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y40.SLICEL_X1.CEUSEDMUX

CLBLM_R_X7Y40.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111000010101010111100001111000011110000110011001111000011110000
CLBLM_R_X7Y40.SLICEM_X0.CLUT.INIT[63:0] = 64'b0101010101010101101010101010101001010101010101011010101010101010
CLBLM_R_X7Y40.SLICEM_X0.COUTMUX.O5
CLBLM_R_X7Y40.SLICEM_X0.AFF.ZINI
CLBLM_R_X7Y40.SLICEM_X0.AFF.ZRST
CLBLM_R_X7Y40.SLICEM_X0.AFFMUX.O6
CLBLM_R_X7Y40.SLICEM_X0.FFSYNC
CLBLM_R_X7Y40.SLICEM_X0.NOCLKINV
CLBLM_R_X7Y40.SLICEM_X0.SRUSEDMUX
CLBLM_R_X7Y40.SLICEL_X1.NOCLKINV

CLBLM_L_X8Y40.SLICEM_X0.ALUT.INIT[63:0] = 64'b1010101011110000111100001111000011001100111100001111000011110000
CLBLM_L_X8Y40.SLICEM_X0.AFF.ZINI
CLBLM_L_X8Y40.SLICEM_X0.AFF.ZRST
CLBLM_L_X8Y40.SLICEM_X0.AFFMUX.O6
CLBLM_L_X8Y40.SLICEM_X0.FFSYNC
CLBLM_L_X8Y40.SLICEM_X0.NOCLKINV
CLBLM_L_X8Y40.SLICEM_X0.SRUSEDMUX
CLBLM_L_X8Y40.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y39.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111100000000000000001111111111111111
CLBLL_L_X2Y39.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y39.SLICEL_X0.CLUT.INIT[63:0] = 64'b1111001111000000111100111100000011101110111011100010001000100010
CLBLL_L_X2Y39.SLICEL_X0.COUTMUX.O6
CLBLL_L_X2Y39.SLICEL_X1.ALUT.INIT[63:0] = 64'b0000111111110000000011111111000000001111111111111111000000000000
CLBLL_L_X2Y39.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y39.SLICEL_X1.CLUT.INIT[63:0] = 64'b1010000010100000101000001010000010100000101000001010000010100000
CLBLL_L_X2Y39.SLICEL_X1.COUTMUX.O6
CLBLL_L_X2Y39.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y39.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y39.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X2Y39.SLICEL_X0.FFSYNC
CLBLL_L_X2Y39.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y39.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y39.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y39.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y39.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y39.SLICEL_X1.AFFMUX.O6
CLBLL_L_X2Y39.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y39.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y39.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y39.SLICEL_X1.FFSYNC
CLBLL_L_X2Y39.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y39.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y39.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111110101010010101010000000011100100111001001110010011100100
CLBLM_R_X3Y39.SLICEM_X0.BLUT.INIT[63:0] = 64'b0000000000000000000000000000010000000000000000000000000000000100
CLBLM_R_X3Y39.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y39.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y39.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y39.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y39.SLICEM_X0.FFSYNC
CLBLM_R_X3Y39.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y39.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y39.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y39.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y39.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y39.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y39.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y39.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y39.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y39.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y39.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y39.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y39.SLICEL_X1.FFSYNC
CLBLM_R_X3Y39.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y39.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y39.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y39.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111010110100000111101011010000011011101110111011000100010001000
CLBLL_L_X4Y39.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y39.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y39.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y39.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y39.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y39.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y39.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y39.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y39.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y39.SLICEL_X0.BFF.ZINI
CLBLL_L_X4Y39.SLICEL_X0.BFF.ZRST
CLBLL_L_X4Y39.SLICEL_X0.BFFMUX.BX
CLBLL_L_X4Y39.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y39.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y39.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y39.SLICEL_X0.CFF.ZINI
CLBLL_L_X4Y39.SLICEL_X0.CFF.ZRST
CLBLL_L_X4Y39.SLICEL_X0.CFFMUX.CX
CLBLL_L_X4Y39.SLICEL_X0.FFSYNC
CLBLL_L_X4Y39.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y39.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y39.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y39.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y39.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y39.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y39.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y39.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y39.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y39.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y39.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y39.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y39.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y39.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y39.SLICEL_X1.FFSYNC
CLBLL_L_X4Y39.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y39.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y39.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y39.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100001111111100000000000010101100101011001010110010101100
CLBLM_R_X5Y39.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y39.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y39.SLICEM_X0.CLUT.INIT[63:0] = 64'b1111111111111111101010101010101011111111111111111010101010101010
CLBLM_R_X5Y39.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y39.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y39.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111111100000000000000000000000011111111000000000000000000000000
CLBLM_R_X5Y39.SLICEL_X1.AOUTMUX.O6
CLBLM_R_X5Y39.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y39.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y39.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y39.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y39.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y39.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y39.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y39.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y39.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y39.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y39.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y39.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y39.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y39.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y39.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y39.SLICEM_X0.FFSYNC
CLBLM_R_X5Y39.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y39.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y39.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y39.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y39.SLICEL_X1.AFFMUX.AX
CLBLM_R_X5Y39.SLICEL_X1.BFF.ZINI
CLBLM_R_X5Y39.SLICEL_X1.BFF.ZRST
CLBLM_R_X5Y39.SLICEL_X1.BFFMUX.BX
CLBLM_R_X5Y39.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y39.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y39.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y39.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y39.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y39.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y39.SLICEL_X1.FFSYNC
CLBLM_R_X5Y39.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y39.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y39.SLICEL_X1.CEUSEDMUX

CLBLL_L_X2Y38.SLICEL_X0.ALUT.INIT[63:0] = 64'b0101101001011010010110100101101001010101010101010101010101010101
CLBLL_L_X2Y38.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y38.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLL_L_X2Y38.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y38.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y38.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y38.SLICEL_X0.AFFMUX.O6
CLBLL_L_X2Y38.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y38.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y38.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X2Y38.SLICEL_X0.FFSYNC
CLBLL_L_X2Y38.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y38.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y38.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y38.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y38.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y38.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y38.SLICEL_X1.FFSYNC
CLBLL_L_X2Y38.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y38.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y38.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101011111010010100000101000011101110010001001110111001000100
CLBLM_R_X3Y38.SLICEM_X0.BLUT.INIT[63:0] = 64'b1111101001010000111110100101000011101110111011100100010001000100
CLBLM_R_X3Y38.SLICEM_X0.DLUT.INIT[63:0] = 64'b0000000000000000000000000000000100000000000000000000000000000001
CLBLM_R_X3Y38.SLICEL_X1.ALUT.INIT[63:0] = 64'b0100000001000000010000000100000001000000010000000100000001000000
CLBLM_R_X3Y38.SLICEL_X1.BLUT.INIT[63:0] = 64'b0100010001000100000000000000000001000100010001000000000000000000
CLBLM_R_X3Y38.SLICEL_X1.BOUTMUX.O6
CLBLM_R_X3Y38.SLICEM_X0.AFF.ZINI
CLBLM_R_X3Y38.SLICEM_X0.AFF.ZRST
CLBLM_R_X3Y38.SLICEM_X0.AFFMUX.O6
CLBLM_R_X3Y38.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y38.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y38.SLICEM_X0.BFFMUX.O6
CLBLM_R_X3Y38.SLICEM_X0.FFSYNC
CLBLM_R_X3Y38.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y38.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y38.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y38.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y38.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y38.SLICEL_X1.AFFMUX.O6
CLBLM_R_X3Y38.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y38.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y38.SLICEL_X1.BFFMUX.O6
CLBLM_R_X3Y38.SLICEL_X1.FFSYNC
CLBLM_R_X3Y38.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y38.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y38.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111010110100000111101011010000011110101101000001111010110100000
CLBLL_L_X4Y38.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y38.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y38.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y38.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y38.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y38.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y38.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y38.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y38.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y38.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y38.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y38.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y38.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y38.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y38.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y38.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y38.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y38.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y38.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y38.SLICEL_X0.FFSYNC
CLBLL_L_X4Y38.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y38.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y38.SLICEL_X1.AFF.ZINI
CLBLL_L_X4Y38.SLICEL_X1.AFF.ZRST
CLBLL_L_X4Y38.SLICEL_X1.AFFMUX.AX
CLBLL_L_X4Y38.SLICEL_X1.BFF.ZINI
CLBLL_L_X4Y38.SLICEL_X1.BFF.ZRST
CLBLL_L_X4Y38.SLICEL_X1.BFFMUX.BX
CLBLL_L_X4Y38.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y38.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y38.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y38.SLICEL_X1.FFSYNC
CLBLL_L_X4Y38.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y38.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y38.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y38.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111111110000000011110000000010101100101011001010110010101100
CLBLM_R_X5Y38.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y38.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X5Y38.SLICEM_X0.CLUT.INIT[63:0] = 64'b1100000011000000110000001100000011000000110000001100000011000000
CLBLM_R_X5Y38.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X5Y38.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111101011111010010100000101000011111010111110100101000001010000
CLBLM_R_X5Y38.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y38.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y38.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y38.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y38.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y38.SLICEM_X0.B5FF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.B5FF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X5Y38.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y38.SLICEM_X0.C5FF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.C5FF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X5Y38.SLICEM_X0.DFF.ZINI
CLBLM_R_X5Y38.SLICEM_X0.DFF.ZRST
CLBLM_R_X5Y38.SLICEM_X0.DFFMUX.DX
CLBLM_R_X5Y38.SLICEM_X0.FFSYNC
CLBLM_R_X5Y38.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y38.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y38.SLICEL_X1.AFF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.AFF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.AFFMUX.O6
CLBLM_R_X5Y38.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y38.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y38.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y38.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y38.SLICEL_X1.DFF.ZINI
CLBLM_R_X5Y38.SLICEL_X1.DFF.ZRST
CLBLM_R_X5Y38.SLICEL_X1.DFFMUX.DX
CLBLM_R_X5Y38.SLICEL_X1.FFSYNC
CLBLM_R_X5Y38.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y38.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y37.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011110000111100110011001100110000111100001111001100110011001100
CLBLL_L_X2Y37.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y37.SLICEL_X1.DLUT.INIT[63:0] = 64'b1111111101010000111111110000000011111111010100001111111100000000
CLBLL_L_X2Y37.SLICEL_X1.DOUTMUX.O5
CLBLL_L_X2Y37.SLICEL_X0.AFF.ZINI
CLBLL_L_X2Y37.SLICEL_X0.AFF.ZRST
CLBLL_L_X2Y37.SLICEL_X0.AFFMUX.AX
CLBLL_L_X2Y37.SLICEL_X0.DFF.ZINI
CLBLL_L_X2Y37.SLICEL_X0.DFF.ZRST
CLBLL_L_X2Y37.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y37.SLICEL_X0.FFSYNC
CLBLL_L_X2Y37.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y37.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y37.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y37.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y37.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y37.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y37.SLICEL_X1.FFSYNC
CLBLL_L_X2Y37.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y37.SLICEL_X1.SRUSEDMUX

CLBLM_R_X3Y37.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X3Y37.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X3Y37.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X3Y37.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y37.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y37.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y37.SLICEM_X0.FFSYNC
CLBLM_R_X3Y37.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y37.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y37.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y37.SLICEL_X1.A5FF.ZINI
CLBLM_R_X3Y37.SLICEL_X1.A5FF.ZRST
CLBLM_R_X3Y37.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X3Y37.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y37.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y37.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y37.SLICEL_X1.C5FF.ZINI
CLBLM_R_X3Y37.SLICEL_X1.C5FF.ZRST
CLBLM_R_X3Y37.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X3Y37.SLICEL_X1.D5FF.ZINI
CLBLM_R_X3Y37.SLICEL_X1.D5FF.ZRST
CLBLM_R_X3Y37.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X3Y37.SLICEL_X1.FFSYNC
CLBLM_R_X3Y37.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y37.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y37.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y37.SLICEL_X0.ALUT.INIT[63:0] = 64'b1101110110001000110111011000100011110101111101011010000010100000
CLBLL_L_X4Y37.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y37.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y37.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X4Y37.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y37.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X4Y37.SLICEL_X0.AFF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.AFF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.AFFMUX.O6
CLBLL_L_X4Y37.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X4Y37.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y37.SLICEL_X0.C5FF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.C5FF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X4Y37.SLICEL_X0.DFF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.DFF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.DFFMUX.DX
CLBLL_L_X4Y37.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y37.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y37.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y37.SLICEL_X0.FFSYNC
CLBLL_L_X4Y37.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y37.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y37.SLICEL_X1.D5FF.ZINI
CLBLL_L_X4Y37.SLICEL_X1.D5FF.ZRST
CLBLL_L_X4Y37.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X4Y37.SLICEL_X1.FFSYNC
CLBLL_L_X4Y37.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y37.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y37.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y37.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101000001010111110100000101011111100111111000000110000001100
CLBLM_R_X5Y37.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y37.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X5Y37.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y37.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y37.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y37.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y37.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y37.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y37.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y37.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y37.SLICEM_X0.CFF.ZINI
CLBLM_R_X5Y37.SLICEM_X0.CFF.ZRST
CLBLM_R_X5Y37.SLICEM_X0.CFFMUX.CX
CLBLM_R_X5Y37.SLICEM_X0.D5FF.ZINI
CLBLM_R_X5Y37.SLICEM_X0.D5FF.ZRST
CLBLM_R_X5Y37.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X5Y37.SLICEM_X0.FFSYNC
CLBLM_R_X5Y37.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y37.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y37.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y37.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y37.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y37.SLICEL_X1.CFF.ZINI
CLBLM_R_X5Y37.SLICEL_X1.CFF.ZRST
CLBLM_R_X5Y37.SLICEL_X1.CFFMUX.CX
CLBLM_R_X5Y37.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y37.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y37.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y37.SLICEL_X1.FFSYNC
CLBLM_R_X5Y37.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y37.SLICEL_X1.SRUSEDMUX

CLBLL_L_X2Y36.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y36.SLICEL_X0.DLUT.INIT[63:0] = 64'b1101100011011000110110001101100011111111101010100101010100000000
CLBLL_L_X2Y36.SLICEL_X1.ALUT.INIT[63:0] = 64'b1111000011001100111100001100110010101010111111111010101000000000
CLBLL_L_X2Y36.SLICEL_X1.AOUTMUX.O6
CLBLL_L_X2Y36.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y36.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y36.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y36.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y36.SLICEL_X0.FFSYNC
CLBLL_L_X2Y36.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y36.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y36.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y36.SLICEL_X1.BFF.ZINI
CLBLL_L_X2Y36.SLICEL_X1.BFF.ZRST
CLBLL_L_X2Y36.SLICEL_X1.BFFMUX.BX
CLBLL_L_X2Y36.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y36.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y36.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y36.SLICEL_X1.FFSYNC
CLBLL_L_X2Y36.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y36.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y36.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y36.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X3Y36.SLICEM_X0.COUTMUX.C5Q
CLBLM_R_X3Y36.SLICEM_X0.DOUTMUX.D5Q
CLBLM_R_X3Y36.SLICEM_X0.A5FF.ZINI
CLBLM_R_X3Y36.SLICEM_X0.A5FF.ZRST
CLBLM_R_X3Y36.SLICEM_X0.A5FFMUX.IN_B
CLBLM_R_X3Y36.SLICEM_X0.BFF.ZINI
CLBLM_R_X3Y36.SLICEM_X0.BFF.ZRST
CLBLM_R_X3Y36.SLICEM_X0.BFFMUX.BX
CLBLM_R_X3Y36.SLICEM_X0.C5FF.ZINI
CLBLM_R_X3Y36.SLICEM_X0.C5FF.ZRST
CLBLM_R_X3Y36.SLICEM_X0.C5FFMUX.IN_B
CLBLM_R_X3Y36.SLICEM_X0.D5FF.ZINI
CLBLM_R_X3Y36.SLICEM_X0.D5FF.ZRST
CLBLM_R_X3Y36.SLICEM_X0.D5FFMUX.IN_B
CLBLM_R_X3Y36.SLICEM_X0.FFSYNC
CLBLM_R_X3Y36.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y36.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y36.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y36.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y36.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y36.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y36.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y36.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y36.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y36.SLICEL_X1.CFF.ZINI
CLBLM_R_X3Y36.SLICEL_X1.CFF.ZRST
CLBLM_R_X3Y36.SLICEL_X1.CFFMUX.CX
CLBLM_R_X3Y36.SLICEL_X1.DFF.ZINI
CLBLM_R_X3Y36.SLICEL_X1.DFF.ZRST
CLBLM_R_X3Y36.SLICEL_X1.DFFMUX.DX
CLBLM_R_X3Y36.SLICEL_X1.FFSYNC
CLBLM_R_X3Y36.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y36.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y36.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y36.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X4Y36.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X4Y36.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y36.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y36.SLICEL_X0.B5FF.ZINI
CLBLL_L_X4Y36.SLICEL_X0.B5FF.ZRST
CLBLL_L_X4Y36.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X4Y36.SLICEL_X0.D5FF.ZINI
CLBLL_L_X4Y36.SLICEL_X0.D5FF.ZRST
CLBLL_L_X4Y36.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X4Y36.SLICEL_X0.FFSYNC
CLBLL_L_X4Y36.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y36.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y36.SLICEL_X0.CEUSEDMUX
CLBLL_L_X4Y36.SLICEL_X1.A5FF.ZINI
CLBLL_L_X4Y36.SLICEL_X1.A5FF.ZRST
CLBLL_L_X4Y36.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y36.SLICEL_X1.B5FF.ZINI
CLBLL_L_X4Y36.SLICEL_X1.B5FF.ZRST
CLBLL_L_X4Y36.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y36.SLICEL_X1.CFF.ZINI
CLBLL_L_X4Y36.SLICEL_X1.CFF.ZRST
CLBLL_L_X4Y36.SLICEL_X1.CFFMUX.CX
CLBLL_L_X4Y36.SLICEL_X1.DFF.ZINI
CLBLL_L_X4Y36.SLICEL_X1.DFF.ZRST
CLBLL_L_X4Y36.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y36.SLICEL_X1.FFSYNC
CLBLL_L_X4Y36.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y36.SLICEL_X1.SRUSEDMUX

CLBLM_R_X5Y36.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111111100000000110011001100110010101010101010101111000011110000
CLBLM_R_X5Y36.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y36.SLICEL_X1.AOUTMUX.A5Q
CLBLM_R_X5Y36.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y36.SLICEL_X1.COUTMUX.C5Q
CLBLM_R_X5Y36.SLICEL_X1.DOUTMUX.D5Q
CLBLM_R_X5Y36.SLICEM_X0.AFF.ZINI
CLBLM_R_X5Y36.SLICEM_X0.AFF.ZRST
CLBLM_R_X5Y36.SLICEM_X0.AFFMUX.O6
CLBLM_R_X5Y36.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y36.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y36.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y36.SLICEM_X0.FFSYNC
CLBLM_R_X5Y36.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y36.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y36.SLICEL_X1.A5FF.ZINI
CLBLM_R_X5Y36.SLICEL_X1.A5FF.ZRST
CLBLM_R_X5Y36.SLICEL_X1.A5FFMUX.IN_B
CLBLM_R_X5Y36.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y36.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y36.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y36.SLICEL_X1.C5FF.ZINI
CLBLM_R_X5Y36.SLICEL_X1.C5FF.ZRST
CLBLM_R_X5Y36.SLICEL_X1.C5FFMUX.IN_B
CLBLM_R_X5Y36.SLICEL_X1.D5FF.ZINI
CLBLM_R_X5Y36.SLICEL_X1.D5FF.ZRST
CLBLM_R_X5Y36.SLICEL_X1.D5FFMUX.IN_B
CLBLM_R_X5Y36.SLICEL_X1.FFSYNC
CLBLM_R_X5Y36.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y36.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y36.SLICEL_X1.CEUSEDMUX

CLBLL_L_X2Y35.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y35.SLICEL_X0.BOUTMUX.B5Q
CLBLL_L_X2Y35.SLICEL_X0.COUTMUX.C5Q
CLBLL_L_X2Y35.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y35.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X2Y35.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X2Y35.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y35.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X0.B5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X0.B5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X0.B5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X0.C5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X0.C5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X0.C5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X0.FFSYNC
CLBLL_L_X2Y35.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y35.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y35.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y35.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X1.B5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X1.B5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X1.C5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X1.C5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X1.D5FF.ZINI
CLBLL_L_X2Y35.SLICEL_X1.D5FF.ZRST
CLBLL_L_X2Y35.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y35.SLICEL_X1.FFSYNC
CLBLL_L_X2Y35.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y35.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y35.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y35.SLICEM_X0.DFF.ZINI
CLBLM_R_X3Y35.SLICEM_X0.DFF.ZRST
CLBLM_R_X3Y35.SLICEM_X0.DFFMUX.DX
CLBLM_R_X3Y35.SLICEM_X0.FFSYNC
CLBLM_R_X3Y35.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y35.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y35.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y35.SLICEL_X1.BFF.ZINI
CLBLM_R_X3Y35.SLICEL_X1.BFF.ZRST
CLBLM_R_X3Y35.SLICEL_X1.BFFMUX.BX
CLBLM_R_X3Y35.SLICEL_X1.FFSYNC
CLBLM_R_X3Y35.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y35.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y35.SLICEL_X1.CEUSEDMUX

CLBLL_L_X4Y35.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X4Y35.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X4Y35.SLICEL_X1.BOUTMUX.B5Q
CLBLL_L_X4Y35.SLICEL_X1.COUTMUX.C5Q
CLBLL_L_X4Y35.SLICEL_X0.A5FF.ZINI
CLBLL_L_X4Y35.SLICEL_X0.A5FF.ZRST
CLBLL_L_X4Y35.SLICEL_X0.A5FFMUX.IN_B
CLBLL_L_X4Y35.SLICEL_X0.FFSYNC
CLBLL_L_X4Y35.SLICEL_X0.NOCLKINV
CLBLL_L_X4Y35.SLICEL_X0.SRUSEDMUX
CLBLL_L_X4Y35.SLICEL_X1.A5FFMUX.IN_B
CLBLL_L_X4Y35.SLICEL_X1.B5FFMUX.IN_B
CLBLL_L_X4Y35.SLICEL_X1.C5FFMUX.IN_B
CLBLL_L_X4Y35.SLICEL_X1.DFFMUX.DX
CLBLL_L_X4Y35.SLICEL_X1.FFSYNC
CLBLL_L_X4Y35.SLICEL_X1.NOCLKINV
CLBLL_L_X4Y35.SLICEL_X1.SRUSEDMUX
CLBLL_L_X4Y35.SLICEL_X1.CEUSEDMUX

CLBLM_R_X5Y35.SLICEM_X0.ALUT.INIT[63:0] = 64'b1111101011111010010100000101000011111010111110100101000001010000
CLBLM_R_X5Y35.SLICEM_X0.AOUTMUX.A5Q
CLBLM_R_X5Y35.SLICEL_X1.BOUTMUX.B5Q
CLBLM_R_X5Y35.SLICEM_X0.A5FF.ZINI
CLBLM_R_X5Y35.SLICEM_X0.A5FF.ZRST
CLBLM_R_X5Y35.SLICEM_X0.A5FFMUX.IN_A
CLBLM_R_X5Y35.SLICEM_X0.FFSYNC
CLBLM_R_X5Y35.SLICEM_X0.NOCLKINV
CLBLM_R_X5Y35.SLICEM_X0.SRUSEDMUX
CLBLM_R_X5Y35.SLICEL_X1.B5FF.ZINI
CLBLM_R_X5Y35.SLICEL_X1.B5FF.ZRST
CLBLM_R_X5Y35.SLICEL_X1.B5FFMUX.IN_B
CLBLM_R_X5Y35.SLICEL_X1.FFSYNC
CLBLM_R_X5Y35.SLICEL_X1.NOCLKINV
CLBLM_R_X5Y35.SLICEL_X1.SRUSEDMUX
CLBLM_R_X5Y35.SLICEL_X1.CEUSEDMUX

CLBLL_L_X2Y34.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000111100001111111100001111000000001111000011111111000011110000
CLBLL_L_X2Y34.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y34.SLICEL_X1.ALUT.INIT[63:0] = 64'b0011001111001100001100111100110000110011110011000011001111001100
CLBLL_L_X2Y34.SLICEL_X1.AOUTMUX.A5Q
CLBLL_L_X2Y34.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y34.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y34.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X2Y34.SLICEL_X0.FFSYNC
CLBLL_L_X2Y34.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y34.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y34.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y34.SLICEL_X1.A5FF.ZINI
CLBLL_L_X2Y34.SLICEL_X1.A5FF.ZRST
CLBLL_L_X2Y34.SLICEL_X1.A5FFMUX.IN_A
CLBLL_L_X2Y34.SLICEL_X1.FFSYNC
CLBLL_L_X2Y34.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y34.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y34.SLICEL_X1.CEUSEDMUX

CLBLM_R_X3Y34.SLICEM_X0.BOUTMUX.B5Q
CLBLM_R_X3Y34.SLICEM_X0.B5FF.ZINI
CLBLM_R_X3Y34.SLICEM_X0.B5FF.ZRST
CLBLM_R_X3Y34.SLICEM_X0.B5FFMUX.IN_B
CLBLM_R_X3Y34.SLICEM_X0.FFSYNC
CLBLM_R_X3Y34.SLICEM_X0.NOCLKINV
CLBLM_R_X3Y34.SLICEM_X0.SRUSEDMUX
CLBLM_R_X3Y34.SLICEM_X0.CEUSEDMUX
CLBLM_R_X3Y34.SLICEL_X1.AFF.ZINI
CLBLM_R_X3Y34.SLICEL_X1.AFF.ZRST
CLBLM_R_X3Y34.SLICEL_X1.AFFMUX.AX
CLBLM_R_X3Y34.SLICEL_X1.FFSYNC
CLBLM_R_X3Y34.SLICEL_X1.NOCLKINV
CLBLM_R_X3Y34.SLICEL_X1.SRUSEDMUX
CLBLM_R_X3Y34.SLICEL_X1.CEUSEDMUX

CLBLL_L_X2Y33.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111100000000000000001111111111111111
CLBLL_L_X2Y33.SLICEL_X0.AOUTMUX.A5Q
CLBLL_L_X2Y33.SLICEL_X0.A5FF.ZINI
CLBLL_L_X2Y33.SLICEL_X0.A5FF.ZRST
CLBLL_L_X2Y33.SLICEL_X0.A5FFMUX.IN_A
CLBLL_L_X2Y33.SLICEL_X0.FFSYNC
CLBLL_L_X2Y33.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y33.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y33.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y33.SLICEL_X1.NOCLKINV

CLBLL_L_X2Y30.SLICEL_X0.ALUT.INIT[63:0] = 64'b0000000000000000111111111111111111111111111111110000000000000000
CLBLL_L_X2Y30.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y30.SLICEL_X0.BLUT.INIT[63:0] = 64'b0011001100110011001100110011001111001100110011001100110011001100
CLBLL_L_X2Y30.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y30.SLICEL_X0.CLUT.INIT[63:0] = 64'b0101010101010101010101010101010110101010101010101010101010101010
CLBLL_L_X2Y30.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y30.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000000000000111111111111111111111111111111110000000000000000
CLBLL_L_X2Y30.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y30.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y30.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y30.SLICEL_X0.PRECYINIT.CIN
CLBLL_L_X2Y30.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y30.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y30.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y30.SLICEL_X0.CARRY4.DCY0

CLBLL_L_X2Y29.SLICEL_X0.ALUT.INIT[63:0] = 64'b1111000011110000111100001111000011110000111100001111000011110000
CLBLL_L_X2Y29.SLICEL_X0.AOUTMUX.XOR
CLBLL_L_X2Y29.SLICEL_X0.BLUT.INIT[63:0] = 64'b0101010101010101010101010101010110101010101010101010101010101010
CLBLL_L_X2Y29.SLICEL_X0.BOUTMUX.XOR
CLBLL_L_X2Y29.SLICEL_X0.CLUT.INIT[63:0] = 64'b0000000000000000111111111111111111111111111111110000000000000000
CLBLL_L_X2Y29.SLICEL_X0.COUTMUX.XOR
CLBLL_L_X2Y29.SLICEL_X0.DLUT.INIT[63:0] = 64'b0000000011111111000000001111111111111111000000001111111100000000
CLBLL_L_X2Y29.SLICEL_X0.DOUTMUX.XOR
CLBLL_L_X2Y29.SLICEL_X1.BLUT.INIT[63:0] = 64'b0000000000000001000000000000000100000000000000010000000000000001
CLBLL_L_X2Y29.SLICEL_X1.BOUTMUX.O5
CLBLL_L_X2Y29.SLICEL_X1.CLUT.INIT[63:0] = 64'b0100000000000000000000000000000000000000000000000000000000000000
CLBLL_L_X2Y29.SLICEL_X1.DLUT.INIT[63:0] = 64'b1100110000000000110011000000000000000010000000100000000100000001
CLBLL_L_X2Y29.SLICEL_X1.DOUTMUX.D5Q
CLBLL_L_X2Y29.SLICEL_X0.DFFMUX.DX
CLBLL_L_X2Y29.SLICEL_X0.FFSYNC
CLBLL_L_X2Y29.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y29.SLICEL_X0.SRUSEDMUX
CLBLL_L_X2Y29.SLICEL_X0.CEUSEDMUX
CLBLL_L_X2Y29.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y29.SLICEL_X1.CFFMUX.CX
CLBLL_L_X2Y29.SLICEL_X1.D5FFMUX.IN_B
CLBLL_L_X2Y29.SLICEL_X1.FFSYNC
CLBLL_L_X2Y29.SLICEL_X1.NOCLKINV
CLBLL_L_X2Y29.SLICEL_X1.SRUSEDMUX
CLBLL_L_X2Y29.SLICEL_X1.CEUSEDMUX
CLBLL_L_X2Y29.SLICEL_X0.PRECYINIT.AX
CLBLL_L_X2Y29.SLICEL_X0.CARRY4.ACY0
CLBLL_L_X2Y29.SLICEL_X0.CARRY4.BCY0
CLBLL_L_X2Y29.SLICEL_X0.CARRY4.CCY0
CLBLL_L_X2Y29.SLICEL_X0.CARRY4.DCY0

CLBLL_L_X2Y28.SLICEL_X0.DOUTMUX.D5Q
CLBLL_L_X2Y28.SLICEL_X0.D5FF.ZINI
CLBLL_L_X2Y28.SLICEL_X0.D5FF.ZRST
CLBLL_L_X2Y28.SLICEL_X0.D5FFMUX.IN_B
CLBLL_L_X2Y28.SLICEL_X0.FFSYNC
CLBLL_L_X2Y28.SLICEL_X0.NOCLKINV
CLBLL_L_X2Y28.SLICEL_X1.AFF.ZINI
CLBLL_L_X2Y28.SLICEL_X1.AFF.ZRST
CLBLL_L_X2Y28.SLICEL_X1.AFFMUX.AX
CLBLL_L_X2Y28.SLICEL_X1.FFSYNC
CLBLL_L_X2Y28.SLICEL_X1.NOCLKINV

LIOB33_X0Y43.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y43.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y43.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y25.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y25.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y25.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y13.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y13.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y13.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y111.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y111.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y111.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y111.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y111.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y111.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y47.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y47.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y47.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y43.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y43.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y43.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y43.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y43.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y43.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y39.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y39.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y39.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y45.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y45.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y45.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y47.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y47.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y47.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y45.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y45.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y45.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y39.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
RIOB33_X43Y39.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
RIOB33_X43Y39.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y5.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y5.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y5.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y5.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y5.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y5.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y7.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y7.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y7.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y7.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y7.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y7.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y9.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y9.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y9.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y9.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y9.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y9.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y11.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y11.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y11.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y11.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN
LIOB33_X0Y11.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33.IN_ONLY
LIOB33_X0Y11.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y87.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y87.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y87.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y61.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y61.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y61.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y75.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y75.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y75.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y75.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y75.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y75.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y31.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y31.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y31.IOB_Y0.PULLTYPE.NONE

RIOB33_X43Y37.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y37.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y37.IOB_Y1.PULLTYPE.NONE

RIOB33_X43Y37.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
RIOB33_X43Y37.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
RIOB33_X43Y37.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y1.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y1.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y1.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y1.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y1.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y1.IOB_Y1.PULLTYPE.NONE

LIOB33_SING_X0Y0.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_SING_X0Y0.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_SING_X0Y0.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y3.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y3.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y3.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y17.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y17.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y17.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y19.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y19.IOB_Y0.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y19.IOB_Y0.PULLTYPE.NONE

LIOB33_X0Y19.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y19.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y19.IOB_Y1.PULLTYPE.NONE

LIOB33_X0Y3.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I8
LIOB33_X0Y3.IOB_Y1.LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15.SLEW.SLOW
LIOB33_X0Y3.IOB_Y1.PULLTYPE.NONE

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[2]$legal1277
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[2]$legal1275
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[1]$legal1273
# routing for net $PACKER_GND_NET$legal1271
# routing for net $PACKER_GND_NET$legal1269
# routing for net $PACKER_GND_NET$legal1267
# routing for net $PACKER_GND_NET$legal1265
# routing for net $PACKER_GND_NET$legal1263
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[5]$legal1261
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[5]$legal1259
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[4]$legal1257
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[4]$legal1255
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[3]$legal1253
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[3]$legal1251
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[2]$legal1249
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[2]$legal1247
# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[7]$legal1245
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[1]$legal1243
# routing for net $PACKER_GND_NET$legal1241
# routing for net $PACKER_GND_NET$legal1239
# routing for net $PACKER_VCC_NET$legal1237
# routing for net $PACKER_GND_NET$legal1235
# routing for net $PACKER_GND_NET$legal1233
# routing for net $PACKER_GND_NET$legal1231
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.X[0]$legal1229
# routing for net $PACKER_GND_NET$legal1227
# routing for net $PACKER_GND_NET$legal1225
# routing for net $PACKER_GND_NET$legal1223
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.bit_index[2]$legal1221
# routing for net $PACKER_GND_NET$legal1219
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.bit_index[1]$legal1217
# routing for net $PACKER_VCC_NET$legal1215
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.X[0]$legal1213
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[31]$legal1211
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[30]$legal1209
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[29]$legal1207
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[28]$legal1205
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[27]$legal1203
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[26]$legal1201
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[25]$legal1199
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[24]$legal1197
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[23]$legal1195
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[22]$legal1193
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[21]$legal1191
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[20]$legal1189
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[19]$legal1187
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[18]$legal1185
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[17]$legal1183
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[16]$legal1181
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[15]$legal1179
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[14]$legal1177
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[13]$legal1175
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[12]$legal1173
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[11]$legal1171
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[10]$legal1169
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[9]$legal1167
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[8]$legal1165
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[7]$legal1163
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[6]$legal1161
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[5]$legal1159
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[4]$legal1157
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[3]$legal1155
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[2]$legal1153
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[1]$legal1151
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[0]$legal1149
# routing for net $PACKER_GND_NET$legal1147
# routing for net $PACKER_GND_NET$legal1145
# routing for net $PACKER_GND_NET$legal1143
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.bit_index[2]$legal1141
# routing for net $PACKER_GND_NET$legal1139
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.bit_index[1]$legal1137
# routing for net $PACKER_VCC_NET$legal1135
# routing for net $PACKER_GND_NET$legal1133
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[15]$legal1131
# routing for net $PACKER_GND_NET$legal1129
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[14]$legal1127
# routing for net $PACKER_GND_NET$legal1125
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[13]$legal1123
# routing for net $PACKER_GND_NET$legal1121
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[12]$legal1119
# routing for net $PACKER_GND_NET$legal1117
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[11]$legal1115
# routing for net $PACKER_GND_NET$legal1113
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[10]$legal1111
# routing for net $PACKER_GND_NET$legal1109
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[9]$legal1107
# routing for net $PACKER_GND_NET$legal1105
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[8]$legal1103
# routing for net $PACKER_GND_NET$legal1101
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[7]$legal1099
# routing for net $PACKER_GND_NET$legal1097
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[6]$legal1095
# routing for net $PACKER_GND_NET$legal1093
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[5]$legal1091
# routing for net $PACKER_GND_NET$legal1089
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[4]$legal1087
# routing for net $PACKER_GND_NET$legal1085
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[3]$legal1083
# routing for net $PACKER_GND_NET$legal1081
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[2]$legal1079
# routing for net $PACKER_GND_NET$legal1077
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[1]$legal1075
# routing for net $PACKER_VCC_NET$legal1073
# routing for net $PACKER_GND_NET$legal1071
# routing for net $PACKER_GND_NET$legal1069
# routing for net $PACKER_GND_NET$legal1067
# routing for net $PACKER_GND_NET$legal1065
# routing for net $PACKER_GND_NET$legal1063
# routing for net $PACKER_GND_NET$legal1061
# routing for net $PACKER_GND_NET$legal1059
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[39]$legal1057
# routing for net $PACKER_GND_NET$legal1055
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[38]$legal1053
# routing for net $PACKER_GND_NET$legal1051
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[37]$legal1049
# routing for net $PACKER_GND_NET$legal1047
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[36]$legal1045
# routing for net $PACKER_GND_NET$legal1043
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[35]$legal1041
# routing for net $PACKER_GND_NET$legal1039
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[34]$legal1037
# routing for net $PACKER_GND_NET$legal1035
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[33]$legal1033
# routing for net $PACKER_GND_NET$legal1031
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[32]$legal1029
# routing for net $PACKER_GND_NET$legal1027
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[31]$legal1025
# routing for net $PACKER_GND_NET$legal1023
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[30]$legal1021
# routing for net $PACKER_GND_NET$legal1019
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[29]$legal1017
# routing for net $PACKER_GND_NET$legal1015
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[28]$legal1013
# routing for net $PACKER_GND_NET$legal1011
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[27]$legal1009
# routing for net $PACKER_GND_NET$legal1007
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[26]$legal1005
# routing for net $PACKER_GND_NET$legal1003
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[25]$legal1001
# routing for net $PACKER_GND_NET$legal999
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[24]$legal997
# routing for net $PACKER_GND_NET$legal995
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[23]$legal993
# routing for net $PACKER_GND_NET$legal991
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[22]$legal989
# routing for net $PACKER_GND_NET$legal987
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[21]$legal985
# routing for net $PACKER_GND_NET$legal983
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[20]$legal981
# routing for net $PACKER_GND_NET$legal979
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[19]$legal977
# routing for net $PACKER_GND_NET$legal975
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[18]$legal973
# routing for net $PACKER_GND_NET$legal971
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[17]$legal969
# routing for net $PACKER_GND_NET$legal967
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[16]$legal965
# routing for net $PACKER_GND_NET$legal963
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[15]$legal961
# routing for net $PACKER_GND_NET$legal959
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[14]$legal957
# routing for net $PACKER_GND_NET$legal955
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[13]$legal953
# routing for net $PACKER_GND_NET$legal951
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[12]$legal949
# routing for net $PACKER_GND_NET$legal947
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[11]$legal945
# routing for net $PACKER_GND_NET$legal943
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[10]$legal941
# routing for net $PACKER_GND_NET$legal939
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[9]$legal937
# routing for net $PACKER_GND_NET$legal935
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[8]$legal933
# routing for net $PACKER_VCC_NET$legal931
# routing for net $PACKER_GND_NET$legal929
# routing for net $PACKER_GND_NET$legal927
# routing for net $PACKER_GND_NET$legal925
# routing for net $PACKER_GND_NET$legal923
# routing for net $PACKER_GND_NET$legal921
# routing for net $PACKER_GND_NET$legal919
# routing for net tpu_inst.mlp_u.ub_b.count[4]$legal917
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[4]$legal915
# routing for net tpu_inst.mlp_u.ub_b.count[3]$legal913
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[3]$legal911
# routing for net tpu_inst.mlp_u.ub_b.count[2]$legal909
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[2]$legal907
# routing for net tpu_inst.mlp_u.ub_b.count[1]$legal905
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[1]$legal903
# routing for net tpu_inst.mlp_u.ub_b.count[0]$legal901
# routing for net tpu_inst.mlp_u.ub_b.count[0]$legal899
# routing for net $PACKER_GND_NET$legal897
# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[3]$legal895
# routing for net $PACKER_GND_NET$legal893
# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[2]$legal891
# routing for net $PACKER_GND_NET$legal889
# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[1]$legal887
# routing for net $PACKER_VCC_NET$legal885
# routing for net $PACKER_GND_NET$legal883
# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[3]$legal881
# routing for net $PACKER_GND_NET$legal879
# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[2]$legal877
# routing for net $PACKER_GND_NET$legal875
# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[1]$legal873
# routing for net $PACKER_VCC_NET$legal871
# routing for net $PACKER_GND_NET$legal869
# routing for net $PACKER_GND_NET$legal867
# routing for net $PACKER_GND_NET$legal865
# routing for net $PACKER_GND_NET$legal863
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[5]$legal861
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[5]$legal859
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[4]$legal857
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[4]$legal855
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[3]$legal853
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[3]$legal851
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[2]$legal849
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[2]$legal847
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[1]$legal845
# routing for net $PACKER_GND_NET$legal843
# routing for net $PACKER_GND_NET$legal841
# routing for net $PACKER_GND_NET$legal839
# routing for net $PACKER_GND_NET$legal837
# routing for net $PACKER_GND_NET$legal835
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[5]$legal833
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[5]$legal831
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[4]$legal829
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[4]$legal827
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[3]$legal825
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[3]$legal823
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[2]$legal821
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[2]$legal819
# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[7]$legal817
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[1]$legal815
# routing for net $PACKER_GND_NET$legal813
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal811
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[31]$legal809
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal807
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[30]$legal805
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal803
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[29]$legal801
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal799
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[28]$legal797
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal795
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[27]$legal793
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal791
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[26]$legal789
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal787
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[25]$legal785
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal783
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[24]$legal781
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal779
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[23]$legal777
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal775
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[22]$legal773
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal771
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[21]$legal769
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal767
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[20]$legal765
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal763
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[19]$legal761
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal759
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[18]$legal757
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal755
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[17]$legal753
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal751
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[16]$legal749
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal747
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[15]$legal745
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[14]$legal743
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[14]$legal741
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[13]$legal739
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[13]$legal737
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[12]$legal735
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[12]$legal733
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[11]$legal731
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[11]$legal729
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[10]$legal727
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[10]$legal725
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[9]$legal723
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[9]$legal721
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[8]$legal719
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[8]$legal717
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[7]$legal715
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[7]$legal713
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[6]$legal711
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[6]$legal709
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[5]$legal707
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[5]$legal705
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[4]$legal703
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[4]$legal701
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[3]$legal699
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[3]$legal697
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[2]$legal695
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[2]$legal693
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[1]$legal691
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[1]$legal689
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[0]$legal687
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[0]$legal685
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal683
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[31]$legal681
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal679
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[30]$legal677
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal675
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[29]$legal673
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal671
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[28]$legal669
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal667
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[27]$legal665
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal663
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[26]$legal661
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal659
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[25]$legal657
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal655
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[24]$legal653
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal651
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[23]$legal649
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal647
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[22]$legal645
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal643
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[21]$legal641
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal639
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[20]$legal637
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal635
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[19]$legal633
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal631
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[18]$legal629
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal627
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[17]$legal625
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal623
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[16]$legal621
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal619
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[15]$legal617
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[14]$legal615
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[14]$legal613
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[13]$legal611
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[13]$legal609
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[12]$legal607
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[12]$legal605
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[11]$legal603
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[11]$legal601
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[10]$legal599
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[10]$legal597
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[9]$legal595
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[9]$legal593
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[8]$legal591
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[8]$legal589
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[7]$legal587
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[7]$legal585
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[6]$legal583
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[6]$legal581
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[5]$legal579
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[5]$legal577
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[4]$legal575
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[4]$legal573
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[3]$legal571
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[3]$legal569
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[2]$legal567
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[2]$legal565
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[1]$legal563
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[1]$legal561
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[0]$legal559
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[0]$legal557
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal555
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[31]$legal553
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal551
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[30]$legal549
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal547
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[29]$legal545
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal543
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[28]$legal541
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal539
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[27]$legal537
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal535
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[26]$legal533
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal531
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[25]$legal529
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal527
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[24]$legal525
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal523
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[23]$legal521
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal519
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[22]$legal517
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal515
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[21]$legal513
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal511
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[20]$legal509
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal507
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[19]$legal505
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal503
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[18]$legal501
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal499
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[17]$legal497
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal495
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[16]$legal493
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal491
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[15]$legal489
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[14]$legal487
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[14]$legal485
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[13]$legal483
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[13]$legal481
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[12]$legal479
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[12]$legal477
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[11]$legal475
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[11]$legal473
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[10]$legal471
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[10]$legal469
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[9]$legal467
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[9]$legal465
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[8]$legal463
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[8]$legal461
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[7]$legal459
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[7]$legal457
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[6]$legal455
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[6]$legal453
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[5]$legal451
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[5]$legal449
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[4]$legal447
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[4]$legal445
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[3]$legal443
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[3]$legal441
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[2]$legal439
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[2]$legal437
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[1]$legal435
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[1]$legal433
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[0]$legal431
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[0]$legal429
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal427
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[31]$legal425
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal423
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[30]$legal421
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal419
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[29]$legal417
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal415
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[28]$legal413
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal411
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[27]$legal409
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal407
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[26]$legal405
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal403
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[25]$legal401
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal399
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[24]$legal397
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal395
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[23]$legal393
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal391
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[22]$legal389
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal387
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[21]$legal385
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal383
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[20]$legal381
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal379
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[19]$legal377
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal375
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[18]$legal373
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal371
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[17]$legal369
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal367
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[16]$legal365
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal363
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[15]$legal361
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[14]$legal359
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[14]$legal357
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[13]$legal355
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[13]$legal353
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[12]$legal351
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[12]$legal349
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[11]$legal347
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[11]$legal345
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[10]$legal343
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[10]$legal341
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[9]$legal339
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[9]$legal337
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[8]$legal335
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[8]$legal333
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[7]$legal331
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[7]$legal329
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[6]$legal327
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[6]$legal325
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[5]$legal323
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[5]$legal321
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[4]$legal319
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[4]$legal317
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[3]$legal315
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[3]$legal313
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[2]$legal311
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[2]$legal309
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[1]$legal307
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[1]$legal305
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[0]$legal303
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[0]$legal301
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal299
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[31]$legal297
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal295
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[30]$legal293
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal291
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[29]$legal289
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal287
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[28]$legal285
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal283
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[27]$legal281
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal279
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[26]$legal277
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal275
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[25]$legal273
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal271
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[24]$legal269
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal267
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[23]$legal265
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal263
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[22]$legal261
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal259
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[21]$legal257
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal255
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[20]$legal253
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal251
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[19]$legal249
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal247
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[18]$legal245
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal243
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[17]$legal241
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal239
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[16]$legal237
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal235
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[15]$legal233
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[14]$legal231
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[14]$legal229
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[13]$legal227
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[13]$legal225
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[12]$legal223
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[12]$legal221
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[11]$legal219
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[11]$legal217
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[10]$legal215
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[10]$legal213
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[9]$legal211
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[9]$legal209
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[8]$legal207
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[8]$legal205
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[7]$legal203
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[7]$legal201
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[6]$legal199
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[6]$legal197
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[5]$legal195
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[5]$legal193
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[4]$legal191
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[4]$legal189
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[3]$legal187
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[3]$legal185
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[2]$legal183
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[2]$legal181
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[1]$legal179
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[1]$legal177
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[0]$legal175
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[0]$legal173
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal171
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[31]$legal169
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal167
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[30]$legal165
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal163
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[29]$legal161
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal159
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[28]$legal157
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal155
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[27]$legal153
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal151
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[26]$legal149
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal147
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[25]$legal145
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal143
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[24]$legal141
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal139
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[23]$legal137
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal135
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[22]$legal133
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal131
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[21]$legal129
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal127
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[20]$legal125
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal123
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[19]$legal121
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal119
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[18]$legal117
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal115
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[17]$legal113
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal111
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[16]$legal109
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal107
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[15]$legal105
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[14]$legal103
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[14]$legal101
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[13]$legal99
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[13]$legal97
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[12]$legal95
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[12]$legal93
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[11]$legal91
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[11]$legal89
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[10]$legal87
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[10]$legal85
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[9]$legal83
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[9]$legal81
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[8]$legal79
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[8]$legal77
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[7]$legal75
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[7]$legal73
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[6]$legal71
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[6]$legal69
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[5]$legal67
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[5]$legal65
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[4]$legal63
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[4]$legal61
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[3]$legal59
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[3]$legal57
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[2]$legal55
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[2]$legal53
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[1]$legal51
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[1]$legal49
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[0]$legal47
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[0]$legal45
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[22]$legal1785
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[5]$feed$zero$conn$O
# routing for net $PACKER_GND_NET$legal1771
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[5]$feed$zero$conn$O
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[17]$legal1589
# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[5]$feed$zero$conn$O
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[10]$legal1575
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[5]$feed$zero$conn$O
# routing for net $PACKER_GND_NET$legal43
# routing for net $PACKER_GND_NET$legal41
# routing for net $PACKER_GND_NET$legal39
# routing for net $PACKER_GND_NET$legal37
# routing for net $PACKER_GND_NET$legal35
# routing for net $PACKER_GND_NET$legal33
# routing for net $PACKER_GND_NET$legal31
# routing for net $PACKER_GND_NET$legal29
# routing for net $PACKER_VCC_NET$legal27
# routing for net $PACKER_GND_NET$legal25
# routing for net $PACKER_GND_NET$legal23
# routing for net $PACKER_GND_NET$legal21
# routing for net $PACKER_GND_NET$legal19
# routing for net $PACKER_GND_NET$legal17
# routing for net $PACKER_GND_NET$legal15
# routing for net $PACKER_GND_NET$legal13
# routing for net $PACKER_GND_NET$legal11
# routing for net $PACKER_VCC_NET$legal9
# routing for net $PACKER_VCC_NET$legal7
# routing for net $PACKER_VCC_NET$legal5
# routing for net $PACKER_GND_NET$legal3
# routing for net $PACKER_GND_NET$legal1
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[10]
INT_R_X3Y85.WR1BEG3.NR1END2
INT_L_X2Y85.NL1BEG2.WR1END3
INT_L_X2Y86.IMUX_L28.NL1END2
CLBLL_L_X2Y86.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y84.NR1BEG2.LOGIC_OUTS6
INT_R_X3Y85.NE2BEG2.NR1END2
INT_L_X4Y86.SE6BEG2.NE2END2
INT_L_X6Y82.NE6BEG2.SE6END2
INT_L_X8Y86.NE2BEG2.NE6END2
INT_R_X9Y87.IMUX21.NE2END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[9]
INT_R_X3Y86.WR1BEG3.NN2END2
INT_L_X2Y86.IMUX_L15.WR1END3
CLBLL_L_X2Y86.CLBLL_LL_B1.CLBLL_IMUX15
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y84.NN2BEG2.LOGIC_OUTS16
INT_R_X3Y86.EL1BEG1.NN2END2
INT_L_X4Y86.NE2BEG1.EL1END1
INT_R_X5Y87.SE2BEG1.NE2END1
INT_L_X6Y86.ER1BEG2.SE2END1
INT_R_X7Y86.EL1BEG1.ER1END2
INT_L_X8Y86.NE2BEG1.EL1END1
INT_R_X9Y87.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[8]
INT_R_X3Y84.NL1BEG1.LOGIC_OUTS2
INT_R_X3Y85.NW2BEG1.NL1END1
INT_L_X2Y86.IMUX_L2.NW2END1
CLBLL_L_X2Y86.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y84.EL1BEG1.LOGIC_OUTS2
INT_L_X4Y84.EL1BEG0.EL1END1
INT_R_X5Y84.NE2BEG0.EL1END0
INT_L_X6Y85.NE2BEG0.NE2END0
INT_R_X7Y86.NR1BEG0.NE2END0
INT_R_X7Y87.EL1BEG_N3.NR1END0
INT_L_X8Y86.NE2BEG3.EL1END3
INT_R_X9Y87.IMUX23.NE2END3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[7]
INT_L_X2Y85.IMUX_L40.NW2END0
CLBLL_L_X2Y85.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y83.NL1BEG0.LOGIC_OUTS1
INT_R_X3Y84.NW2BEG0.NL1END0
INT_L_X2Y85.NE2BEG0.NW2END0
INT_R_X3Y86.SE2BEG0.NE2END0
INT_L_X4Y85.EE4BEG0.SE2END0
INT_L_X8Y85.NE2BEG0.EE4END0
INT_R_X9Y86.IMUX17.NE2END0

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[6]
INT_R_X3Y83.NW2BEG1.LOGIC_OUTS19
INT_L_X2Y84.NL1BEG0.NW2END1
INT_L_X2Y85.IMUX_L32.NL1END0
CLBLL_L_X2Y85.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y83.NN2BEG1.LOGIC_OUTS19
INT_R_X3Y85.NE2BEG1.NN2END1
INT_L_X4Y86.EE4BEG1.NE2END1
INT_L_X8Y86.ER1BEG2.EE4END1
INT_R_X9Y86.IMUX21.ER1END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[5]
INT_L_X2Y81.NN2BEG1.LOGIC_OUTS_L5
INT_L_X2Y83.NN2BEG1.NN2END1
INT_L_X2Y85.IMUX_L18.NN2END1
CLBLL_L_X2Y85.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y81.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y85.EE4BEG1.NE6END1
INT_L_X8Y85.NE2BEG1.EE4END1
INT_R_X9Y86.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[4]
INT_R_X3Y84.NW2BEG1.LOGIC_OUTS5
INT_L_X2Y85.IMUX_L1.NW2END1
CLBLL_L_X2Y85.CLBLL_LL_A3.CLBLL_IMUX1
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y84.ER1BEG2.LOGIC_OUTS5
INT_L_X4Y84.ER1BEG3.ER1END2
INT_R_X5Y84.ER1BEG_S0.ER1END3
INT_L_X6Y85.EL1BEG_N3.ER1END0
INT_R_X7Y84.NE2BEG3.EL1END3
INT_L_X8Y85.NE2BEG3.NE2END3
INT_R_X9Y86.IMUX23.NE2END3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[3]
INT_L_X2Y81.NW2BEG2.LOGIC_OUTS_L6
INT_R_X1Y82.NE2BEG2.NW2END2
INT_L_X2Y83.BYP_ALT2.NE2END2
INT_L_X2Y83.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y84.IMUX_L40.BYP_BOUNCE_N3_2
CLBLL_L_X2Y84.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y81.EE4BEG2.LOGIC_OUTS_L6
INT_L_X6Y81.ER1BEG3.EE4END2
INT_R_X7Y81.ER1BEG_S0.ER1END3
INT_L_X8Y82.NE2BEG0.ER1END0
INT_R_X9Y83.NN2BEG0.NE2END0
INT_R_X9Y85.IMUX17.NN2END0

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[2]
INT_R_X3Y82.NW2BEG1.LOGIC_OUTS19
INT_L_X2Y83.NE2BEG1.NW2END1
INT_R_X3Y84.WR1BEG2.NE2END1
INT_L_X2Y84.IMUX_L28.WR1END2
CLBLL_L_X2Y84.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y82.ER1BEG2.LOGIC_OUTS19
INT_L_X4Y82.SL1BEG2.ER1END2
INT_L_X4Y81.SE2BEG2.SL1END2
INT_R_X5Y80.EE2BEG2.SE2END2
INT_R_X7Y80.NE6BEG2.EE2END2
INT_R_X9Y84.NR1BEG2.NE6END2
INT_R_X9Y85.IMUX21.NR1END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[1]
INT_R_X3Y82.NN2BEG2.LOGIC_OUTS6
INT_R_X3Y84.WR1BEG3.NN2END2
INT_L_X2Y84.IMUX_L15.WR1END3
CLBLL_L_X2Y84.CLBLL_LL_B1.CLBLL_IMUX15
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y82.NE2BEG2.LOGIC_OUTS6
INT_L_X4Y83.EL1BEG1.NE2END2
INT_R_X5Y83.NE2BEG1.EL1END1
INT_L_X6Y84.EL1BEG0.NE2END1
INT_R_X7Y84.ER1BEG1.EL1END0
INT_L_X8Y84.NE2BEG1.ER1END1
INT_R_X9Y85.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[0]
INT_L_X2Y81.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y83.NR1BEG3.NN2END3
INT_L_X2Y84.IMUX_L7.NR1END3
CLBLL_L_X2Y84.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y81.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y81.SE2BEG3.EE4END3
INT_L_X2Y80.NE6BEG3.SE2END3
INT_L_X4Y84.EE4BEG3.NE6END3
INT_L_X8Y84.NE2BEG3.EE4END3
INT_R_X9Y85.IMUX23.NE2END3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[47]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[46]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[45]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[44]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[43]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[42]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[41]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[40]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[39]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[38]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[37]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[36]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[35]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[34]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[33]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[32]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[31]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[30]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[29]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[28]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[27]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[26]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[25]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[24]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[23]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[22]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[21]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[20]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[19]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[18]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[17]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[16]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[15]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[14]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[13]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[12]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[11]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[10]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[9]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[8]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[7]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[6]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[5]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[4]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[3]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[2]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[1]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[0]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[16]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[15]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[14]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[13]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[12]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[11]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[10]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[9]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[8]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[7]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[6]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[5]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[4]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[3]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[2]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[1]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18278$abc$17052$auto$blifparse.cc:536:parse_blif$17055.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y50.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y50.WW2BEG2.WW4END3
INT_R_X3Y50.ER1BEG3.WW2END2
INT_L_X4Y50.FAN_ALT3.ER1END3
INT_L_X4Y50.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y50.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X4Y50.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$auto$opt_dff.cc:272:make_patterns_logic$4509
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y50.SE2BEG0.LOGIC_OUTS_L8
INT_R_X5Y49.NE6BEG0.SE2END0
INT_R_X7Y53.EE2BEG0.NE6END0
INT_R_X9Y53.IMUX16.EE2END0

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$auto$opt_dff.cc:306:combine_resets$4513
INT_R_X5Y44.NW6BEG2.NE2END2
INT_R_X3Y48.CTRL0.NW6END2
CLBLM_R_X3Y48.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y45.WR1BEG2.LOGIC_OUTS19
INT_L_X4Y45.CTRL_L1.WR1END2
CLBLL_L_X4Y45.CLBLL_LL_SR.CLBLL_CTRL1
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y45.WW2BEG1.LOGIC_OUTS19
INT_R_X3Y45.SR1BEG2.WW2END1
INT_R_X3Y44.SE2BEG2.SR1END2
INT_L_X4Y43.NE2BEG2.SE2END2
INT_R_X5Y44.NL1BEG1.NE2END2
INT_R_X5Y45.FAN_ALT4.NL1END1
INT_R_X5Y45.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y44.FAN_ALT1.FAN_BOUNCE_S3_4
INT_R_X5Y44.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y44.CTRL0.FAN_BOUNCE1
CLBLM_R_X5Y44.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[15]
INT_R_X9Y54.IMUX33.BYP_BOUNCE_N3_7
INT_R_X9Y54.IMUX19.BYP_BOUNCE_N3_7
INT_R_X9Y54.IMUX37.NR1END2
INT_R_X9Y54.IMUX34.NL1END1
INT_R_X9Y52.SS2BEG0.SR1BEG_S0
INT_R_X9Y50.IMUX33.SS2END0
INT_R_X9Y50.IMUX42.SE2END1
INT_R_X9Y50.IMUX16.FAN_BOUNCE7
INT_R_X9Y50.IMUX35.SE2END1
INT_R_X9Y53.NL1BEG1.NE2END2
INT_R_X9Y54.IMUX18.NL1END1
INT_R_X9Y54.IMUX20.NR1END2
INT_L_X4Y53.NE2BEG2.NR1END2
INT_R_X5Y54.EL1BEG1.NE2END2
INT_L_X6Y54.EL1BEG0.EL1END1
INT_R_X7Y54.EE2BEG0.EL1END0
INT_R_X9Y54.IMUX32.EE2END0
INT_R_X9Y54.IMUX38.EE2END3
INT_R_X9Y52.BYP_ALT2.SR1END1
INT_R_X9Y52.BYP_BOUNCE2.BYP_ALT2
INT_R_X9Y53.IMUX32.BYP_BOUNCE_N3_2
INT_L_X4Y52.EE4BEG2.LOGIC_OUTS_L20
INT_L_X8Y52.NE2BEG2.EE4END2
INT_R_X9Y53.IMUX20.NE2END2
INT_L_X4Y52.NR1BEG2.LOGIC_OUTS_L20
INT_L_X4Y53.EL1BEG1.NR1END2
INT_R_X5Y53.EE2BEG1.EL1END1
INT_R_X7Y53.EE2BEG1.EE2END1
INT_R_X9Y53.IMUX18.EE2END1
INT_R_X9Y53.IMUX38.SL1END3
INT_L_X4Y52.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y52.SE2BEG3.ER1END3
INT_L_X6Y51.EE4BEG3.SE2END3
INT_L_X10Y51.WR1BEG_S0.EE4END3
INT_R_X9Y52.IMUX32.WR1END0
INT_R_X9Y53.SR1BEG1.SR1BEG_S0
INT_R_X9Y52.IMUX4.SR1END1
INT_R_X9Y52.SR1BEG_S0.SL1END3
INT_R_X9Y52.IMUX2.SR1BEG_S0
INT_R_X9Y53.SL1BEG3.SL1END3
INT_R_X9Y52.IMUX6.SL1END3
INT_R_X9Y53.SS2BEG0.SR1BEG_S0
INT_R_X9Y51.IMUX32.SS2END0
INT_R_X9Y51.IMUX20.FAN_BOUNCE1
INT_R_X9Y51.FAN_ALT1.ER1END2
INT_R_X9Y51.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y51.IMUX34.FAN_BOUNCE1
INT_L_X8Y51.ER1BEG2.EE4END1
INT_R_X9Y51.IMUX22.ER1END2
INT_R_X9Y50.FAN_ALT7.BYP_BOUNCE4
INT_R_X9Y50.FAN_BOUNCE7.FAN_ALT7
INT_R_X9Y50.IMUX32.FAN_BOUNCE7
INT_R_X9Y50.IMUX20.BYP_BOUNCE4
INT_R_X9Y50.IMUX18.SE2END1
INT_R_X5Y53.SE2BEG2.NE2END2
INT_L_X6Y52.WL1BEG1.SE2END2
INT_R_X5Y52.SW2BEG1.WL1END1
INT_L_X4Y51.EE4BEG1.SW2END1
INT_L_X8Y51.SE2BEG1.EE4END1
INT_R_X9Y50.BYP_ALT4.SE2END1
INT_R_X9Y50.BYP_BOUNCE4.BYP_ALT4
INT_R_X9Y50.IMUX38.BYP_BOUNCE4
INT_R_X9Y54.IMUX1.BYP_BOUNCE_N3_7
INT_R_X5Y53.EE4BEG2.NE2END2
INT_R_X9Y53.NR1BEG2.EE4END2
INT_R_X9Y54.IMUX21.NR1END2
INT_R_X9Y53.BYP_ALT7.SL1END3
INT_R_X9Y53.BYP_BOUNCE7.BYP_ALT7
INT_R_X9Y54.IMUX35.BYP_BOUNCE_N3_7
INT_R_X9Y54.IMUX39.EE2END3
INT_L_X4Y52.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y51.SE2BEG3.SR1END3
INT_R_X5Y50.NE6BEG3.SE2END3
INT_R_X7Y54.EE2BEG3.NE6END3
INT_R_X9Y54.SL1BEG3.EE2END3
INT_R_X9Y53.SR1BEG_S0.SL1END3
INT_R_X9Y53.IMUX33.SR1BEG_S0
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y52.NE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y53.NN2BEG2.NE2END2
INT_R_X5Y55.NL1BEG1.NN2END2
INT_R_X5Y56.IMUX1.NL1END1
CLBLM_R_X5Y56.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[14]
INT_R_X3Y54.EL1BEG1.NW2END2
INT_L_X4Y54.ER1BEG2.EL1END1
INT_R_X5Y54.SE2BEG2.ER1END2
INT_L_X6Y53.ER1BEG3.SE2END2
INT_R_X7Y53.ER1BEG_S0.ER1END3
INT_L_X8Y54.EL1BEG_N3.ER1END0
INT_R_X9Y53.IMUX37.EL1END3
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y53.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y54.NE2BEG2.NW2END2
INT_L_X4Y55.NN6BEG2.NE2END2
INT_L_X4Y61.WR1BEG3.NN6END2
INT_R_X3Y61.IMUX6.WR1END3
CLBLM_R_X3Y61.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[13]
INT_R_X5Y59.SW6BEG1.NW2END2
INT_R_X3Y55.SE2BEG1.SW6END1
INT_L_X4Y54.EE4BEG1.SE2END1
INT_L_X8Y54.SE2BEG1.EE4END1
INT_R_X9Y53.IMUX35.SE2END1
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y54.NE6BEG2.LOGIC_OUTS_L16
INT_L_X6Y58.NW2BEG2.NE6END2
INT_R_X5Y59.WL1BEG0.NW2END2
INT_L_X4Y59.FAN_ALT2.WL1END0
INT_L_X4Y59.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y59.IMUX_L0.FAN_BOUNCE2
CLBLL_L_X4Y59.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[12]
INT_L_X4Y53.EE4BEG0.LOGIC_OUTS_L0
INT_L_X8Y53.NE2BEG0.EE4END0
INT_R_X9Y53.IMUX39.NE2END_S3_0
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y53.NW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y54.NL1BEG_N3.NW2END0
INT_R_X3Y54.EE2BEG3.NL1BEG_N3
INT_R_X5Y54.NE6BEG3.EE2END3
INT_R_X7Y58.WW4BEG3.NE6END3
INT_R_X3Y58.NL1BEG2.WW4END3
INT_R_X3Y59.NL1BEG1.NL1END2
INT_R_X3Y60.NE2BEG1.NL1END1
INT_L_X4Y61.IMUX_L10.NE2END1
CLBLL_L_X4Y61.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[11]
INT_L_X6Y59.EE2BEG2.NE6END2
INT_L_X8Y59.SS6BEG2.EE2END2
INT_L_X8Y53.SR1BEG3.SS6END2
INT_L_X8Y52.ER1BEG_S0.SR1END3
INT_R_X9Y53.SL1BEG0.ER1END0
INT_R_X9Y52.IMUX33.SL1END0
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y55.NE6BEG2.LOGIC_OUTS_L16
INT_L_X6Y59.NW2BEG2.NE6END2
INT_R_X5Y60.NW2BEG2.NW2END2
INT_L_X4Y61.IMUX_L19.NW2END2
CLBLL_L_X4Y61.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[10]
INT_L_X4Y52.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y51.NE2BEG3.EL1END3
INT_L_X6Y52.EL1BEG2.NE2END3
INT_R_X7Y52.EE2BEG2.EL1END2
INT_R_X9Y52.IMUX37.EE2END2
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y52.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y54.NR1BEG0.NN2END0
INT_L_X4Y55.NR1BEG0.NR1END0
INT_L_X4Y56.NR1BEG0.NR1END0
INT_L_X4Y57.NR1BEG0.NR1END0
INT_L_X4Y58.NN2BEG0.NR1END0
INT_L_X4Y60.NW2BEG0.NN2END0
INT_R_X3Y61.IMUX0.NW2END0
CLBLM_R_X3Y61.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[9]
INT_L_X4Y51.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y51.ER1BEG_S0.ER1END3
INT_L_X6Y52.ER1BEG1.ER1END0
INT_R_X7Y52.ER1BEG2.ER1END1
INT_L_X8Y52.EL1BEG1.ER1END2
INT_R_X9Y52.IMUX3.EL1END1
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y51.NN6BEG2.LOGIC_OUTS_L20
INT_L_X4Y57.NW6BEG2.NN6END2
INT_L_X2Y61.EL1BEG1.NW6END2
INT_R_X3Y61.ER1BEG2.EL1END1
INT_L_X4Y61.IMUX_L6.ER1END2
CLBLL_L_X4Y61.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[8]
INT_L_X4Y51.ER1BEG1.LOGIC_OUTS_L4
INT_R_X5Y51.SE2BEG1.ER1END1
INT_L_X6Y50.ER1BEG2.SE2END1
INT_R_X7Y50.NE2BEG2.ER1END2
INT_L_X8Y51.WW4BEG2.NE2END2
INT_L_X4Y51.SS2BEG1.WW4END2
INT_L_X4Y49.EE2BEG1.SS2END1
INT_L_X6Y49.NE6BEG1.EE2END1
INT_L_X8Y53.EL1BEG0.NE6END1
INT_R_X9Y52.IMUX39.EL1END_S3_0
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y51.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y53.NN6BEG0.NN2END0
INT_L_X4Y59.NR1BEG0.NN6END0
INT_L_X4Y60.IMUX_L9.NR1END0
CLBLL_L_X4Y60.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[7]
INT_R_X9Y51.FAN_ALT6.NL1END2
INT_R_X9Y51.FAN_BOUNCE6.FAN_ALT6
INT_R_X9Y51.IMUX33.FAN_BOUNCE6
INT_R_X9Y54.IMUX3.NL1END2
INT_R_X9Y52.NR1BEG3.NN2END3
INT_R_X9Y53.NL1BEG2.NR1END3
INT_R_X9Y54.IMUX43.NL1END2
INT_R_X9Y53.IMUX2.FAN_BOUNCE7
INT_R_X9Y53.FAN_ALT7.NN2END2
INT_R_X9Y53.FAN_BOUNCE7.FAN_ALT7
INT_R_X9Y53.IMUX42.FAN_BOUNCE7
INT_R_X9Y53.FAN_ALT5.NN2END2
INT_R_X9Y53.FAN_BOUNCE5.FAN_ALT5
INT_R_X9Y53.IMUX3.FAN_BOUNCE5
INT_R_X9Y51.NN2BEG2.NL1END2
INT_R_X9Y53.IMUX43.NN2END2
INT_R_X9Y52.IMUX16.NE2END0
INT_R_X9Y50.NW2BEG0.SW6END_N0_3
INT_L_X8Y51.NE2BEG0.NW2END0
INT_R_X9Y52.BYP_ALT0.NE2END0
INT_R_X9Y52.BYP_BOUNCE0.BYP_ALT0
INT_R_X9Y52.IMUX36.BYP_BOUNCE0
INT_R_X9Y50.NL1BEG2.NL1BEG_N3
INT_R_X9Y51.NL1BEG1.NL1END2
INT_R_X9Y52.IMUX18.NL1END1
INT_R_X9Y50.NN2BEG3.NL1BEG_N3
INT_R_X9Y52.IMUX22.NN2END3
INT_R_X7Y53.EE4BEG3.NE6END3
INT_R_X11Y53.SW6BEG3.EE4END3
INT_R_X9Y50.NL1BEG_N3.SW6END_N0_3
INT_R_X9Y50.BYP_ALT6.NL1BEG_N3
INT_R_X9Y50.BYP_BOUNCE6.BYP_ALT6
INT_R_X9Y51.IMUX16.BYP_BOUNCE_N3_6
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y50.SE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y49.NE6BEG3.SE2END3
INT_R_X7Y53.WW4BEG3.NE6END3
INT_R_X3Y53.NN6BEG3.WW4END3
INT_R_X3Y59.NE2BEG3.NN6END3
INT_L_X4Y60.IMUX_L6.NE2END3
CLBLL_L_X4Y60.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[6]
INT_R_X9Y51.IMUX37.NR1END2
INT_R_X5Y52.SE2BEG2.NE2END2
INT_L_X6Y51.SW2BEG2.SE2END2
INT_R_X5Y50.EE4BEG2.SW2END2
INT_R_X9Y50.NR1BEG2.EE4END2
INT_R_X9Y51.IMUX36.NR1END2
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y50.NR1BEG2.LOGIC_OUTS_L20
INT_L_X4Y51.NE2BEG2.NR1END2
INT_R_X5Y52.NN2BEG2.NE2END2
INT_R_X5Y54.NW2BEG2.NN2END2
INT_L_X4Y55.NW6BEG2.NW2END2
INT_L_X2Y59.NE2BEG2.NW6END2
INT_R_X3Y60.EL1BEG1.NE2END2
INT_L_X4Y60.IMUX_L25.EL1END1
CLBLL_L_X4Y60.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[5]
INT_R_X9Y51.IMUX35.NE2END2
INT_L_X4Y50.EE4BEG2.LOGIC_OUTS_L16
INT_L_X8Y50.NE2BEG2.EE4END2
INT_R_X9Y51.NW6BEG2.NE2END2
INT_R_X7Y55.SW6BEG1.NW6END2
INT_R_X5Y51.SW2BEG1.SW6END1
INT_L_X4Y50.EE4BEG1.SW2END1
INT_L_X8Y50.NE2BEG1.EE4END1
INT_R_X9Y51.IMUX18.NE2END1
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y50.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y52.NW6BEG2.NN2END2
INT_L_X2Y56.NE6BEG2.NW6END2
INT_L_X4Y60.SL1BEG2.NE6END2
INT_L_X4Y59.IMUX_L21.SL1END2
CLBLL_L_X4Y59.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[4]
INT_R_X9Y51.IMUX39.EE2END3
INT_R_X5Y47.NE6BEG3.SE2END3
INT_R_X7Y51.EE2BEG3.NE6END3
INT_R_X9Y51.IMUX38.EE2END3
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y48.SE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y47.NR1BEG3.SE2END3
INT_R_X5Y48.NN2BEG3.NR1END3
INT_R_X5Y50.NW2BEG3.NN2END3
INT_L_X4Y51.NW6BEG3.NW2END3
INT_L_X2Y55.NE6BEG3.NW6END3
INT_L_X4Y59.SL1BEG3.NE6END3
INT_L_X4Y58.BYP_ALT7.SL1END3
INT_L_X4Y58.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y59.IMUX_L9.BYP_BOUNCE_N3_7
CLBLL_L_X4Y59.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[3]
INT_R_X9Y50.IMUX1.ER1END0
INT_L_X4Y45.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y47.NN2BEG3.NN2END3
INT_L_X4Y49.EE4BEG3.NN2END3
INT_L_X8Y49.ER1BEG_S0.EE4END3
INT_R_X9Y50.IMUX40.ER1END0
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y45.NW2BEG3.LOGIC_OUTS_L17
INT_R_X3Y46.NW2BEG3.NW2END3
INT_L_X2Y47.LH0.NW2END3
INT_R_X9Y47.WW4BEG3.LH0
INT_R_X5Y47.NN6BEG3.WW4END3
INT_R_X5Y53.NW6BEG3.NN6END3
INT_R_X3Y57.NE2BEG3.NW6END3
INT_L_X4Y58.WR1BEG_S0.NE2END3
INT_R_X3Y59.IMUX16.WR1END0
CLBLM_R_X3Y59.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[2]
INT_R_X9Y50.FAN_ALT3.EE2END3
INT_R_X9Y50.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y50.IMUX37.FAN_BOUNCE3
INT_R_X7Y48.ER1BEG1.EE4END0
INT_L_X8Y48.ER1BEG2.ER1END1
INT_R_X9Y48.SS2BEG2.ER1END2
INT_R_X9Y46.WW4BEG3.SS2END2
INT_R_X5Y46.NE6BEG3.WW4END3
INT_R_X7Y50.EE2BEG3.NE6END3
INT_R_X9Y50.FAN_ALT1.EE2END3
INT_R_X9Y50.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y50.IMUX36.FAN_BOUNCE1
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y49.SW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y48.EE4BEG0.SW2END0
INT_R_X7Y48.NR1BEG0.EE4END0
INT_R_X7Y49.LV0.NR1END0
INT_R_X7Y67.SW6BEG3.LV18
INT_R_X5Y64.NW2BEG0.SW6END_N0_3
INT_L_X4Y65.IMUX_L16.NW2END0
CLBLL_L_X4Y65.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[1]
INT_R_X9Y50.IMUX3.NN2END1
INT_L_X4Y50.SR1BEG1.LOGIC_OUTS_L4
BRKH_INT_X4Y49.BRKH_INT_SR1END1.BRKH_INT_SR1END1_SLOW
INT_L_X4Y49.SE2BEG1.SR1END1
INT_R_X5Y48.EE4BEG1.SE2END1
INT_R_X9Y48.NN2BEG1.EE4END1
INT_R_X9Y50.IMUX34.NN2END1
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y50.NW6BEG0.LOGIC_OUTS_L4
INT_L_X2Y54.NE6BEG0.NW6END0
INT_L_X4Y58.NR1BEG0.NE6END0
INT_L_X4Y59.IMUX_L25.NR1END0
CLBLL_L_X4Y59.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.mmu_u.pe01_11_psum[0]
INT_R_X9Y50.BYP_ALT3.ER1END2
INT_R_X9Y50.BYP_BOUNCE3.BYP_ALT3
INT_R_X9Y50.IMUX39.BYP_BOUNCE3
INT_L_X4Y50.EE2BEG3.LOGIC_OUTS_L17
INT_L_X6Y50.EL1BEG2.EE2END3
INT_R_X7Y50.EL1BEG1.EL1END2
INT_L_X8Y50.ER1BEG2.EL1END1
INT_R_X9Y50.IMUX22.ER1END2
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y50.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y52.NL1BEG2.NN2END3
INT_L_X4Y53.IMUX_L19.NL1END2
CLBLL_L_X4Y53.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][7]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y35.NL1BEG1.LOGIC_OUTS_L20
INT_L_X2Y36.IMUX_L9.NL1END1
CLBLL_L_X2Y36.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][6]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y40.SR1BEG1.LOGIC_OUTS_L0
INT_L_X2Y39.SS2BEG1.SR1END1
INT_L_X2Y37.SR1BEG2.SS2END1
INT_L_X2Y36.IMUX_L45.SR1END2
CLBLL_L_X2Y36.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][6]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y35.NE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y36.NW2BEG0.NE2END0
INT_L_X2Y36.IMUX_L47.NW2END_S0_0
CLBLL_L_X2Y36.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][6]
CLBLL_L_X2Y36.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y36.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X2Y36.IMUX_L38.NL1BEG_N3
CLBLL_L_X2Y36.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][6]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y35.NL1BEG2.LOGIC_OUTS_L21
INT_L_X2Y36.IMUX_L44.NL1END2
CLBLL_L_X2Y36.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][5]
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y44.SS2BEG0.LOGIC_OUTS_L0
INT_L_X2Y42.SL1BEG0.SS2END0
INT_L_X2Y41.FAN_ALT4.SL1END0
INT_L_X2Y41.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y40.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X2Y40.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][5]
CLBLM_R_X3Y34.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y34.NR1BEG0.LOGIC_OUTS0
INT_R_X3Y35.NN2BEG0.NR1END0
INT_R_X3Y37.NW6BEG0.NN2END0
INT_R_X1Y41.EL1BEG_N3.NW6END0
INT_L_X2Y40.IMUX_L46.EL1END3
CLBLL_L_X2Y40.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][5]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y40.WL1BEG1.LOGIC_OUTS6
INT_L_X2Y40.BYP_ALT4.WL1END1
INT_L_X2Y40.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y40.IMUX_L36.BYP_BOUNCE4
CLBLL_L_X2Y40.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][5]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y41.SL1BEG2.LOGIC_OUTS_L6
INT_L_X2Y40.IMUX_L37.SL1END2
CLBLL_L_X2Y40.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][4]
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y44.SR1BEG2.LOGIC_OUTS_L1
INT_L_X2Y43.SE2BEG2.SR1END2
INT_R_X3Y42.SW2BEG2.SE2END2
INT_L_X2Y41.IMUX_L37.SW2END2
CLBLL_L_X2Y41.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][4]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y41.SW2BEG3.LOGIC_OUTS7
INT_L_X2Y41.WW4BEG0.SW2END_N0_3
INT_R_X1Y41.NE2BEG0.EE4END0
INT_L_X2Y41.IMUX_L39.NE2END_S3_0
CLBLL_L_X2Y41.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][4]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y44.SW2BEG0.LOGIC_OUTS4
INT_L_X2Y43.SS2BEG0.SW2END0
INT_L_X2Y41.IMUX_L41.SS2END0
CLBLL_L_X2Y41.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][4]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y41.IMUX_L46.LOGIC_OUTS_L7
CLBLL_L_X2Y41.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][3]
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y42.SS2BEG0.LOGIC_OUTS_L4
INT_L_X2Y40.IMUX_L25.SS2END0
CLBLL_L_X2Y40.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][3]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y35.NL1BEG0.LOGIC_OUTS_L19
INT_L_X2Y36.NN2BEG0.NL1END0
INT_L_X2Y38.NN2BEG0.NN2END0
INT_L_X2Y40.IMUX_L16.NN2END0
CLBLL_L_X2Y40.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][3]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y40.WL1BEG2.LOGIC_OUTS7
INT_L_X2Y40.IMUX_L14.WL1END2
CLBLL_L_X2Y40.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][3]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y41.SL1BEG1.LOGIC_OUTS_L5
INT_L_X2Y40.IMUX_L26.SL1END1
CLBLL_L_X2Y40.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][2]
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y44.SL1BEG2.LOGIC_OUTS_L2
INT_L_X2Y43.SL1BEG2.SL1END2
INT_L_X2Y42.IMUX_L28.SL1END2
CLBLL_L_X2Y42.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][2]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y41.WR1BEG2.LOGIC_OUTS5
INT_L_X2Y41.BYP_ALT2.WR1END2
INT_L_X2Y41.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y42.IMUX_L32.BYP_BOUNCE_N3_2
CLBLL_L_X2Y42.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][2]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y44.SW2BEG1.LOGIC_OUTS5
INT_L_X2Y43.SR1BEG2.SW2END1
INT_L_X2Y42.IMUX_L22.SR1END2
CLBLL_L_X2Y42.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][2]
CLBLM_R_X3Y35.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y35.NN2BEG1.LOGIC_OUTS1
INT_R_X3Y37.NW2BEG1.NN2END1
INT_L_X2Y38.NN2BEG1.NW2END1
INT_L_X2Y40.NN2BEG1.NN2END1
INT_L_X2Y42.NL1BEG0.NN2END1
INT_L_X2Y42.IMUX_L31.NL1END_S3_0
CLBLL_L_X2Y42.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][1]
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y44.WW4BEG3.LOGIC_OUTS_L3
INT_R_X1Y44.SE2BEG3.EE4END3
INT_L_X2Y43.SL1BEG3.SE2END3
INT_L_X2Y42.IMUX_L38.SL1END3
CLBLL_L_X2Y42.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][1]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y41.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y42.IMUX_L44.NW2END2
CLBLL_L_X2Y42.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][1]
CLBLM_R_X3Y35.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y35.NN2BEG3.LOGIC_OUTS7
INT_R_X3Y37.NN2BEG3.NN2END3
INT_R_X3Y39.NN2BEG3.NN2END3
INT_R_X3Y41.WR1BEG_S0.NN2END3
INT_L_X2Y42.IMUX_L40.WR1END0
CLBLL_L_X2Y42.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][1]
CLBLM_R_X7Y42.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y42.WW4BEG0.LOGIC_OUTS0
INT_R_X3Y42.NW2BEG0.WW4END0
INT_L_X2Y42.IMUX_L47.NW2END_S0_0
CLBLL_L_X2Y42.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.weight_fifo_u.$techmap18679$abc$16569$auto$blifparse.cc:536:parse_blif$16617.A[4]
INT_L_X2Y36.IMUX_L10.BYP_BOUNCE_N3_6
CLBLL_L_X2Y36.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y39.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y38.SL1BEG3.EL1END3
INT_R_X3Y37.WL1BEG2.SL1END3
INT_L_X2Y37.SR1BEG3.WL1END2
INT_L_X2Y36.SL1BEG3.SR1END3
INT_L_X2Y35.BYP_ALT6.SL1END3
INT_L_X2Y35.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y36.IMUX_L40.BYP_BOUNCE_N3_6
CLBLL_L_X2Y36.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y39.BYP_ALT3.NL1BEG_N3
INT_L_X2Y39.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y40.IMUX_L41.BYP_BOUNCE_N3_3
CLBLL_L_X2Y40.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y41.IMUX_L36.NR1END2
CLBLL_L_X2Y41.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y40.IMUX_L19.NL1END2
CLBLL_L_X2Y40.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y42.IMUX_L29.NR1END2
CLBLL_L_X2Y42.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y39.NL1BEG2.NL1BEG_N3
INT_L_X2Y40.NR1BEG2.NL1END2
INT_L_X2Y41.NR1BEG2.NR1END2
INT_L_X2Y42.IMUX_L45.NR1END2
CLBLL_L_X2Y42.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y39.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y39.FAN_ALT5.NL1BEG_N3
INT_L_X2Y39.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y39.IMUX_L35.FAN_BOUNCE5
CLBLL_L_X2Y39.CLBLL_LL_C6.CLBLL_IMUX35

# routing for net tpu_inst.mlp_u.weight_fifo_u.$techmap18679$abc$16569$auto$blifparse.cc:536:parse_blif$16617.A[5]
INT_R_X3Y38.SW2BEG2.SE2END2
INT_L_X2Y37.SL1BEG2.SW2END2
INT_L_X2Y36.IMUX_L5.SL1END2
CLBLL_L_X2Y36.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y39.SE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y38.SS2BEG2.SE2END2
INT_R_X3Y36.WL1BEG1.SS2END2
INT_L_X2Y36.IMUX_L43.WL1END1
CLBLL_L_X2Y36.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y40.IMUX_L42.NL1END1
CLBLL_L_X2Y40.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y41.IMUX_L42.NR1END1
CLBLL_L_X2Y41.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y39.NR1BEG2.LOGIC_OUTS_L16
INT_L_X2Y40.IMUX_L13.NR1END2
CLBLL_L_X2Y40.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y42.IMUX_L35.NR1END1
CLBLL_L_X2Y42.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y39.NL1BEG1.LOGIC_OUTS_L16
INT_L_X2Y40.NR1BEG1.NL1END1
INT_L_X2Y41.NR1BEG1.NR1END1
INT_L_X2Y42.IMUX_L43.NR1END1
CLBLL_L_X2Y42.CLBLL_LL_D6.CLBLL_IMUX43
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y39.IMUX_L29.LOGIC_OUTS_L16
CLBLL_L_X2Y39.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][0]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y40.SW2BEG1.LOGIC_OUTS5
INT_L_X2Y39.BYP_ALT5.SW2END1
INT_L_X2Y39.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y39.IMUX_L31.BYP_BOUNCE5
CLBLL_L_X2Y39.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][0]
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y42.SS2BEG1.LOGIC_OUTS_L5
INT_L_X2Y40.SR1BEG2.SS2END1
INT_L_X2Y39.IMUX_L22.SR1END2
CLBLL_L_X2Y39.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][0]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y35.NN2BEG2.LOGIC_OUTS_L16
INT_L_X2Y37.NN2BEG2.NN2END2
INT_L_X2Y39.IMUX_L28.NN2END2
CLBLL_L_X2Y39.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[0][0]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y35.NN2BEG0.LOGIC_OUTS_L22
INT_L_X2Y37.NN2BEG0.NN2END0
INT_L_X2Y39.IMUX_L32.NN2END0
CLBLL_L_X2Y39.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][7]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y50.WL1BEG_N3.LOGIC_OUTS0
INT_L_X2Y50.IMUX_L0.WL1END_N1_3
CLBLL_L_X2Y50.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][7]
CLBLM_R_X3Y39.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y39.SW2BEG2.LOGIC_OUTS2
INT_L_X2Y38.LVB_L0.SW2END2
INT_L_X2Y50.WW4BEG2.LVB_L12
INT_R_X1Y50.EL1BEG1.EE4END2
INT_L_X2Y50.IMUX_L10.EL1END1
CLBLL_L_X2Y50.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][7]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y42.NR1BEG3.LOGIC_OUTS7
INT_R_X3Y43.NW2BEG3.NR1END3
INT_L_X2Y44.NE2BEG3.NW2END3
INT_R_X3Y45.NW6BEG3.NE2END3
INT_R_X1Y49.NE2BEG3.NW6END3
INT_L_X2Y50.IMUX_L6.NE2END3
CLBLL_L_X2Y50.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][7]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y43.NW6BEG0.LOGIC_OUTS4
INT_R_X1Y47.EL1BEG_N3.NW6END0
INT_L_X2Y46.NE2BEG3.EL1END3
INT_R_X3Y47.NN2BEG3.NE2END3
INT_R_X3Y49.WR1BEG_S0.NN2END3
INT_L_X2Y50.IMUX_L9.WR1END0
CLBLL_L_X2Y50.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][6]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y40.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y39.IMUX8.SL1END0
CLBLM_R_X3Y39.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][6]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y36.NN2BEG2.LOGIC_OUTS2
INT_R_X3Y38.NL1BEG1.NN2END2
INT_R_X3Y39.IMUX1.NL1END1
CLBLM_R_X3Y39.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][6]
CLBLM_R_X3Y34.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y34.NN2BEG3.LOGIC_OUTS21
INT_R_X3Y36.NN2BEG3.NN2END3
INT_R_X3Y38.NL1BEG2.NN2END3
INT_R_X3Y39.IMUX11.NL1END2
CLBLM_R_X3Y39.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][6]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y36.NE2BEG1.LOGIC_OUTS23
INT_L_X4Y37.WR1BEG2.NE2END1
INT_R_X3Y37.NL1BEG1.WR1END2
INT_R_X3Y38.NR1BEG1.NL1END1
INT_R_X3Y39.IMUX2.NR1END1
CLBLM_R_X3Y39.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][5]
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y38.IMUX27.LOGIC_OUTS1
CLBLM_R_X3Y38.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][5]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y36.NN2BEG0.LOGIC_OUTS0
INT_R_X3Y38.IMUX24.NN2END0
CLBLM_R_X3Y38.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][5]
CLBLL_L_X2Y37.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y37.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y38.IMUX17.NE2END0
CLBLM_R_X3Y38.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][5]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y36.NE2BEG0.LOGIC_OUTS22
INT_L_X4Y37.NW2BEG0.NE2END0
INT_R_X3Y38.BYP_ALT0.NW2END0
INT_R_X3Y38.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y38.IMUX18.BYP_BOUNCE0
CLBLM_R_X3Y38.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][4]
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y49.WW2BEG0.LOGIC_OUTS_L4
INT_L_X2Y49.NL1BEG0.WW2END0
BRKH_INT_X2Y49.BRKH_INT_NL1BEG0_SLOW.BRKH_INT_NL1BEG0
INT_L_X2Y50.IMUX_L16.NL1END0
CLBLL_L_X2Y50.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][4]
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y69.WR1BEG_S0.LOGIC_OUTS3
INT_L_X2Y70.LV_L18.WR1END0
INT_L_X2Y52.WW4BEG0.LV_L0
INT_R_X1Y52.SE2BEG0.EE4END0
INT_L_X2Y51.SL1BEG0.SE2END0
INT_L_X2Y50.IMUX_L25.SL1END0
CLBLL_L_X2Y50.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][4]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y42.NL1BEG1.LOGIC_OUTS6
INT_R_X3Y43.NN2BEG1.NL1END1
INT_R_X3Y45.NW6BEG1.NN2END1
INT_R_X1Y49.NE2BEG1.NW6END1
INT_L_X2Y50.IMUX_L26.NE2END1
CLBLL_L_X2Y50.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][4]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y43.NN6BEG3.LOGIC_OUTS7
INT_R_X3Y49.NW2BEG3.NN6END3
INT_L_X2Y50.IMUX_L14.NW2END3
CLBLL_L_X2Y50.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][3]
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y38.IMUX8.LOGIC_OUTS0
CLBLM_R_X3Y38.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][3]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y36.NR1BEG3.LOGIC_OUTS3
INT_R_X3Y37.NL1BEG2.NR1END3
INT_R_X3Y38.IMUX11.NL1END2
CLBLM_R_X3Y38.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][3]
CLBLL_L_X2Y37.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y37.ER1BEG_S0.LOGIC_OUTS_L7
INT_R_X3Y38.IMUX1.ER1END0
CLBLM_R_X3Y38.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][3]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y36.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y38.IMUX2.NN2END1
CLBLM_R_X3Y38.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][2]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y42.NW6BEG0.LOGIC_OUTS0
INT_R_X1Y46.EL1BEG_N3.NW6END0
INT_L_X2Y45.IMUX_L30.EL1END3
CLBLL_L_X2Y45.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][2]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y36.NL1BEG0.LOGIC_OUTS1
INT_R_X3Y37.NL1BEG_N3.NL1END0
INT_R_X3Y37.NW2BEG3.NL1BEG_N3
INT_L_X2Y38.NN6BEG3.NW2END3
INT_L_X2Y44.NR1BEG3.NN6END3
INT_L_X2Y45.IMUX_L23.NR1END3
CLBLL_L_X2Y45.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][2]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y42.WR1BEG_S0.LOGIC_OUTS_L7
INT_R_X3Y43.NN2BEG0.WR1END0
INT_R_X3Y45.WR1BEG1.NN2END0
INT_L_X2Y45.IMUX_L33.WR1END1
CLBLL_L_X2Y45.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][2]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y41.NN2BEG2.LOGIC_OUTS_L6
INT_L_X4Y43.NN2BEG2.NN2END2
INT_L_X4Y45.WW2BEG1.NN2END2
INT_L_X2Y45.IMUX_L20.WW2END1
CLBLL_L_X2Y45.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][1]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y42.SR1BEG2.LOGIC_OUTS1
INT_R_X3Y41.IMUX6.SR1END2
CLBLM_R_X3Y41.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[31]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[30]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[29]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[28]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[27]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[26]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[25]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[24]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[23]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[22]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[21]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[20]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[19]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[18]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[17]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[16]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[15]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[14]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[13]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[12]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[11]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[10]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[9]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[8]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[7]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[6]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[5]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[4]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[3]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[2]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[1]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[0]
# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][1]
CLBLM_R_X3Y39.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y39.NN2BEG1.LOGIC_OUTS1
INT_R_X3Y41.IMUX3.NN2END1
CLBLM_R_X3Y41.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][1]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y42.SE2BEG1.LOGIC_OUTS5
INT_L_X4Y41.WL1BEG0.SE2END1
INT_R_X3Y41.IMUX10.WL1END0
CLBLM_R_X3Y41.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][1]
CLBLM_R_X3Y36.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y36.NE6BEG2.LOGIC_OUTS20
INT_R_X5Y40.WR1BEG3.NE6END2
INT_L_X4Y40.WR1BEG_S0.WR1END3
INT_R_X3Y41.IMUX0.WR1END0
CLBLM_R_X3Y41.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.weight_fifo_u.$techmap18687$abc$16569$auto$blifparse.cc:536:parse_blif$16609.A[4]
INT_L_X2Y50.IMUX_L3.WR1END1
CLBLL_L_X2Y50.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y39.IMUX7.NR1END3
CLBLM_R_X3Y39.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y38.IMUX15.ER1END3
CLBLM_R_X3Y38.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y38.LH12.ER1END3
INT_R_X3Y38.NN6BEG0.LH12
INT_R_X3Y44.NN6BEG0.NN6END0
INT_R_X3Y50.WR1BEG1.NN6END0
INT_L_X2Y50.IMUX_L19.WR1END1
CLBLL_L_X2Y50.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y38.IMUX7.ER1END3
CLBLM_R_X3Y38.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y45.IMUX_L21.NR1END2
CLBLL_L_X2Y45.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y38.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y38.NR1BEG3.ER1END3
INT_R_X3Y39.NL1BEG2.NR1END3
INT_R_X3Y40.NL1BEG1.NL1END2
INT_R_X3Y41.IMUX9.NL1END1
CLBLM_R_X3Y41.CLBLM_L_A5.CLBLM_IMUX9
CLBLL_L_X2Y38.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y38.NN6BEG2.LOGIC_OUTS_L16
INT_L_X2Y44.NR1BEG2.NN6END2
INT_L_X2Y45.IMUX_L5.NR1END2
CLBLL_L_X2Y45.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.mlp_u.weight_fifo_u.$techmap18687$abc$16569$auto$blifparse.cc:536:parse_blif$16609.A[5]
INT_L_X2Y50.IMUX_L5.NL1BEG_N3
CLBLL_L_X2Y50.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y38.NR1BEG2.NE2END2
INT_R_X3Y39.IMUX4.NR1END2
CLBLM_R_X3Y39.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y38.IMUX12.NE2END2
CLBLM_R_X3Y38.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y43.NW2BEG0.NN6END0
INT_L_X2Y44.NN6BEG0.NW2END0
INT_L_X2Y50.NL1BEG_N3.NN6END0
INT_L_X2Y50.IMUX_L13.NL1BEG_N3
CLBLL_L_X2Y50.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y37.NE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y38.IMUX4.NE2END2
CLBLM_R_X3Y38.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y45.IMUX_L34.NN2END1
CLBLL_L_X2Y45.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y37.NR1BEG2.LOGIC_OUTS_L16
INT_L_X2Y38.NN2BEG2.NR1END2
INT_L_X2Y40.NE2BEG2.NN2END2
INT_R_X3Y41.IMUX5.NE2END2
CLBLM_R_X3Y41.CLBLM_L_A6.CLBLM_IMUX5
CLBLL_L_X2Y37.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y37.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y37.LH12.ER1END3
INT_R_X3Y37.NN6BEG0.LH12
INT_R_X3Y43.WR1BEG1.NN6END0
INT_L_X2Y43.NN2BEG1.WR1END1
INT_L_X2Y45.IMUX_L3.NN2END1
CLBLL_L_X2Y45.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[2][0]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y42.WR1BEG1.LOGIC_OUTS4
INT_L_X2Y42.NN2BEG1.WR1END1
INT_L_X2Y44.NN2BEG1.NN2END1
INT_L_X2Y46.FAN_ALT2.NN2END1
INT_L_X2Y46.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y45.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X2Y45.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[3][0]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y44.NW2BEG0.LOGIC_OUTS0
INT_L_X2Y45.IMUX_L0.NW2END0
CLBLL_L_X2Y45.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[1][0]
CLBLM_R_X3Y39.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y39.NN2BEG2.LOGIC_OUTS16
INT_R_X3Y41.NW6BEG2.NN2END2
INT_R_X1Y45.EL1BEG1.NW6END2
INT_L_X2Y45.IMUX_L10.EL1END1
CLBLL_L_X2Y45.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue1[0][0]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y43.NR1BEG1.LOGIC_OUTS5
INT_R_X3Y44.NW2BEG1.NR1END1
INT_L_X2Y45.IMUX_L9.NW2END1
CLBLL_L_X2Y45.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$4597[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$4597[0]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$4602[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$4602[0]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[7]
INT_L_X2Y39.SS2BEG0.SS2END0
INT_L_X2Y37.SS2BEG0.SS2END0
INT_L_X2Y35.BYP_ALT1.SS2END0
INT_L_X2Y35.BYP_L1.BYP_ALT1
CLBLL_L_X2Y35.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y36.SL1BEG1.SS2END1
INT_L_X2Y35.BYP_ALT5.SL1END1
INT_L_X2Y35.BYP_L5.BYP_ALT5
CLBLL_L_X2Y35.CLBLL_L_BX.CLBLL_BYP5
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y41.SS2BEG0.LOGIC_OUTS_L8
INT_L_X2Y39.SR1BEG1.SS2END0
INT_L_X2Y38.SS2BEG1.SR1END1
INT_L_X2Y36.BYP_ALT5.SS2END1
INT_L_X2Y36.BYP_L5.BYP_ALT5
CLBLL_L_X2Y36.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[6]
INT_L_X2Y38.SR1BEG1.SS2END0
INT_L_X2Y37.SS2BEG1.SR1END1
INT_L_X2Y35.BYP_ALT4.SS2END1
INT_L_X2Y35.BYP_L4.BYP_ALT4
CLBLL_L_X2Y35.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y36.SR1BEG1.SS2END0
INT_L_X2Y35.BYP_ALT2.SR1END1
INT_L_X2Y35.BYP_L2.BYP_ALT2
CLBLL_L_X2Y35.CLBLL_L_CX.CLBLL_BYP2
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y40.SS2BEG0.LOGIC_OUTS_L8
INT_L_X2Y38.SS2BEG0.SS2END0
INT_L_X2Y36.BYP_ALT1.SS2END0
INT_L_X2Y36.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y36.BYP_ALT2.BYP_BOUNCE1
INT_L_X2Y36.BYP_L2.BYP_ALT2
CLBLL_L_X2Y36.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[5]
INT_L_X2Y41.BYP_ALT3.SR1END2
INT_L_X2Y41.BYP_L3.BYP_ALT3
CLBLL_L_X2Y41.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y44.SE6BEG0.LOGIC_OUTS_L8
INT_L_X4Y40.SS2BEG0.SE6END0
INT_L_X4Y38.SW2BEG0.SS2END0
INT_R_X3Y37.SL1BEG0.SW2END0
INT_R_X3Y36.SS2BEG0.SL1END0
INT_R_X3Y34.BYP_ALT0.SS2END0
INT_R_X3Y34.BYP0.BYP_ALT0
CLBLM_R_X3Y34.CLBLM_L_AX.CLBLM_BYP0
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y44.SR1BEG1.LOGIC_OUTS_L8
INT_L_X2Y43.SL1BEG1.SR1END1
INT_L_X2Y42.SR1BEG2.SL1END1
INT_L_X2Y41.SE2BEG2.SR1END2
INT_R_X3Y40.BYP_ALT3.SE2END2
INT_R_X3Y40.BYP3.BYP_ALT3
CLBLM_R_X3Y40.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[4]
INT_L_X2Y43.SS2BEG3.SL1END3
INT_L_X2Y41.BYP_ALT6.SS2END3
INT_L_X2Y41.BYP_L6.BYP_ALT6
CLBLL_L_X2Y41.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y44.SL1BEG3.LOGIC_OUTS_L17
INT_L_X2Y43.SE2BEG3.SL1END3
INT_R_X3Y42.SL1BEG3.SE2END3
INT_R_X3Y41.BYP_ALT6.SL1END3
INT_R_X3Y41.BYP6.BYP_ALT6
CLBLM_R_X3Y41.CLBLM_M_DX.CLBLM_BYP6
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y44.EL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y44.FAN_ALT5.EL1END2
INT_R_X3Y44.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y44.BYP_ALT1.FAN_BOUNCE5
INT_R_X3Y44.BYP1.BYP_ALT1
CLBLM_R_X3Y44.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[3]
INT_L_X2Y42.SE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y41.WL1BEG1.SE2END2
INT_L_X2Y41.BYP_ALT4.WL1END1
INT_L_X2Y41.BYP_L4.BYP_ALT4
CLBLL_L_X2Y41.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y42.SS6BEG2.LOGIC_OUTS_L20
INT_L_X2Y36.SR1BEG3.SS6END2
INT_L_X2Y35.BYP_ALT7.SR1END3
INT_L_X2Y35.BYP_L7.BYP_ALT7
CLBLL_L_X2Y35.CLBLL_L_DX.CLBLL_BYP7
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y42.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y40.ER1BEG3.SS2END2
INT_R_X3Y40.BYP_ALT6.ER1END3
INT_R_X3Y40.BYP6.BYP_ALT6
CLBLM_R_X3Y40.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[2]
INT_L_X2Y44.SR1BEG3.LOGIC_OUTS_L10
INT_L_X2Y43.LH12.SR1END3
INT_L_X2Y43.SS6BEG0.LH12
INT_L_X2Y37.SR1BEG1.SS6END0
INT_L_X2Y36.SE2BEG1.SR1END1
INT_R_X3Y35.BYP_ALT5.SE2END1
INT_R_X3Y35.BYP5.BYP_ALT5
CLBLM_R_X3Y35.CLBLM_L_BX.CLBLM_BYP5
INT_R_X3Y44.SL1BEG1.EL1END1
INT_R_X3Y43.SS2BEG1.SL1END1
INT_R_X3Y41.BYP_ALT4.SS2END1
INT_R_X3Y41.BYP4.BYP_ALT4
CLBLM_R_X3Y41.CLBLM_M_BX.CLBLM_BYP4
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y44.EL1BEG1.LOGIC_OUTS_L10
INT_R_X3Y44.BYP_ALT4.EL1END1
INT_R_X3Y44.BYP4.BYP_ALT4
CLBLM_R_X3Y44.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[1]
INT_L_X4Y43.SE2BEG0.SE2END0
INT_R_X5Y42.EE2BEG0.SE2END0
INT_R_X7Y42.BYP_ALT0.EE2END0
INT_R_X7Y42.BYP0.BYP_ALT0
CLBLM_R_X7Y42.CLBLM_L_AX.CLBLM_BYP0
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y44.EL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y44.SE2BEG0.EL1END0
INT_L_X4Y43.SW2BEG0.SE2END0
INT_R_X3Y42.FAN_ALT4.SW2END0
INT_R_X3Y42.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y41.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X3Y41.BYP3.BYP_ALT3
CLBLM_R_X3Y41.CLBLM_M_CX.CLBLM_BYP3
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y44.SS6BEG3.LOGIC_OUTS_L11
INT_L_X2Y38.SE2BEG3.SS6END3
INT_R_X3Y37.SS2BEG3.SE2END3
INT_R_X3Y35.BYP_ALT6.SS2END3
INT_R_X3Y35.BYP6.BYP_ALT6
CLBLM_R_X3Y35.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5485[0]
INT_L_X2Y42.SS6BEG1.LOGIC_OUTS_L13
INT_L_X2Y36.SR1BEG2.SS6END1
INT_L_X2Y35.BYP_ALT3.SR1END2
INT_L_X2Y35.BYP_L3.BYP_ALT3
CLBLL_L_X2Y35.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y42.SE2BEG1.LOGIC_OUTS_L13
INT_R_X3Y41.SS6BEG1.SE2END1
INT_R_X3Y35.WL1BEG0.SS6END1
INT_L_X2Y35.BYP_ALT0.WL1END0
INT_L_X2Y35.BYP_L0.BYP_ALT0
CLBLL_L_X2Y35.CLBLL_L_AX.CLBLL_BYP0
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X2Y42.SL1BEG1.LOGIC_OUTS_L13
INT_L_X2Y41.SE2BEG1.SL1END1
INT_R_X3Y40.BYP_ALT4.SE2END1
INT_R_X3Y40.BYP4.BYP_ALT4
CLBLM_R_X3Y40.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[7]
INT_R_X3Y50.SS6BEG0.LOGIC_OUTS8
INT_R_X3Y44.SL1BEG0.SS6END0
INT_R_X3Y43.BYP_ALT1.SL1END0
INT_R_X3Y43.BYP1.BYP_ALT1
CLBLM_R_X3Y43.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y42.SW2BEG3.WL1END3
INT_L_X2Y41.SE2BEG3.SW2END3
INT_R_X3Y40.SL1BEG3.SE2END3
INT_R_X3Y39.FAN_ALT1.SL1END3
INT_R_X3Y39.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y39.BYP_ALT2.FAN_BOUNCE1
INT_R_X3Y39.BYP2.BYP_ALT2
CLBLM_R_X3Y39.CLBLM_L_CX.CLBLM_BYP2
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y50.SE2BEG0.LOGIC_OUTS8
INT_L_X4Y49.SS6BEG0.SE2END0
INT_L_X4Y43.WL1BEG_N3.SS6END0
INT_R_X3Y42.BYP_ALT6.WL1END3
INT_R_X3Y42.BYP6.BYP_ALT6
CLBLM_R_X3Y42.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[6]
INT_R_X3Y36.BYP_ALT6.NR1END3
INT_R_X3Y36.BYP6.BYP_ALT6
CLBLM_R_X3Y36.CLBLM_M_DX.CLBLM_BYP6
INT_R_X3Y34.NL1BEG0.WW2END0
INT_R_X3Y35.NL1BEG_N3.NL1END0
INT_R_X3Y35.NR1BEG3.NL1BEG_N3
INT_R_X3Y36.FAN_ALT1.NR1END3
INT_R_X3Y36.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y36.BYP_ALT2.FAN_BOUNCE1
INT_R_X3Y36.BYP2.BYP_ALT2
CLBLM_R_X3Y36.CLBLM_L_CX.CLBLM_BYP2
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y40.EE2BEG0.LOGIC_OUTS8
INT_R_X5Y40.SS6BEG0.EE2END0
INT_R_X5Y34.WW2BEG0.SS6END0
INT_R_X3Y34.BYP_ALT4.WW2END0
INT_R_X3Y34.BYP4.BYP_ALT4
CLBLM_R_X3Y34.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[5]
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y38.SR1BEG2.LOGIC_OUTS9
INT_R_X3Y37.SL1BEG2.SR1END2
INT_R_X3Y36.BYP_ALT3.SL1END2
INT_R_X3Y36.BYP3.BYP_ALT3
CLBLM_R_X3Y36.CLBLM_M_CX.CLBLM_BYP3
INT_L_X2Y37.SE2BEG0.SR1BEG_S0
INT_R_X3Y36.BYP_ALT0.SE2END0
INT_R_X3Y36.BYP0.BYP_ALT0
CLBLM_R_X3Y36.CLBLM_L_AX.CLBLM_BYP0
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y38.SW2BEG3.LOGIC_OUTS17
INT_L_X2Y37.SR1BEG_S0.SW2END3
INT_L_X2Y37.BYP_ALT1.SR1BEG_S0
INT_L_X2Y37.BYP_L1.BYP_ALT1
CLBLL_L_X2Y37.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[4]
INT_R_X3Y44.SL1BEG2.SS6END2
INT_R_X3Y43.BYP_ALT3.SL1END2
INT_R_X3Y43.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y43.BYP_ALT6.BYP_BOUNCE3
INT_R_X3Y43.BYP6.BYP_ALT6
CLBLM_R_X3Y43.CLBLM_M_DX.CLBLM_BYP6
INT_R_X3Y50.NN6BEG3.NW2END3
INT_R_X3Y56.NN6BEG3.NN6END3
INT_R_X3Y62.NN6BEG3.NN6END3
INT_R_X3Y68.NR1BEG3.NN6END3
INT_R_X3Y69.BYP_ALT7.NR1END3
INT_R_X3Y69.BYP7.BYP_ALT7
CLBLM_R_X3Y69.CLBLM_L_DX.CLBLM_BYP7
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y49.NL1BEG_N3.LOGIC_OUTS_L12
INT_L_X4Y49.NW2BEG3.NL1BEG_N3
INT_R_X3Y50.SS6BEG2.NW2END3
INT_R_X3Y44.SS2BEG2.SS6END2
INT_R_X3Y42.BYP_ALT3.SS2END2
INT_R_X3Y42.BYP3.BYP_ALT3
CLBLM_R_X3Y42.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[3]
INT_R_X3Y38.SR1BEG1.LOGIC_OUTS8
INT_R_X3Y37.SL1BEG1.SR1END1
INT_R_X3Y36.BYP_ALT4.SL1END1
INT_R_X3Y36.BYP4.BYP_ALT4
CLBLM_R_X3Y36.CLBLM_M_BX.CLBLM_BYP4
INT_R_X3Y38.SL1BEG0.LOGIC_OUTS8
INT_R_X3Y37.FAN_ALT4.SL1END0
INT_R_X3Y37.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y36.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y36.BYP7.BYP_ALT7
CLBLM_R_X3Y36.CLBLM_L_DX.CLBLM_BYP7
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y38.WL1BEG_N3.LOGIC_OUTS8
INT_L_X2Y37.BYP_ALT6.WL1END3
INT_L_X2Y37.BYP_L6.BYP_ALT6
CLBLL_L_X2Y37.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[2]
INT_L_X4Y41.BYP_ALT3.EL1END3
INT_L_X4Y41.BYP_L3.BYP_ALT3
CLBLL_L_X4Y41.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X3Y42.SS6BEG0.LOGIC_OUTS8
INT_R_X3Y36.EE2BEG0.SS6END0
INT_R_X5Y36.WR1BEG1.EE2END0
INT_L_X4Y36.WR1BEG2.WR1END1
INT_R_X3Y36.BYP_ALT5.WR1END2
INT_R_X3Y36.BYP5.BYP_ALT5
CLBLM_R_X3Y36.CLBLM_L_BX.CLBLM_BYP5
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y42.EL1BEG_N3.LOGIC_OUTS8
INT_L_X4Y41.NR1BEG3.EL1END3
INT_L_X4Y42.BYP_ALT6.NR1END3
INT_L_X4Y42.BYP_L6.BYP_ALT6
CLBLL_L_X4Y42.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[1]
INT_R_X3Y40.SS2BEG0.SS2END0
INT_R_X3Y38.SS2BEG0.SS2END0
INT_R_X3Y36.BYP_ALT1.SS2END0
INT_R_X3Y36.BYP1.BYP_ALT1
CLBLM_R_X3Y36.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y42.SS2BEG0.SR1BEG_S0
INT_R_X3Y40.SR1BEG1.SS2END0
INT_R_X3Y39.BYP_ALT5.SR1END1
INT_R_X3Y39.BYP5.BYP_ALT5
CLBLM_R_X3Y39.CLBLM_L_BX.CLBLM_BYP5
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y42.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y42.BYP_ALT4.SR1BEG_S0
INT_R_X3Y42.BYP4.BYP_ALT4
CLBLM_R_X3Y42.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$rtlil.cc:3469:Mux$5493[0]
INT_R_X3Y44.FAN_ALT4.LOGIC_OUTS8
INT_R_X3Y44.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y43.FAN_ALT1.FAN_BOUNCE_S3_4
INT_R_X3Y43.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y43.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y43.BYP4.BYP_ALT4
CLBLM_R_X3Y43.CLBLM_M_BX.CLBLM_BYP4
INT_R_X3Y42.SL1BEG0.SS2END0
INT_R_X3Y41.SS2BEG0.SL1END0
INT_R_X3Y39.BYP_ALT0.SS2END0
INT_R_X3Y39.BYP0.BYP_ALT0
CLBLM_R_X3Y39.CLBLM_L_AX.CLBLM_BYP0
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y44.SS2BEG0.LOGIC_OUTS8
INT_R_X3Y42.BYP_ALT1.SS2END0
INT_R_X3Y42.BYP1.BYP_ALT1
CLBLM_R_X3Y42.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5333.Y[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.rd_ptr1[1]
INT_L_X2Y34.NL1BEG1.LOGIC_OUTS_L20
INT_L_X2Y35.NN2BEG1.NL1END1
INT_L_X2Y37.IMUX_L3.NN2END1
CLBLL_L_X2Y37.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y34.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y34.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y34.IMUX_L8.SR1END_N3_3
CLBLL_L_X2Y34.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.weight_fifo_u.rd_ptr1[0]
INT_L_X2Y33.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y33.IMUX_L8.SR1END_N3_3
CLBLL_L_X2Y33.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y36.NL1BEG0.NN2END1
INT_L_X2Y37.IMUX_L0.NL1END0
CLBLL_L_X2Y37.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y34.NN2BEG1.NL1END1
INT_L_X2Y36.NN2BEG1.NN2END1
INT_L_X2Y38.IMUX_L10.NN2END1
CLBLL_L_X2Y38.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X2Y33.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y33.NL1BEG1.LOGIC_OUTS_L20
INT_L_X2Y34.IMUX_L1.NL1END1
CLBLL_L_X2Y34.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5330.Y[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5327.Y[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.rd_ptr0[1]
INT_L_X2Y38.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y39.IMUX_L9.NR1END0
CLBLL_L_X2Y39.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X2Y38.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y38.IMUX_L1.LOGIC_OUTS_L4
CLBLL_L_X2Y38.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.weight_fifo_u.rd_ptr0[0]
INT_L_X2Y38.BYP_ALT2.LOGIC_OUTS_L20
INT_L_X2Y38.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y39.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y39.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y38.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y38.WW4BEG2.LOGIC_OUTS_L20
INT_R_X1Y38.ER1BEG3.EE4END2
INT_L_X2Y38.IMUX_L7.ER1END3
CLBLL_L_X2Y38.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[31]
INT_L_X2Y89.NN2BEG1.LOGIC_OUTS_L1
INT_L_X2Y91.BYP_ALT4.NN2END1
INT_L_X2Y91.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y91.IMUX_L38.BYP_BOUNCE4
CLBLL_L_X2Y91.CLBLL_LL_D3.CLBLL_IMUX38
INT_R_X9Y87.IMUX5.SL1END2
INT_R_X9Y87.IMUX45.SL1END2
INT_R_X9Y86.IMUX4.SE2END2
INT_R_X9Y86.IMUX44.SE2END2
INT_R_X9Y86.IMUX5.SE2END2
INT_R_X1Y87.ER1BEG2.SS2END1
INT_L_X2Y87.EE2BEG2.ER1END2
INT_L_X4Y87.EE4BEG2.EE2END2
INT_L_X8Y87.SE2BEG2.EE4END2
INT_R_X9Y86.IMUX45.SE2END2
INT_R_X1Y89.SS2BEG1.EE4END1
INT_R_X1Y87.EE4BEG1.SS2END1
INT_R_X5Y87.EE4BEG1.EE4END1
INT_R_X9Y87.SS2BEG1.EE4END1
INT_R_X9Y85.IMUX4.SS2END1
INT_R_X9Y85.IMUX44.SS2END2
INT_R_X9Y85.IMUX5.SS2END2
INT_R_X9Y88.SL1BEG2.SE2END2
INT_R_X9Y87.SS2BEG2.SL1END2
INT_R_X9Y85.IMUX45.SS2END2
INT_R_X9Y89.IMUX4.EE2END2
INT_R_X9Y89.IMUX44.EE2END2
INT_R_X9Y89.IMUX5.EE2END2
INT_L_X2Y89.EE2BEG1.LOGIC_OUTS_L1
INT_L_X4Y89.ER1BEG2.EE2END1
INT_R_X5Y89.EE2BEG2.ER1END2
INT_R_X7Y89.EE2BEG2.EE2END2
INT_R_X9Y89.IMUX45.EE2END2
INT_R_X9Y88.IMUX4.SE2END2
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y89.WW4BEG1.LOGIC_OUTS_L1
INT_R_X1Y89.EE4BEG1.EE4END1
INT_R_X5Y89.ER1BEG2.EE4END1
INT_L_X6Y89.EE2BEG2.ER1END2
INT_L_X8Y89.SE2BEG2.EE2END2
INT_R_X9Y88.IMUX44.SE2END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[30]
INT_R_X3Y89.NL1BEG0.LOGIC_OUTS5
INT_R_X3Y90.NW2BEG0.NL1END0
INT_L_X2Y91.IMUX_L32.NW2END0
CLBLL_L_X2Y91.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y89.SE2BEG1.LOGIC_OUTS5
INT_L_X4Y88.ER1BEG2.SE2END1
INT_R_X5Y88.EE2BEG2.ER1END2
INT_R_X7Y88.EE2BEG2.EE2END2
INT_R_X9Y88.IMUX5.EE2END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[29]
INT_R_X3Y89.NW2BEG1.LOGIC_OUTS19
INT_L_X2Y90.NL1BEG0.NW2END1
INT_L_X2Y91.IMUX_L24.NL1END0
CLBLL_L_X2Y91.CLBLL_LL_B5.CLBLL_IMUX24
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y89.ER1BEG2.LOGIC_OUTS19
INT_L_X4Y89.EL1BEG1.ER1END2
INT_R_X5Y89.EL1BEG0.EL1END1
INT_L_X6Y89.EE2BEG0.EL1END0
INT_L_X8Y89.EL1BEG_N3.EE2END0
INT_R_X9Y88.IMUX45.EL1END3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[28]
INT_R_X3Y89.NW2BEG3.LOGIC_OUTS7
INT_L_X2Y90.BYP_ALT6.NW2END3
INT_L_X2Y90.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y91.IMUX_L2.BYP_BOUNCE_N3_6
CLBLL_L_X2Y91.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y89.SR1BEG_S0.LOGIC_OUTS7
INT_R_X3Y89.SS2BEG0.SR1BEG_S0
INT_R_X3Y87.EE4BEG0.SS2END0
INT_R_X7Y87.EE2BEG0.EE4END0
INT_R_X9Y87.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[27]
INT_R_X3Y88.NR1BEG3.LOGIC_OUTS17
INT_R_X3Y89.WR1BEG_S0.NR1END3
INT_L_X2Y90.IMUX_L40.WR1END0
CLBLL_L_X2Y90.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y88.EL1BEG2.LOGIC_OUTS17
INT_L_X4Y88.SE2BEG2.EL1END2
INT_R_X5Y87.EE2BEG2.SE2END2
INT_R_X7Y87.EE2BEG2.EE2END2
INT_R_X9Y87.IMUX13.EE2END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[26]
INT_R_X3Y88.NW2BEG3.LOGIC_OUTS3
INT_L_X2Y89.NL1BEG2.NW2END3
INT_L_X2Y90.IMUX_L28.NL1END2
CLBLL_L_X2Y90.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y88.SE2BEG3.LOGIC_OUTS3
INT_L_X4Y87.ER1BEG_S0.SE2END3
INT_R_X5Y88.EL1BEG_N3.ER1END0
INT_L_X6Y87.ER1BEG_S0.EL1END3
INT_R_X7Y88.ER1BEG1.ER1END0
INT_L_X8Y88.SE2BEG1.ER1END1
INT_R_X9Y87.IMUX11.SE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[25]
INT_L_X2Y88.NN2BEG3.LOGIC_OUTS_L3
INT_L_X2Y90.IMUX_L15.NN2END3
CLBLL_L_X2Y90.CLBLL_LL_B1.CLBLL_IMUX15
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y88.SE2BEG3.LOGIC_OUTS_L3
INT_R_X3Y87.EE4BEG3.SE2END3
INT_R_X7Y87.EE2BEG3.EE4END3
INT_R_X9Y87.IMUX15.EE2END3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[24]
INT_R_X3Y88.NN2BEG0.LOGIC_OUTS0
INT_R_X3Y90.WR1BEG1.NN2END0
INT_L_X2Y90.IMUX_L2.WR1END1
CLBLL_L_X2Y90.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y88.SE2BEG0.LOGIC_OUTS0
INT_L_X4Y87.EE4BEG0.SE2END0
INT_L_X8Y87.SE2BEG0.EE4END0
INT_R_X9Y86.IMUX9.SE2END0

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[23]
INT_R_X3Y87.WL1BEG1.LOGIC_OUTS6
INT_L_X2Y87.NN2BEG2.WL1END1
INT_L_X2Y89.IMUX_L44.NN2END2
CLBLL_L_X2Y89.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y87.EL1BEG1.LOGIC_OUTS6
INT_L_X4Y87.SL1BEG1.EL1END1
INT_L_X4Y86.ER1BEG2.SL1END1
INT_R_X5Y86.EE2BEG2.ER1END2
INT_R_X7Y86.EE2BEG2.EE2END2
INT_R_X9Y86.IMUX13.EE2END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[22]
INT_R_X3Y87.NW2BEG1.LOGIC_OUTS1
INT_L_X2Y88.NL1BEG0.NW2END1
INT_L_X2Y89.IMUX_L32.NL1END0
CLBLL_L_X2Y89.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y87.EL1BEG0.LOGIC_OUTS1
INT_L_X4Y87.SL1BEG0.EL1END0
INT_L_X4Y86.ER1BEG1.SL1END0
INT_R_X5Y86.EE2BEG1.ER1END1
INT_R_X7Y86.EE2BEG1.EE2END1
INT_R_X9Y86.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[21]
INT_R_X3Y87.NW2BEG2.LOGIC_OUTS2
INT_L_X2Y88.NL1BEG1.NW2END2
INT_L_X2Y89.IMUX_L17.NL1END1
CLBLL_L_X2Y89.CLBLL_LL_B3.CLBLL_IMUX17
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y87.ER1BEG3.LOGIC_OUTS2
INT_L_X4Y87.EE2BEG3.ER1END3
INT_L_X6Y87.EE2BEG3.EE2END3
INT_L_X8Y87.SE2BEG3.EE2END3
INT_R_X9Y86.IMUX15.SE2END3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[20]
INT_R_X3Y87.NN2BEG0.LOGIC_OUTS4
INT_R_X3Y89.WR1BEG1.NN2END0
INT_L_X2Y89.IMUX_L11.WR1END1
CLBLL_L_X2Y89.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y87.SS2BEG0.LOGIC_OUTS4
INT_R_X3Y85.EE4BEG0.SS2END0
INT_R_X7Y85.EE2BEG0.EE4END0
INT_R_X9Y85.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[19]
INT_R_X3Y86.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y88.WR1BEG2.NN2END1
INT_L_X2Y88.IMUX_L44.WR1END2
CLBLL_L_X2Y88.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y86.SE2BEG1.LOGIC_OUTS5
INT_L_X4Y85.EL1BEG0.SE2END1
INT_R_X5Y85.NE2BEG0.EL1END0
INT_L_X6Y86.EL1BEG_N3.NE2END0
INT_R_X7Y85.EL1BEG2.EL1END3
INT_L_X8Y85.NE2BEG2.EL1END2
INT_R_X9Y86.SL1BEG2.NE2END2
INT_R_X9Y85.IMUX13.SL1END2

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[18]
INT_R_X3Y83.NW6BEG0.NE2END0
INT_R_X1Y87.NE2BEG0.NW6END0
INT_L_X2Y88.IMUX_L32.NE2END0
CLBLL_L_X2Y88.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y82.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y83.EL1BEG_N3.NE2END0
INT_L_X4Y82.ER1BEG_S0.EL1END3
INT_R_X5Y83.NE2BEG0.ER1END0
INT_L_X6Y84.EE2BEG0.NE2END0
INT_L_X8Y84.SW6BEG0.EE2END0
INT_L_X6Y80.NW2BEG1.SW6END0
INT_R_X5Y81.NE6BEG1.NW2END1
INT_R_X7Y85.EE2BEG1.NE6END1
INT_R_X9Y85.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[17]
INT_R_X3Y86.NW2BEG0.LOGIC_OUTS0
INT_L_X2Y87.NE2BEG0.NW2END0
INT_R_X3Y88.WR1BEG1.NE2END0
INT_L_X2Y88.IMUX_L18.WR1END1
CLBLL_L_X2Y88.CLBLL_LL_B2.CLBLL_IMUX18
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y86.EL1BEG_N3.LOGIC_OUTS0
INT_L_X4Y85.ER1BEG_S0.EL1END3
INT_R_X5Y86.EL1BEG_N3.ER1END0
INT_L_X6Y85.EL1BEG2.EL1END3
INT_R_X7Y85.ER1BEG3.EL1END2
INT_L_X8Y85.LH0.ER1END3
INT_R_X3Y85.EE4BEG3.LH0
INT_R_X7Y85.EE2BEG3.EE4END3
INT_R_X9Y85.IMUX15.EE2END3

# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5324.Y[1]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$memory\queue0$wren[3][1][0]$y$5985
INT_L_X2Y41.FAN_L6.FAN_ALT6
CLBLL_L_X2Y41.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y42.FAN_BOUNCE7.FAN_ALT7
INT_L_X2Y42.FAN_ALT4.FAN_BOUNCE7
INT_L_X2Y42.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y41.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X2Y41.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y41.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y41.FAN_BOUNCE6.FAN_ALT6
INT_L_X2Y41.FAN_ALT2.FAN_BOUNCE6
INT_L_X2Y41.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y40.FAN_ALT3.FAN_BOUNCE_S3_2
INT_L_X2Y40.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y40.FAN_ALT1.FAN_BOUNCE3
INT_L_X2Y40.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y40.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y40.FAN_L6.FAN_ALT6
CLBLL_L_X2Y40.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y42.NR1BEG3.LOGIC_OUTS_L21
INT_L_X2Y43.NL1BEG2.NR1END3
INT_L_X2Y44.FAN_ALT6.NL1END2
INT_L_X2Y44.FAN_L6.FAN_ALT6
CLBLL_L_X2Y44.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y42.FAN_ALT3.LOGIC_OUTS_L21
INT_L_X2Y42.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y42.FAN_ALT7.FAN_BOUNCE3
INT_L_X2Y42.FAN_L7.FAN_ALT7
CLBLL_L_X2Y42.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$memory\queue1$wren[3][1][0]$y$6050
INT_L_X4Y49.NW2BEG2.NN2END2
INT_R_X3Y50.FAN_ALT6.NW2END2
INT_R_X3Y50.FAN6.FAN_ALT6
CLBLM_R_X3Y50.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y38.WL1BEG0.SS6END1
INT_L_X4Y38.NN2BEG1.WL1END0
INT_L_X4Y40.NW2BEG1.NN2END1
INT_R_X3Y41.SR1BEG1.NW2END1
INT_R_X3Y40.FAN_ALT6.SR1END1
INT_R_X3Y40.FAN6.FAN_ALT6
CLBLM_R_X3Y40.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y44.NE2BEG3.LOGIC_OUTS17
INT_L_X4Y45.NL1BEG2.NE2END3
INT_L_X4Y46.NR1BEG2.NL1END2
INT_L_X4Y47.NN2BEG2.NR1END2
INT_L_X4Y49.FAN_ALT7.NN2END2
INT_L_X4Y49.FAN_L7.FAN_ALT7
CLBLL_L_X4Y49.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y44.EE2BEG1.LOGIC_OUTS9
INT_R_X5Y44.SS6BEG1.EE2END1
INT_R_X5Y38.WW2BEG1.SS6END1
INT_R_X3Y38.FAN_ALT6.WW2END1
INT_R_X3Y38.FAN6.FAN_ALT6
CLBLM_R_X3Y38.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y44.SS2BEG1.LOGIC_OUTS9
INT_R_X3Y42.FAN_ALT6.SS2END1
INT_R_X3Y42.FAN6.FAN_ALT6
CLBLM_R_X3Y42.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y44.FAN_ALT1.LOGIC_OUTS17
INT_R_X3Y44.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y44.FAN_ALT6.FAN_BOUNCE1
INT_R_X3Y44.FAN6.FAN_ALT6
CLBLM_R_X3Y44.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6074
INT_L_X2Y42.SS2BEG3.LOGIC_OUTS_L11
INT_L_X2Y40.ER1BEG_S0.SS2END3
INT_R_X3Y41.LV0.ER1END0
INT_R_X3Y41.SS6BEG0.LV0
INT_R_X3Y35.SR1BEG1.SS6END0
INT_R_X3Y34.FAN_ALT7.SR1END1
INT_R_X3Y34.FAN7.FAN_ALT7
CLBLM_R_X3Y34.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y42.WW4BEG1.LOGIC_OUTS_L19
INT_R_X1Y42.SE6BEG1.EE4END1
INT_R_X3Y38.SW2BEG1.SE6END1
INT_L_X2Y37.FAN_ALT7.SW2END1
INT_L_X2Y37.FAN_L7.FAN_ALT7
CLBLL_L_X2Y37.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y42.EL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y42.ER1BEG1.EL1END0
INT_L_X4Y42.FAN_ALT7.ER1END1
INT_L_X4Y42.FAN_L7.FAN_ALT7
CLBLL_L_X4Y42.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y42.EL1BEG2.LOGIC_OUTS_L11
INT_R_X3Y42.FAN_ALT7.EL1END2
INT_R_X3Y42.FAN7.FAN_ALT7
CLBLM_R_X3Y42.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6077
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y48.ER1BEG3.LOGIC_OUTS_L10
INT_R_X3Y48.LH0.ER1END3
INT_L_X2Y48.NE6BEG1.LH6
INT_L_X4Y52.NW6BEG1.NE6END1
INT_L_X2Y56.NN6BEG1.NW6END1
INT_L_X2Y62.NN6BEG1.NN6END1
INT_L_X2Y68.NE2BEG1.NN6END1
INT_R_X3Y69.FAN_ALT6.NE2END1
INT_R_X3Y69.FAN6.FAN_ALT6
CLBLM_R_X3Y69.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y36.FAN_ALT6.ER1END1
INT_R_X3Y36.FAN6.FAN_ALT6
CLBLM_R_X3Y36.CLBLM_L_CE.CLBLM_FAN6
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y48.SS6BEG0.LOGIC_OUTS_L18
INT_L_X2Y42.SS6BEG0.SS6END0
INT_L_X2Y36.ER1BEG1.SS6END0
INT_R_X3Y36.NR1BEG1.ER1END1
INT_R_X3Y37.NN2BEG1.NR1END1
INT_R_X3Y39.FAN_ALT6.NN2END1
INT_R_X3Y39.FAN6.FAN_ALT6
CLBLM_R_X3Y39.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[19]$legal1593
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[18]$legal1591
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[16]$legal1587
# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6080
INT_L_X2Y41.EE2BEG2.LOGIC_OUTS_L10
INT_L_X4Y41.FAN_ALT7.EE2END2
INT_L_X4Y41.FAN_L7.FAN_ALT7
CLBLL_L_X4Y41.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y41.SS2BEG2.LOGIC_OUTS_L10
INT_L_X2Y39.SS2BEG2.SS2END2
INT_L_X2Y37.SE2BEG2.SS2END2
INT_R_X3Y36.FAN_ALT7.SE2END2
INT_R_X3Y36.FAN7.FAN_ALT7
CLBLM_R_X3Y36.CLBLM_M_CE.CLBLM_FAN7
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y41.NE2BEG2.LOGIC_OUTS_L10
INT_R_X3Y42.NR1BEG2.NE2END2
INT_R_X3Y43.FAN_ALT7.NR1END2
INT_R_X3Y43.FAN7.FAN_ALT7
CLBLM_R_X3Y43.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.weight_fifo_u.wr_ptr1[1]
INT_L_X2Y51.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y51.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y43.EE2BEG0.SS6END0
INT_L_X4Y43.NR1BEG0.EE2END0
INT_L_X4Y44.WR1BEG1.NR1END0
INT_R_X3Y44.IMUX25.WR1END1
CLBLM_R_X3Y44.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X2Y42.IMUX_L41.SL1END0
CLBLL_L_X2Y42.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y49.SR1BEG1.SS2END0
INT_L_X2Y48.IMUX_L20.SR1END1
CLBLL_L_X2Y48.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y51.SS2BEG0.LOGIC_OUTS_L0
INT_L_X2Y49.SS6BEG0.SS2END0
INT_L_X2Y43.SL1BEG0.SS6END0
INT_L_X2Y42.FAN_ALT0.SL1END0
INT_L_X2Y42.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y41.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X2Y41.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[3]
CLBLL_L_X2Y73.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[15]$legal1585
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[14]$legal1583
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[13]$legal1581
# routing for net tpu_inst.mlp_u.weight_fifo_u.wr_ptr1[0]
INT_L_X2Y51.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X2Y51.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y51.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X2Y51.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y44.BYP_ALT3.WW2END2
INT_R_X3Y44.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y44.FAN_ALT3.BYP_BOUNCE3
INT_R_X3Y44.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y44.IMUX19.FAN_BOUNCE3
CLBLM_R_X3Y44.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y51.SE6BEG2.LOGIC_OUTS_L16
INT_L_X4Y47.SE2BEG2.SE6END2
INT_R_X5Y46.SS2BEG2.SE2END2
INT_R_X5Y44.WW2BEG2.SS2END2
INT_R_X3Y44.NW6BEG3.WW2END2
INT_R_X1Y48.NE2BEG3.NW6END3
INT_L_X2Y49.SE2BEG3.NE2END3
INT_R_X3Y48.SS6BEG3.SE2END3
INT_R_X3Y42.WL1BEG2.SS6END3
INT_L_X2Y42.IMUX_L36.WL1END2
CLBLL_L_X2Y42.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y51.SW2BEG2.LOGIC_OUTS_L16
INT_R_X1Y50.SE2BEG2.SW2END2
INT_L_X2Y49.SL1BEG2.SE2END2
INT_L_X2Y48.IMUX_L21.SL1END2
CLBLL_L_X2Y48.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y51.WR1BEG3.LOGIC_OUTS_L16
INT_R_X1Y51.SR1BEG3.WR1END3
INT_R_X1Y50.SS2BEG3.SR1END3
INT_R_X1Y48.SS6BEG3.SS2END3
INT_R_X1Y42.SE2BEG3.SS6END3
INT_L_X2Y41.IMUX_L23.SE2END3
CLBLL_L_X2Y41.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6084
INT_L_X2Y36.FAN_ALT1.SS2END2
INT_L_X2Y36.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y36.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y36.FAN_L6.FAN_ALT6
CLBLL_L_X2Y36.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y40.NN2BEG2.LOGIC_OUTS_L10
INT_L_X2Y42.NE2BEG2.NN2END2
INT_R_X3Y43.NR1BEG2.NE2END2
INT_R_X3Y44.FAN_ALT7.NR1END2
INT_R_X3Y44.FAN7.FAN_ALT7
CLBLM_R_X3Y44.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y40.SS2BEG2.LOGIC_OUTS_L10
INT_L_X2Y38.SS2BEG2.SS2END2
INT_L_X2Y36.SE2BEG2.SS2END2
INT_R_X3Y35.FAN_ALT7.SE2END2
INT_R_X3Y35.FAN7.FAN_ALT7
CLBLM_R_X3Y35.CLBLM_M_CE.CLBLM_FAN7
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y40.SE2BEG2.LOGIC_OUTS_L10
INT_R_X3Y39.NR1BEG2.SE2END2
INT_R_X3Y40.FAN_ALT7.NR1END2
INT_R_X3Y40.FAN7.FAN_ALT7
CLBLM_R_X3Y40.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6087
INT_R_X3Y36.SS2BEG1.SE2END1
INT_R_X3Y34.FAN_ALT6.SS2END1
INT_R_X3Y34.FAN6.FAN_ALT6
CLBLM_R_X3Y34.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y37.NE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y38.NL1BEG0.NE2END1
INT_R_X3Y39.NN2BEG0.NL1END0
INT_R_X3Y41.BYP_ALT0.NN2END0
INT_R_X3Y41.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y41.FAN_ALT7.BYP_BOUNCE0
INT_R_X3Y41.FAN7.FAN_ALT7
CLBLM_R_X3Y41.CLBLM_M_CE.CLBLM_FAN7
CLBLL_L_X2Y37.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y37.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y36.SW2BEG1.SE2END1
INT_L_X2Y35.FAN_ALT6.SW2END1
INT_L_X2Y35.FAN_L6.FAN_ALT6
CLBLL_L_X2Y35.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.mlp_u.weight_fifo_u.$abc$16569$auto$opt_dff.cc:247:make_patterns_logic$6090
INT_L_X2Y41.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X2Y41.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y41.FAN_ALT7.FAN_BOUNCE5
INT_L_X2Y41.FAN_L7.FAN_ALT7
CLBLL_L_X2Y41.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y37.SS2BEG1.SW6END1
INT_R_X3Y35.FAN_ALT6.SS2END1
INT_R_X3Y35.FAN6.FAN_ALT6
CLBLM_R_X3Y35.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y41.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y41.ER1BEG_S0.ER1END3
INT_L_X4Y42.ER1BEG1.ER1END0
INT_R_X5Y42.EE2BEG1.ER1END1
INT_R_X7Y42.FAN_ALT6.EE2END1
INT_R_X7Y42.FAN6.FAN_ALT6
CLBLM_R_X7Y42.CLBLM_L_CE.CLBLM_FAN6
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y41.EL1BEG1.LOGIC_OUTS_L16
INT_R_X3Y41.EE2BEG1.EL1END1
INT_R_X5Y41.SW6BEG1.EE2END1
INT_R_X3Y37.SR1BEG2.SW6END1
INT_R_X3Y36.SW2BEG2.SR1END2
INT_L_X2Y35.FAN_ALT5.SW2END2
INT_L_X2Y35.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y35.FAN_ALT7.FAN_BOUNCE5
INT_L_X2Y35.FAN_L7.FAN_ALT7
CLBLL_L_X2Y35.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.mlp_u.weight_fifo_u.wr_ptr0[1]
INT_L_X2Y34.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X2Y34.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y34.IMUX_L3.FAN_BOUNCE5
CLBLL_L_X2Y34.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y41.NL1BEG0.NL1END1
INT_L_X2Y42.IMUX_L24.NL1END0
CLBLL_L_X2Y42.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y40.WW4BEG2.NN6END2
INT_R_X1Y40.EL1BEG1.EE4END2
INT_L_X2Y40.IMUX_L33.EL1END1
CLBLL_L_X2Y40.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y34.NN2BEG2.LOGIC_OUTS_L16
INT_L_X2Y36.NL1BEG1.NN2END2
INT_L_X2Y37.IMUX_L41.NL1END1
CLBLL_L_X2Y37.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X2Y34.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y34.NN6BEG2.LOGIC_OUTS_L16
INT_L_X2Y40.NL1BEG1.NN6END2
INT_L_X2Y41.IMUX_L9.NL1END1
CLBLL_L_X2Y41.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.weight_fifo_u.wr_ptr0[0]
INT_L_X2Y39.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y39.IMUX_L8.SR1END_N3_3
CLBLL_L_X2Y39.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y41.SS6BEG1.NW2END2
INT_L_X2Y35.SL1BEG1.SS6END1
INT_L_X2Y34.IMUX_L10.SL1END1
CLBLL_L_X2Y34.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y41.NL1BEG1.NW2END2
INT_L_X2Y42.IMUX_L18.NL1END1
CLBLL_L_X2Y42.CLBLL_LL_B2.CLBLL_IMUX18
INT_R_X3Y40.WR1BEG3.NE2END2
INT_L_X2Y40.IMUX_L30.WR1END3
CLBLL_L_X2Y40.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y39.SL1BEG2.LOGIC_OUTS_L20
INT_L_X2Y38.SR1BEG3.SL1END2
INT_L_X2Y37.IMUX_L39.SR1END3
CLBLL_L_X2Y37.CLBLL_L_D3.CLBLL_IMUX39
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y39.NE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y40.NW2BEG2.NE2END2
INT_L_X2Y41.IMUX_L3.NW2END2
CLBLL_L_X2Y41.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[12]$legal1579
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[11]$legal1577
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[9]$legal1573
# routing for net tpu_inst.mlp_u.wf_col1_raw[7]
# routing for net tpu_inst.mlp_u.wf_col1_raw[6]
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[3]
CLBLL_L_X2Y71.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[8]$legal1571
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[7]$legal1569
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[6]$legal1567
# routing for net tpu_inst.mlp_u.wf_col1_raw[5]
# routing for net tpu_inst.mlp_u.ap_col1.target_d1[31]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y85.WR1BEG2.LOGIC_OUTS5
INT_L_X2Y85.NN2BEG2.WR1END2
INT_L_X2Y87.NE2BEG2.NN2END2
INT_R_X3Y88.NW2BEG2.NE2END2
INT_L_X2Y89.NN2BEG2.NW2END2
INT_L_X2Y91.IMUX_L44.NN2END2
CLBLL_L_X2Y91.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[30]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y85.NL1BEG_N3.LOGIC_OUTS4
INT_R_X3Y85.NN2BEG3.NL1BEG_N3
INT_R_X3Y87.NW6BEG3.NN2END3
INT_R_X1Y91.EL1BEG2.NW6END3
INT_L_X2Y91.IMUX_L28.EL1END2
CLBLL_L_X2Y91.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[29]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y83.NR1BEG3.LOGIC_OUTS7
INT_R_X3Y84.NE2BEG3.NR1END3
INT_L_X4Y85.NW6BEG3.NE2END3
INT_L_X2Y89.NN2BEG3.NW6END3
INT_L_X2Y91.IMUX_L15.NN2END3
CLBLL_L_X2Y91.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[28]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y83.NE6BEG3.LOGIC_OUTS_L7
INT_L_X4Y87.NW2BEG3.NE6END3
INT_R_X3Y88.NN2BEG3.NW2END3
INT_R_X3Y90.WR1BEG_S0.NN2END3
INT_L_X2Y91.IMUX_L8.WR1END0
CLBLL_L_X2Y91.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[27]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y83.NW2BEG1.LOGIC_OUTS_L5
INT_R_X1Y84.NN2BEG1.NW2END1
INT_R_X1Y86.NE2BEG1.NN2END1
INT_L_X2Y87.NN2BEG1.NE2END1
INT_L_X2Y89.NE2BEG1.NN2END1
INT_R_X3Y90.WR1BEG2.NE2END1
INT_L_X2Y90.IMUX_L44.WR1END2
CLBLL_L_X2Y90.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[26]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y83.WW2BEG1.LOGIC_OUTS5
INT_R_X1Y83.NN2BEG2.WW2END1
INT_R_X1Y85.NE2BEG2.NN2END2
INT_L_X2Y86.NL1BEG1.NE2END2
INT_L_X2Y87.NL1BEG0.NL1END1
INT_L_X2Y88.NN2BEG0.NL1END0
INT_L_X2Y90.IMUX_L32.NN2END0
CLBLL_L_X2Y90.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[25]
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y84.NE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y85.NW6BEG1.NE2END1
INT_R_X1Y89.NE2BEG1.NW6END1
INT_L_X2Y90.IMUX_L18.NE2END1
CLBLL_L_X2Y90.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[24]
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y86.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y88.NE2BEG2.NN2END2
INT_R_X3Y89.NW2BEG2.NE2END2
INT_L_X2Y90.IMUX_L11.NW2END2
CLBLL_L_X2Y90.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[23]
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y86.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y87.NE2BEG1.NR1END1
INT_R_X3Y88.NW2BEG1.NE2END1
INT_L_X2Y89.FAN_ALT2.NW2END1
INT_L_X2Y89.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y89.IMUX_L40.FAN_BOUNCE2
CLBLL_L_X2Y89.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[22]
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y88.NR1BEG2.LOGIC_OUTS_L6
INT_L_X2Y89.IMUX_L28.NR1END2
CLBLL_L_X2Y89.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[21]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y80.NN2BEG1.LOGIC_OUTS_L5
INT_L_X2Y82.NN6BEG1.NN2END1
INT_L_X2Y88.NR1BEG1.NN6END1
INT_L_X2Y89.IMUX_L27.NR1END1
CLBLL_L_X2Y89.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[20]
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y86.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y87.NN2BEG0.NR1END0
INT_L_X2Y89.IMUX_L8.NN2END0
CLBLL_L_X2Y89.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[19]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y78.NL1BEG0.LOGIC_OUTS_L5
INT_L_X2Y79.NN2BEG0.NL1END0
INT_L_X2Y81.NN6BEG0.NN2END0
INT_L_X2Y87.NR1BEG0.NN6END0
INT_L_X2Y88.IMUX_L40.NR1END0
CLBLL_L_X2Y88.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[18]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y78.NN2BEG3.LOGIC_OUTS_L3
INT_L_X2Y80.NN6BEG3.NN2END3
INT_L_X2Y86.NR1BEG3.NN6END3
INT_L_X2Y87.NL1BEG2.NR1END3
INT_L_X2Y88.IMUX_L28.NL1END2
CLBLL_L_X2Y88.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[17]
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y84.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y86.NN2BEG3.NN2END3
INT_L_X2Y88.IMUX_L15.NN2END3
CLBLL_L_X2Y88.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[16]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y78.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y78.NE2BEG3.EE4END3
INT_L_X2Y79.WW4BEG3.NE2END3
INT_R_X1Y79.NE6BEG3.EE4END3
INT_R_X3Y83.NW6BEG3.NE6END3
INT_R_X1Y87.NE2BEG3.NW6END3
INT_L_X2Y88.IMUX_L7.NE2END3
CLBLL_L_X2Y88.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[15]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y83.NE6BEG2.LOGIC_OUTS_L6
INT_L_X4Y87.WR1BEG3.NE6END2
INT_R_X3Y87.WR1BEG_S0.WR1END3
INT_L_X2Y87.IMUX_L47.WR1END_S1_0
CLBLL_L_X2Y87.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[14]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y85.NL1BEG2.LOGIC_OUTS7
INT_R_X3Y86.NW2BEG2.NL1END2
INT_L_X2Y87.IMUX_L28.NW2END2
CLBLL_L_X2Y87.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[13]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y83.NE6BEG0.LOGIC_OUTS4
INT_R_X5Y87.WR1BEG1.NE6END0
INT_L_X4Y87.WW2BEG0.WR1END1
INT_L_X2Y87.IMUX_L18.WW2END0
CLBLL_L_X2Y87.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[12]
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y86.NL1BEG2.LOGIC_OUTS_L7
INT_L_X2Y87.IMUX_L11.NL1END2
CLBLL_L_X2Y87.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[11]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y79.NE6BEG1.LOGIC_OUTS1
INT_R_X5Y83.NW6BEG1.NE6END1
INT_R_X3Y87.WL1BEG_N3.NW6END1
INT_L_X2Y86.IMUX_L38.WL1END3
CLBLL_L_X2Y86.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[10]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y80.WW4BEG2.LOGIC_OUTS_L6
INT_R_X1Y80.NE2BEG2.EE4END2
INT_L_X2Y81.NN6BEG2.NE2END2
INT_L_X2Y87.SR1BEG2.NN6END2
INT_L_X2Y86.IMUX_L22.SR1END2
CLBLL_L_X2Y86.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[9]
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y84.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y86.IMUX_L27.NN2END2
CLBLL_L_X2Y86.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[8]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y80.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y81.NW6BEG0.NE2END0
INT_R_X1Y85.NE2BEG0.NW6END0
INT_L_X2Y86.IMUX_L1.NE2END0
CLBLL_L_X2Y86.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[7]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y78.NN2BEG1.LOGIC_OUTS_L1
INT_L_X2Y80.NN6BEG1.NN2END1
INT_L_X2Y86.SR1BEG1.NN6END1
INT_L_X2Y85.IMUX_L44.SR1END1
CLBLL_L_X2Y85.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[6]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y80.NL1BEG2.LOGIC_OUTS_L7
INT_L_X2Y81.NN2BEG2.NL1END2
INT_L_X2Y83.NN2BEG2.NN2END2
INT_L_X2Y85.IMUX_L28.NN2END2
CLBLL_L_X2Y85.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[5]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y79.NW6BEG2.LOGIC_OUTS2
INT_R_X1Y83.NE2BEG2.NW6END2
INT_L_X2Y84.NL1BEG1.NE2END2
INT_L_X2Y85.IMUX_L17.NL1END1
CLBLL_L_X2Y85.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[4]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y75.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y76.NN2BEG1.NR1END1
INT_L_X2Y78.NN6BEG1.NN2END1
INT_L_X2Y84.NR1BEG1.NN6END1
INT_L_X2Y85.IMUX_L2.NR1END1
CLBLL_L_X2Y85.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[3]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y75.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y77.NN6BEG2.NN2END2
INT_L_X2Y83.NR1BEG2.NN6END2
INT_L_X2Y84.IMUX_L44.NR1END2
CLBLL_L_X2Y84.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[2]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y83.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y84.IMUX_L32.NR1END0
CLBLL_L_X2Y84.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[1]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y79.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y81.NN2BEG3.NN2END3
INT_R_X3Y83.WR1BEG_S0.NN2END3
INT_L_X2Y84.IMUX_L24.WR1END0
CLBLL_L_X2Y84.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.target_d1[0]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y83.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y84.IMUX_L11.NW2END2
CLBLL_L_X2Y84.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.wf_col1_raw[4]
# routing for net tpu_inst.mlp_u.wf_col1_raw[3]
# routing for net tpu_inst.mlp_u.wf_col1_raw[2]
# routing for net tpu_inst.mlp_u.wf_col1_raw[1]
# routing for net tpu_inst.mlp_u.wf_col1_raw[0]
# routing for net tpu_inst.mlp_u.ub_b.$auto$memory_libmap.cc:1950:emit_port$5498[5]
# routing for net tpu_inst.mlp_u.ub_b.$auto$memory_libmap.cc:1950:emit_port$5498[4]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5274.CO[3]
CLBLL_L_X2Y51.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y85.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X2Y85.FAN_ALT1.NL1BEG_N3
INT_L_X2Y85.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y85.BYP_ALT2.FAN_BOUNCE1
INT_L_X2Y85.BYP_L2.BYP_ALT2
CLBLL_L_X2Y85.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[29]$legal1677
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[7]
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y40.NR1BEG3.LOGIC_OUTS7
INT_R_X5Y41.BYP_ALT6.NR1END3
INT_R_X5Y41.BYP6.BYP_ALT6
CLBLM_R_X5Y41.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[28]$legal1675
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[6]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y42.SR1BEG3.LOGIC_OUTS_L2
INT_L_X4Y42.BYP_ALT0.SR1END_N3_3
INT_L_X4Y42.BYP_L0.BYP_ALT0
CLBLL_L_X4Y42.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[27]$legal1673
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[5]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y43.NL1BEG1.LOGIC_OUTS_L2
INT_L_X4Y44.FAN_ALT4.NL1END1
INT_L_X4Y44.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y43.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X4Y43.BYP_L3.BYP_ALT3
CLBLL_L_X4Y43.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[4]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y75.SE2BEG3.LOGIC_OUTS7
INT_L_X6Y74.SW2BEG3.SE2END3
INT_R_X5Y73.SS2BEG3.SW2END3
INT_R_X5Y71.SS2BEG3.SS2END3
INT_R_X5Y70.IMUX8.SS2END_N0_3
CLBLM_R_X5Y70.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[4]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y47.NE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y48.BYP_ALT6.NE2END3
INT_R_X3Y48.BYP6.BYP_ALT6
CLBLM_R_X3Y48.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5274.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[3]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y49.EE2BEG0.LOGIC_OUTS_L4
INT_L_X4Y49.BYP_ALT0.EE2END0
INT_L_X4Y49.BYP_L0.BYP_ALT0
CLBLL_L_X4Y49.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.BB[2]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[2]
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y40.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y41.BYP_ALT0.NL1END0
INT_L_X4Y41.BYP_L0.BYP_ALT0
CLBLL_L_X4Y41.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.X[0]
INT_R_X3Y79.SL1BEG1.ER1END1
INT_R_X3Y78.SL1BEG1.SL1END1
INT_R_X3Y77.SL1BEG1.SL1END1
INT_R_X3Y76.IMUX2.SL1END1
CLBLM_R_X3Y76.CLBLM_M_A2.CLBLM_IMUX2
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y79.ER1BEG1.LOGIC_OUTS_L18
INT_R_X3Y79.IMUX11.ER1END1
CLBLM_R_X3Y79.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[1]
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y51.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y51.BYP_ALT6.NL1BEG_N3
INT_L_X4Y51.BYP_L6.BYP_ALT6
CLBLL_L_X4Y51.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.BB[1]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d0[0]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y45.NW6BEG0.LOGIC_OUTS22
INT_R_X3Y48.SW2BEG3.NW6END_S0_0
INT_L_X2Y47.BYP_ALT6.SW2END3
INT_L_X2Y47.BYP_L6.BYP_ALT6
CLBLL_L_X2Y47.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[15]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y48.SR1BEG3.LOGIC_OUTS_L16
INT_L_X2Y47.SS2BEG3.SR1END3
INT_L_X2Y45.SR1BEG_S0.SS2END3
INT_L_X2Y45.BYP_ALT4.SR1BEG_S0
INT_L_X2Y45.BYP_L4.BYP_ALT4
CLBLL_L_X2Y45.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[47]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[47]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y87.SW6BEG2.LOGIC_OUTS2
INT_R_X7Y83.LVB12.SW6END2
INT_R_X7Y71.LVB12.LVB0
INT_R_X7Y59.SW6BEG2.LVB0
INT_R_X5Y55.SE2BEG2.SW6END2
INT_L_X6Y54.WL1BEG1.SE2END2
INT_R_X5Y54.BYP_ALT4.WL1END1
INT_R_X5Y54.BYP4.BYP_ALT4
CLBLM_R_X5Y54.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[46]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[46]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y87.SW6BEG1.LOGIC_OUTS5
INT_R_X7Y83.SW6BEG1.SW6END1
INT_R_X5Y79.SS6BEG1.SW6END1
INT_R_X5Y73.SW6BEG1.SS6END1
INT_R_X3Y69.NL1BEG1.SW6END1
INT_R_X3Y70.EL1BEG0.NL1END1
INT_L_X4Y69.BYP_ALT7.EL1END_S3_0
INT_L_X4Y69.BYP_L7.BYP_ALT7
CLBLL_L_X4Y69.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16102.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[45]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[45]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y87.WW4BEG3.LOGIC_OUTS7
INT_R_X5Y87.SW6BEG2.WW4END3
INT_R_X3Y83.SW2BEG2.SW6END2
INT_L_X2Y82.LVB_L12.SW2END2
INT_L_X2Y70.LVB_L12.LVB_L0
INT_L_X2Y58.WW4BEG2.LVB_L0
INT_R_X1Y58.ER1BEG3.EE4END2
INT_L_X2Y58.BYP_ALT7.ER1END3
INT_L_X2Y58.BYP_L7.BYP_ALT7
CLBLL_L_X2Y58.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[15]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[44]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[44]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y86.SL1BEG0.LOGIC_OUTS0
INT_R_X9Y85.SE2BEG0.SL1END0
INT_L_X10Y84.SS6BEG0.SE2END0
INT_L_X10Y78.SW6BEG0.SS6END0
INT_L_X8Y74.SW6BEG0.SW6END0
INT_L_X6Y70.NW6BEG1.SW6END0
INT_L_X4Y74.SW6BEG0.NW6END1
INT_L_X2Y70.SL1BEG0.SW6END0
INT_L_X2Y69.BYP_ALT0.SL1END0
INT_L_X2Y69.BYP_L0.BYP_ALT0
CLBLL_L_X2Y69.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16102.A[0]
INT_L_X2Y48.NR1BEG1.SE2END1
INT_L_X2Y49.FAN_ALT2.NR1END1
INT_L_X2Y49.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y48.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X2Y48.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y54.SE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y53.SW6BEG1.SE2END1
INT_R_X1Y49.SE2BEG1.SW6END1
INT_L_X2Y48.IMUX_L19.SE2END1
CLBLL_L_X2Y48.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[43]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[43]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y86.SW6BEG2.LOGIC_OUTS2
INT_R_X7Y82.LVB12.SW6END2
INT_R_X7Y70.SW6BEG2.LVB0
INT_R_X5Y66.SW2BEG2.SW6END2
INT_L_X4Y65.FAN_ALT5.SW2END2
INT_L_X4Y65.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y65.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y65.BYP_L1.BYP_ALT1
CLBLL_L_X4Y65.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[14]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y55.SL1BEG3.LOGIC_OUTS21
INT_R_X3Y54.FAN_ALT3.SL1END3
INT_R_X3Y54.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y54.BYP_ALT5.FAN_BOUNCE3
INT_R_X3Y54.BYP5.BYP_ALT5
CLBLM_R_X3Y54.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[42]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[42]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y86.NW2BEG1.LOGIC_OUTS5
INT_L_X8Y87.SW6BEG0.NW2END1
INT_L_X6Y83.SS6BEG0.SW6END0
INT_L_X6Y77.SS6BEG0.SS6END0
INT_L_X6Y71.NW6BEG1.SS6END0
INT_L_X4Y75.SW2BEG0.NW6END1
INT_R_X3Y74.BYP_ALT1.SW2END0
INT_R_X3Y74.BYP1.BYP_ALT1
CLBLM_R_X3Y74.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[14]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y44.WL1BEG_N3.LOGIC_OUTS18
INT_L_X2Y44.NL1BEG_N3.WL1END_N1_3
INT_L_X2Y44.BYP_ALT6.NL1BEG_N3
INT_L_X2Y44.BYP_L6.BYP_ALT6
CLBLL_L_X2Y44.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[41]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[41]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y86.WW4BEG3.LOGIC_OUTS7
INT_R_X5Y86.SS2BEG2.WW4END3
INT_R_X5Y84.WL1BEG1.SS2END2
INT_L_X4Y84.BYP_ALT4.WL1END1
INT_L_X4Y84.BYP_L4.BYP_ALT4
CLBLL_L_X4Y84.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[13]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[40]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[40]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y85.SW6BEG0.LOGIC_OUTS0
INT_R_X7Y81.LV18.SW6END0
INT_R_X7Y63.WW4BEG0.LV0
INT_R_X3Y63.NN2BEG0.WW4END0
INT_R_X3Y65.NE2BEG0.NN2END0
INT_L_X4Y65.BYP_ALT7.NE2END_S3_0
INT_L_X4Y65.BYP_L7.BYP_ALT7
CLBLL_L_X4Y65.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[39]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y85.WW4BEG2.LOGIC_OUTS2
INT_R_X5Y85.SW6BEG1.WW4END2
INT_R_X3Y81.SR1BEG2.SW6END1
INT_R_X3Y80.SW2BEG2.SR1END2
INT_L_X2Y79.BYP_ALT3.SW2END2
INT_L_X2Y79.BYP_L3.BYP_ALT3
CLBLL_L_X2Y79.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[12]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[38]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y85.WW4BEG1.LOGIC_OUTS5
INT_R_X5Y85.SS2BEG0.WW4END1
INT_R_X5Y83.WL1BEG_N3.SS2END0
INT_L_X4Y83.FAN_ALT0.WL1END_N1_3
INT_L_X4Y83.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y82.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X4Y82.BYP_L2.BYP_ALT2
CLBLL_L_X4Y82.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16101.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[37]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y85.WW4BEG3.LOGIC_OUTS7
INT_R_X5Y85.SW6BEG2.WW4END3
INT_R_X3Y81.SS2BEG2.SW6END2
INT_R_X3Y79.WL1BEG1.SS2END2
INT_L_X2Y79.BYP_ALT4.WL1END1
INT_L_X2Y79.BYP_L4.BYP_ALT4
CLBLL_L_X2Y79.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[11]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_R_X3Y57.NE2BEG0.LOGIC_OUTS12
INT_L_X4Y58.NW2BEG0.NE2END0
INT_R_X3Y59.BYP_ALT0.NW2END0
INT_R_X3Y59.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y59.BYP_ALT5.BYP_BOUNCE0
INT_R_X3Y59.BYP5.BYP_ALT5
CLBLM_R_X3Y59.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[36]
INT_INTERFACE_R_X9Y89.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y89.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y88.SW6BEG3.WW4END_S0_0
INT_R_X3Y84.SS2BEG3.SW6END3
INT_R_X3Y82.SW2BEG3.SS2END3
INT_L_X2Y81.SS2BEG3.SW2END3
INT_L_X2Y79.BYP_ALT6.SS2END3
INT_L_X2Y79.BYP_L6.BYP_ALT6
CLBLL_L_X2Y79.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16101.A[0]
INT_R_X3Y44.IMUX33.SL1END0
CLBLM_R_X3Y44.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y54.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X3Y53.EE2BEG3.EL1END3
INT_R_X5Y53.SW6BEG3.EE2END3
INT_R_X3Y49.SW2BEG3.SW6END3
INT_L_X2Y49.WW4BEG0.SW2END_N0_3
INT_R_X1Y49.SE6BEG0.EE4END0
INT_R_X3Y45.SL1BEG0.SE6END0
INT_R_X3Y44.IMUX41.SL1END0
CLBLM_R_X3Y44.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[35]
INT_INTERFACE_R_X9Y89.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y89.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y89.SW6BEG1.WW4END2
INT_R_X3Y85.SE6BEG1.SW6END1
INT_R_X5Y81.SW6BEG1.SE6END1
INT_R_X3Y77.SW6BEG1.SW6END1
INT_R_X1Y73.NL1BEG1.SW6END1
INT_R_X1Y74.EL1BEG0.NL1END1
INT_L_X2Y74.SL1BEG0.EL1END0
INT_L_X2Y73.BYP_ALT0.SL1END0
INT_L_X2Y73.BYP_L0.BYP_ALT0
CLBLL_L_X2Y73.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[10]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y57.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y56.FAN_ALT3.SR1END3
INT_R_X3Y56.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y56.BYP_ALT5.FAN_BOUNCE3
INT_R_X3Y56.BYP5.BYP_ALT5
CLBLM_R_X3Y56.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[34]
INT_INTERFACE_R_X9Y89.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y89.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y89.SW6BEG0.WW4END1
INT_R_X3Y85.SS6BEG0.SW6END0
INT_R_X3Y79.SR1BEG1.SS6END0
INT_R_X3Y78.SW2BEG1.SR1END1
INT_L_X2Y77.BYP_ALT4.SW2END1
INT_L_X2Y77.BYP_L4.BYP_ALT4
CLBLL_L_X2Y77.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[13]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y49.SS6BEG2.LOGIC_OUTS_L16
INT_L_X2Y43.WW4BEG3.SS6END2
INT_R_X1Y43.EL1BEG2.EE4END3
INT_L_X2Y43.BYP_ALT2.EL1END2
INT_L_X2Y43.BYP_L2.BYP_ALT2
CLBLL_L_X2Y43.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[33]
INT_INTERFACE_R_X9Y89.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y89.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y89.SW6BEG2.WW4END3
INT_R_X3Y85.SW6BEG2.SW6END2
INT_R_X1Y81.LVB12.SW6END2
INT_R_X1Y69.WW4BEG2.LVB0
INT_L_X2Y69.NE2BEG2.EE4END2
INT_R_X3Y70.WR1BEG3.NE2END2
INT_L_X2Y70.BYP_ALT6.WR1END3
INT_L_X2Y70.BYP_L6.BYP_ALT6
CLBLL_L_X2Y70.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[9]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X3Y57.SS2BEG1.LOGIC_OUTS13
INT_R_X3Y55.SL1BEG1.SS2END1
INT_R_X3Y54.SE2BEG1.SL1END1
INT_L_X4Y53.FAN_ALT2.SE2END1
INT_L_X4Y53.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y52.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y52.BYP_L6.BYP_ALT6
CLBLL_L_X4Y52.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[32]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y88.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y84.WW2BEG0.SW6END0
INT_R_X5Y84.SW2BEG0.WW2END0
INT_L_X4Y83.SS2BEG0.SW2END0
INT_L_X4Y81.BYP_ALT0.SS2END0
INT_L_X4Y81.BYP_L0.BYP_ALT0
CLBLL_L_X4Y81.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[31]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y88.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y84.WW2BEG2.SW6END2
INT_R_X5Y84.SW2BEG2.WW2END2
INT_L_X4Y83.SS2BEG2.SW2END2
INT_L_X4Y81.BYP_ALT2.SS2END2
INT_L_X4Y81.BYP_L2.BYP_ALT2
CLBLL_L_X4Y81.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[8]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y57.SE6BEG3.LOGIC_OUTS21
INT_R_X5Y53.WL1BEG2.SE6END3
INT_L_X4Y53.WL1BEG1.WL1END2
INT_R_X3Y53.BYP_ALT5.WL1END1
INT_R_X3Y53.BYP5.BYP_ALT5
CLBLM_R_X3Y53.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[30]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y88.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y88.SW6BEG0.WW4END1
INT_R_X3Y84.SE6BEG0.SW6END0
INT_R_X5Y80.SW6BEG0.SE6END0
INT_R_X3Y76.SW6BEG0.SW6END0
INT_R_X1Y72.ER1BEG1.SW6END0
INT_L_X2Y72.BYP_ALT5.ER1END1
INT_L_X2Y72.BYP_L5.BYP_ALT5
CLBLL_L_X2Y72.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[29]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y88.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y85.WW4BEG0.SW6END_N0_3
INT_R_X3Y84.ER1BEG_S0.WW4END_S0_0
INT_L_X4Y85.SL1BEG0.ER1END0
INT_L_X4Y84.BYP_ALT1.SL1END0
INT_L_X4Y84.BYP_L1.BYP_ALT1
CLBLL_L_X4Y84.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[7]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y57.SE2BEG2.LOGIC_OUTS14
INT_L_X4Y56.ER1BEG3.SE2END2
INT_R_X5Y56.SL1BEG3.ER1END3
INT_R_X5Y55.SR1BEG_S0.SL1END3
INT_R_X5Y55.SR1BEG1.SR1BEG_S0
INT_R_X5Y54.SW2BEG1.SR1END1
INT_L_X4Y53.SE6BEG1.SW2END1
INT_L_X6Y49.SW2BEG1.SE6END1
INT_R_X5Y48.SS2BEG1.SW2END1
INT_R_X5Y46.BYP_ALT4.SS2END1
INT_R_X5Y46.BYP4.BYP_ALT4
CLBLM_R_X5Y46.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[28]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y87.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y83.SW6BEG0.SW6END0
INT_R_X5Y79.WL1BEG_N3.SW6END0
INT_L_X4Y78.SW2BEG3.WL1END3
INT_R_X3Y77.SW6BEG3.SW2END3
INT_R_X1Y73.SE2BEG3.SW6END3
INT_L_X2Y72.BYP_ALT7.SE2END3
INT_L_X2Y72.BYP_L7.BYP_ALT7
CLBLL_L_X2Y72.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16100.A[0]
INT_L_X2Y49.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X2Y49.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y54.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y53.SW6BEG3.SE2END3
INT_R_X1Y49.ER1BEG_S0.SW6END3
INT_L_X2Y50.FAN_ALT2.ER1END0
INT_L_X2Y50.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y49.IMUX_L14.FAN_BOUNCE_S3_2
CLBLL_L_X2Y49.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[27]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y87.SW2BEG2.LOGIC_OUTS6
INT_L_X8Y86.SW6BEG2.SW2END2
INT_L_X6Y82.SW6BEG2.SW6END2
INT_L_X4Y78.SW6BEG2.SW6END2
INT_L_X2Y74.SS2BEG2.SW6END2
INT_L_X2Y72.BYP_ALT2.SS2END2
INT_L_X2Y72.BYP_L2.BYP_ALT2
CLBLL_L_X2Y72.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[6]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y57.SE6BEG0.LOGIC_OUTS22
INT_R_X5Y53.SS2BEG0.SE6END0
INT_R_X5Y51.SR1BEG1.SS2END0
INT_R_X5Y50.WL1BEG0.SR1END1
INT_L_X4Y50.SW2BEG0.WL1END0
INT_R_X3Y49.SE2BEG0.SW2END0
INT_L_X4Y48.BYP_ALT0.SE2END0
INT_L_X4Y48.BYP_L0.BYP_ALT0
CLBLL_L_X4Y48.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[26]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y87.WW2BEG1.LOGIC_OUTS1
INT_R_X7Y87.SW6BEG1.WW2END1
INT_R_X5Y83.SW6BEG1.SW6END1
INT_R_X3Y79.SW6BEG1.SW6END1
INT_R_X1Y75.SE2BEG1.SW6END1
INT_L_X2Y74.SL1BEG1.SE2END1
INT_L_X2Y73.BYP_ALT5.SL1END1
INT_L_X2Y73.BYP_L5.BYP_ALT5
CLBLL_L_X2Y73.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[12]
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y52.SE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y51.SW2BEG0.SE2END0
INT_L_X2Y50.WW4BEG1.SW2END0
INT_R_X1Y50.SE6BEG1.EE4END1
INT_R_X3Y46.SW2BEG1.SE6END1
INT_L_X2Y45.SS2BEG1.SW2END1
INT_L_X2Y43.BYP_ALT5.SS2END1
INT_L_X2Y43.BYP_L5.BYP_ALT5
CLBLL_L_X2Y43.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[25]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y87.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y83.SW6BEG3.SW6END3
INT_R_X5Y79.SW6BEG3.SW6END3
INT_R_X3Y75.SW6BEG3.SW6END3
INT_R_X1Y71.SE2BEG3.SW6END3
INT_L_X2Y70.FAN_ALT1.SE2END3
INT_L_X2Y70.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y70.BYP_ALT4.FAN_BOUNCE1
INT_L_X2Y70.BYP_L4.BYP_ALT4
CLBLL_L_X2Y70.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[5]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[24]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y86.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y82.WW2BEG0.SW6END0
INT_R_X5Y82.SW6BEG0.WW2END0
INT_R_X3Y78.NW2BEG1.SW6END0
INT_L_X2Y79.BYP_ALT1.NW2END1
INT_L_X2Y79.BYP_L1.BYP_ALT1
CLBLL_L_X2Y79.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[23]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y86.SS2BEG2.LOGIC_OUTS6
INT_R_X9Y84.SW2BEG2.SS2END2
INT_L_X8Y83.WW2BEG2.SW2END2
INT_L_X6Y83.SW6BEG2.WW2END2
INT_L_X4Y79.SW6BEG2.SW6END2
INT_L_X2Y75.SS2BEG2.SW6END2
INT_L_X2Y73.BYP_ALT3.SS2END2
INT_L_X2Y73.BYP_L3.BYP_ALT3
CLBLL_L_X2Y73.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[4]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y48.EL1BEG1.LOGIC_OUTS20
INT_L_X4Y48.BYP_ALT1.EL1END1
INT_L_X4Y48.BYP_L1.BYP_ALT1
CLBLL_L_X4Y48.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[22]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y86.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y82.WW2BEG1.SW6END1
INT_R_X5Y82.SR1BEG2.WW2END1
INT_R_X5Y81.SW2BEG2.SR1END2
INT_L_X4Y80.SW2BEG2.SW2END2
INT_R_X3Y79.BYP_ALT3.SW2END2
INT_R_X3Y79.BYP3.BYP_ALT3
CLBLM_R_X3Y79.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[21]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y86.WW2BEG3.LOGIC_OUTS3
INT_R_X7Y86.SW6BEG3.WW2END3
INT_R_X5Y82.WW2BEG3.SW6END3
INT_R_X3Y82.SS6BEG3.WW2END3
INT_R_X3Y76.SW6BEG3.SS6END3
INT_R_X1Y73.NL1BEG_N3.SW6END_N0_3
INT_R_X1Y73.EL1BEG2.NL1BEG_N3
INT_L_X2Y73.BYP_ALT2.EL1END2
INT_L_X2Y73.BYP_L2.BYP_ALT2
CLBLL_L_X2Y73.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[3]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[20]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y85.WW2BEG0.LOGIC_OUTS4
INT_R_X7Y85.SW6BEG0.WW2END0
INT_R_X5Y81.SW6BEG0.SW6END0
INT_R_X3Y77.SL1BEG0.SW6END0
INT_R_X3Y76.WL1BEG_N3.SL1END0
INT_L_X2Y75.SW2BEG3.WL1END3
INT_R_X1Y74.SE2BEG3.SW2END3
INT_L_X2Y73.BYP_ALT7.SE2END3
INT_L_X2Y73.BYP_L7.BYP_ALT7
CLBLL_L_X2Y73.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16099.A[0]
INT_L_X2Y52.IMUX_L21.SE2END2
CLBLL_L_X2Y52.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y54.SW2BEG2.LOGIC_OUTS_L20
INT_R_X1Y53.SE2BEG2.SW2END2
INT_L_X2Y52.IMUX_L36.SE2END2
CLBLL_L_X2Y52.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[19]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y85.WL1BEG1.LOGIC_OUTS6
INT_L_X8Y85.WL1BEG0.WL1END1
INT_R_X7Y85.NW2BEG1.WL1END0
INT_L_X6Y86.SW6BEG0.NW2END1
INT_L_X4Y82.SW6BEG0.SW6END0
INT_L_X2Y78.SL1BEG0.SW6END0
INT_L_X2Y77.BYP_ALT1.SL1END0
INT_L_X2Y77.BYP_L1.BYP_ALT1
CLBLL_L_X2Y77.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[2]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y48.SE2BEG3.LOGIC_OUTS21
INT_L_X4Y47.SL1BEG3.SE2END3
INT_L_X4Y46.BYP_ALT6.SL1END3
INT_L_X4Y46.BYP_L6.BYP_ALT6
CLBLL_L_X4Y46.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[18]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y85.WW2BEG1.LOGIC_OUTS1
INT_R_X7Y85.SW6BEG1.WW2END1
INT_R_X5Y81.SS2BEG1.SW6END1
INT_R_X5Y79.SL1BEG1.SS2END1
INT_R_X5Y78.SR1BEG2.SL1END1
INT_R_X5Y77.BYP_ALT3.SR1END2
INT_R_X5Y77.BYP3.BYP_ALT3
CLBLM_R_X5Y77.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[11]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y49.SW2BEG2.LOGIC_OUTS20
INT_L_X2Y48.SS2BEG2.SW2END2
INT_L_X2Y46.BYP_ALT2.SS2END2
INT_L_X2Y46.BYP_L2.BYP_ALT2
CLBLL_L_X2Y46.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[17]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y85.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y81.SW6BEG3.SW6END3
INT_R_X5Y77.SS2BEG3.SW6END3
INT_R_X5Y75.SW6BEG3.SS2END3
INT_R_X3Y72.NW2BEG0.SW6END_N0_3
INT_L_X2Y73.NL1BEG_N3.NW2END0
INT_L_X2Y73.BYP_ALT6.NL1BEG_N3
INT_L_X2Y73.BYP_L6.BYP_ALT6
CLBLL_L_X2Y73.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[1]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y48.ER1BEG3.LOGIC_OUTS14
INT_L_X4Y48.SL1BEG3.ER1END3
INT_L_X4Y47.SS2BEG3.SL1END3
INT_L_X4Y45.BYP_ALT7.SS2END3
INT_L_X4Y45.BYP_L7.BYP_ALT7
CLBLL_L_X4Y45.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$\mem$rdreg[0]$d[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16098.A[0]
INT_R_X3Y49.IMUX1.WL1END0
CLBLM_R_X3Y49.CLBLM_M_A3.CLBLM_IMUX1
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y53.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y49.WL1BEG0.SE6END1
INT_R_X3Y49.IMUX24.WL1END0
CLBLM_R_X3Y49.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[10]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[7]
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[6]
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[5]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[6]
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.Y[4]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y41.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y43.NL1BEG1.NN2END2
INT_L_X2Y44.EE2BEG1.NL1END1
INT_L_X4Y44.BYP_ALT4.EE2END1
INT_L_X4Y44.BYP_L4.BYP_ALT4
CLBLL_L_X4Y44.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[5]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16097.A[0]
INT_L_X2Y45.FAN_ALT3.SE2END3
INT_L_X2Y45.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y45.IMUX_L29.FAN_BOUNCE3
CLBLL_L_X2Y45.CLBLL_LL_C2.CLBLL_IMUX29
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y53.SE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y52.WL1BEG_N3.SE2END0
INT_L_X2Y52.NW2BEG0.WL1END_N1_3
INT_R_X1Y52.SS6BEG3.NW2END_S0_0
INT_R_X1Y46.SE2BEG3.SS6END3
INT_L_X2Y45.IMUX_L38.SE2END3
CLBLL_L_X2Y45.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[4]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[9]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y47.WL1BEG1.LOGIC_OUTS16
INT_L_X2Y47.SR1BEG2.WL1END1
INT_L_X2Y46.FAN_ALT5.SR1END2
INT_L_X2Y46.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y46.BYP_ALT5.FAN_BOUNCE5
INT_L_X2Y46.BYP_L5.BYP_ALT5
CLBLL_L_X2Y46.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[3]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[2]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16096.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[1]
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.genblk1.C[7]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[31]$legal1617
# routing for net tpu_inst.mlp_u.ap_col1.q_s1_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y85.NR1BEG0.LOGIC_OUTS_L18
INT_L_X2Y86.NN2BEG0.NR1END0
INT_L_X2Y87.BYP_ALT7.NN2END_S2_0
INT_L_X2Y87.BYP_L7.BYP_ALT7
CLBLL_L_X2Y87.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[15]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[7]
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y41.NN2BEG1.LOGIC_OUTS23
INT_R_X5Y43.NN2BEG1.NN2END1
INT_R_X5Y45.NR1BEG1.NN2END1
INT_R_X5Y46.GFAN1.NR1END1
INT_R_X5Y46.BYP_ALT3.GFAN1
INT_R_X5Y46.BYP3.BYP_ALT3
CLBLM_R_X5Y46.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18263$abc$17052$auto$blifparse.cc:536:parse_blif$17070.A[0]
INT_INTERFACE_R_X9Y43.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y43.WL1BEG_N3.LOGIC_OUTS4
INT_L_X8Y42.SW2BEG3.WL1END3
INT_R_X7Y41.SL1BEG3.SW2END3
INT_R_X7Y40.WW2BEG3.SL1END3
INT_R_X5Y41.IMUX8.WW2END_N0_3
CLBLM_R_X5Y41.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[6]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y42.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y42.NN6BEG1.WW2END0
INT_L_X2Y48.NN6BEG1.NN6END1
INT_L_X2Y54.EL1BEG0.NN6END1
INT_R_X3Y53.BYP_ALT7.EL1END_S3_0
INT_R_X3Y53.BYP7.BYP_ALT7
CLBLM_R_X3Y53.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[14]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[5]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y43.NW2BEG2.LOGIC_OUTS_L6
INT_R_X3Y44.EL1BEG1.NW2END2
INT_L_X4Y44.FAN_ALT2.EL1END1
INT_L_X4Y44.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y43.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y43.BYP_L6.BYP_ALT6
CLBLL_L_X4Y43.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18264$abc$17052$auto$blifparse.cc:536:parse_blif$17069.A[0]
INT_INTERFACE_R_X9Y43.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y43.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y39.WL1BEG1.SW6END2
INT_L_X6Y39.SW2BEG1.WL1END1
INT_R_X5Y38.SL1BEG1.SW2END1
INT_R_X5Y37.IMUX2.SL1END1
CLBLM_R_X5Y37.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[4]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y48.NN2BEG1.LOGIC_OUTS23
INT_R_X3Y50.NN2BEG1.NN2END1
INT_R_X3Y52.NR1BEG1.NN2END1
INT_R_X3Y53.BYP_ALT4.NR1END1
INT_R_X3Y53.BYP4.BYP_ALT4
CLBLM_R_X3Y53.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[13]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[3]
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y49.NL1BEG1.LOGIC_OUTS_L16
BRKH_INT_X4Y49.BRKH_INT_NL1BEG1_SLOW.BRKH_INT_NL1BEG1
INT_L_X4Y50.NL1BEG0.NL1END1
INT_L_X4Y50.BYP_ALT7.NL1END_S3_0
INT_L_X4Y50.BYP_L7.BYP_ALT7
CLBLL_L_X4Y50.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18265$abc$17052$auto$blifparse.cc:536:parse_blif$17068.A[0]
INT_INTERFACE_R_X9Y43.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y43.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y43.NW2BEG1.WW4END1
INT_L_X4Y44.NL1BEG0.NW2END1
INT_L_X4Y45.IMUX_L0.NL1END0
CLBLL_L_X4Y45.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[2]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y41.NR1BEG0.LOGIC_OUTS_L0
INT_L_X4Y42.NN2BEG0.NR1END0
INT_L_X4Y43.BYP_ALT7.NN2END_S2_0
INT_L_X4Y43.BYP_L7.BYP_ALT7
CLBLL_L_X4Y43.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[12]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[1]
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y51.SW2BEG1.LOGIC_OUTS_L23
INT_R_X3Y50.NL1BEG1.SW2END1
INT_R_X3Y51.BYP_ALT4.NL1END1
INT_R_X3Y51.BYP4.BYP_ALT4
CLBLM_R_X3Y51.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18266$abc$17052$auto$blifparse.cc:536:parse_blif$17067.A[0]
INT_INTERFACE_R_X9Y43.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y43.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y43.NW2BEG3.WW4END3
INT_L_X4Y44.IMUX_L14.NW2END3
CLBLL_L_X4Y44.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d1[0]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y47.NL1BEG0.LOGIC_OUTS_L23
INT_L_X2Y48.NE2BEG0.NL1END0
INT_R_X3Y49.NW2BEG0.NE2END0
INT_L_X2Y49.WL1BEG2.NW2END_S0_0
INT_R_X1Y49.NN2BEG3.WL1END2
INT_R_X1Y51.EE2BEG3.NN2END3
INT_R_X3Y51.BYP_ALT6.EE2END3
INT_R_X3Y51.BYP6.BYP_ALT6
CLBLM_R_X3Y51.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[11]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18267$abc$17052$auto$blifparse.cc:536:parse_blif$17066.A[0]
INT_INTERFACE_R_X9Y42.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y42.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y41.WL1BEG2.WW4END_S0_0
INT_L_X4Y41.IMUX_L6.WL1END2
CLBLL_L_X4Y41.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[10]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18268$abc$17052$auto$blifparse.cc:536:parse_blif$17065.A[0]
INT_INTERFACE_R_X9Y42.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y42.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y42.SW2BEG1.WW4END2
INT_L_X4Y41.IMUX_L20.SW2END1
CLBLL_L_X4Y41.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[9]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18269$abc$17052$auto$blifparse.cc:536:parse_blif$17064.A[0]
INT_INTERFACE_R_X9Y42.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y42.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y42.GFAN0.WW4END1
INT_R_X5Y42.IMUX1.GFAN0
CLBLM_R_X5Y42.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[8]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18270$abc$17052$auto$blifparse.cc:536:parse_blif$17063.A[0]
INT_INTERFACE_R_X9Y42.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y42.SW2BEG3.LOGIC_OUTS3
INT_L_X8Y41.SW2BEG3.SW2END3
INT_R_X7Y40.SL1BEG3.SW2END3
INT_R_X7Y39.WL1BEG2.SL1END3
INT_L_X6Y39.WR1BEG_S0.WL1END2
INT_R_X5Y40.IMUX8.WR1END0
CLBLM_R_X5Y40.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[7]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18271$abc$17052$auto$blifparse.cc:536:parse_blif$17062.A[0]
INT_INTERFACE_R_X9Y41.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y41.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y40.SW2BEG3.WW4END_S0_0
INT_L_X4Y39.SR1BEG_S0.SW2END3
INT_L_X4Y39.BYP_ALT1.SR1BEG_S0
INT_L_X4Y39.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y39.IMUX_L11.BYP_BOUNCE1
CLBLL_L_X4Y39.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[6]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18272$abc$17052$auto$blifparse.cc:536:parse_blif$17061.A[0]
INT_INTERFACE_R_X9Y41.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y41.WW2BEG2.LOGIC_OUTS6
INT_R_X7Y41.SW2BEG2.WW2END2
INT_L_X6Y40.WL1BEG1.SW2END2
INT_R_X5Y40.IMUX11.WL1END1
CLBLM_R_X5Y40.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[5]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18273$abc$17052$auto$blifparse.cc:536:parse_blif$17060.A[0]
INT_INTERFACE_R_X9Y41.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y41.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y41.WL1BEG_N3.WW4END1
INT_L_X4Y41.IMUX_L16.WL1END_N1_3
CLBLL_L_X4Y41.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[4]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18274$abc$17052$auto$blifparse.cc:536:parse_blif$17059.A[0]
INT_INTERFACE_R_X9Y41.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y41.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y37.WW2BEG3.SW6END3
INT_R_X5Y38.IMUX0.WW2END_N0_3
CLBLM_R_X5Y38.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[3]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18275$abc$17052$auto$blifparse.cc:536:parse_blif$17058.A[0]
INT_INTERFACE_R_X9Y40.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y40.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y40.WR1BEG1.WW4END0
INT_L_X4Y40.IMUX_L2.WR1END1
CLBLL_L_X4Y40.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[2]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18276$abc$17052$auto$blifparse.cc:536:parse_blif$17057.A[0]
INT_INTERFACE_R_X9Y40.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y40.WW2BEG2.LOGIC_OUTS6
INT_R_X7Y40.WL1BEG1.WW2END2
INT_L_X6Y40.WL1BEG0.WL1END1
INT_R_X5Y40.IMUX17.WL1END0
CLBLM_R_X5Y40.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[1]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18277$abc$17052$auto$blifparse.cc:536:parse_blif$17056.A[0]
INT_INTERFACE_R_X9Y40.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y40.NL1BEG0.LOGIC_OUTS1
INT_R_X9Y41.NW2BEG0.NL1END0
INT_L_X8Y41.WW2BEG3.NW2END_S0_0
INT_L_X6Y41.WW2BEG3.WW2END3
INT_L_X4Y42.IMUX_L16.WW2END_N0_3
CLBLL_L_X4Y42.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$procmux$3345_Y[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe00.$techmap18278$abc$17052$auto$blifparse.cc:536:parse_blif$17055.A[0]
INT_INTERFACE_R_X9Y40.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y40.WW2BEG3.LOGIC_OUTS3
INT_R_X7Y40.SW2BEG3.WW2END3
INT_L_X6Y39.SW2BEG3.SW2END3
INT_R_X5Y39.IMUX8.SW2END_N0_3
CLBLM_R_X5Y39.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$auto$opt_dff.cc:272:make_patterns_logic$4509
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y40.WL1BEG1.LOGIC_OUTS16
INT_L_X4Y40.NN2BEG2.WL1END1
INT_L_X4Y42.EE4BEG2.NN2END2
INT_L_X8Y42.ER1BEG3.EE4END2
INT_R_X9Y43.IMUX16.ER1END_N3_3

# routing for net tpu_inst.mlp_u.mmu_u.pe00.$abc$17052$auto$opt_dff.cc:306:combine_resets$4513
INT_L_X4Y46.NR1BEG3.LOGIC_OUTS_L11
INT_L_X4Y47.FAN_ALT1.NR1END3
INT_L_X4Y47.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y47.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y47.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y46.FAN_ALT1.LOGIC_OUTS_L11
INT_L_X4Y46.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y46.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y46.CLBLL_L_SR.CLBLL_CTRL0
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y46.SS2BEG3.LOGIC_OUTS_L11
INT_L_X4Y44.SR1BEG_S0.SS2END3
INT_L_X4Y44.SL1BEG0.SR1BEG_S0
INT_L_X4Y43.WW2BEG0.SL1END0
INT_L_X2Y43.BYP_ALT4.WW2END0
INT_L_X2Y43.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y43.CTRL_L1.BYP_BOUNCE4
CLBLL_L_X2Y43.CLBLL_LL_SR.CLBLL_CTRL1

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[15]
INT_R_X9Y34.IMUX25.EE2END0
INT_R_X9Y34.IMUX11.SS2END1
INT_R_X9Y34.IMUX29.SE2END2
INT_R_X9Y34.IMUX26.SS2END1
INT_R_X9Y30.IMUX25.EE2END0
INT_R_X9Y30.IMUX2.FAN_BOUNCE1
INT_R_X9Y30.IMUX8.EE2END0
INT_L_X6Y39.SE2BEG1.SS2END1
INT_R_X7Y38.SS2BEG1.SE2END1
INT_R_X7Y36.SS6BEG1.SS2END1
INT_R_X7Y30.EE2BEG1.SS6END1
INT_R_X9Y30.IMUX27.EE2END1
INT_R_X5Y36.EE4BEG0.SS2END0
INT_R_X9Y36.SS2BEG0.EE4END0
INT_R_X9Y34.IMUX10.SS2END0
INT_R_X9Y34.IMUX12.SS2END1
INT_R_X9Y34.IMUX24.EE2END0
INT_R_X9Y34.IMUX30.EE2END3
INT_R_X9Y33.IMUX24.SS2END0
INT_R_X5Y35.EE4BEG1.SS2END1
INT_R_X9Y35.SS2BEG1.EE4END1
INT_R_X9Y33.IMUX12.SS2END1
INT_R_X9Y33.IMUX10.SS2END0
INT_L_X6Y41.SL1BEG3.ER1END3
INT_L_X6Y40.SS2BEG3.SL1END3
INT_L_X6Y38.SE6BEG3.SS2END3
INT_L_X8Y34.SE2BEG3.SE6END3
INT_R_X9Y33.IMUX22.SE2END3
INT_R_X5Y40.SW2BEG0.SR1BEG_S0
INT_L_X4Y39.EE4BEG0.SW2END0
INT_L_X8Y39.SS6BEG0.EE4END0
INT_L_X8Y33.SE2BEG0.SS6END0
INT_R_X9Y32.IMUX24.SE2END0
INT_R_X5Y39.ER1BEG2.SR1END1
INT_L_X6Y39.SS2BEG2.ER1END2
INT_L_X6Y37.SE6BEG2.SS2END2
INT_L_X8Y33.SE2BEG2.SE6END2
INT_R_X9Y32.IMUX28.SE2END2
INT_L_X6Y39.SS2BEG1.SS2END1
INT_L_X6Y37.SE6BEG1.SS2END1
INT_L_X8Y33.SE2BEG1.SE6END1
INT_R_X9Y32.IMUX10.SE2END1
INT_R_X5Y41.ER1BEG3.LOGIC_OUTS20
INT_L_X6Y41.SS2BEG3.ER1END3
INT_L_X6Y39.SS2BEG3.SS2END3
INT_L_X6Y37.SE6BEG3.SS2END3
INT_L_X8Y33.SE2BEG3.SE6END3
INT_R_X9Y32.IMUX46.SE2END3
INT_L_X6Y41.SS2BEG1.EL1END1
INT_L_X6Y39.SW6BEG1.SS2END1
INT_L_X4Y35.SE6BEG1.SW6END1
INT_L_X6Y31.EE2BEG1.SE6END1
INT_L_X8Y31.EL1BEG0.EE2END1
INT_R_X9Y31.IMUX24.EL1END0
INT_R_X5Y38.EE4BEG0.SS2END0
INT_R_X9Y38.SS6BEG0.EE4END0
INT_R_X9Y32.SR1BEG1.SS6END0
INT_R_X9Y31.IMUX12.SR1END1
INT_R_X5Y40.SR1BEG1.SR1BEG_S0
INT_R_X5Y39.SS2BEG1.SR1END1
INT_R_X5Y37.SS2BEG1.SS2END1
INT_R_X5Y35.SE6BEG1.SS2END1
INT_R_X7Y31.EE2BEG1.SE6END1
INT_R_X9Y31.IMUX26.EE2END1
INT_R_X5Y40.SS2BEG2.SL1END2
INT_R_X5Y38.ER1BEG3.SS2END2
INT_L_X6Y38.SE2BEG3.ER1END3
INT_R_X7Y37.SS6BEG3.SE2END3
INT_R_X7Y31.EE2BEG3.SS6END3
INT_R_X9Y31.IMUX14.EE2END3
INT_R_X5Y38.SS2BEG0.SS2END0
INT_R_X5Y36.EE2BEG0.SS2END0
INT_R_X7Y36.SS6BEG0.EE2END0
INT_R_X7Y30.EE2BEG0.SS6END0
INT_R_X9Y30.IMUX24.EE2END0
INT_R_X9Y30.IMUX12.FAN_BOUNCE1
INT_R_X9Y30.FAN_ALT1.EE2END3
INT_R_X9Y30.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y30.IMUX10.FAN_BOUNCE1
INT_R_X5Y34.SE6BEG3.SS2END3
INT_R_X7Y30.EE2BEG3.SE6END3
INT_R_X9Y30.IMUX30.EE2END3
INT_R_X5Y40.SR1BEG_S0.SR1END3
INT_R_X5Y40.SS2BEG0.SR1BEG_S0
INT_R_X5Y38.SE6BEG0.SS2END0
INT_R_X7Y34.EE2BEG0.SE6END0
INT_R_X9Y34.IMUX41.EE2END0
INT_R_X5Y41.SL1BEG2.LOGIC_OUTS20
INT_R_X5Y40.SW2BEG2.SL1END2
INT_L_X4Y39.SE6BEG2.SW2END2
INT_L_X6Y35.EE2BEG2.SE6END2
INT_L_X8Y35.SE2BEG2.EE2END2
INT_R_X9Y34.IMUX13.SE2END2
INT_L_X6Y41.SE2BEG1.EL1END1
INT_R_X7Y40.SE6BEG1.SE2END1
INT_R_X9Y36.SS2BEG1.SE6END1
INT_R_X9Y34.IMUX27.SS2END1
INT_R_X5Y38.SE6BEG3.SS2END3
INT_R_X7Y34.EE2BEG3.SE6END3
INT_R_X9Y34.IMUX31.EE2END3
INT_R_X5Y41.EL1BEG1.LOGIC_OUTS20
INT_L_X6Y41.EL1BEG0.EL1END1
INT_R_X7Y41.SS2BEG0.EL1END0
INT_R_X7Y39.SE6BEG0.SS2END0
INT_R_X9Y35.SS2BEG0.SE6END0
INT_R_X9Y33.IMUX25.SS2END0
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y41.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y40.SS2BEG3.SR1END3
INT_R_X5Y38.SS2BEG3.SS2END3
INT_R_X5Y36.SS2BEG3.SS2END3
INT_R_X5Y35.IMUX8.SS2END_N0_3
CLBLM_R_X5Y35.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[14]
INT_R_X5Y37.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y33.EE2BEG2.SE6END2
INT_R_X9Y33.IMUX29.EE2END2
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y37.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y36.IMUX7.SR1END3
CLBLM_R_X5Y36.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[13]
INT_R_X5Y37.SE6BEG1.SS6END1
INT_R_X7Y33.EE2BEG1.SE6END1
INT_R_X9Y33.IMUX27.EE2END1
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y45.EL1BEG1.LOGIC_OUTS_L16
INT_R_X5Y45.SS2BEG1.EL1END1
INT_R_X5Y43.SS6BEG1.SS2END1
INT_R_X5Y37.WL1BEG0.SS6END1
INT_L_X4Y37.NW2BEG1.WL1END0
INT_R_X3Y38.NE2BEG1.NW2END1
INT_L_X4Y39.IMUX_L2.NE2END1
CLBLL_L_X4Y39.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[12]
INT_L_X4Y44.SE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y43.SS6BEG3.SE2END3
INT_R_X5Y37.SE6BEG3.SS6END3
INT_R_X7Y33.EE2BEG3.SE6END3
INT_R_X9Y33.IMUX31.EE2END3
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y44.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y43.SL1BEG3.SL1END3
INT_L_X4Y42.FAN_ALT3.SL1END3
INT_L_X4Y42.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y42.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X4Y42.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[11]
INT_R_X5Y39.SE2BEG3.SE2END3
INT_L_X6Y38.EE2BEG3.SE2END3
INT_L_X8Y38.SS6BEG3.EE2END3
INT_L_X8Y32.SL1BEG3.SS6END3
INT_L_X8Y31.ER1BEG_S0.SL1END3
INT_R_X9Y32.IMUX25.ER1END0
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y41.SR1BEG3.LOGIC_OUTS_L16
INT_L_X4Y40.SE2BEG3.SR1END3
INT_R_X5Y39.IMUX7.SE2END3
CLBLM_R_X5Y39.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[10]
INT_L_X4Y41.SS2BEG0.LOGIC_OUTS_L18
INT_L_X4Y39.SR1BEG1.SS2END0
INT_L_X4Y38.ER1BEG2.SR1END1
INT_R_X5Y38.EE2BEG2.ER1END2
INT_R_X7Y38.SS6BEG2.EE2END2
INT_R_X7Y32.EE2BEG2.SS6END2
INT_R_X9Y32.IMUX29.EE2END2
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y41.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X5Y40.SL1BEG3.EL1END3
INT_R_X5Y39.SL1BEG3.SL1END3
INT_R_X5Y38.IMUX7.SL1END3
CLBLM_R_X5Y38.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[9]
INT_R_X5Y42.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y43.LVB_L12.NE2END2
INT_L_X6Y31.NE6BEG2.LVB_L0
INT_L_X8Y35.NW6BEG2.NE6END2
INT_L_X6Y39.NW2BEG2.NW6END2
INT_R_X5Y40.SS6BEG1.NW2END2
INT_R_X5Y34.EE4BEG1.SS6END1
INT_R_X9Y34.SS2BEG1.EE4END1
INT_R_X9Y32.IMUX43.SS2END1
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y42.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y42.IMUX0.SR1END_N3_3
CLBLM_R_X5Y42.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.q_s2_valid
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y87.WW4BEG3.LOGIC_OUTS_L3
INT_R_X1Y87.EL1BEG2.EE4END3
INT_L_X2Y87.BYP_ALT2.EL1END2
INT_L_X2Y87.BYP_L2.BYP_ALT2
CLBLL_L_X2Y87.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[8]
INT_R_X5Y40.EL1BEG_N3.LOGIC_OUTS4
INT_L_X6Y39.SE2BEG3.EL1END3
INT_R_X7Y38.SS6BEG3.SE2END3
INT_R_X7Y32.EE2BEG3.SS6END3
INT_R_X9Y32.IMUX31.EE2END3
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y40.NR1BEG0.LOGIC_OUTS4
INT_R_X5Y41.NR1BEG0.NR1END0
INT_R_X5Y42.IMUX9.NR1END0
CLBLM_R_X5Y42.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[7]
INT_R_X9Y31.IMUX25.EE2END0
INT_R_X9Y34.IMUX2.EE2END1
INT_R_X5Y36.SS2BEG1.SE2END1
INT_R_X5Y34.EE2BEG1.SS2END1
INT_R_X7Y34.EE2BEG1.EE2END1
INT_R_X9Y34.IMUX42.EE2END1
INT_R_X9Y33.IMUX0.EE2END0
INT_R_X9Y33.IMUX40.EE2END0
INT_R_X9Y33.IMUX1.EE2END0
INT_L_X4Y38.SE2BEG0.SL1END0
INT_R_X5Y37.SE6BEG0.SE2END0
INT_R_X7Y33.EE2BEG0.SE6END0
INT_R_X9Y33.IMUX41.EE2END0
INT_L_X4Y39.SE2BEG0.LOGIC_OUTS_L4
INT_R_X5Y38.SS6BEG0.SE2END0
INT_R_X5Y32.EE2BEG0.SS6END0
INT_R_X7Y32.EE2BEG0.EE2END0
INT_R_X9Y32.IMUX8.EE2END0
INT_R_X9Y32.FAN_ALT1.EL1END3
INT_R_X9Y32.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y32.IMUX44.FAN_BOUNCE1
INT_L_X4Y38.SR1BEG1.SL1END0
INT_L_X4Y37.SE2BEG1.SR1END1
INT_R_X5Y36.SE6BEG1.SE2END1
INT_R_X7Y32.EE2BEG1.SE6END1
INT_R_X9Y32.IMUX42.EE2END1
INT_L_X4Y39.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y41.SE6BEG0.NN2END0
INT_L_X6Y37.SE6BEG0.SE6END0
INT_L_X8Y33.EL1BEG_N3.SE6END0
INT_R_X9Y32.IMUX14.EL1END3
INT_L_X4Y38.SS2BEG0.SL1END0
INT_L_X4Y36.SE2BEG0.SS2END0
INT_R_X5Y35.SE6BEG0.SE2END0
INT_R_X7Y31.EE2BEG0.SE6END0
INT_R_X9Y31.IMUX8.EE2END0
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y39.SL1BEG0.LOGIC_OUTS_L4
INT_L_X4Y38.IMUX_L1.SL1END0
CLBLL_L_X4Y38.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[6]
INT_R_X9Y31.IMUX29.SE2END2
INT_L_X6Y36.SE6BEG2.SE2END2
INT_L_X8Y32.SE2BEG2.SE6END2
INT_R_X9Y31.IMUX28.SE2END2
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y40.SL1BEG2.LOGIC_OUTS20
INT_R_X5Y39.SS2BEG2.SL1END2
INT_R_X5Y37.SE2BEG2.SS2END2
INT_L_X6Y36.WL1BEG1.SE2END2
INT_R_X5Y36.IMUX11.WL1END1
CLBLM_R_X5Y36.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[5]
INT_L_X4Y41.SL1BEG1.LOGIC_OUTS_L1
INT_L_X4Y40.SE2BEG1.SL1END1
INT_R_X5Y39.SS6BEG1.SE2END1
INT_R_X5Y33.EE4BEG1.SS6END1
INT_R_X9Y33.SS2BEG1.EE4END1
INT_R_X9Y31.IMUX27.SS2END1
INT_L_X4Y41.EL1BEG0.LOGIC_OUTS_L1
INT_R_X5Y41.SS2BEG0.EL1END0
INT_R_X5Y39.SS6BEG0.SS2END0
INT_R_X5Y33.EE4BEG0.SS6END0
INT_R_X9Y33.SS2BEG0.EE4END0
INT_R_X9Y31.IMUX10.SS2END0
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y41.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X4Y41.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[4]
INT_R_X5Y38.ER1BEG1.LOGIC_OUTS0
INT_L_X6Y38.SS2BEG1.ER1END1
INT_L_X6Y36.SE6BEG1.SS2END1
INT_L_X8Y32.EL1BEG0.SE6END1
INT_R_X9Y31.IMUX31.EL1END_S3_0
INT_R_X5Y38.SL1BEG0.LOGIC_OUTS0
INT_R_X5Y37.SE2BEG0.SL1END0
INT_L_X6Y36.SE6BEG0.SE2END0
INT_L_X8Y32.EL1BEG_N3.SE6END0
INT_R_X9Y31.IMUX30.EL1END3
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y38.SR1BEG1.LOGIC_OUTS0
INT_R_X5Y37.IMUX11.SR1END1
CLBLM_R_X5Y37.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[3]
INT_R_X9Y30.IMUX41.SE2END0
INT_L_X4Y37.SS6BEG0.SS2END0
INT_L_X4Y31.EE4BEG0.SS6END0
INT_L_X8Y31.SE2BEG0.EE4END0
INT_R_X9Y30.IMUX0.SE2END0
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y40.SL1BEG0.LOGIC_OUTS_L4
INT_L_X4Y39.SS2BEG0.SL1END0
INT_L_X4Y37.IMUX_L1.SS2END0
CLBLL_L_X4Y37.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[2]
INT_R_X9Y30.IMUX29.SL1END2
INT_R_X5Y40.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y39.EL1BEG2.SE2END3
INT_R_X7Y39.SS2BEG2.EL1END2
INT_R_X7Y37.SS2BEG2.SS2END2
INT_R_X7Y35.SE6BEG2.SS2END2
INT_R_X9Y31.SL1BEG2.SE6END2
INT_R_X9Y30.IMUX28.SL1END2
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y40.SW6BEG3.LOGIC_OUTS21
INT_R_X3Y36.ER1BEG_S0.SW6END3
INT_L_X4Y37.IMUX_L2.ER1END0
CLBLL_L_X4Y37.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[1]
INT_R_X9Y30.IMUX43.SS2END1
INT_L_X4Y42.SR1BEG1.SR1BEG_S0
INT_L_X4Y41.SS2BEG1.SR1END1
INT_L_X4Y39.SE2BEG1.SS2END1
INT_R_X5Y38.SS6BEG1.SE2END1
INT_R_X5Y32.EE4BEG1.SS6END1
INT_R_X9Y32.SS2BEG1.EE4END1
INT_R_X9Y30.IMUX26.SS2END1
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y42.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X4Y42.SE2BEG0.SR1BEG_S0
INT_R_X5Y41.IMUX1.SE2END0
CLBLM_R_X5Y41.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe00_10_psum[0]
INT_R_X9Y30.BYP_ALT3.SS2END2
INT_R_X9Y30.BYP_BOUNCE3.BYP_ALT3
INT_R_X9Y30.IMUX31.BYP_BOUNCE3
INT_R_X5Y39.EL1BEG_N3.LOGIC_OUTS4
INT_L_X6Y38.EL1BEG2.EL1END3
INT_R_X7Y38.SS2BEG2.EL1END2
INT_R_X7Y36.SE6BEG2.SS2END2
INT_R_X9Y32.SS2BEG2.SE6END2
INT_R_X9Y30.IMUX14.SS2END2
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y39.SL1BEG0.LOGIC_OUTS4
INT_R_X5Y38.IMUX8.SL1END0
CLBLM_R_X5Y38.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[7]
INT_R_X9Y52.IMUX5.FAN_BOUNCE3
INT_R_X9Y52.IMUX45.NE2END3
INT_R_X9Y51.IMUX4.EE2END2
INT_R_X9Y51.IMUX44.EE2END2
INT_R_X9Y51.IMUX5.EE2END2
INT_L_X4Y46.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y46.ER1BEG2.ER1END1
INT_L_X6Y46.SE2BEG2.ER1END2
INT_R_X7Y45.NN6BEG2.SE2END2
INT_R_X7Y51.EE2BEG2.NN6END2
INT_R_X9Y51.IMUX45.EE2END2
INT_R_X9Y50.IMUX4.EL1END2
INT_R_X9Y50.IMUX44.EL1END2
INT_L_X4Y46.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X5Y45.NE2BEG3.EL1END3
INT_L_X6Y46.NE6BEG3.NE2END3
INT_L_X8Y50.EL1BEG2.NE6END3
INT_R_X9Y50.IMUX5.EL1END2
INT_L_X6Y47.NE2BEG3.SE2END3
INT_R_X7Y48.EE2BEG3.NE2END3
INT_R_X9Y48.NN2BEG3.EE2END3
INT_R_X9Y50.IMUX45.NN2END3
INT_R_X9Y54.IMUX4.FAN_BOUNCE1
INT_R_X9Y54.FAN_ALT1.NE2END3
INT_R_X9Y54.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y54.IMUX44.FAN_BOUNCE1
INT_R_X9Y54.FAN_ALT3.NE2END3
INT_R_X9Y54.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y54.IMUX5.FAN_BOUNCE3
INT_L_X4Y48.NR1BEG3.NL1BEG_N3
INT_L_X4Y49.EE2BEG3.NR1END3
INT_L_X6Y49.NE6BEG3.EE2END3
INT_L_X8Y53.NE2BEG3.NE6END3
INT_R_X9Y54.IMUX45.NE2END3
INT_R_X9Y53.IMUX4.NL1END2
INT_R_X9Y52.NL1BEG2.NE2END3
INT_R_X9Y53.IMUX44.NL1END2
INT_R_X9Y53.FAN_ALT3.NE2END3
INT_R_X9Y53.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y53.IMUX5.FAN_BOUNCE3
INT_L_X4Y48.NL1BEG_N3.NN2END0
INT_L_X4Y48.EE2BEG3.NL1BEG_N3
INT_L_X6Y48.NE6BEG3.EE2END3
INT_L_X8Y52.NE2BEG3.NE6END3
INT_R_X9Y53.IMUX45.NE2END3
INT_R_X5Y48.NE6BEG0.NE2END0
INT_R_X7Y52.EE2BEG0.NE6END0
INT_R_X9Y52.IMUX9.EE2END0
INT_R_X9Y52.IMUX13.FAN_BOUNCE3
INT_R_X9Y52.FAN_ALT3.NE2END3
INT_R_X9Y52.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y52.IMUX11.FAN_BOUNCE3
INT_R_X5Y48.NW2BEG0.NE2END0
INT_L_X4Y49.EL1BEG_N3.NW2END0
INT_R_X5Y48.SE2BEG3.EL1END3
INT_L_X6Y47.NE6BEG3.SE2END3
INT_L_X8Y51.NE2BEG3.NE6END3
INT_R_X9Y52.IMUX15.NE2END3
INT_L_X4Y46.NN2BEG0.LOGIC_OUTS_L0
INT_L_X4Y48.NE2BEG0.NN2END0
INT_R_X5Y49.EE4BEG0.NE2END0
INT_R_X9Y49.NN2BEG0.EE4END0
INT_R_X9Y51.IMUX9.NN2END0
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y46.NR1BEG0.LOGIC_OUTS_L0
INT_L_X4Y47.NE2BEG0.NR1END0
INT_R_X5Y48.WR1BEG1.NE2END0
INT_L_X4Y48.WR1BEG2.WR1END1
INT_R_X3Y48.BYP_ALT5.WR1END2
INT_R_X3Y48.BYP5.BYP_ALT5
CLBLM_R_X3Y48.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[6]
INT_R_X5Y46.NE2BEG1.SE2END1
INT_L_X6Y47.WR1BEG2.NE2END1
INT_R_X5Y47.NN2BEG2.WR1END2
INT_R_X5Y49.EE4BEG2.NN2END2
INT_R_X9Y49.NN2BEG2.EE4END2
INT_R_X9Y51.IMUX13.NN2END2
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y47.SE2BEG1.LOGIC_OUTS_L1
INT_R_X5Y46.SS2BEG1.SE2END1
INT_R_X5Y44.BYP_ALT5.SS2END1
INT_R_X5Y44.BYP5.BYP_ALT5
CLBLM_R_X5Y44.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[5]
INT_L_X4Y47.NL1BEG1.LOGIC_OUTS_L2
INT_L_X4Y48.NE2BEG1.NL1END1
INT_R_X5Y49.EE4BEG1.NE2END1
INT_R_X9Y49.NN2BEG1.EE4END1
INT_R_X9Y51.IMUX11.NN2END1
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y47.SS2BEG2.LOGIC_OUTS_L2
INT_L_X4Y45.BYP_ALT3.SS2END2
INT_L_X4Y45.BYP_L3.BYP_ALT3
CLBLL_L_X4Y45.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[4]
INT_R_X5Y45.NW6BEG3.SS2END2
INT_R_X3Y49.NE2BEG3.NW6END3
INT_L_X4Y50.EE4BEG3.NE2END3
INT_L_X8Y50.NE2BEG3.EE4END3
INT_R_X9Y51.IMUX15.NE2END3
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y47.EL1BEG2.LOGIC_OUTS_L3
INT_R_X5Y47.SS2BEG2.EL1END2
INT_R_X5Y45.SL1BEG2.SS2END2
INT_R_X5Y44.BYP_ALT2.SL1END2
INT_R_X5Y44.BYP2.BYP_ALT2
CLBLM_R_X5Y44.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[3]
INT_L_X4Y47.SE2BEG0.LOGIC_OUTS_L0
INT_R_X5Y46.SE2BEG0.SE2END0
INT_L_X6Y45.NE6BEG0.SE2END0
INT_L_X8Y49.NE2BEG0.NE6END0
INT_R_X9Y50.IMUX9.NE2END0
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y47.WL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y47.NN2BEG0.WL1END_N1_3
INT_R_X3Y48.BYP_ALT7.NN2END_S2_0
INT_R_X3Y48.BYP7.BYP_ALT7
CLBLM_R_X3Y48.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[2]
INT_L_X4Y45.SE2BEG2.SR1END2
INT_R_X5Y44.NE2BEG2.SE2END2
INT_L_X6Y45.NE6BEG2.NE2END2
INT_L_X8Y49.NE2BEG2.NE6END2
INT_R_X9Y50.IMUX13.NE2END2
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y46.SR1BEG2.LOGIC_OUTS_L1
INT_L_X4Y45.FAN_ALT5.SR1END2
INT_L_X4Y45.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y45.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y45.BYP_L1.BYP_ALT1
CLBLL_L_X4Y45.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[1]
INT_L_X4Y46.ER1BEG3.LOGIC_OUTS_L2
INT_R_X5Y46.ER1BEG_S0.ER1END3
INT_L_X6Y47.SS2BEG0.ER1END0
INT_L_X6Y45.WW4BEG1.SS2END0
INT_L_X2Y45.NE6BEG1.WW4END1
INT_L_X4Y49.EE4BEG1.NE6END1
INT_L_X8Y49.NE2BEG1.EE4END1
INT_R_X9Y50.IMUX11.NE2END1
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y46.SW2BEG2.LOGIC_OUTS_L2
INT_R_X3Y45.ER1BEG3.SW2END2
INT_L_X4Y45.BYP_ALT6.ER1END3
INT_L_X4Y45.BYP_L6.BYP_ALT6
CLBLL_L_X4Y45.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe00_01_act[0]
INT_R_X5Y44.NE2BEG0.EE2END0
INT_L_X6Y45.EL1BEG_N3.NE2END0
INT_R_X7Y44.NE2BEG3.EL1END3
INT_L_X8Y45.NN2BEG3.NE2END3
INT_L_X8Y47.NN2BEG3.NN2END3
INT_L_X8Y49.NE2BEG3.NN2END3
INT_R_X9Y50.IMUX15.NE2END3
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y43.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y44.EE2BEG0.NE2END0
INT_R_X5Y44.BYP_ALT0.EE2END0
INT_R_X5Y44.BYP0.BYP_ALT0
CLBLM_R_X5Y44.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[30]$legal1615
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[29]$legal1613
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.Y[3]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y40.NL1BEG0.LOGIC_OUTS_L23
INT_L_X2Y41.NN2BEG0.NL1END0
INT_L_X2Y43.NR1BEG0.NN2END0
INT_L_X2Y44.EL1BEG_N3.NR1END0
INT_R_X3Y43.NE2BEG3.EL1END3
INT_L_X4Y44.BYP_ALT6.NE2END3
INT_L_X4Y44.BYP_L6.BYP_ALT6
CLBLL_L_X4Y44.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.Y[2]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y40.NN2BEG0.LOGIC_OUTS_L22
INT_L_X2Y42.NN2BEG0.NN2END0
INT_L_X2Y44.EE2BEG0.NN2END0
INT_L_X4Y44.BYP_ALT1.EE2END0
INT_L_X4Y44.BYP_L1.BYP_ALT1
CLBLL_L_X4Y44.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.Y[1]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y40.EE2BEG3.LOGIC_OUTS_L21
INT_L_X4Y40.BYP_ALT7.EE2END3
INT_L_X4Y40.BYP_L7.BYP_ALT7
CLBLL_L_X4Y40.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.Y[0]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y40.EE2BEG2.LOGIC_OUTS_L20
INT_L_X4Y40.BYP_ALT2.EE2END2
INT_L_X4Y40.BYP_L2.BYP_ALT2
CLBLL_L_X4Y40.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16096.A[0]
INT_R_X3Y47.IMUX6.WL1END2
CLBLM_R_X3Y47.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y53.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y52.SW2BEG3.SE2END3
INT_L_X2Y51.SE6BEG3.SW2END3
INT_L_X4Y47.WL1BEG2.SE6END3
INT_R_X3Y47.IMUX14.WL1END2
CLBLM_R_X3Y47.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.CO[3]
CLBLL_L_X2Y40.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[28]$legal1611
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[27]$legal1609
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[26]$legal1607
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[8]
# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[3]
INT_R_X3Y48.IMUX28.FAN_BOUNCE_S3_0
CLBLM_R_X3Y48.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y48.NW2BEG0.NL1END0
INT_R_X3Y49.FAN_ALT0.NW2END0
INT_R_X3Y49.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y48.FAN_ALT3.FAN_BOUNCE_S3_0
INT_R_X3Y48.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y48.IMUX27.FAN_BOUNCE3
CLBLM_R_X3Y48.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y47.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y48.WR1BEG1.NL1END0
INT_R_X3Y48.IMUX11.WR1END1
CLBLM_R_X3Y48.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y57.IMUX28.WR1END2
CLBLM_R_X3Y57.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y57.WR1BEG2.NN2END1
INT_R_X3Y57.IMUX27.WR1END2
CLBLM_R_X3Y57.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y55.NN2BEG1.NE2END1
INT_L_X4Y57.WW2BEG0.NN2END1
INT_L_X2Y57.ER1BEG1.WW2END0
INT_R_X3Y57.IMUX11.ER1END1
CLBLM_R_X3Y57.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y54.NE2BEG1.NN6END1
INT_L_X4Y55.WR1BEG2.NE2END1
INT_R_X3Y55.IMUX28.WR1END2
CLBLM_R_X3Y55.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y55.IMUX27.NR1END1
CLBLM_R_X3Y55.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y47.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y48.NN6BEG1.NW2END1
INT_R_X3Y54.NR1BEG1.NN6END1
INT_R_X3Y55.IMUX11.NR1END1
CLBLM_R_X3Y55.CLBLM_M_A4.CLBLM_IMUX11
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y47.WW2BEG1.LOGIC_OUTS_L5
INT_L_X2Y47.NE6BEG2.WW2END1
INT_L_X4Y51.NW2BEG2.NE6END2
INT_R_X3Y52.IMUX44.NW2END2
CLBLM_R_X3Y52.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[2]
INT_R_X3Y47.SW2BEG3.WR1END_S1_0
INT_L_X2Y46.SE6BEG3.SW2END3
INT_L_X4Y42.WL1BEG2.SE6END3
INT_R_X3Y42.NN2BEG3.WL1END2
INT_R_X3Y44.NE6BEG3.NN2END3
INT_R_X5Y48.NW2BEG3.NE6END3
INT_L_X4Y49.SW2BEG2.NW2END3
INT_R_X3Y48.IMUX22.SW2END2
CLBLM_R_X3Y48.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y48.IMUX17.WR1END0
CLBLM_R_X3Y48.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y47.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y47.WR1BEG_S0.NL1BEG_N3
INT_R_X3Y48.IMUX1.WR1END0
CLBLM_R_X3Y48.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y57.NW2BEG0.NE6END0
INT_R_X3Y58.FAN_ALT0.NW2END0
INT_R_X3Y58.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y57.IMUX22.FAN_BOUNCE_S3_0
CLBLM_R_X3Y57.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y57.IMUX17.NW2END1
CLBLM_R_X3Y57.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X2Y53.NE6BEG0.WW2END_N0_3
INT_L_X4Y57.NW6BEG0.NE6END0
INT_L_X2Y61.LV_L18.NW6END0
INT_L_X2Y52.NE6BEG1.LV_L9
INT_L_X4Y56.NW2BEG1.NE6END1
INT_R_X3Y57.IMUX1.NW2END1
CLBLM_R_X3Y57.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y54.NW2BEG0.NR1END0
INT_L_X2Y55.EL1BEG_N3.NW2END0
INT_R_X3Y54.NR1BEG3.EL1END3
INT_R_X3Y55.IMUX22.NR1END3
CLBLM_R_X3Y55.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y55.IMUX17.BYP_BOUNCE_N3_3
CLBLM_R_X3Y55.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y53.NR1BEG0.ER1END0
INT_R_X3Y54.BYP_ALT1.NR1END0
INT_R_X3Y54.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y54.GFAN1.BYP_BOUNCE1
INT_R_X3Y54.BYP_ALT3.GFAN1
INT_R_X3Y54.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y55.IMUX1.BYP_BOUNCE_N3_3
CLBLM_R_X3Y55.CLBLM_M_A3.CLBLM_IMUX1
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y47.NN6BEG0.LOGIC_OUTS_L4
INT_L_X4Y52.WW2BEG3.NN6END_S1_0
INT_L_X2Y52.ER1BEG_S0.WW2END3
INT_R_X3Y53.FAN_ALT4.ER1END0
INT_R_X3Y53.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y52.IMUX29.FAN_BOUNCE_S3_4
CLBLM_R_X3Y52.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[1]
INT_R_X3Y48.IMUX29.WR1END3
CLBLM_R_X3Y48.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y48.IMUX18.FAN_BOUNCE1
CLBLM_R_X3Y48.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y47.NR1BEG2.LOGIC_OUTS_L6
INT_L_X4Y48.WR1BEG3.NR1END2
INT_R_X3Y48.FAN_ALT1.WR1END3
INT_R_X3Y48.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y48.IMUX2.FAN_BOUNCE1
CLBLM_R_X3Y48.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y47.SL1BEG2.LOGIC_OUTS_L6
INT_L_X4Y46.WW2BEG2.SL1END2
INT_L_X2Y46.NN6BEG3.WW2END2
INT_L_X2Y52.NE6BEG3.NN6END3
INT_L_X4Y56.NW2BEG3.NE6END3
INT_R_X3Y57.IMUX29.NW2END3
CLBLM_R_X3Y57.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y57.IMUX18.EL1END1
CLBLM_R_X3Y57.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y47.NN6BEG2.LOGIC_OUTS_L6
INT_L_X4Y53.NW6BEG2.NN6END2
INT_L_X2Y57.EL1BEG1.NW6END2
INT_R_X3Y57.IMUX2.EL1END1
CLBLM_R_X3Y57.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y49.NN6BEG2.NE2END2
INT_L_X4Y55.WR1BEG3.NN6END2
INT_R_X3Y55.IMUX29.WR1END3
CLBLM_R_X3Y55.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y55.IMUX18.EL1END1
CLBLM_R_X3Y55.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y48.NE2BEG2.NW2END2
INT_L_X4Y49.NN2BEG2.NE2END2
INT_L_X4Y51.NW6BEG2.NN2END2
INT_L_X2Y55.EL1BEG1.NW6END2
INT_R_X3Y55.IMUX2.EL1END1
CLBLM_R_X3Y55.CLBLM_M_A2.CLBLM_IMUX2
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y47.NW2BEG2.LOGIC_OUTS_L6
INT_R_X3Y48.NN2BEG2.NW2END2
INT_R_X3Y50.NN2BEG2.NN2END2
INT_R_X3Y52.IMUX27.NN2END2
CLBLM_R_X3Y52.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.Y[3]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y52.SE6BEG1.LOGIC_OUTS23
INT_R_X5Y48.SW2BEG1.SE6END1
INT_L_X4Y47.BYP_ALT4.SW2END1
INT_L_X4Y47.BYP_L4.BYP_ALT4
CLBLL_L_X4Y47.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.q_s3_valid
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y87.WW4BEG2.LOGIC_OUTS_L2
INT_R_X1Y87.ER1BEG3.EE4END2
INT_L_X2Y87.BYP_ALT6.ER1END3
INT_L_X2Y87.BYP_L6.BYP_ALT6
CLBLL_L_X2Y87.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.Y[2]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y52.SE2BEG0.LOGIC_OUTS22
INT_L_X4Y51.SS2BEG0.SE2END0
INT_L_X4Y49.SS2BEG0.SS2END0
INT_L_X4Y47.BYP_ALT1.SS2END0
INT_L_X4Y47.BYP_L1.BYP_ALT1
CLBLL_L_X4Y47.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.valid_out
# routing for net tpu_inst.mlp_u.ap_col1.q_s4_valid
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y87.FAN_ALT1.LOGIC_OUTS_L7
INT_L_X2Y87.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y87.FAN_ALT5.FAN_BOUNCE1
INT_L_X2Y87.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y87.BYP_ALT5.FAN_BOUNCE5
INT_L_X2Y87.BYP_L5.BYP_ALT5
CLBLL_L_X2Y87.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.Y[1]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y52.SE2BEG3.LOGIC_OUTS21
INT_L_X4Y51.SS6BEG3.SE2END3
INT_L_X4Y46.NW6BEG0.SS6END_N0_3
INT_L_X2Y50.EL1BEG_N3.NW6END0
INT_R_X3Y49.EL1BEG2.EL1END3
INT_L_X4Y49.SS2BEG2.EL1END2
INT_L_X4Y47.BYP_ALT3.SS2END2
INT_L_X4Y47.BYP_L3.BYP_ALT3
CLBLL_L_X4Y47.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.Y[0]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y52.SL1BEG2.LOGIC_OUTS20
INT_R_X3Y51.SS2BEG2.SL1END2
INT_R_X3Y49.ER1BEG3.SS2END2
INT_L_X4Y49.SS2BEG3.ER1END3
INT_L_X4Y47.BYP_ALT6.SS2END3
INT_L_X4Y47.BYP_L6.BYP_ALT6
CLBLL_L_X4Y47.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16095.A[0]
INT_L_X2Y44.IMUX_L7.SS2END3
CLBLL_L_X2Y44.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y53.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y52.LH0.SR1END3
INT_L_X2Y52.SS6BEG3.LH0
INT_L_X2Y46.SS2BEG3.SS6END3
INT_L_X2Y44.IMUX_L15.SS2END3
CLBLL_L_X2Y44.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[7]
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y46.SW2BEG2.LOGIC_OUTS_L20
INT_R_X1Y45.ER1BEG3.SW2END2
INT_L_X2Y45.BYP_ALT6.ER1END3
INT_L_X2Y45.BYP_L6.BYP_ALT6
CLBLL_L_X2Y45.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.CO[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[25]$legal1605
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dffopt.cc:347:execute$19766
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[24]$legal1603
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[16]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y70.NW2BEG1.LOGIC_OUTS1
INT_L_X2Y71.FAN_ALT4.NW2END1
INT_L_X2Y71.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y70.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X2Y70.BYP_L3.BYP_ALT3
CLBLL_L_X2Y70.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[16]
INT_INTERFACE_R_X9Y89.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y89.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y85.SW6BEG3.SW6END3
INT_R_X5Y81.SW6BEG3.SW6END3
INT_R_X3Y77.SS6BEG3.SW6END3
INT_R_X3Y71.SR1BEG_S0.SS6END3
INT_R_X3Y71.SR1BEG1.SR1BEG_S0
INT_R_X3Y70.BYP_ALT5.SR1END1
INT_R_X3Y70.BYP5.BYP_ALT5
CLBLM_R_X3Y70.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[23]$legal1601
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[15]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y69.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X2Y69.BYP_ALT1.SR1BEG_S0
INT_L_X2Y69.BYP_L1.BYP_ALT1
CLBLL_L_X2Y69.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[15]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y88.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y88.LV18.WW4END0
INT_R_X5Y70.WW4BEG0.LV0
INT_R_X1Y69.SR1BEG_S0.WW4END_S0_0
INT_R_X1Y69.ER1BEG1.SR1BEG_S0
INT_L_X2Y69.BYP_ALT5.ER1END1
INT_L_X2Y69.BYP_L5.BYP_ALT5
CLBLL_L_X2Y69.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[14]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y63.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X2Y63.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y63.BYP_ALT2.FAN_BOUNCE1
INT_L_X2Y63.BYP_L2.BYP_ALT2
CLBLL_L_X2Y63.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[14]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y88.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y88.SW6BEG1.WW4END2
INT_R_X3Y84.EE4BEG1.SW6END1
INT_R_X7Y84.SE2BEG1.EE4END1
INT_L_X8Y83.SS6BEG1.SE2END1
INT_L_X8Y77.SW6BEG1.SS6END1
INT_L_X6Y73.SW6BEG1.SW6END1
INT_L_X4Y69.SW6BEG1.SW6END1
INT_L_X2Y65.SS2BEG1.SW6END1
INT_L_X2Y63.BYP_ALT5.SS2END1
INT_L_X2Y63.BYP_L5.BYP_ALT5
CLBLL_L_X2Y63.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[3]
INT_R_X3Y47.NW2BEG3.LOGIC_OUTS7
INT_L_X2Y48.EL1BEG2.NW2END3
INT_R_X3Y48.IMUX44.EL1END2
CLBLM_R_X3Y48.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y55.NL1BEG1.NN2END2
INT_R_X3Y56.NL1BEG0.NL1END1
INT_R_X3Y57.BYP_ALT0.NL1END0
INT_R_X3Y57.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y57.IMUX44.BYP_BOUNCE0
CLBLM_R_X3Y57.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y53.NN2BEG2.NL1END2
INT_R_X3Y55.IMUX44.NN2END2
CLBLM_R_X3Y55.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y47.NR1BEG3.LOGIC_OUTS7
INT_R_X3Y48.NN2BEG3.NR1END3
INT_R_X3Y50.NN2BEG3.NN2END3
INT_R_X3Y52.NL1BEG2.NN2END3
INT_R_X3Y53.IMUX44.NL1END2
CLBLM_R_X3Y53.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[13]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y62.WW4BEG0.LOGIC_OUTS_L18
INT_R_X1Y62.ER1BEG1.EE4END0
INT_L_X2Y62.BYP_ALT5.ER1END1
INT_L_X2Y62.BYP_L5.BYP_ALT5
CLBLL_L_X2Y62.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[13]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y88.SW6BEG1.LOGIC_OUTS23
INT_R_X7Y84.SW6BEG1.SW6END1
INT_R_X5Y80.SW6BEG1.SW6END1
INT_R_X3Y76.SS6BEG1.SW6END1
INT_R_X3Y70.SS2BEG1.SS6END1
INT_R_X3Y68.SW6BEG1.SS2END1
INT_R_X1Y64.ER1BEG2.SW6END1
INT_L_X2Y64.SS2BEG2.ER1END2
INT_L_X2Y62.BYP_ALT2.SS2END2
INT_L_X2Y62.BYP_L2.BYP_ALT2
CLBLL_L_X2Y62.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[2]
INT_R_X3Y47.NR1BEG2.LOGIC_OUTS6
INT_R_X3Y48.NL1BEG1.NR1END2
INT_R_X3Y49.FAN_ALT2.NL1END1
INT_R_X3Y49.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y48.IMUX38.FAN_BOUNCE_S3_2
CLBLM_R_X3Y48.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X4Y53.NW2BEG3.WR1END3
INT_R_X3Y54.NN2BEG3.NW2END3
INT_R_X3Y56.NR1BEG3.NN2END3
INT_R_X3Y57.IMUX38.NR1END3
CLBLM_R_X3Y57.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X5Y53.WR1BEG3.NN2END2
INT_L_X4Y53.NN2BEG3.WR1END3
INT_L_X4Y55.WW2BEG2.NN2END3
INT_L_X2Y55.ER1BEG3.WW2END2
INT_R_X3Y55.IMUX38.ER1END3
CLBLM_R_X3Y55.CLBLM_M_D3.CLBLM_IMUX38
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y47.NE6BEG2.LOGIC_OUTS6
INT_R_X5Y51.NN2BEG2.NE6END2
INT_R_X5Y53.WW2BEG1.NN2END2
INT_R_X3Y53.IMUX28.WW2END1
CLBLM_R_X3Y53.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[12]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y63.WW4BEG2.LOGIC_OUTS_L6
INT_R_X1Y63.ER1BEG3.EE4END2
INT_L_X2Y63.BYP_ALT6.ER1END3
INT_L_X2Y63.BYP_L6.BYP_ALT6
CLBLL_L_X2Y63.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[12]
INT_INTERFACE_R_X9Y88.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y88.WW4BEG3.LOGIC_OUTS21
INT_R_X5Y88.LVB12.WW4END3
INT_R_X5Y76.SS6BEG2.LVB0
INT_R_X5Y70.SW6BEG2.SS6END2
INT_R_X3Y66.SW2BEG2.SW6END2
INT_L_X2Y65.SS2BEG2.SW2END2
INT_L_X2Y63.BYP_ALT3.SS2END2
INT_L_X2Y63.BYP_L3.BYP_ALT3
CLBLL_L_X2Y63.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[1]
INT_R_X3Y47.SW2BEG1.LOGIC_OUTS5
INT_L_X2Y46.SR1BEG2.SW2END1
INT_L_X2Y45.ER1BEG3.SR1END2
INT_R_X3Y45.LH0.ER1END3
INT_R_X3Y45.NN6BEG3.LH0
INT_R_X3Y51.SE6BEG3.NN6END3
INT_R_X5Y47.WL1BEG2.SE6END3
INT_L_X4Y47.NW2BEG3.WL1END2
INT_R_X3Y48.IMUX45.NW2END3
CLBLM_R_X3Y48.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y56.NR1BEG0.NL1END0
INT_R_X3Y57.NL1BEG_N3.NR1END0
INT_R_X3Y57.IMUX45.NL1BEG_N3
CLBLM_R_X3Y57.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y53.NN2BEG1.NN2END1
INT_R_X5Y55.WW2BEG0.NN2END1
INT_R_X3Y55.NL1BEG0.WW2END0
INT_R_X3Y55.FAN_ALT3.NL1END_S3_0
INT_R_X3Y55.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y55.IMUX45.FAN_BOUNCE3
CLBLM_R_X3Y55.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y47.NE6BEG1.LOGIC_OUTS5
INT_R_X5Y51.NN2BEG1.NE6END1
INT_R_X5Y53.WW2BEG0.NN2END1
INT_R_X3Y53.IMUX18.WW2END0
CLBLM_R_X3Y53.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[11]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y58.FAN_ALT5.LOGIC_OUTS_L6
INT_L_X2Y58.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y58.BYP_ALT1.FAN_BOUNCE5
INT_L_X2Y58.BYP_L1.BYP_ALT1
CLBLL_L_X2Y58.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[11]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y87.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y87.LV18.WW4END0
INT_R_X5Y69.SW6BEG0.LV0
INT_R_X3Y65.SW6BEG0.SW6END0
INT_R_X1Y61.SR1BEG1.SW6END0
INT_R_X1Y60.ER1BEG2.SR1END1
INT_L_X2Y60.SS2BEG2.ER1END2
INT_L_X2Y58.BYP_ALT3.SS2END2
INT_L_X2Y58.BYP_L3.BYP_ALT3
CLBLL_L_X2Y58.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.Y[3]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y53.NR1BEG1.LOGIC_OUTS23
INT_R_X3Y54.EE2BEG1.NR1END1
INT_R_X5Y54.SS6BEG1.EE2END1
INT_R_X5Y48.WL1BEG0.SS6END1
INT_L_X4Y48.WL1BEG_N3.WL1END0
INT_R_X3Y47.BYP_ALT6.WL1END3
INT_R_X3Y47.BYP6.BYP_ALT6
CLBLM_R_X3Y47.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[10]
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y66.WW4BEG0.LOGIC_OUTS_L22
INT_R_X1Y66.NE2BEG0.EE4END0
INT_L_X2Y66.BYP_ALT7.NE2END_S3_0
INT_L_X2Y66.BYP_L7.BYP_ALT7
CLBLL_L_X2Y66.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[10]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y87.SS6BEG2.LOGIC_OUTS16
INT_R_X9Y81.SW2BEG2.SS6END2
INT_L_X8Y80.SW6BEG2.SW2END2
INT_L_X6Y76.SW6BEG2.SW6END2
INT_L_X4Y72.SW6BEG2.SW6END2
INT_L_X2Y68.SS2BEG2.SW6END2
INT_L_X2Y66.BYP_ALT3.SS2END2
INT_L_X2Y66.BYP_L3.BYP_ALT3
CLBLL_L_X2Y66.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.Y[2]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y53.SR1BEG1.LOGIC_OUTS22
INT_R_X3Y52.SL1BEG1.SR1END1
INT_R_X3Y51.SL1BEG1.SL1END1
INT_R_X3Y50.SE2BEG1.SL1END1
INT_L_X4Y49.SW2BEG1.SE2END1
INT_R_X3Y48.SR1BEG2.SW2END1
INT_R_X3Y47.BYP_ALT3.SR1END2
INT_R_X3Y47.BYP3.BYP_ALT3
CLBLM_R_X3Y47.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[9]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y61.SW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y60.SW2BEG3.SW2END3
INT_L_X2Y59.FAN_ALT3.SW2END3
INT_L_X2Y59.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y59.BYP_ALT5.FAN_BOUNCE3
INT_L_X2Y59.BYP_L5.BYP_ALT5
CLBLL_L_X2Y59.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[9]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y87.WW4BEG1.LOGIC_OUTS23
INT_R_X5Y87.SW6BEG0.WW4END1
INT_R_X3Y83.LV18.SW6END0
INT_R_X3Y65.SE6BEG0.LV0
INT_R_X5Y61.NE2BEG0.SE6END0
INT_L_X6Y62.WR1BEG1.NE2END0
INT_R_X5Y62.WL1BEG_N3.WR1END1
INT_L_X4Y61.BYP_ALT7.WL1END3
INT_L_X4Y61.BYP_L7.BYP_ALT7
CLBLL_L_X4Y61.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.Y[1]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y53.SE6BEG3.LOGIC_OUTS21
INT_R_X5Y49.SW2BEG3.SE6END3
INT_L_X4Y48.SW2BEG3.SW2END3
INT_R_X3Y47.SR1BEG_S0.SW2END3
INT_R_X3Y47.BYP_ALT4.SR1BEG_S0
INT_R_X3Y47.BYP4.BYP_ALT4
CLBLM_R_X3Y47.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[8]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y63.WW4BEG1.LOGIC_OUTS_L5
INT_R_X1Y63.ER1BEG2.EE4END1
INT_L_X2Y63.FAN_ALT5.ER1END2
INT_L_X2Y63.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y63.BYP_ALT1.FAN_BOUNCE5
INT_L_X2Y63.BYP_L1.BYP_ALT1
CLBLL_L_X2Y63.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[8]
INT_INTERFACE_R_X9Y87.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y87.WW2BEG3.LOGIC_OUTS21
INT_R_X7Y88.WW4BEG0.WW2END_N0_3
INT_R_X3Y88.LV18.WW4END0
INT_R_X3Y70.SW6BEG0.LV0
INT_R_X1Y66.SE2BEG0.SW6END0
INT_L_X2Y65.SE2BEG0.SE2END0
INT_R_X3Y64.WL1BEG_N3.SE2END0
INT_L_X2Y63.SR1BEG_S0.WL1END3
INT_L_X2Y63.BYP_ALT4.SR1BEG_S0
INT_L_X2Y63.BYP_L4.BYP_ALT4
CLBLL_L_X2Y63.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.Y[0]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y53.SE2BEG2.LOGIC_OUTS20
INT_L_X4Y52.SS2BEG2.SE2END2
INT_L_X4Y50.SW6BEG2.SS2END2
INT_L_X2Y46.NL1BEG2.SW6END2
INT_L_X2Y47.EL1BEG1.NL1END2
INT_R_X3Y47.BYP_ALT1.EL1END1
INT_R_X3Y47.BYP1.BYP_ALT1
CLBLM_R_X3Y47.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[7]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y58.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y59.FAN_ALT4.NL1END1
INT_L_X2Y59.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y58.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X2Y58.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y58.BYP_ALT4.FAN_BOUNCE1
INT_L_X2Y58.BYP_L4.BYP_ALT4
CLBLL_L_X2Y58.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[7]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y86.SW2BEG0.LOGIC_OUTS18
INT_L_X8Y85.SE6BEG0.SW2END0
INT_L_X10Y81.SS6BEG0.SE6END0
INT_L_X10Y75.SW6BEG0.SS6END0
INT_L_X8Y71.SW6BEG0.SW6END0
INT_L_X6Y67.SW6BEG0.SW6END0
INT_L_X4Y63.SW6BEG0.SW6END0
INT_L_X2Y59.SR1BEG1.SW6END0
INT_L_X2Y58.BYP_ALT2.SR1END1
INT_L_X2Y58.BYP_L2.BYP_ALT2
CLBLL_L_X2Y58.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16094.A[0]
INT_L_X2Y46.IMUX_L2.SE2END1
CLBLL_L_X2Y46.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y52.SE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y51.SW6BEG1.SE2END1
INT_R_X1Y47.SE2BEG1.SW6END1
INT_L_X2Y46.IMUX_L18.SE2END1
CLBLL_L_X2Y46.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[6]
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y51.FAN_ALT2.LOGIC_OUTS_L5
INT_L_X4Y51.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y50.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y50.BYP_L6.BYP_ALT6
CLBLL_L_X4Y50.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[6]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y86.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y86.SW6BEG1.WW4END2
INT_R_X3Y82.EE4BEG1.SW6END1
INT_R_X7Y82.SE2BEG1.EE4END1
INT_L_X8Y81.SE6BEG1.SE2END1
INT_L_X10Y77.SS6BEG1.SE6END1
INT_L_X10Y71.SW6BEG1.SS6END1
INT_L_X8Y67.SS6BEG1.SW6END1
INT_L_X8Y61.SW6BEG1.SS6END1
INT_L_X6Y57.SW6BEG1.SW6END1
INT_L_X4Y53.SS2BEG1.SW6END1
INT_L_X4Y51.BYP_ALT4.SS2END1
INT_L_X4Y51.BYP_L4.BYP_ALT4
CLBLL_L_X4Y51.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[6]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[5]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y63.WL1BEG1.LOGIC_OUTS_L16
INT_R_X1Y63.NL1BEG1.WL1END1
INT_R_X1Y64.EL1BEG0.NL1END1
INT_L_X2Y63.BYP_ALT7.EL1END_S3_0
INT_L_X2Y63.BYP_L7.BYP_ALT7
CLBLL_L_X2Y63.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[5]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y86.WW4BEG1.LOGIC_OUTS23
INT_R_X5Y86.SW6BEG0.WW4END1
INT_R_X3Y82.SW6BEG0.SW6END0
INT_R_X1Y78.LV18.SW6END0
INT_R_X1Y60.WW4BEG0.LV0
INT_L_X2Y60.NR1BEG0.EE4END0
INT_L_X2Y61.NN2BEG0.NR1END0
INT_L_X2Y63.BYP_ALT0.NN2END0
INT_L_X2Y63.BYP_L0.BYP_ALT0
CLBLL_L_X2Y63.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[4]
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y52.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y52.BYP_ALT1.WL1END0
INT_L_X4Y52.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y52.BYP_ALT4.BYP_BOUNCE1
INT_L_X4Y52.BYP_L4.BYP_ALT4
CLBLL_L_X4Y52.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[4]
INT_INTERFACE_R_X9Y86.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y86.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y82.SW6BEG3.SW6END3
INT_R_X5Y78.SS6BEG3.SW6END3
INT_R_X5Y72.SS6BEG3.SS6END3
INT_R_X5Y66.SS6BEG3.SS6END3
INT_R_X5Y60.SS6BEG3.SS6END3
INT_R_X5Y54.SS2BEG3.SS6END3
INT_R_X5Y52.BYP_ALT7.SS2END3
INT_R_X5Y52.BYP7.BYP_ALT7
CLBLM_R_X5Y52.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[3]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y54.SL1BEG1.LOGIC_OUTS_L19
INT_L_X4Y53.BYP_ALT5.SL1END1
INT_L_X4Y53.BYP_L5.BYP_ALT5
CLBLL_L_X4Y53.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[3]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y85.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y85.LV18.WW4END0
INT_R_X5Y67.SW6BEG0.LV0
INT_R_X3Y63.SE2BEG0.SW6END0
INT_L_X4Y62.SE6BEG0.SE2END0
INT_L_X6Y58.WL1BEG_N3.SE6END0
INT_R_X5Y57.SW2BEG3.WL1END3
INT_L_X4Y56.SS2BEG3.SW2END3
INT_L_X4Y54.BYP_ALT7.SS2END3
INT_L_X4Y54.BYP_L7.BYP_ALT7
CLBLL_L_X4Y54.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16093.A[0]
INT_L_X2Y45.IMUX_L8.NR1END0
CLBLL_L_X2Y45.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y52.SW2BEG0.LOGIC_OUTS_L22
INT_R_X1Y51.SS6BEG0.SW2END0
INT_R_X1Y45.SE2BEG0.SS6END0
INT_L_X2Y44.NR1BEG0.SE2END0
INT_L_X2Y45.IMUX_L24.NR1END0
CLBLL_L_X2Y45.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[2]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y64.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y65.FAN_ALT4.NL1END1
INT_L_X4Y65.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y64.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y64.BYP_L7.BYP_ALT7
CLBLL_L_X4Y64.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[2]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y85.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y81.LVB12.SW6END2
INT_R_X7Y69.SW6BEG2.LVB0
INT_R_X5Y65.SW2BEG2.SW6END2
INT_L_X4Y64.BYP_ALT3.SW2END2
INT_L_X4Y64.BYP_L3.BYP_ALT3
CLBLL_L_X4Y64.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.CO[3]
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[1]
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y52.SL1BEG0.LOGIC_OUTS18
INT_R_X5Y51.SS2BEG0.SL1END0
INT_R_X5Y49.SS6BEG0.SS2END0
INT_R_X5Y43.SR1BEG1.SS6END0
INT_R_X5Y42.BYP_ALT2.SR1END1
INT_R_X5Y42.BYP2.BYP_ALT2
CLBLM_R_X5Y42.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[1]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y85.SW6BEG1.LOGIC_OUTS23
INT_R_X7Y81.SW6BEG1.SW6END1
INT_R_X5Y77.SE6BEG1.SW6END1
INT_R_X7Y73.SW6BEG1.SE6END1
INT_R_X5Y69.SE6BEG1.SW6END1
INT_R_X7Y65.SW6BEG1.SE6END1
INT_R_X5Y61.SS6BEG1.SW6END1
INT_R_X5Y55.SR1BEG2.SS6END1
INT_R_X5Y54.SS2BEG2.SR1END2
INT_R_X5Y52.BYP_ALT2.SS2END2
INT_R_X5Y52.BYP2.BYP_ALT2
CLBLM_R_X5Y52.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[22]$legal1599
# routing for net tpu_inst.mlp_u.ap_col1.mult_raw[0]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y54.SL1BEG0.LOGIC_OUTS_L0
INT_L_X4Y53.ER1BEG1.SL1END0
INT_R_X5Y53.BYP_ALT4.ER1END1
INT_R_X5Y53.BYP4.BYP_ALT4
CLBLM_R_X5Y53.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[0]
INT_INTERFACE_R_X9Y85.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y85.SR1BEG_S0.LOGIC_OUTS21
INT_R_X9Y85.SW2BEG0.SR1BEG_S0
INT_L_X8Y84.SE6BEG0.SW2END0
INT_L_X10Y80.SS6BEG0.SE6END0
INT_L_X10Y74.SW6BEG0.SS6END0
INT_L_X8Y70.SS6BEG0.SW6END0
INT_L_X8Y64.SW6BEG0.SS6END0
INT_L_X6Y60.SW6BEG0.SW6END0
INT_L_X4Y56.SS2BEG0.SW6END0
INT_L_X4Y54.BYP_ALT0.SS2END0
INT_L_X4Y54.BYP_L0.BYP_ALT0
CLBLL_L_X4Y54.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[21]$legal1597
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[31]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y71.NW2BEG1.LOGIC_OUTS23
INT_L_X2Y72.EL1BEG0.NW2END1
INT_R_X3Y72.SL1BEG0.EL1END0
INT_R_X3Y71.BYP_ALT1.SL1END0
INT_R_X3Y71.BYP1.BYP_ALT1
CLBLM_R_X3Y71.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[30]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y71.WL1BEG_N3.LOGIC_OUTS22
INT_L_X2Y70.BYP_ALT7.WL1END3
INT_L_X2Y70.BYP_L7.BYP_ALT7
CLBLL_L_X2Y70.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[29]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[28]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y71.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y72.FAN_ALT2.NL1END1
INT_R_X3Y72.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y71.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X3Y71.BYP6.BYP_ALT6
CLBLM_R_X3Y71.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[20]$legal1595
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[13]$legal2221
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[12]$legal2219
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[12]$legal2217
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[27]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y70.WR1BEG2.LOGIC_OUTS23
INT_L_X2Y70.BYP_ALT2.WR1END2
INT_L_X2Y70.BYP_L2.BYP_ALT2
CLBLL_L_X2Y70.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[26]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y70.EE2BEG0.LOGIC_OUTS22
INT_R_X5Y70.WR1BEG1.EE2END0
INT_L_X4Y70.WR1BEG2.WR1END1
INT_R_X3Y70.BYP_ALT2.WR1END2
INT_R_X3Y70.BYP2.BYP_ALT2
CLBLM_R_X3Y70.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[25]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y70.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y70.BYP_ALT1.SR1BEG_S0
INT_R_X3Y70.BYP1.BYP_ALT1
CLBLM_R_X3Y70.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[24]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y70.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y71.FAN_ALT4.NL1END1
INT_R_X3Y71.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y70.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X3Y70.BYP3.BYP_ALT3
CLBLM_R_X3Y70.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[5]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y47.SS2BEG0.LOGIC_OUTS_L22
INT_L_X2Y45.SS2BEG0.SS2END0
INT_L_X2Y43.BYP_ALT0.SS2END0
INT_L_X2Y43.BYP_L0.BYP_ALT0
CLBLL_L_X2Y43.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[27]
CLBLM_R_X3Y70.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[11]$legal2215
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[11]$legal2213
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[10]$legal2211
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[23]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[22]
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y69.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y69.FAN_ALT1.NL1BEG_N3
INT_R_X3Y69.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y69.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y69.BYP4.BYP_ALT4
CLBLM_R_X3Y69.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[21]
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y69.FAN_ALT3.LOGIC_OUTS21
INT_R_X3Y69.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y69.BYP_ALT3.FAN_BOUNCE3
INT_R_X3Y69.BYP3.BYP_ALT3
CLBLM_R_X3Y69.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[20]
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y69.WR1BEG3.LOGIC_OUTS20
INT_L_X2Y69.BYP_ALT6.WR1END3
INT_L_X2Y69.BYP_L6.BYP_ALT6
CLBLL_L_X2Y69.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5256.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[23]
CLBLM_R_X3Y69.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[10]$legal2209
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[9]$legal2207
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[9]$legal2205
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[19]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y68.NL1BEG0.LOGIC_OUTS23
INT_R_X3Y68.BYP_ALT7.NL1END_S3_0
INT_R_X3Y68.BYP7.BYP_ALT7
CLBLM_R_X3Y68.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[18]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y68.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y68.BYP_ALT4.WR1END1
INT_L_X2Y68.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y68.BYP_ALT5.BYP_BOUNCE4
INT_L_X2Y68.BYP_L5.BYP_ALT5
CLBLL_L_X2Y68.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[17]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[16]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y68.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y68.BYP_ALT0.SR1END_N3_3
INT_R_X3Y68.BYP0.BYP_ALT0
CLBLM_R_X3Y68.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ub_b.rd_ptr[0]
INT_R_X3Y48.IMUX32.ER1END0
CLBLM_R_X3Y48.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y48.IMUX15.WL1END3
CLBLM_R_X3Y48.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y48.SE2BEG0.ER1END0
INT_L_X4Y47.NR1BEG0.SE2END0
INT_L_X4Y48.NN2BEG0.NR1END0
INT_L_X4Y49.SR1BEG_S0.NN2END_S2_0
INT_L_X4Y49.WL1BEG_N3.SR1BEG_S0
INT_R_X3Y48.IMUX7.WL1END3
CLBLM_R_X3Y48.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y47.WW2BEG3.LOGIC_OUTS_L7
INT_L_X2Y47.ER1BEG_S0.WW2END3
INT_R_X3Y48.SL1BEG0.ER1END0
INT_R_X3Y47.SE2BEG0.SL1END0
INT_L_X4Y46.NN6BEG0.SE2END0
INT_L_X4Y52.NW6BEG0.NN6END0
INT_L_X2Y56.NE2BEG0.NW6END0
INT_R_X3Y57.IMUX32.NE2END0
CLBLM_R_X3Y57.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y57.IMUX15.SW2END3
CLBLM_R_X3Y57.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y57.IMUX7.SW2END3
CLBLM_R_X3Y57.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y54.BYP_ALT6.NN2END3
INT_R_X3Y54.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y55.IMUX32.BYP_BOUNCE_N3_6
CLBLM_R_X3Y55.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y55.IMUX15.SW2END3
CLBLM_R_X3Y55.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y52.NN2BEG3.NE2END3
INT_R_X3Y54.NE6BEG3.NN2END3
INT_R_X5Y58.WR1BEG_S0.NE6END3
INT_L_X4Y58.SW2BEG3.WR1END_S1_0
INT_R_X3Y57.SE2BEG3.SW2END3
INT_L_X4Y56.SW2BEG3.SE2END3
INT_R_X3Y55.IMUX7.SW2END3
CLBLM_R_X3Y55.CLBLM_M_A1.CLBLM_IMUX7
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y47.NW6BEG3.LOGIC_OUTS_L7
INT_L_X2Y51.NE2BEG3.NW6END3
INT_R_X3Y52.IMUX7.NE2END3
CLBLM_R_X3Y52.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[19]
CLBLM_R_X3Y68.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[8]$legal2203
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[8]$legal2201
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[7]$legal2199
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[15]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y67.BYP_ALT5.LOGIC_OUTS23
INT_R_X3Y67.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y67.BYP_ALT2.BYP_BOUNCE5
INT_R_X3Y67.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y67.FAN_ALT1.BYP_BOUNCE2
INT_R_X3Y67.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y67.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y67.BYP4.BYP_ALT4
CLBLM_R_X3Y67.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[14]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y67.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y67.BYP_ALT1.WR1END1
INT_L_X2Y67.BYP_L1.BYP_ALT1
CLBLL_L_X2Y67.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[13]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y67.WR1BEG_S0.LOGIC_OUTS21
INT_L_X2Y67.SR1BEG_S0.WR1END_S1_0
INT_L_X2Y67.BYP_ALT4.SR1BEG_S0
INT_L_X2Y67.BYP_L4.BYP_ALT4
CLBLL_L_X2Y67.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[12]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y67.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y66.WL1BEG2.SR1END3
INT_L_X2Y66.FAN_ALT1.WL1END2
INT_L_X2Y66.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y66.BYP_ALT4.FAN_BOUNCE1
INT_L_X2Y66.BYP_L4.BYP_ALT4
CLBLL_L_X2Y66.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_b.rd_valid_comb
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[15]
CLBLM_R_X3Y67.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[7]$legal2197
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[6]$legal2195
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[6]$legal2193
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[11]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y66.WR1BEG2.LOGIC_OUTS23
INT_L_X2Y66.BYP_ALT2.WR1END2
INT_L_X2Y66.BYP_L2.BYP_ALT2
CLBLL_L_X2Y66.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[10]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y66.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y66.FAN_ALT2.WR1END1
INT_L_X2Y66.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y66.BYP_ALT0.FAN_BOUNCE2
INT_L_X2Y66.BYP_L0.BYP_ALT0
CLBLL_L_X2Y66.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[9]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y66.WW2BEG3.LOGIC_OUTS21
INT_R_X1Y66.ER1BEG_S0.WW2END3
INT_L_X2Y67.FAN_ALT2.ER1END0
INT_L_X2Y67.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y66.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X2Y66.BYP_L6.BYP_ALT6
CLBLL_L_X2Y66.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[8]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y66.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y67.FAN_ALT2.NL1END1
INT_R_X3Y67.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y66.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X3Y66.BYP6.BYP_ALT6
CLBLM_R_X3Y66.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5253.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[11]
CLBLM_R_X3Y66.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[5]$legal2191
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[5]$legal2189
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[4]$legal2187
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[7]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y65.WR1BEG2.LOGIC_OUTS23
INT_L_X2Y65.BYP_ALT2.WR1END2
INT_L_X2Y65.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y65.BYP_ALT3.BYP_BOUNCE2
INT_L_X2Y65.BYP_L3.BYP_ALT3
CLBLL_L_X2Y65.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[6]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y65.NN2BEG0.LOGIC_OUTS22
INT_R_X3Y66.SR1BEG_S0.NN2END_S2_0
INT_R_X3Y66.BYP_ALT4.SR1BEG_S0
INT_R_X3Y66.BYP4.BYP_ALT4
CLBLM_R_X3Y66.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[5]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y65.NR1BEG3.LOGIC_OUTS21
INT_R_X3Y66.FAN_ALT3.NR1END3
INT_R_X3Y66.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y66.BYP_ALT3.FAN_BOUNCE3
INT_R_X3Y66.BYP3.BYP_ALT3
CLBLM_R_X3Y66.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[4]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y65.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y66.BYP_ALT1.NL1END1
INT_R_X3Y66.BYP1.BYP_ALT1
CLBLM_R_X3Y66.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ub_b.wr_ptr[0]
INT_R_X3Y47.SR1BEG1.LOGIC_OUTS4
INT_R_X3Y46.WL1BEG0.SR1END1
INT_L_X2Y46.NN2BEG1.WL1END0
INT_L_X2Y48.EL1BEG0.NN2END1
INT_R_X3Y48.IMUX40.EL1END0
CLBLM_R_X3Y48.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y55.NE2BEG0.NW6END0
INT_L_X4Y56.NW2BEG0.NE2END0
INT_R_X3Y57.IMUX40.NW2END0
CLBLM_R_X3Y57.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y51.NW6BEG0.NE6END0
INT_R_X3Y55.NW2BEG0.NW6END0
INT_L_X2Y55.SS6BEG3.NW2END_S0_0
INT_L_X2Y49.LH0.SS6END3
INT_L_X2Y49.NN6BEG3.LH0
INT_L_X2Y55.EL1BEG2.NN6END3
INT_R_X3Y55.ER1BEG3.EL1END2
INT_L_X4Y55.SL1BEG3.ER1END3
INT_L_X4Y54.WW2BEG3.SL1END3
INT_L_X2Y54.ER1BEG_S0.WW2END3
INT_R_X3Y55.IMUX40.ER1END0
CLBLM_R_X3Y55.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y47.NE6BEG0.LOGIC_OUTS4
INT_R_X5Y51.NW2BEG0.NE6END0
INT_L_X4Y52.NW2BEG0.NW2END0
INT_R_X3Y53.IMUX8.NW2END0
CLBLM_R_X3Y53.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[7]
CLBLM_R_X3Y65.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[4]$legal2185
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[3]$legal2183
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[3]$legal2181
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[3]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y64.WR1BEG2.LOGIC_OUTS23
INT_L_X2Y64.BYP_ALT5.WR1END2
INT_L_X2Y64.BYP_L5.BYP_ALT5
CLBLL_L_X2Y64.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[2]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y64.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y64.NL1BEG0.WR1END1
INT_L_X2Y64.BYP_ALT7.NL1END_S3_0
INT_L_X2Y64.BYP_L7.BYP_ALT7
CLBLL_L_X2Y64.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[1]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y64.NL1BEG2.LOGIC_OUTS21
INT_R_X3Y65.NR1BEG2.NL1END2
INT_R_X3Y66.NR1BEG2.NR1END2
INT_R_X3Y67.BYP_ALT3.NR1END2
INT_R_X3Y67.BYP3.BYP_ALT3
CLBLM_R_X3Y67.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.Y[0]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y64.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y65.FAN_ALT2.NL1END1
INT_R_X3Y65.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y64.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X3Y64.BYP6.BYP_ALT6
CLBLM_R_X3Y64.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ub_b.full
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.CO[3]
CLBLM_R_X3Y64.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[2]$legal2179
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[2]$legal2177
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[1]$legal2175
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$opt_dff.cc:247:make_patterns_logic$4082
INT_L_X4Y43.NR1BEG2.LOGIC_OUTS_L16
INT_L_X4Y44.FAN_ALT7.NR1END2
INT_L_X4Y44.FAN_L7.FAN_ALT7
CLBLL_L_X4Y44.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y43.EL1BEG1.LOGIC_OUTS_L16
INT_R_X5Y43.SS2BEG1.EL1END1
INT_R_X5Y41.SW2BEG1.SS2END1
INT_L_X4Y40.FAN_ALT6.SW2END1
INT_L_X4Y40.FAN_L6.FAN_ALT6
CLBLL_L_X4Y40.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[4]
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y44.SR1BEG3.LOGIC_OUTS_L16
INT_L_X4Y43.ER1BEG_S0.SR1END3
INT_R_X5Y44.SS2BEG0.ER1END0
INT_R_X5Y42.SW2BEG0.SS2END0
INT_L_X4Y41.WW2BEG0.SW2END0
INT_L_X2Y41.IMUX_L2.WW2END0
CLBLL_L_X2Y41.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[39]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y79.NE2BEG2.LOGIC_OUTS_L6
INT_R_X3Y80.NN2BEG2.NE2END2
INT_R_X3Y82.NW2BEG2.NN2END2
INT_L_X2Y83.IMUX_L11.NW2END2
CLBLL_L_X2Y83.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[35]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[34]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[33]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[32]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y83.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y81.SE6BEG2.SS2END2
INT_L_X4Y77.SW6BEG2.SE6END2
INT_L_X2Y73.SS2BEG2.SW6END2
INT_L_X2Y71.BYP_ALT3.SS2END2
INT_L_X2Y71.BYP_L3.BYP_ALT3
CLBLL_L_X2Y71.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[13]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[12]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[11]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[9]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.genblk1.C[35]
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2149
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[30]$legal2147
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2145
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[38]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y82.NW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y82.WL1BEG2.NW2END_S0_0
INT_L_X2Y82.IMUX_L44.WL1END2
CLBLL_L_X2Y82.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[37]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y79.NN2BEG1.LOGIC_OUTS_L5
INT_L_X2Y81.NR1BEG1.NN2END1
INT_L_X2Y82.GFAN1.NR1END1
INT_L_X2Y82.IMUX_L31.GFAN1
CLBLL_L_X2Y82.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[36]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y79.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y81.NL1BEG2.NN2END3
INT_L_X2Y82.IMUX_L27.NL1END2
CLBLL_L_X2Y82.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[35]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y73.NW2BEG0.LOGIC_OUTS_L0
INT_R_X1Y74.NE2BEG0.NW2END0
INT_L_X2Y75.SE2BEG0.NE2END0
INT_R_X3Y74.WL1BEG_N3.SE2END0
INT_L_X2Y74.NW2BEG0.WL1END_N1_3
INT_R_X1Y75.NN6BEG0.NW2END0
INT_R_X1Y81.NE2BEG0.NN6END0
INT_L_X2Y82.IMUX_L1.NE2END0
CLBLL_L_X2Y82.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[31]
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y82.SS2BEG1.LOGIC_OUTS_L23
INT_L_X2Y80.SE2BEG1.SS2END1
INT_R_X3Y79.SW2BEG1.SE2END1
INT_L_X2Y78.SS6BEG1.SW2END1
INT_L_X2Y72.SR1BEG2.SS6END1
INT_L_X2Y71.BYP_ALT6.SR1END2
INT_L_X2Y71.BYP_L6.BYP_ALT6
CLBLL_L_X2Y71.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[30]
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y82.SS6BEG0.LOGIC_OUTS_L22
INT_L_X2Y76.SE6BEG0.SS6END0
INT_L_X4Y72.WL1BEG_N3.SE6END0
INT_R_X3Y71.WL1BEG2.WL1END3
INT_L_X2Y71.FAN_ALT1.WL1END2
INT_L_X2Y71.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y71.BYP_ALT4.FAN_BOUNCE1
INT_L_X2Y71.BYP_L4.BYP_ALT4
CLBLL_L_X2Y71.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[29]
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y82.SS6BEG3.LOGIC_OUTS_L21
INT_L_X2Y76.SL1BEG3.SS6END3
INT_L_X2Y75.BYP_ALT7.SL1END3
INT_L_X2Y75.BYP_L7.BYP_ALT7
CLBLL_L_X2Y75.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[28]
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y82.SE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y81.SL1BEG2.SE2END2
INT_R_X3Y80.SS2BEG2.SL1END2
INT_R_X3Y78.SS2BEG2.SS2END2
INT_R_X3Y76.BYP_ALT3.SS2END2
INT_R_X3Y76.BYP3.BYP_ALT3
CLBLM_R_X3Y76.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[8]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[4]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[31]
CLBLL_L_X2Y82.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[29]$legal2143
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2141
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[28]$legal2139
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[34]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y77.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y81.NW2BEG1.NE6END1
INT_R_X3Y82.WL1BEG_N3.NW2END1
INT_L_X2Y81.IMUX_L47.WL1END3
CLBLL_L_X2Y81.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[33]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y70.NW2BEG3.LOGIC_OUTS_L7
INT_R_X1Y71.LH0.NW2END3
INT_L_X4Y71.NW6BEG1.LH6
INT_L_X2Y75.NN6BEG1.NW6END1
INT_L_X2Y81.NL1BEG0.NN6END1
INT_L_X2Y81.IMUX_L31.NL1END_S3_0
CLBLL_L_X2Y81.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[32]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y81.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y81.IMUX_L17.WW2END0
CLBLL_L_X2Y81.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[31]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y81.WW2BEG2.LOGIC_OUTS_L2
INT_L_X2Y81.FAN_ALT5.WW2END2
INT_L_X2Y81.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y81.IMUX_L11.FAN_BOUNCE5
CLBLL_L_X2Y81.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[27]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y81.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y81.SE2BEG1.EE4END1
INT_L_X2Y80.SE6BEG1.SE2END1
INT_L_X4Y76.SW6BEG1.SE6END1
INT_L_X2Y72.SS2BEG1.SW6END1
INT_L_X2Y70.BYP_ALT5.SS2END1
INT_L_X2Y70.BYP_L5.BYP_ALT5
CLBLL_L_X2Y70.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[26]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y81.WW4BEG0.LOGIC_OUTS_L22
INT_R_X1Y81.SE2BEG0.EE4END0
INT_L_X2Y80.SS6BEG0.SE2END0
INT_L_X2Y74.NR1BEG0.SS6END0
INT_L_X2Y75.BYP_ALT0.NR1END0
INT_L_X2Y75.BYP_L0.BYP_ALT0
CLBLL_L_X2Y75.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[25]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y81.SL1BEG3.LOGIC_OUTS_L21
INT_L_X2Y80.SR1BEG_S0.SL1END3
INT_L_X2Y80.SS2BEG0.SR1BEG_S0
INT_L_X2Y78.SS6BEG0.SS2END0
INT_L_X2Y72.SS2BEG0.SS6END0
INT_L_X2Y70.BYP_ALT0.SS2END0
INT_L_X2Y70.BYP_L0.BYP_ALT0
CLBLL_L_X2Y70.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[24]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y81.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y80.SS2BEG3.SR1END3
INT_L_X2Y78.ER1BEG_S0.SS2END3
INT_R_X3Y79.SS2BEG0.ER1END0
INT_R_X3Y77.SS6BEG0.SS2END0
INT_R_X3Y71.SL1BEG0.SS6END0
INT_R_X3Y70.BYP_ALT0.SL1END0
INT_R_X3Y70.BYP0.BYP_ALT0
CLBLM_R_X3Y70.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][33]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[27]
CLBLL_L_X2Y81.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2137
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[27]$legal2135
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2133
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[30]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y72.NE6BEG3.LOGIC_OUTS_L17
INT_L_X4Y76.NW2BEG3.NE6END3
INT_R_X3Y77.WL1BEG1.NW2END3
INT_L_X2Y77.NN2BEG2.WL1END1
INT_L_X2Y79.NR1BEG2.NN2END2
INT_L_X2Y80.IMUX_L45.NR1END2
CLBLL_L_X2Y80.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[29]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y84.WL1BEG_N3.LOGIC_OUTS_L4
INT_R_X3Y83.SW2BEG3.WL1END3
INT_L_X2Y82.SS2BEG3.SW2END3
INT_L_X2Y80.IMUX_L31.SS2END3
CLBLL_L_X2Y80.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[28]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y72.NE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y73.NN2BEG1.NE2END1
INT_R_X3Y75.NW6BEG1.NN2END1
INT_R_X1Y79.NE2BEG1.NW6END1
INT_L_X2Y80.IMUX_L18.NE2END1
CLBLL_L_X2Y80.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[27]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y72.NE2BEG2.LOGIC_OUTS_L2
INT_R_X3Y73.NR1BEG2.NE2END2
INT_R_X3Y74.NN2BEG2.NR1END2
INT_R_X3Y76.NW6BEG2.NN2END2
INT_R_X1Y80.EL1BEG1.NW6END2
INT_L_X2Y80.IMUX_L11.EL1END1
CLBLL_L_X2Y80.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[23]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y80.SL1BEG1.LOGIC_OUTS_L23
INT_L_X2Y79.SS2BEG1.SL1END1
INT_L_X2Y77.SS6BEG1.SS2END1
INT_L_X2Y71.SS2BEG1.SS6END1
INT_L_X2Y69.BYP_ALT4.SS2END1
INT_L_X2Y69.BYP_L4.BYP_ALT4
CLBLL_L_X2Y69.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[22]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y80.WW4BEG0.LOGIC_OUTS_L22
INT_R_X1Y80.EL1BEG_N3.EE4END0
INT_L_X2Y79.SE2BEG3.EL1END3
INT_R_X3Y78.SS6BEG3.SE2END3
INT_R_X3Y72.SW2BEG3.SS6END3
INT_L_X2Y71.SS2BEG3.SW2END3
INT_L_X2Y69.BYP_ALT7.SS2END3
INT_L_X2Y69.BYP_L7.BYP_ALT7
CLBLL_L_X2Y69.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[21]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y80.SE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y76.SS6BEG3.SE6END3
INT_L_X4Y70.SW2BEG3.SS6END3
INT_R_X3Y69.WL1BEG2.SW2END3
INT_L_X2Y69.BYP_ALT3.WL1END2
INT_L_X2Y69.BYP_L3.BYP_ALT3
CLBLL_L_X2Y69.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[20]
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y80.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y80.LH0.ER1END3
INT_L_X2Y80.SS6BEG1.LH6
INT_L_X2Y74.NR1BEG1.SS6END1
INT_L_X2Y75.BYP_ALT5.NR1END1
INT_L_X2Y75.BYP_L5.BYP_ALT5
CLBLL_L_X2Y75.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][32]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][31]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][30]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][29]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][28]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[23]
CLBLL_L_X2Y80.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[26]$legal2131
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2129
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[25]$legal2127
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[26]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y73.NE6BEG3.LOGIC_OUTS_L17
INT_L_X4Y77.NW2BEG3.NE6END3
INT_R_X3Y78.WR1BEG_S0.NW2END3
INT_L_X2Y79.BYP_ALT0.WR1END0
INT_L_X2Y79.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y79.IMUX_L44.BYP_BOUNCE0
CLBLL_L_X2Y79.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[25]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y70.NW2BEG1.LOGIC_OUTS_L5
INT_R_X1Y71.NN2BEG1.NW2END1
INT_R_X1Y73.NN2BEG1.NN2END1
INT_R_X1Y75.NN2BEG1.NN2END1
INT_R_X1Y77.NE2BEG1.NN2END1
INT_L_X2Y78.NE2BEG1.NE2END1
INT_R_X3Y79.WR1BEG2.NE2END1
INT_L_X2Y79.IMUX_L28.WR1END2
CLBLL_L_X2Y79.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[24]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y79.IMUX_L17.LOGIC_OUTS_L4
CLBLL_L_X2Y79.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[23]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y73.NN2BEG0.LOGIC_OUTS_L22
INT_L_X2Y75.NL1BEG_N3.NN2END0
INT_L_X2Y75.NN2BEG3.NL1BEG_N3
INT_L_X2Y77.NN2BEG3.NN2END3
INT_L_X2Y79.IMUX_L7.NN2END3
CLBLL_L_X2Y79.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[19]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y79.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y75.SS6BEG1.SE6END1
INT_L_X4Y69.WW2BEG1.SS6END1
INT_L_X2Y69.BYP_ALT2.WW2END1
INT_L_X2Y69.BYP_L2.BYP_ALT2
CLBLL_L_X2Y69.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[18]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y79.EE2BEG0.LOGIC_OUTS_L22
INT_L_X4Y79.SW6BEG0.EE2END0
INT_L_X2Y75.SS6BEG0.SW6END0
INT_L_X2Y69.SL1BEG0.SS6END0
INT_L_X2Y68.BYP_ALT0.SL1END0
INT_L_X2Y68.BYP_L0.BYP_ALT0
CLBLL_L_X2Y68.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[17]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y79.SS6BEG3.LOGIC_OUTS_L21
INT_L_X2Y73.SE6BEG3.SS6END3
INT_L_X4Y69.WL1BEG2.SE6END3
INT_R_X3Y69.SW2BEG2.WL1END2
INT_L_X2Y68.BYP_ALT2.SW2END2
INT_L_X2Y68.BYP_L2.BYP_ALT2
CLBLL_L_X2Y68.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[16]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y79.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y78.SL1BEG3.SR1END3
INT_L_X2Y77.SS2BEG3.SL1END3
INT_L_X2Y75.SS6BEG3.SS2END3
INT_L_X2Y69.SS2BEG3.SS6END3
INT_L_X2Y67.BYP_ALT6.SS2END3
INT_L_X2Y67.BYP_L6.BYP_ALT6
CLBLL_L_X2Y67.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][27]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][26]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][25]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][24]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][23]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[19]
CLBLL_L_X2Y79.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2125
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[24]$legal2123
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2121
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[22]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y79.SW2BEG2.LOGIC_OUTS6
INT_L_X2Y78.IMUX_L45.SW2END2
CLBLL_L_X2Y78.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[21]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y73.SE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y72.NN6BEG0.SE2END0
INT_R_X3Y78.NW2BEG0.NN6END0
INT_L_X2Y78.IMUX_L31.NW2END_S0_0
CLBLL_L_X2Y78.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[20]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y73.NR1BEG3.LOGIC_OUTS_L3
INT_L_X2Y74.NW2BEG3.NR1END3
INT_R_X1Y75.NE2BEG3.NW2END3
INT_L_X2Y76.NN2BEG3.NE2END3
INT_L_X2Y78.IMUX_L15.NN2END3
CLBLL_L_X2Y78.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[19]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y77.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y78.IMUX_L1.NR1END0
CLBLL_L_X2Y78.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[15]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y78.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y74.SW2BEG1.SE6END1
INT_R_X3Y73.SW6BEG1.SW2END1
INT_R_X1Y69.ER1BEG2.SW6END1
INT_L_X2Y69.SS2BEG2.ER1END2
INT_L_X2Y67.BYP_ALT3.SS2END2
INT_L_X2Y67.BYP_L3.BYP_ALT3
CLBLL_L_X2Y67.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[14]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y78.SE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y74.SW2BEG0.SE6END0
INT_R_X3Y73.SL1BEG0.SW2END0
INT_R_X3Y72.SW2BEG0.SL1END0
INT_L_X2Y71.SS2BEG0.SW2END0
INT_L_X2Y69.FAN_ALT4.SS2END0
INT_L_X2Y69.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y68.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X2Y68.BYP_L7.BYP_ALT7
CLBLL_L_X2Y68.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[13]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y78.SS2BEG3.LOGIC_OUTS_L21
INT_L_X2Y76.ER1BEG_S0.SS2END3
INT_R_X3Y77.SS2BEG0.ER1END0
INT_R_X3Y75.SR1BEG1.SS2END0
INT_R_X3Y74.SR1BEG2.SR1END1
INT_R_X3Y73.SS2BEG2.SR1END2
INT_R_X3Y71.BYP_ALT2.SS2END2
INT_R_X3Y71.BYP2.BYP_ALT2
CLBLM_R_X3Y71.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[12]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y78.SS6BEG2.LOGIC_OUTS_L20
INT_L_X2Y72.SS6BEG2.SS6END2
INT_L_X2Y66.WW4BEG3.SS6END2
INT_R_X1Y66.EL1BEG2.EE4END3
INT_L_X2Y66.BYP_ALT5.EL1END2
INT_L_X2Y66.BYP_L5.BYP_ALT5
CLBLL_L_X2Y66.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][22]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][21]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][20]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][19]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][18]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[15]
CLBLL_L_X2Y78.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[23]$legal2119
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2117
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[22]$legal2115
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[18]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y77.WW2BEG2.LOGIC_OUTS6
INT_R_X3Y77.WR1BEG_S0.WW2END2
INT_L_X2Y77.IMUX_L47.WR1END_S1_0
CLBLL_L_X2Y77.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[17]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y73.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y75.NE2BEG3.NN2END3
INT_R_X3Y76.WR1BEG_S0.NE2END3
INT_L_X2Y77.IMUX_L32.WR1END0
CLBLL_L_X2Y77.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[16]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y70.NN6BEG0.LOGIC_OUTS_L22
INT_L_X2Y76.NR1BEG0.NN6END0
INT_L_X2Y77.IMUX_L17.NR1END0
CLBLL_L_X2Y77.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[15]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y69.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y71.NE6BEG2.NN2END2
INT_L_X4Y75.NW2BEG2.NE6END2
INT_R_X3Y76.SW2BEG1.NW2END2
INT_L_X2Y75.NL1BEG1.SW2END1
INT_L_X2Y76.NR1BEG1.NL1END1
INT_L_X2Y77.IMUX_L11.NR1END1
CLBLL_L_X2Y77.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[11]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y77.NL1BEG0.LOGIC_OUTS_L23
INT_L_X2Y78.EE2BEG0.NL1END0
INT_L_X4Y78.SW6BEG0.EE2END0
INT_L_X2Y74.SS6BEG0.SW6END0
INT_L_X2Y68.SS2BEG0.SS6END0
INT_L_X2Y66.BYP_ALT1.SS2END0
INT_L_X2Y66.BYP_L1.BYP_ALT1
CLBLL_L_X2Y66.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[10]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y77.SE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y76.SS6BEG0.SE2END0
INT_R_X3Y70.SS2BEG0.SS6END0
INT_R_X3Y68.SW6BEG0.SS2END0
INT_R_X1Y64.SE6BEG0.SW6END0
INT_R_X3Y60.SW2BEG0.SE6END0
INT_L_X2Y59.BYP_ALT0.SW2END0
INT_L_X2Y59.BYP_L0.BYP_ALT0
CLBLL_L_X2Y59.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[9]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y77.SL1BEG3.LOGIC_OUTS_L21
INT_L_X2Y76.SE2BEG3.SL1END3
INT_R_X3Y75.SS6BEG3.SE2END3
INT_R_X3Y69.SS2BEG3.SS6END3
INT_R_X3Y67.BYP_ALT6.SS2END3
INT_R_X3Y67.BYP6.BYP_ALT6
CLBLM_R_X3Y67.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[8]
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y77.SL1BEG2.LOGIC_OUTS_L20
INT_L_X2Y76.SR1BEG3.SL1END2
INT_L_X2Y75.SL1BEG3.SR1END3
INT_L_X2Y74.SL1BEG3.SL1END3
INT_L_X2Y73.SE2BEG3.SL1END3
INT_R_X3Y72.SS6BEG3.SE2END3
INT_R_X3Y66.SW2BEG3.SS6END3
INT_L_X2Y65.BYP_ALT6.SW2END3
INT_L_X2Y65.BYP_L6.BYP_ALT6
CLBLL_L_X2Y65.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][17]
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[3]
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y45.SW6BEG2.LOGIC_OUTS16
INT_R_X1Y41.SE2BEG2.SW6END2
INT_L_X2Y40.IMUX_L44.SE2END2
CLBLL_L_X2Y40.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[11]
CLBLL_L_X2Y77.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2113
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[21]$legal2111
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2109
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[14]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y63.NR1BEG0.LOGIC_OUTS_L18
INT_L_X2Y64.NN2BEG0.NR1END0
INT_L_X2Y66.NN2BEG0.NN2END0
INT_L_X2Y68.NN6BEG0.NN2END0
INT_L_X2Y74.NN2BEG0.NN6END0
INT_L_X2Y76.IMUX_L40.NN2END0
CLBLL_L_X2Y76.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[13]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y62.NL1BEG2.LOGIC_OUTS_L17
INT_L_X2Y63.NR1BEG2.NL1END2
INT_L_X2Y64.NE2BEG2.NR1END2
INT_R_X3Y65.NN6BEG2.NE2END2
INT_R_X3Y71.NW6BEG2.NN6END2
INT_R_X1Y75.NE2BEG2.NW6END2
INT_L_X2Y76.IMUX_L28.NE2END2
CLBLL_L_X2Y76.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[12]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y63.NL1BEG2.LOGIC_OUTS_L7
INT_L_X2Y64.NN2BEG2.NL1END2
INT_L_X2Y66.NN2BEG2.NN2END2
INT_L_X2Y68.NL1BEG1.NN2END2
INT_L_X2Y69.NE2BEG1.NL1END1
INT_R_X3Y70.NN6BEG1.NE2END1
INT_R_X3Y76.WR1BEG2.NN6END1
INT_L_X2Y76.IMUX_L27.WR1END2
CLBLL_L_X2Y76.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[11]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y58.NW2BEG0.LOGIC_OUTS_L4
INT_R_X1Y59.EL1BEG_N3.NW2END0
INT_L_X2Y58.SE2BEG3.EL1END3
INT_R_X3Y57.LVB0.SE2END3
INT_R_X3Y69.NN6BEG2.LVB12
INT_R_X3Y75.NW2BEG2.NN6END2
INT_L_X2Y76.IMUX_L11.NW2END2
CLBLL_L_X2Y76.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[7]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y76.SR1BEG2.LOGIC_OUTS_L23
INT_L_X2Y75.SW2BEG2.SR1END2
INT_R_X1Y74.SS2BEG2.SW2END2
INT_R_X1Y72.SS6BEG2.SS2END2
INT_R_X1Y66.SS6BEG2.SS6END2
INT_R_X1Y60.SE2BEG2.SS6END2
INT_L_X2Y59.BYP_ALT2.SE2END2
INT_L_X2Y59.BYP_L2.BYP_ALT2
CLBLL_L_X2Y59.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[6]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y76.SR1BEG1.LOGIC_OUTS_L22
INT_L_X2Y75.SR1BEG2.SR1END1
INT_L_X2Y74.SE2BEG2.SR1END2
INT_R_X3Y73.SS6BEG2.SE2END2
INT_R_X3Y67.SW2BEG2.SS6END2
INT_L_X2Y66.SS2BEG2.SW2END2
INT_L_X2Y64.BYP_ALT2.SS2END2
INT_L_X2Y64.BYP_L2.BYP_ALT2
CLBLL_L_X2Y64.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[5]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y76.NE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y77.LH0.NE2END3
INT_L_X2Y77.SE6BEG1.LH6
INT_L_X4Y73.SW6BEG1.SE6END1
INT_L_X2Y69.SS2BEG1.SW6END1
INT_L_X2Y67.SS2BEG1.SS2END1
INT_L_X2Y65.BYP_ALT4.SS2END1
INT_L_X2Y65.BYP_L4.BYP_ALT4
CLBLL_L_X2Y65.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[4]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y76.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y74.SS6BEG2.SS2END2
INT_L_X2Y68.SS6BEG2.SS6END2
INT_L_X2Y62.SR1BEG3.SS6END2
INT_L_X2Y61.SS2BEG3.SR1END3
INT_L_X2Y59.BYP_ALT7.SS2END3
INT_L_X2Y59.BYP_L7.BYP_ALT7
CLBLL_L_X2Y59.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[2]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y41.WL1BEG_N3.LOGIC_OUTS18
INT_L_X2Y40.IMUX_L31.WL1END3
CLBLL_L_X2Y40.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.$auto$alumacc.cc:512:replace_alu$5262.X[1]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y42.SW2BEG0.LOGIC_OUTS18
INT_L_X2Y41.SL1BEG0.SW2END0
INT_L_X2Y40.IMUX_L17.SL1END0
CLBLL_L_X2Y40.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[7]
CLBLL_L_X2Y76.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[20]$legal2107
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2105
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[19]$legal2103
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[10]
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y66.NL1BEG2.LOGIC_OUTS_L3
INT_L_X2Y67.NW2BEG2.NL1END2
INT_R_X1Y68.NN6BEG2.NW2END2
INT_R_X1Y74.NE2BEG2.NN6END2
INT_L_X2Y75.IMUX_L44.NE2END2
CLBLL_L_X2Y75.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[9]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y59.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y60.NN2BEG3.NR1END3
INT_L_X2Y62.NN6BEG3.NN2END3
INT_L_X2Y68.NN6BEG3.NN6END3
INT_L_X2Y74.NL1BEG2.NN6END3
INT_L_X2Y75.IMUX_L28.NL1END2
CLBLL_L_X2Y75.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[8]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y63.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X2Y63.NE2BEG3.NL1BEG_N3
INT_R_X3Y64.NW6BEG3.NE2END3
INT_R_X1Y68.NN6BEG3.NW6END3
INT_R_X1Y74.NE2BEG3.NN6END3
INT_L_X2Y75.IMUX_L15.NE2END3
CLBLL_L_X2Y75.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[3]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y75.SS2BEG1.LOGIC_OUTS_L23
INT_L_X2Y73.SR1BEG2.SS2END1
INT_L_X2Y72.SS2BEG2.SR1END2
INT_L_X2Y70.SS6BEG2.SS2END2
INT_L_X2Y64.SR1BEG3.SS6END2
INT_L_X2Y64.BYP_ALT0.SR1END_N3_3
INT_L_X2Y64.BYP_L0.BYP_ALT0
CLBLL_L_X2Y64.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[2]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y75.SE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y71.SW6BEG0.SE6END0
INT_L_X2Y67.SE2BEG0.SW6END0
INT_R_X3Y66.SS2BEG0.SE2END0
INT_R_X3Y64.SW6BEG0.SS2END0
INT_R_X1Y60.SE2BEG0.SW6END0
INT_L_X2Y59.FAN_ALT0.SE2END0
INT_L_X2Y59.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y58.BYP_ALT6.FAN_BOUNCE_S3_0
INT_L_X2Y58.BYP_L6.BYP_ALT6
CLBLL_L_X2Y58.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[1]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y75.EE2BEG3.LOGIC_OUTS_L21
INT_L_X4Y75.SW6BEG3.EE2END3
INT_L_X2Y71.SL1BEG3.SW6END3
INT_L_X2Y70.SW2BEG3.SL1END3
INT_R_X1Y69.SS6BEG3.SW2END3
INT_R_X1Y63.SS6BEG3.SS6END3
INT_R_X1Y57.ER1BEG_S0.SS6END3
INT_L_X2Y58.BYP_ALT0.ER1END0
INT_L_X2Y58.BYP_L0.BYP_ALT0
CLBLL_L_X2Y58.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.Y[0]
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b.$abc$15831$auto$blifparse.cc:536:parse_blif$15834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_b.do_write
INT_R_X3Y47.NR1BEG0.LOGIC_OUTS18
INT_R_X3Y48.FAN_ALT4.NR1END0
INT_R_X3Y48.FAN4.FAN_ALT4
CLBLM_R_X3Y48.CLBLM_M_WE.CLBLM_FAN4
INT_R_X3Y53.EE2BEG0.NN6END0
INT_R_X5Y53.WR1BEG1.EE2END0
INT_L_X4Y53.WR1BEG2.WR1END1
INT_R_X3Y53.NL1BEG1.WR1END2
INT_R_X3Y54.NL1BEG0.NL1END1
INT_R_X3Y55.NN2BEG0.NL1END0
INT_R_X3Y57.FAN_ALT4.NN2END0
INT_R_X3Y57.FAN4.FAN_ALT4
CLBLM_R_X3Y57.CLBLM_M_WE.CLBLM_FAN4
INT_R_X3Y47.NN6BEG0.LOGIC_OUTS18
INT_R_X3Y53.NN2BEG0.NN6END0
INT_R_X3Y55.FAN_ALT4.NN2END0
INT_R_X3Y55.FAN4.FAN_ALT4
CLBLM_R_X3Y55.CLBLM_M_WE.CLBLM_FAN4
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y47.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y47.FAN_ALT5.NL1BEG_N3
INT_R_X3Y47.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y47.FAN_ALT7.FAN_BOUNCE5
INT_R_X3Y47.FAN7.FAN_ALT7
CLBLM_R_X3Y47.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.ub_b.do_read
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y44.NN2BEG3.LOGIC_OUTS_L11
INT_L_X4Y46.NL1BEG2.NN2END3
INT_L_X4Y47.FAN_ALT7.NL1END2
INT_L_X4Y47.FAN_L7.FAN_ALT7
CLBLL_L_X4Y47.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.mlp_u.ub_b.count[4]
INT_R_X3Y42.WL1BEG_N3.WL1END0
INT_L_X2Y41.IMUX_L7.WL1END3
CLBLL_L_X2Y41.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y44.SS2BEG1.LOGIC_OUTS_L5
INT_L_X4Y42.IMUX_L20.SS2END1
CLBLL_L_X4Y42.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y44.WR1BEG3.NN2END2
INT_R_X3Y44.SR1BEG3.WR1END3
INT_R_X3Y43.IMUX39.SR1END3
CLBLM_R_X3Y43.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X3Y47.NE2BEG1.NN2END1
INT_L_X4Y48.IMUX_L3.NE2END1
CLBLL_L_X4Y48.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y43.IMUX_L6.ER1END2
CLBLL_L_X4Y43.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y43.IMUX_L14.ER1END2
CLBLL_L_X4Y43.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y44.IMUX_L5.NN2END2
CLBLL_L_X4Y44.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y44.IMUX_L26.LOGIC_OUTS_L5
CLBLL_L_X4Y44.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y45.IMUX10.NW2END1
CLBLM_R_X3Y45.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y42.WL1BEG0.WL1END1
INT_R_X3Y42.SR1BEG1.WL1END0
INT_R_X3Y41.IMUX20.SR1END1
CLBLM_R_X3Y41.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y43.SR1BEG2.SW2END1
INT_R_X3Y42.IMUX21.SR1END2
CLBLM_R_X3Y42.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y44.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y45.NN2BEG1.NW2END1
INT_R_X3Y47.IMUX33.NN2END1
CLBLM_R_X3Y47.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y44.SW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y43.ER1BEG2.SW2END1
INT_L_X4Y43.SE2BEG2.ER1END2
INT_R_X5Y42.WL1BEG1.SE2END2
INT_L_X4Y42.NN2BEG2.WL1END1
INT_L_X4Y44.IMUX_L36.NN2END2
CLBLL_L_X4Y44.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.CO[3]
CLBLL_L_X2Y75.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2101
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[18]$legal2099
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2097
# routing for net tpu_inst.mlp_u.ub_b.count[0]
INT_R_X3Y40.SW2BEG3.NW2END_S0_0
INT_L_X2Y40.IMUX_L8.SW2END_N0_3
CLBLL_L_X2Y40.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X3Y45.NN2BEG0.NE2END0
INT_R_X3Y47.NE2BEG0.NN2END0
INT_L_X4Y48.IMUX_L0.NE2END0
CLBLL_L_X4Y48.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y43.SL1BEG2.EL1END2
INT_L_X4Y42.IMUX_L21.SL1END2
CLBLL_L_X4Y42.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X3Y43.IMUX37.NL1BEG_N3
CLBLM_R_X3Y43.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y43.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X4Y43.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y43.EL1BEG2.NL1BEG_N3
INT_L_X4Y43.FAN_ALT5.EL1END2
INT_L_X4Y43.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y43.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y43.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y43.NE2BEG0.NW2END0
INT_L_X4Y44.IMUX_L0.NE2END0
CLBLL_L_X4Y44.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y45.IMUX6.WR1END3
CLBLM_R_X3Y45.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y40.NW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y41.NL1BEG_N3.NW2END0
INT_R_X3Y41.IMUX30.NL1BEG_N3
CLBLM_R_X3Y41.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y42.IMUX23.NW2END_S0_0
CLBLM_R_X3Y42.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X4Y40.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y42.NW2BEG0.NN2END0
INT_R_X3Y43.NL1BEG_N3.NW2END0
INT_R_X3Y43.NL1BEG2.NL1BEG_N3
INT_R_X3Y44.NE2BEG2.NL1END2
INT_L_X4Y45.WR1BEG3.NE2END2
INT_R_X3Y45.NN2BEG3.WR1END3
INT_R_X3Y47.IMUX23.NN2END3
CLBLM_R_X3Y47.CLBLM_L_C3.CLBLM_IMUX23
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y40.NW6BEG0.LOGIC_OUTS_L18
INT_L_X2Y44.NE2BEG0.NW6END0
INT_R_X3Y45.EL1BEG_N3.NE2END0
INT_L_X4Y44.IMUX_L37.EL1END3
CLBLL_L_X4Y44.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[2]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y72.NR1BEG2.LOGIC_OUTS_L10
INT_L_X2Y73.IMUX_L29.NR1END2
CLBLL_L_X2Y73.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[2]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y71.IMUX_L22.LOGIC_OUTS_L11
CLBLL_L_X2Y71.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[4]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y73.SL1BEG3.LOGIC_OUTS_L11
INT_L_X2Y72.IMUX_L7.SL1END3
CLBLL_L_X2Y72.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[4]
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y74.IMUX_L2.LOGIC_OUTS_L9
CLBLL_L_X2Y74.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[3]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y70.NL1BEG2.LOGIC_OUTS_L11
INT_L_X2Y71.IMUX_L44.NL1END2
CLBLL_L_X2Y71.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[3]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y70.NE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y71.NN2BEG2.NE2END2
INT_R_X3Y73.WR1BEG3.NN2END2
INT_L_X2Y73.IMUX_L38.WR1END3
CLBLL_L_X2Y73.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[1]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5313.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[7]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y58.WL1BEG0.LOGIC_OUTS_L5
INT_R_X1Y58.NN2BEG1.WL1END0
INT_R_X1Y60.NN6BEG1.NN2END1
INT_R_X1Y66.NE6BEG1.NN6END1
INT_R_X3Y70.NW6BEG1.NE6END1
INT_R_X1Y74.NE2BEG1.NW6END1
INT_L_X2Y75.IMUX_L11.NE2END1
CLBLL_L_X2Y75.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.sat_result[6]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[5]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[4]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[3]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[2]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[1]
# routing for net tpu_inst.mlp_u.ap_col1.sat_result[0]
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[5]
INT_R_X3Y73.WL1BEG_N3.SR1BEG_S0
INT_L_X2Y73.WR1BEG1.WL1END_N1_3
INT_R_X1Y73.NL1BEG0.WR1END1
INT_R_X1Y74.NR1BEG0.NL1END0
INT_R_X1Y75.LV0.NR1END0
INT_R_X1Y84.NN6BEG1.LV9
INT_R_X1Y90.NE6BEG1.NN6END1
INT_R_X3Y94.NN2BEG1.NE6END1
INT_R_X3Y96.BYP_ALT1.NN2END1
INT_R_X3Y96.BYP1.BYP_ALT1
CLBLM_R_X3Y96.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y73.SR1BEG_S0.SW2END3
INT_R_X3Y73.IMUX10.SR1BEG_S0
CLBLM_R_X3Y73.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y75.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y75.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y72.IMUX_L0.LOGIC_OUTS_L22
CLBLL_L_X2Y72.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y76.FAN_ALT0.NE2END0
INT_L_X2Y76.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y75.IMUX_L14.FAN_BOUNCE_S3_0
CLBLL_L_X2Y75.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y74.SW2BEG3.SE2END3
INT_R_X3Y73.IMUX31.SW2END3
CLBLM_R_X3Y73.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y75.BYP_ALT3.EL1END3
INT_R_X3Y75.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y76.IMUX9.BYP_BOUNCE_N3_3
CLBLM_R_X3Y76.CLBLM_L_A5.CLBLM_IMUX9
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y72.NW2BEG0.LOGIC_OUTS_L22
INT_R_X1Y73.NN2BEG0.NW2END0
INT_R_X1Y75.NE2BEG0.NN2END0
INT_L_X2Y76.EL1BEG_N3.NE2END0
INT_R_X3Y75.SE2BEG3.EL1END3
INT_L_X4Y74.WL1BEG2.SE2END3
INT_R_X3Y74.IMUX22.WL1END2
CLBLM_R_X3Y74.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[5]
INT_R_X3Y73.BYP_ALT1.SE2END0
INT_R_X3Y73.BYP1.BYP_ALT1
CLBLM_R_X3Y73.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y73.IMUX0.SE2END0
CLBLM_R_X3Y73.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y75.IMUX_L3.EE2END1
CLBLL_L_X2Y75.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y73.SW2BEG0.SE2END0
INT_L_X2Y72.IMUX_L10.SW2END0
CLBLL_L_X2Y72.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y75.IMUX_L19.EE2END1
CLBLL_L_X2Y75.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y74.SE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y73.IMUX32.SE2END0
CLBLM_R_X3Y73.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X2Y75.NE2BEG1.EE2END1
INT_R_X3Y76.IMUX3.NE2END1
CLBLM_R_X3Y76.CLBLM_L_A2.CLBLM_IMUX3
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y74.WW2BEG0.LOGIC_OUTS_L22
INT_L_X0Y74.NW2BEG1.WW2END0
INT_L_X0Y75.EE2BEG1.NE2END1
INT_L_X2Y75.SL1BEG1.EE2END1
INT_L_X2Y74.ER1BEG2.SL1END1
INT_R_X3Y74.IMUX29.ER1END2
CLBLM_R_X3Y74.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[5]
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y74.IMUX_L17.LOGIC_OUTS_L18
CLBLL_L_X2Y74.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[5]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y73.SL1BEG1.LOGIC_OUTS_L9
INT_L_X2Y72.IMUX_L18.SL1END1
CLBLL_L_X2Y72.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[31]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[31]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y71.ER1BEG1.LOGIC_OUTS_L22
INT_R_X3Y71.BYP_ALT4.ER1END1
INT_R_X3Y71.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y71.IMUX38.BYP_BOUNCE4
CLBLM_R_X3Y71.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[30]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[30]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y71.ER1BEG2.LOGIC_OUTS_L23
INT_R_X3Y71.IMUX28.ER1END2
CLBLM_R_X3Y71.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[29]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[29]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y71.EL1BEG0.LOGIC_OUTS_L5
INT_R_X3Y71.IMUX17.EL1END0
CLBLM_R_X3Y71.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[28]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[28]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y75.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y74.SE2BEG1.SE2END1
INT_L_X4Y73.SW2BEG1.SE2END1
INT_R_X3Y72.SL1BEG1.SW2END1
INT_R_X3Y71.IMUX2.SL1END1
CLBLM_R_X3Y71.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[27]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[27]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y76.SS6BEG2.LOGIC_OUTS6
INT_R_X3Y70.SR1BEG3.SS6END2
INT_R_X3Y70.IMUX40.SR1END_N3_3
CLBLM_R_X3Y70.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[26]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[26]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y70.EL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y70.IMUX28.EL1END2
CLBLM_R_X3Y70.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[25]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[25]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y75.ER1BEG1.LOGIC_OUTS_L0
INT_R_X3Y75.SS2BEG1.ER1END1
INT_R_X3Y73.SL1BEG1.SS2END1
INT_R_X3Y72.SS2BEG1.SL1END1
INT_R_X3Y70.IMUX27.SS2END1
CLBLM_R_X3Y70.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[24]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[24]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y70.ER1BEG1.LOGIC_OUTS_L0
INT_R_X3Y70.IMUX11.ER1END1
CLBLM_R_X3Y70.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[23]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[23]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y70.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y69.IMUX40.SL1END0
CLBLM_R_X3Y69.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[22]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[22]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y69.EL1BEG2.LOGIC_OUTS_L21
INT_R_X3Y69.IMUX28.EL1END2
CLBLM_R_X3Y69.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[21]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[21]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y69.EL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y69.IMUX17.EL1END0
CLBLM_R_X3Y69.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[20]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[20]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y69.EL1BEG1.LOGIC_OUTS_L6
INT_R_X3Y69.IMUX2.EL1END1
CLBLM_R_X3Y69.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[19]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[19]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y75.SE6BEG1.LOGIC_OUTS_L1
INT_L_X4Y71.SL1BEG1.SE6END1
INT_L_X4Y70.SW2BEG1.SL1END1
INT_R_X3Y69.SR1BEG2.SW2END1
INT_R_X3Y68.IMUX38.SR1END2
CLBLM_R_X3Y68.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[18]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[18]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y69.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X3Y68.IMUX29.EL1END3
CLBLM_R_X3Y68.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[17]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[17]
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y68.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y68.IMUX15.ER1END3
CLBLM_R_X3Y68.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[16]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[16]
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y68.ER1BEG1.LOGIC_OUTS_L18
INT_R_X3Y68.IMUX11.ER1END1
CLBLM_R_X3Y68.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[15]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[15]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y67.EL1BEG0.LOGIC_OUTS_L23
INT_R_X3Y67.IMUX40.EL1END0
CLBLM_R_X3Y67.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[14]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[14]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y67.ER1BEG3.LOGIC_OUTS_L6
INT_R_X3Y67.IMUX31.ER1END3
CLBLM_R_X3Y67.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[13]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[13]
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y68.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y67.IMUX27.SE2END1
CLBLM_R_X3Y67.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[12]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[12]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y71.SR1BEG3.LOGIC_OUTS2
INT_R_X3Y70.SS2BEG3.SR1END3
INT_R_X3Y68.SL1BEG3.SS2END3
INT_R_X3Y67.IMUX7.SL1END3
CLBLM_R_X3Y67.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[11]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[11]
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y66.EL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y66.IMUX44.EL1END2
CLBLM_R_X3Y66.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[10]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[10]
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y66.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y66.IMUX31.ER1END3
CLBLM_R_X3Y66.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[9]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[9]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y59.NN6BEG2.LOGIC_OUTS_L16
INT_L_X2Y65.NE2BEG2.NN6END2
INT_R_X3Y66.IMUX27.NE2END2
CLBLM_R_X3Y66.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[8]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[8]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y67.SL1BEG3.LOGIC_OUTS7
INT_R_X3Y66.IMUX7.SL1END3
CLBLM_R_X3Y66.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[7]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[10]
INT_R_X3Y71.IMUX44.WR1END2
CLBLM_R_X3Y71.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X6Y67.LVB_L12.LV_L18
INT_L_X6Y67.NW6BEG2.LVB_L12
INT_L_X4Y71.WL1BEG0.NW6END2
INT_R_X3Y71.IMUX32.WL1END0
CLBLM_R_X3Y71.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X4Y71.WR1BEG2.NW6END1
INT_R_X3Y71.IMUX27.WR1END2
CLBLM_R_X3Y71.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X6Y58.LH12.LV_L9
INT_L_X6Y58.LV_L0.LH12
INT_L_X6Y67.NW6BEG1.LV_L9
INT_L_X4Y71.WL1BEG_N3.NW6END1
INT_R_X3Y71.IMUX8.WL1END_N1_3
CLBLM_R_X3Y71.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X6Y48.LV_L0.NR1END0
INT_L_X6Y66.LVB_L12.LV_L18
INT_L_X6Y66.NW6BEG2.LVB_L12
INT_L_X4Y70.WR1BEG3.NW6END2
INT_R_X3Y70.IMUX45.WR1END3
CLBLM_R_X3Y70.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y70.IMUX32.WR1END0
CLBLM_R_X3Y70.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y70.IMUX17.WR1END0
CLBLM_R_X3Y70.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y70.IMUX8.WR1END0
CLBLM_R_X3Y70.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y69.WR1BEG_S0.NW6END3
INT_R_X3Y69.IMUX47.WR1END_S1_0
CLBLM_R_X3Y69.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y69.IMUX22.WR1END3
CLBLM_R_X3Y69.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y46.NW6BEG2.LOGIC_OUTS6
INT_R_X3Y50.NE2BEG2.NW6END2
INT_L_X4Y51.LVB_L0.NE2END2
INT_L_X4Y63.NN6BEG2.LVB_L12
INT_L_X4Y69.WR1BEG3.NN6END2
INT_R_X3Y69.IMUX15.WR1END3
CLBLM_R_X3Y69.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X6Y65.NW6BEG3.LV_L18
INT_L_X4Y69.WL1BEG1.NW6END3
INT_R_X3Y69.IMUX11.WL1END1
CLBLM_R_X3Y69.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y68.IMUX44.WR1END2
CLBLM_R_X3Y68.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X6Y67.LV_L18.NN6END0
INT_L_X6Y58.NN6BEG1.LV_L9
INT_L_X6Y64.NW6BEG1.NN6END1
INT_L_X4Y68.WR1BEG2.NW6END1
INT_R_X3Y68.IMUX28.WR1END2
CLBLM_R_X3Y68.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y68.IMUX24.WL1END0
CLBLM_R_X3Y68.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X6Y46.LV_L0.ER1END0
INT_L_X6Y64.LVB_L12.LV_L18
INT_L_X6Y64.NW6BEG2.LVB_L12
INT_L_X4Y68.WL1BEG0.NW6END2
INT_R_X3Y68.IMUX1.WL1END0
CLBLM_R_X3Y68.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y67.IMUX45.WL1END2
CLBLM_R_X3Y67.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y45.LH12.SR1END3
INT_R_X5Y45.NE6BEG0.LH12
INT_R_X7Y49.NW6BEG0.NE6END0
INT_R_X5Y53.NN6BEG0.NW6END0
INT_R_X5Y59.NW2BEG0.NN6END0
INT_L_X4Y60.NE6BEG0.NW2END0
INT_L_X6Y64.NW6BEG0.NE6END0
INT_L_X4Y67.WL1BEG2.NW6END_S0_0
INT_R_X3Y67.IMUX29.WL1END2
CLBLM_R_X3Y67.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y67.IMUX18.WR1END1
CLBLM_R_X3Y67.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X6Y47.LV_L0.NR1END0
INT_L_X6Y47.NN6BEG0.LV_L0
INT_L_X6Y53.NW6BEG0.NN6END0
INT_L_X4Y57.NE6BEG0.NW6END0
INT_L_X6Y61.NN6BEG0.NE6END0
INT_L_X6Y66.WW2BEG3.NN6END_S1_0
INT_L_X4Y67.WR1BEG1.WW2END_N0_3
INT_R_X3Y67.IMUX2.WR1END1
CLBLM_R_X3Y67.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y66.IMUX38.WR1END3
CLBLM_R_X3Y66.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X5Y46.NR1BEG2.LOGIC_OUTS6
INT_R_X5Y47.NW2BEG2.NR1END2
INT_L_X4Y48.LVB_L0.NW2END2
INT_L_X4Y60.NN6BEG2.LVB_L12
INT_L_X4Y66.WR1BEG3.NN6END2
INT_R_X3Y66.IMUX22.WR1END3
CLBLM_R_X3Y66.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y66.IMUX17.WL1END0
CLBLM_R_X3Y66.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y46.NE6BEG2.LOGIC_OUTS6
INT_R_X7Y50.WR1BEG3.NE6END2
INT_L_X6Y50.LVB_L0.WR1END3
INT_L_X6Y62.NW6BEG2.LVB_L12
INT_L_X4Y66.WL1BEG0.NW6END2
INT_R_X3Y66.IMUX2.WL1END0
CLBLM_R_X3Y66.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y46.SR1BEG3.LOGIC_OUTS6
INT_R_X5Y45.ER1BEG_S0.SR1END3
INT_L_X6Y46.NR1BEG0.ER1END0
INT_L_X6Y47.NR1BEG0.NR1END0
INT_L_X6Y48.NN2BEG0.NR1END0
INT_L_X6Y50.NN6BEG0.NN2END0
INT_L_X6Y56.NN6BEG0.NN6END0
INT_L_X6Y62.NW6BEG0.NN6END0
INT_L_X4Y65.WL1BEG2.NW6END_S0_0
INT_R_X3Y65.IMUX45.WL1END2
CLBLM_R_X3Y65.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[7]
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y65.EL1BEG2.LOGIC_OUTS_L7
INT_R_X3Y65.IMUX44.EL1END2
CLBLM_R_X3Y65.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[6]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[6]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y53.NW2BEG3.LOGIC_OUTS3
INT_L_X2Y54.NE6BEG3.NW2END3
INT_L_X4Y58.NN6BEG3.NE6END3
INT_L_X4Y64.WR1BEG_S0.NN6END3
INT_R_X3Y65.IMUX32.WR1END0
CLBLM_R_X3Y65.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[6]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y59.NE6BEG2.LOGIC_OUTS_L2
INT_L_X4Y63.WR1BEG3.NE6END2
INT_R_X3Y63.NN2BEG3.WR1END3
INT_R_X3Y65.IMUX29.NN2END3
CLBLM_R_X3Y65.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[5]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[5]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y43.WW2BEG3.LOGIC_OUTS_L7
INT_L_X2Y43.ER1BEG_S0.WW2END3
INT_R_X3Y44.NR1BEG0.ER1END0
INT_R_X3Y45.EE2BEG0.NR1END0
INT_R_X5Y45.NN6BEG0.EE2END0
INT_R_X5Y51.LV0.NN6END0
INT_R_X5Y60.NW6BEG1.LV9
INT_R_X3Y64.NL1BEG0.NW6END1
INT_R_X3Y65.IMUX24.NL1END0
CLBLM_R_X3Y65.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[5]
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y64.NR1BEG2.LOGIC_OUTS_L2
INT_L_X2Y65.EL1BEG1.NR1END2
INT_R_X3Y65.IMUX18.EL1END1
CLBLM_R_X3Y65.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[4]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[4]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y53.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y55.NE6BEG1.NN2END1
INT_R_X5Y59.NN6BEG1.NE6END1
INT_R_X5Y65.WW2BEG0.NN6END1
INT_R_X3Y65.IMUX1.WW2END0
CLBLM_R_X3Y65.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[4]
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y65.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X3Y66.FAN_ALT4.ER1END0
INT_R_X3Y66.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y65.IMUX7.FAN_BOUNCE_S3_4
CLBLM_R_X3Y65.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[3]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[3]
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y50.NW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y51.NN6BEG3.NW2END3
INT_R_X3Y57.NN6BEG3.NN6END3
INT_R_X3Y63.NR1BEG3.NN6END3
INT_R_X3Y64.IMUX47.NR1END3
CLBLM_R_X3Y64.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[3]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y59.NL1BEG2.LOGIC_OUTS_L3
INT_L_X2Y60.NN2BEG2.NL1END2
INT_L_X2Y62.NR1BEG2.NN2END2
INT_L_X2Y63.NE2BEG2.NR1END2
INT_R_X3Y64.IMUX44.NE2END2
CLBLM_R_X3Y64.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[2]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[2]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y43.NN6BEG3.LOGIC_OUTS_L3
INT_L_X4Y49.WR1BEG_S0.NN6END3
INT_R_X3Y50.NW2BEG0.WR1END0
INT_L_X2Y51.NE2BEG0.NW2END0
INT_R_X3Y52.NN6BEG0.NE2END0
INT_R_X3Y58.NE6BEG0.NN6END0
INT_R_X5Y62.NN2BEG0.NE6END0
INT_R_X5Y63.WW2BEG3.NN2END_S2_0
INT_R_X3Y64.IMUX32.WW2END_N0_3
CLBLM_R_X3Y64.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[2]
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y64.NE2BEG0.LOGIC_OUTS_L0
INT_R_X3Y64.IMUX31.NE2END_S3_0
CLBLM_R_X3Y64.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[1]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.B[1]
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y51.SE2BEG3.LOGIC_OUTS21
INT_L_X4Y50.WL1BEG2.SE2END3
INT_R_X3Y50.WR1BEG_S0.WL1END2
INT_L_X2Y51.NN2BEG0.WR1END0
INT_L_X2Y53.NN2BEG0.NN2END0
INT_L_X2Y55.EE2BEG0.NN2END0
INT_L_X4Y55.WR1BEG1.EE2END0
INT_R_X3Y55.NN2BEG1.WR1END1
INT_R_X3Y57.NN6BEG1.NN2END1
INT_R_X3Y63.NL1BEG0.NN6END1
INT_R_X3Y64.IMUX24.NL1END0
CLBLM_R_X3Y64.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[1]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y58.NN6BEG3.LOGIC_OUTS_L7
INT_L_X2Y64.EL1BEG2.NN6END3
INT_R_X3Y64.IMUX27.EL1END2
CLBLM_R_X3Y64.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$auto$alumacc.cc:512:replace_alu$5316.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.q_zero_point_d2
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y51.NE6BEG1.LOGIC_OUTS23
INT_R_X5Y55.NN2BEG1.NE6END1
INT_R_X5Y57.NW6BEG1.NN2END1
INT_R_X3Y61.NN2BEG1.NW6END1
INT_R_X3Y63.NR1BEG1.NN2END1
INT_R_X3Y64.IMUX2.NR1END1
CLBLM_R_X3Y64.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[0]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y58.NN6BEG2.LOGIC_OUTS_L16
INT_L_X2Y64.EL1BEG1.NN6END2
INT_R_X3Y64.IMUX11.EL1END1
CLBLM_R_X3Y64.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[5]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y73.SR1BEG3.LOGIC_OUTS_L10
INT_L_X2Y72.IMUX_L15.SR1END3
CLBLL_L_X2Y72.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[4]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y73.SR1BEG1.LOGIC_OUTS_L8
INT_L_X2Y72.IMUX_L11.SR1END1
CLBLL_L_X2Y72.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[3]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y70.NL1BEG0.LOGIC_OUTS_L9
INT_L_X2Y71.IMUX_L40.NL1END0
CLBLL_L_X2Y71.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[2]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y70.NR1BEG2.LOGIC_OUTS_L10
INT_L_X2Y71.IMUX_L29.NR1END2
CLBLL_L_X2Y71.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[1]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y70.NE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y71.WR1BEG2.NE2END1
INT_L_X2Y71.IMUX_L27.WR1END2
CLBLL_L_X2Y71.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[5]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y75.SR1BEG3.LOGIC_OUTS_L10
INT_L_X2Y74.IMUX_L15.SR1END3
CLBLL_L_X2Y74.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[30]
INT_R_X3Y74.WL1BEG2.WR1END_S1_0
INT_L_X2Y74.IMUX_L21.WL1END2
CLBLL_L_X2Y74.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y73.IMUX_L16.BYP_BOUNCE_N3_6
CLBLL_L_X2Y73.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y70.NN2BEG3.LOGIC_OUTS_L3
INT_L_X2Y72.BYP_ALT6.NN2END3
INT_L_X2Y72.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y73.IMUX_L34.BYP_BOUNCE_N3_6
CLBLL_L_X2Y73.CLBLL_L_C6.CLBLL_IMUX34
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y70.NE6BEG3.LOGIC_OUTS_L3
INT_L_X4Y74.WR1BEG_S0.NE6END3
INT_R_X3Y75.WR1BEG1.WR1END0
INT_L_X2Y75.IMUX_L34.WR1END1
CLBLL_L_X2Y75.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[31]
INT_L_X2Y73.WW4BEG1.NN2END1
INT_R_X1Y73.NE2BEG1.EE4END1
INT_L_X2Y74.IMUX_L34.NE2END1
CLBLL_L_X2Y74.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y73.NL1BEG0.NN2END1
INT_L_X2Y73.FAN_ALT3.NL1END_S3_0
INT_L_X2Y73.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y73.IMUX_L13.FAN_BOUNCE3
CLBLL_L_X2Y73.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y73.IMUX_L33.NN2END1
CLBLL_L_X2Y73.CLBLL_L_C1.CLBLL_IMUX33
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y71.WR1BEG1.LOGIC_OUTS4
INT_L_X2Y71.NN2BEG1.WR1END1
INT_L_X2Y73.NN2BEG1.NN2END1
INT_L_X2Y75.IMUX_L33.NN2END1
CLBLL_L_X2Y75.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[29]
INT_R_X3Y73.NW2BEG1.NN2END1
INT_L_X2Y74.IMUX_L33.NW2END1
CLBLL_L_X2Y74.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y73.FAN_ALT5.WR1END2
INT_L_X2Y73.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y73.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X2Y73.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y73.IMUX_L20.WR1END2
CLBLL_L_X2Y73.CLBLL_L_C2.CLBLL_IMUX20
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y71.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y73.WR1BEG2.NN2END1
INT_L_X2Y73.NN2BEG2.WR1END2
INT_L_X2Y75.IMUX_L20.NN2END2
CLBLL_L_X2Y75.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[28]
INT_R_X3Y74.WL1BEG1.SE2END2
INT_L_X2Y74.IMUX_L20.WL1END1
CLBLL_L_X2Y74.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y73.FAN_ALT1.SW2END2
INT_L_X2Y73.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y73.IMUX_L26.FAN_BOUNCE1
CLBLL_L_X2Y73.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y75.SE2BEG2.EL1END2
INT_R_X3Y74.SW2BEG2.SE2END2
INT_L_X2Y73.IMUX_L21.SW2END2
CLBLL_L_X2Y73.CLBLL_L_C4.CLBLL_IMUX21
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y71.NW6BEG3.LOGIC_OUTS7
INT_R_X1Y75.EL1BEG2.NW6END3
INT_L_X2Y75.EL1BEG1.EL1END2
INT_R_X3Y75.SL1BEG1.EL1END1
INT_R_X3Y74.WL1BEG0.SL1END1
INT_L_X2Y74.NN2BEG1.WL1END0
INT_L_X2Y76.FAN_ALT2.NN2END1
INT_L_X2Y76.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y75.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X2Y75.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[26]
INT_R_X3Y75.SW2BEG3.NW2END_S0_0
INT_L_X2Y74.IMUX_L23.SW2END3
CLBLL_L_X2Y74.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y73.IMUX_L14.EL1END3
CLBLL_L_X2Y73.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y73.IMUX_L23.EL1END3
CLBLL_L_X2Y73.CLBLL_L_C3.CLBLL_IMUX23
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y70.NW6BEG0.LOGIC_OUTS18
INT_R_X1Y74.EL1BEG_N3.NW6END0
INT_L_X2Y73.ER1BEG_S0.EL1END3
INT_R_X3Y74.NE2BEG0.ER1END0
INT_L_X4Y75.NW2BEG0.NE2END0
INT_R_X3Y75.WL1BEG2.NW2END_S0_0
INT_L_X2Y75.IMUX_L21.WL1END2
CLBLL_L_X2Y75.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[27]
INT_L_X2Y74.NL1BEG_N3.SW2END_N0_3
INT_L_X2Y74.IMUX_L30.NL1BEG_N3
CLBLL_L_X2Y74.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y73.SR1BEG_S0.SW2END3
INT_L_X2Y73.IMUX_L25.SR1BEG_S0
CLBLL_L_X2Y73.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y75.SE2BEG3.EL1END3
INT_R_X3Y74.SW2BEG3.SE2END3
INT_L_X2Y73.IMUX_L30.SW2END3
CLBLL_L_X2Y73.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y70.WW4BEG0.LOGIC_OUTS_L18
INT_R_X1Y70.NN6BEG0.EE4END0
INT_R_X1Y76.EL1BEG_N3.NN6END0
INT_L_X2Y75.IMUX_L23.EL1END3
CLBLL_L_X2Y75.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[4]
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y74.NW2BEG0.LOGIC_OUTS18
INT_L_X2Y74.IMUX_L7.NW2END_S0_0
CLBLL_L_X2Y74.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[24]
INT_L_X2Y71.NL1BEG1.NW2END2
INT_L_X2Y72.NR1BEG1.NL1END1
INT_L_X2Y73.IMUX_L42.NR1END1
CLBLL_L_X2Y73.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y73.NR1BEG2.NN2END2
INT_L_X2Y74.IMUX_L13.NR1END2
CLBLL_L_X2Y74.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y73.IMUX_L5.NN2END2
CLBLL_L_X2Y73.CLBLL_L_A6.CLBLL_IMUX5
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y70.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y71.NN2BEG2.NW2END2
INT_L_X2Y73.EL1BEG1.NN2END2
INT_R_X3Y73.NR1BEG1.EL1END1
INT_R_X3Y74.IMUX34.NR1END1
CLBLM_R_X3Y74.CLBLM_L_C6.CLBLM_IMUX34

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[25]
INT_L_X2Y73.IMUX_L39.NW2END_S0_0
CLBLL_L_X2Y73.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y74.IMUX_L16.NW2END0
CLBLL_L_X2Y74.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y72.NR1BEG0.NN2END0
INT_L_X2Y73.IMUX_L9.NR1END0
CLBLL_L_X2Y73.CLBLL_L_A5.CLBLL_IMUX9
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y70.WL1BEG_N3.LOGIC_OUTS4
INT_L_X2Y70.NN2BEG0.WL1END_N1_3
INT_L_X2Y72.NE2BEG0.NN2END0
INT_R_X3Y73.NW2BEG0.NE2END0
INT_L_X2Y74.NE2BEG0.NW2END0
INT_R_X3Y75.FAN_ALT0.NE2END0
INT_R_X3Y75.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y74.IMUX20.FAN_BOUNCE_S3_0
CLBLM_R_X3Y74.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[23]
INT_R_X3Y73.WR1BEG_S0.NN2END3
INT_L_X2Y74.FAN_ALT4.WR1END0
INT_L_X2Y74.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y73.IMUX_L37.FAN_BOUNCE_S3_4
CLBLL_L_X2Y73.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y74.IMUX_L14.NW2END3
CLBLL_L_X2Y74.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y71.NW2BEG3.NN2END3
INT_L_X2Y72.NL1BEG2.NW2END3
INT_L_X2Y73.IMUX_L3.NL1END2
CLBLL_L_X2Y73.CLBLL_L_A2.CLBLL_IMUX3
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y69.NN2BEG3.LOGIC_OUTS7
INT_R_X3Y71.NN2BEG3.NN2END3
INT_R_X3Y73.NW2BEG3.NN2END3
INT_L_X2Y74.EL1BEG2.NW2END3
INT_R_X3Y74.IMUX21.EL1END2
CLBLM_R_X3Y74.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[22]
INT_L_X2Y74.SR1BEG1.WR1END1
INT_L_X2Y73.IMUX_L36.SR1END1
CLBLL_L_X2Y73.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X3Y74.WR1BEG1.NE2END0
INT_L_X2Y74.IMUX_L26.WR1END1
CLBLL_L_X2Y74.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y73.IMUX_L0.EL1END0
CLBLL_L_X2Y73.CLBLL_L_A3.CLBLL_IMUX0
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y69.NW6BEG1.LOGIC_OUTS5
INT_R_X1Y73.EL1BEG0.NW6END1
INT_L_X2Y73.NE2BEG0.EL1END0
INT_R_X3Y73.BYP_ALT7.NE2END_S3_0
INT_R_X3Y73.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y74.IMUX33.BYP_BOUNCE_N3_7
CLBLM_R_X3Y74.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[21]
INT_L_X2Y73.IMUX_L41.EL1END1
CLBLL_L_X2Y73.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y74.IMUX_L19.NN2END1
CLBLL_L_X2Y74.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y73.IMUX_L10.EL1END1
CLBLL_L_X2Y73.CLBLL_L_A4.CLBLL_IMUX10
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y69.NW6BEG2.LOGIC_OUTS6
INT_R_X1Y73.EL1BEG1.NW6END2
INT_L_X2Y73.SS2BEG1.EL1END1
INT_L_X2Y71.NR1BEG1.SS2END1
INT_L_X2Y72.NN2BEG1.NR1END1
INT_L_X2Y74.WW4BEG1.NN2END1
INT_R_X1Y74.ER1BEG2.EE4END1
INT_L_X2Y74.ER1BEG3.ER1END2
INT_R_X3Y74.IMUX30.ER1END3
CLBLM_R_X3Y74.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[20]
INT_L_X2Y73.IMUX_L46.NN2END3
CLBLL_L_X2Y73.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y73.WW4BEG3.NN2END3
INT_R_X1Y73.ER1BEG_S0.EE4END3
INT_L_X2Y74.IMUX_L25.ER1END0
CLBLL_L_X2Y74.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y73.IMUX_L6.NN2END3
CLBLL_L_X2Y73.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y69.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y71.NN2BEG3.NN2END3
INT_L_X2Y73.NE2BEG3.NN2END3
INT_R_X3Y74.IMUX23.NE2END3
CLBLM_R_X3Y74.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[3]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X2Y70.NN2BEG2.LOGIC_OUTS_L14
INT_L_X2Y72.NL1BEG1.NN2END2
INT_L_X2Y73.FAN_ALT2.NL1END1
INT_L_X2Y73.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y73.IMUX_L40.FAN_BOUNCE2
CLBLL_L_X2Y73.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[18]
INT_L_X2Y70.IMUX_L42.NR1END1
CLBLL_L_X2Y70.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y70.IMUX_L5.GFAN1
CLBLL_L_X2Y70.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y70.GFAN1.NR1END1
INT_L_X2Y70.IMUX_L13.GFAN1
CLBLL_L_X2Y70.CLBLL_L_B6.CLBLL_IMUX13
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y68.NR1BEG1.LOGIC_OUTS_L1
INT_L_X2Y69.NR1BEG1.NR1END1
INT_L_X2Y70.IMUX_L35.NR1END1
CLBLL_L_X2Y70.CLBLL_LL_C6.CLBLL_IMUX35

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[19]
INT_L_X2Y70.IMUX_L39.NR1END3
CLBLL_L_X2Y70.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y70.IMUX_L6.NR1END3
CLBLL_L_X2Y70.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y70.IMUX_L14.NR1END3
CLBLL_L_X2Y70.CLBLL_L_B1.CLBLL_IMUX14
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y68.WR1BEG_S0.LOGIC_OUTS3
INT_L_X2Y69.NL1BEG_N3.WR1END0
INT_L_X2Y69.NR1BEG3.NL1BEG_N3
INT_L_X2Y70.IMUX_L31.NR1END3
CLBLL_L_X2Y70.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[17]
INT_L_X2Y70.IMUX_L41.NE2END1
CLBLL_L_X2Y70.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y70.IMUX_L3.NE2END1
CLBLL_L_X2Y70.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y70.IMUX_L19.NE2END1
CLBLL_L_X2Y70.CLBLL_L_B2.CLBLL_IMUX19
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y68.WL1BEG0.LOGIC_OUTS5
INT_L_X2Y68.NW2BEG1.WL1END0
INT_R_X1Y69.NE2BEG1.NW2END1
INT_L_X2Y70.FAN_ALT2.NE2END1
INT_L_X2Y70.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y70.IMUX_L32.FAN_BOUNCE2
CLBLL_L_X2Y70.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[16]
INT_L_X2Y70.IMUX_L37.NL1BEG_N3
CLBLL_L_X2Y70.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y70.IMUX_L0.NE2END0
CLBLL_L_X2Y70.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y70.IMUX_L16.NE2END0
CLBLL_L_X2Y70.CLBLL_L_B3.CLBLL_IMUX16
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y68.NW2BEG0.LOGIC_OUTS0
INT_L_X2Y69.WW4BEG0.NW2END0
INT_R_X1Y69.NE2BEG0.EE4END0
INT_L_X2Y70.NL1BEG_N3.NE2END0
INT_L_X2Y70.IMUX_L22.NL1BEG_N3
CLBLL_L_X2Y70.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[15]
INT_L_X2Y70.IMUX_L46.FAN_BOUNCE_S3_0
CLBLL_L_X2Y70.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y70.IMUX_L9.NR1END0
CLBLL_L_X2Y70.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y70.IMUX_L25.NR1END0
CLBLL_L_X2Y70.CLBLL_L_B5.CLBLL_IMUX25
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y67.NW2BEG1.LOGIC_OUTS5
INT_L_X2Y68.NL1BEG0.NW2END1
INT_L_X2Y69.NR1BEG0.NL1END0
INT_L_X2Y70.NR1BEG0.NR1END0
INT_L_X2Y71.FAN_ALT0.NR1END0
INT_L_X2Y71.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y70.IMUX_L28.FAN_BOUNCE_S3_0
CLBLL_L_X2Y70.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[14]
INT_L_X2Y70.IMUX_L36.NR1END2
CLBLL_L_X2Y70.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y70.IMUX_L10.NL1END1
CLBLL_L_X2Y70.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y69.NL1BEG1.NN2END2
INT_L_X2Y70.IMUX_L26.NL1END1
CLBLL_L_X2Y70.CLBLL_L_B4.CLBLL_IMUX26
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y67.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y69.NR1BEG2.NN2END2
INT_L_X2Y70.IMUX_L29.NR1END2
CLBLL_L_X2Y70.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[2]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y72.EE2BEG3.LOGIC_OUTS_L11
INT_L_X4Y72.WR1BEG_S0.EE2END3
INT_R_X3Y72.WW2BEG3.WR1END_S1_0
INT_R_X1Y72.ER1BEG_S0.WW2END3
INT_L_X2Y73.IMUX_L32.ER1END0
CLBLL_L_X2Y73.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[8]
INT_L_X2Y72.IMUX_L34.NE2END1
CLBLL_L_X2Y72.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y70.NL1BEG1.SW2END1
INT_L_X2Y71.IMUX_L42.NL1END1
CLBLL_L_X2Y71.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y72.SE2BEG1.NE2END1
INT_R_X3Y71.SW2BEG1.SE2END1
INT_L_X2Y70.IMUX_L34.SW2END1
CLBLL_L_X2Y70.CLBLL_L_C6.CLBLL_IMUX34
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y66.NW2BEG3.LOGIC_OUTS7
INT_L_X2Y67.LH0.NW2END3
INT_R_X3Y67.NW6BEG1.LH6
INT_R_X1Y71.NE2BEG1.NW6END1
INT_L_X2Y72.IMUX_L42.NE2END1
CLBLL_L_X2Y72.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[12]
INT_L_X2Y72.IMUX_L30.NE2END3
CLBLL_L_X2Y72.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y72.WW4BEG3.NE2END3
INT_R_X1Y72.SE2BEG3.EE4END3
INT_L_X2Y71.IMUX_L39.SE2END3
CLBLL_L_X2Y71.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y67.NN2BEG3.NE2END3
INT_R_X3Y69.NW2BEG3.NN2END3
INT_L_X2Y70.IMUX_L30.NW2END3
CLBLL_L_X2Y70.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y66.NE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y67.NW6BEG3.NE2END3
INT_R_X1Y71.NE2BEG3.NW6END3
INT_L_X2Y72.IMUX_L37.NE2END3
CLBLL_L_X2Y72.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[13]
INT_L_X2Y72.IMUX_L21.EL1END2
CLBLL_L_X2Y72.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y72.SL1BEG2.EL1END2
INT_L_X2Y71.IMUX_L37.SL1END2
CLBLL_L_X2Y71.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y68.NW2BEG3.NE2END3
INT_L_X2Y69.NL1BEG2.NW2END3
INT_L_X2Y70.IMUX_L20.NL1END2
CLBLL_L_X2Y70.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y67.NE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y68.NW6BEG3.NE2END3
INT_R_X1Y72.EL1BEG2.NW6END3
INT_L_X2Y72.IMUX_L36.EL1END2
CLBLL_L_X2Y72.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[10]
INT_L_X2Y72.IMUX_L33.NN2END1
CLBLL_L_X2Y72.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y69.NN2BEG1.NN2END1
INT_L_X2Y71.IMUX_L41.NN2END1
CLBLL_L_X2Y71.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y72.WW4BEG1.NN2END1
INT_R_X1Y72.SE2BEG1.EE4END1
INT_L_X2Y71.SE2BEG1.SE2END1
INT_R_X3Y70.WL1BEG0.SE2END1
INT_L_X2Y70.IMUX_L33.WL1END0
CLBLL_L_X2Y70.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y66.NL1BEG1.LOGIC_OUTS_L16
INT_L_X2Y67.NN2BEG1.NL1END1
INT_L_X2Y69.NW2BEG1.NN2END1
INT_R_X1Y70.WW4BEG1.NW2END1
INT_L_X2Y70.NN2BEG1.EE4END1
INT_L_X2Y72.IMUX_L41.NN2END1
CLBLL_L_X2Y72.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[11]
INT_L_X2Y72.FAN_ALT1.EL1END3
INT_L_X2Y72.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y72.IMUX_L20.FAN_BOUNCE1
CLBLL_L_X2Y72.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y70.NR1BEG3.SS2END3
INT_L_X2Y71.IMUX_L46.NR1END3
CLBLL_L_X2Y71.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y72.SS2BEG3.EL1END3
INT_L_X2Y70.IMUX_L23.SS2END3
CLBLL_L_X2Y70.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y66.NE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y67.NN2BEG0.NE2END0
INT_R_X3Y69.NW6BEG0.NN2END0
INT_R_X1Y73.EL1BEG_N3.NW6END0
INT_L_X2Y72.IMUX_L46.EL1END3
CLBLL_L_X2Y72.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[9]
INT_L_X2Y72.IMUX_L23.NL1END_S3_0
CLBLL_L_X2Y72.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y71.IMUX_L36.SR1END1
CLBLL_L_X2Y71.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y72.SR1BEG1.NN6END1
INT_L_X2Y71.SR1BEG2.SR1END1
INT_L_X2Y70.IMUX_L21.SR1END2
CLBLL_L_X2Y70.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y66.NN6BEG1.LOGIC_OUTS_L23
INT_L_X2Y72.NL1BEG0.NN6END1
INT_L_X2Y72.IMUX_L39.NL1END_S3_0
CLBLL_L_X2Y72.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[1]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y72.WR1BEG_S0.LOGIC_OUTS17
INT_L_X2Y73.IMUX_L17.WR1END0
CLBLL_L_X2Y73.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[7]
INT_L_X2Y71.IMUX_L24.WW2END_N0_3
CLBLL_L_X2Y71.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X3Y73.IMUX9.NR1END0
CLBLM_R_X3Y73.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y65.NE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y66.NN6BEG0.NE2END0
INT_R_X3Y72.NR1BEG0.NN6END0
INT_R_X3Y73.WR1BEG1.NR1END0
INT_L_X2Y73.IMUX_L18.WR1END1
CLBLL_L_X2Y73.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X4Y70.WW2BEG3.NN2END_S2_0
INT_L_X2Y70.IMUX_L47.WW2END3
CLBLL_L_X2Y70.CLBLL_LL_D5.CLBLL_IMUX47
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y65.NE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y69.NN2BEG0.NE6END0
INT_L_X4Y71.NW2BEG0.NN2END0
INT_R_X3Y72.NL1BEG_N3.NW2END0
INT_R_X3Y72.IMUX13.NL1BEG_N3
CLBLM_R_X3Y72.CLBLM_L_B6.CLBLM_IMUX13

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[4]
INT_R_X1Y71.NE2BEG0.EE4END0
INT_L_X2Y72.IMUX_L9.NE2END0
CLBLL_L_X2Y72.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y71.WW4BEG0.NW6END0
INT_R_X1Y71.EL1BEG_N3.EE4END0
INT_L_X2Y70.FAN_ALT3.EL1END3
INT_L_X2Y70.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y70.IMUX_L43.FAN_BOUNCE3
CLBLL_L_X2Y70.CLBLL_LL_D6.CLBLL_IMUX43
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y66.NE2BEG0.LOGIC_OUTS4
INT_L_X4Y67.NW6BEG0.NE2END0
INT_L_X2Y71.NE2BEG0.NW6END0
INT_R_X3Y72.IMUX16.NE2END0
CLBLM_R_X3Y72.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[5]
INT_R_X3Y72.WL1BEG1.NW2END3
INT_L_X2Y72.IMUX_L3.WL1END1
CLBLL_L_X2Y72.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y70.IMUX_L44.NW2END2
CLBLL_L_X2Y70.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y66.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y67.WW4BEG2.NW2END2
INT_R_X1Y67.NE2BEG2.EE4END2
INT_L_X2Y68.NE2BEG2.NE2END2
INT_R_X3Y69.NW2BEG2.NE2END2
INT_L_X2Y70.SR1BEG2.NW2END2
INT_L_X2Y69.ER1BEG3.SR1END2
INT_R_X3Y69.NR1BEG3.ER1END3
INT_R_X3Y70.NE2BEG3.NR1END3
INT_L_X4Y71.NW2BEG3.NE2END3
INT_R_X3Y72.FAN_ALT5.NW2END3
INT_R_X3Y72.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y72.IMUX25.FAN_BOUNCE5
CLBLM_R_X3Y72.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[6]
INT_R_X5Y72.NW6BEG1.NN2END1
INT_R_X3Y76.SW2BEG0.NW6END1
INT_L_X2Y75.IMUX_L9.SW2END0
CLBLL_L_X2Y75.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y66.NW6BEG1.LOGIC_OUTS5
INT_R_X1Y70.EL1BEG0.NW6END1
INT_L_X2Y70.IMUX_L40.EL1END0
CLBLL_L_X2Y70.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y66.NE6BEG1.LOGIC_OUTS5
INT_R_X5Y70.NN2BEG1.NE6END1
INT_R_X5Y72.WW2BEG0.NN2END1
INT_R_X3Y72.IMUX26.WW2END0
CLBLM_R_X3Y72.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[2]
INT_R_X3Y72.NR1BEG3.NR1END3
INT_R_X3Y73.IMUX22.NR1END3
CLBLM_R_X3Y73.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X2Y70.IMUX_L45.NN2END3
CLBLL_L_X2Y70.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y64.NN2BEG3.LOGIC_OUTS_L3
INT_L_X2Y66.NN2BEG3.NN2END3
INT_L_X2Y68.NN2BEG3.NN2END3
INT_L_X2Y70.NE2BEG3.NN2END3
INT_R_X3Y71.NR1BEG3.NE2END3
INT_R_X3Y72.IMUX14.NR1END3
CLBLM_R_X3Y72.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[3]
INT_R_X3Y72.NN2BEG2.NL1END2
INT_R_X3Y74.NW2BEG2.NN2END2
INT_L_X2Y75.WW4BEG2.NW2END2
INT_R_X1Y75.EL1BEG1.EE4END2
INT_L_X2Y75.IMUX_L26.EL1END1
CLBLL_L_X2Y75.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y65.NW6BEG3.NE2END3
INT_R_X1Y69.NE2BEG3.NW6END3
INT_L_X2Y70.IMUX_L38.NE2END3
CLBLL_L_X2Y70.CLBLL_LL_D3.CLBLL_IMUX38
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y64.NE2BEG3.LOGIC_OUTS_L17
INT_R_X3Y65.NN6BEG3.NE2END3
INT_R_X3Y71.NL1BEG2.NN6END3
INT_R_X3Y72.IMUX19.NL1END2
CLBLM_R_X3Y72.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.P[0]
# routing for net tpu_inst.mlp_u.ap_col1.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.P[0]
# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[0]
INT_L_X2Y69.NE6BEG0.NN2END0
INT_L_X4Y73.NW2BEG0.NE6END0
INT_R_X3Y74.IMUX32.NW2END0
CLBLM_R_X3Y74.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X2Y71.NN2BEG0.NN2END0
INT_L_X2Y73.IMUX_L1.NN2END0
CLBLL_L_X2Y73.CLBLL_LL_A3.CLBLL_IMUX1
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y64.WR1BEG_S0.LOGIC_OUTS7
INT_L_X2Y65.NN2BEG0.WR1END0
INT_L_X2Y67.NN2BEG0.NN2END0
INT_L_X2Y69.NN2BEG0.NN2END0
INT_L_X2Y71.IMUX_L1.NN2END0
CLBLL_L_X2Y71.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.biased_reg[1]
INT_R_X3Y72.NN2BEG1.NE2END1
INT_R_X3Y74.NN2BEG1.NN2END1
INT_R_X3Y76.IMUX10.NN2END1
CLBLM_R_X3Y76.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y71.NE2BEG1.EL1END1
INT_R_X3Y72.NW2BEG1.NE2END1
INT_L_X2Y73.IMUX_L2.NW2END1
CLBLL_L_X2Y73.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y67.NW6BEG2.LOGIC_OUTS6
INT_R_X1Y71.EL1BEG1.NW6END2
INT_L_X2Y71.IMUX_L11.EL1END1
CLBLL_L_X2Y71.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ub_b.count[3]
INT_R_X3Y41.SW2BEG2.WL1END2
INT_L_X2Y40.IMUX_L45.SW2END2
CLBLL_L_X2Y40.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X3Y47.EL1BEG1.NW2END2
INT_L_X4Y47.NR1BEG1.EL1END1
INT_L_X4Y48.IMUX_L10.NR1END1
CLBLL_L_X4Y48.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y42.IMUX_L23.SS2END3
CLBLL_L_X4Y42.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y43.IMUX46.SW2END3
CLBLM_R_X3Y43.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y43.IMUX_L0.SS2END_N0_3
CLBLL_L_X4Y43.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y44.SS2BEG3.LOGIC_OUTS_L7
INT_L_X4Y43.IMUX_L16.SS2END_N0_3
CLBLL_L_X4Y43.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y44.IMUX_L6.LOGIC_OUTS_L7
CLBLL_L_X4Y44.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y45.IMUX0.WR1END0
CLBLM_R_X3Y45.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y44.WR1BEG_S0.LOGIC_OUTS_L7
INT_R_X3Y45.IMUX16.WR1END0
CLBLM_R_X3Y45.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y42.SE2BEG3.SL1END3
INT_L_X4Y41.WL1BEG2.SE2END3
INT_R_X3Y41.IMUX21.WL1END2
CLBLM_R_X3Y41.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y44.SW2BEG3.LOGIC_OUTS_L7
INT_R_X3Y43.SL1BEG3.SW2END3
INT_R_X3Y42.IMUX30.SL1END3
CLBLM_R_X3Y42.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y44.NL1BEG2.LOGIC_OUTS_L7
INT_L_X4Y45.NR1BEG2.NL1END2
INT_L_X4Y46.NW2BEG2.NR1END2
INT_R_X3Y47.IMUX20.NW2END2
CLBLM_R_X3Y47.CLBLM_L_C2.CLBLM_IMUX20
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y44.IMUX_L46.LOGIC_OUTS_L7
CLBLL_L_X4Y44.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ub_b.count[2]
INT_R_X3Y41.SW2BEG0.SS2END0
INT_L_X2Y40.IMUX_L32.SW2END0
CLBLL_L_X2Y40.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y47.EE2BEG3.ER1END3
INT_L_X4Y47.NR1BEG3.EE2END3
INT_L_X4Y48.IMUX_L6.NR1END3
CLBLL_L_X4Y48.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y44.SS2BEG0.LOGIC_OUTS_L4
INT_L_X4Y42.IMUX_L33.SS2END0
CLBLL_L_X4Y42.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y43.IMUX41.SW2END0
CLBLM_R_X3Y43.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y43.IMUX_L3.SR1END1
CLBLL_L_X4Y43.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y43.IMUX_L19.SR1END1
CLBLL_L_X4Y43.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y44.IMUX_L9.LOGIC_OUTS_L4
CLBLL_L_X4Y44.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y44.NW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y44.BYP_ALT7.NW2END_S0_0
INT_R_X3Y44.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y45.IMUX9.BYP_BOUNCE_N3_7
CLBLM_R_X3Y45.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y41.IMUX33.SS2END0
CLBLM_R_X3Y41.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y44.SW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y43.SS2BEG0.SW2END0
INT_R_X3Y41.IMUX41.SS2END0
CLBLM_R_X3Y41.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y42.IMUX20.SW2END1
CLBLM_R_X3Y42.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y44.SR1BEG1.LOGIC_OUTS_L4
INT_L_X4Y43.SW2BEG1.SR1END1
INT_R_X3Y42.NW6BEG2.SW2END1
INT_R_X1Y46.NE2BEG2.NW6END2
INT_L_X2Y47.WW4BEG2.NE2END2
INT_R_X1Y47.ER1BEG3.EE4END2
INT_L_X2Y47.EL1BEG2.ER1END3
INT_R_X3Y47.IMUX21.EL1END2
CLBLM_R_X3Y47.CLBLM_L_C4.CLBLM_IMUX21
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y44.IMUX_L41.LOGIC_OUTS_L4
CLBLL_L_X4Y44.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ub_b.count[1]
INT_L_X4Y40.WW2BEG1.LOGIC_OUTS_L19
INT_L_X2Y40.IMUX_L27.WW2END1
CLBLL_L_X2Y40.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X3Y42.NN6BEG1.NW2END1
INT_R_X3Y48.EL1BEG0.NN6END1
INT_L_X4Y48.IMUX_L9.EL1END0
CLBLL_L_X4Y48.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y42.BYP_ALT4.NR1END1
INT_L_X4Y42.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y42.IMUX_L30.BYP_BOUNCE4
CLBLL_L_X4Y42.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y41.NN2BEG2.WR1END2
INT_R_X3Y43.IMUX36.NN2END2
CLBLM_R_X3Y43.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y43.IMUX_L10.NR1END1
CLBLL_L_X4Y43.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y43.IMUX_L26.NR1END1
CLBLL_L_X4Y43.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y44.IMUX_L3.NR1END1
CLBLL_L_X4Y44.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y40.NW6BEG1.LOGIC_OUTS_L19
INT_L_X2Y44.NE2BEG1.NW6END1
INT_R_X3Y45.IMUX3.NE2END1
CLBLM_R_X3Y45.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y41.WR1BEG2.NR1END1
INT_R_X3Y41.BYP_ALT5.WR1END2
INT_R_X3Y41.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y41.IMUX23.BYP_BOUNCE5
CLBLM_R_X3Y41.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y42.IMUX33.NW2END1
CLBLM_R_X3Y42.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y42.IMUX41.NW2END1
CLBLM_R_X3Y42.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y41.NW2BEG1.NR1END1
INT_R_X3Y42.NN2BEG1.NW2END1
INT_R_X3Y44.SE6BEG1.NN2END1
INT_R_X5Y40.SW2BEG1.SE6END1
INT_L_X4Y39.NW6BEG2.SW2END1
INT_L_X2Y43.NE6BEG2.NW6END2
INT_L_X4Y47.WR1BEG3.NE6END2
INT_R_X3Y47.IMUX30.WR1END3
CLBLM_R_X3Y47.CLBLM_L_C5.CLBLM_IMUX30
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y40.NR1BEG1.LOGIC_OUTS_L19
INT_L_X4Y41.NR1BEG1.NR1END1
INT_L_X4Y42.NR1BEG1.NR1END1
INT_L_X4Y43.NR1BEG1.NR1END1
INT_L_X4Y44.GFAN1.NR1END1
INT_L_X4Y44.IMUX_L39.GFAN1
CLBLL_L_X4Y44.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ub_b_wr_ready
# routing for net tpu_inst.mlp_u.ub_b_empty
# routing for net tpu_inst.mlp_u.ub_a.$auto$memory_libmap.cc:1950:emit_port$5498[5]
# routing for net tpu_inst.mlp_u.ub_a.$auto$memory_libmap.cc:1950:emit_port$5498[4]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16092.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16092.A[0]
INT_L_X2Y47.IMUX_L22.FAN_BOUNCE_S3_2
CLBLL_L_X2Y47.CLBLL_LL_C3.CLBLL_IMUX22
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y52.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y51.SW6BEG3.SE2END3
INT_R_X1Y47.ER1BEG_S0.SW6END3
INT_L_X2Y48.FAN_ALT2.ER1END0
INT_L_X2Y48.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y47.IMUX_L38.FAN_BOUNCE_S3_2
CLBLL_L_X2Y47.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[4]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16091.A[0]
INT_L_X2Y44.IMUX_L22.SL1END3
CLBLL_L_X2Y44.CLBLL_LL_C3.CLBLL_IMUX22
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y52.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y52.LH0.ER1END3
INT_R_X3Y52.SS6BEG3.LH0
INT_R_X3Y46.SW2BEG3.SS6END3
INT_L_X2Y45.SL1BEG3.SW2END3
INT_L_X2Y44.IMUX_L38.SL1END3
CLBLL_L_X2Y44.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[3]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y47.SE6BEG2.LOGIC_OUTS_L16
INT_L_X4Y43.WL1BEG1.SE6END2
INT_R_X3Y43.WL1BEG0.WL1END1
INT_L_X2Y43.NL1BEG0.WL1END0
INT_L_X2Y43.BYP_ALT7.NL1END_S3_0
INT_L_X2Y43.BYP_L7.BYP_ALT7
CLBLL_L_X2Y43.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16090.A[0]
INT_L_X2Y47.IMUX_L6.SR1END2
CLBLL_L_X2Y47.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y51.SW2BEG1.LOGIC_OUTS_L23
INT_R_X1Y50.SE2BEG1.SW2END1
INT_L_X2Y49.SL1BEG1.SE2END1
INT_L_X2Y48.SR1BEG2.SL1END1
INT_L_X2Y47.IMUX_L14.SR1END2
CLBLL_L_X2Y47.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[2]
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y51.SR1BEG1.LOGIC_OUTS_L18
INT_L_X2Y50.SR1BEG2.SR1END1
BRKH_INT_X2Y49.BRKH_INT_SR1END2.BRKH_INT_SR1END2_SLOW
INT_L_X2Y49.SS2BEG2.SR1END2
INT_L_X2Y47.SR1BEG3.SS2END2
INT_L_X2Y46.BYP_ALT7.SR1END3
INT_L_X2Y46.BYP_L7.BYP_ALT7
CLBLL_L_X2Y46.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[15]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X3Y63.ER1BEG2.LOGIC_OUTS13
INT_L_X4Y63.SE2BEG2.ER1END2
INT_R_X5Y62.SW6BEG2.SE2END2
INT_R_X3Y58.SS2BEG2.SW6END2
INT_R_X3Y56.BYP_ALT2.SS2END2
INT_R_X3Y56.BYP2.BYP_ALT2
CLBLM_R_X3Y56.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[14]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y63.SS2BEG3.LOGIC_OUTS21
INT_R_X3Y61.SS6BEG3.SS2END3
INT_R_X3Y55.SR1BEG_S0.SS6END3
INT_R_X3Y55.SS2BEG0.SR1BEG_S0
INT_R_X3Y53.BYP_ALT0.SS2END0
INT_R_X3Y53.BYP0.BYP_ALT0
CLBLM_R_X3Y53.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[13]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y63.EE2BEG2.LOGIC_OUTS14
INT_R_X5Y63.SW6BEG2.EE2END2
INT_R_X3Y59.SR1BEG3.SW6END2
INT_R_X3Y58.SS2BEG3.SR1END3
INT_R_X3Y56.BYP_ALT6.SS2END3
INT_R_X3Y56.BYP6.BYP_ALT6
CLBLM_R_X3Y56.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16089.A[0]
INT_L_X2Y51.IMUX_L21.NL1BEG_N3
CLBLL_L_X2Y51.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y51.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X2Y51.IMUX_L37.NL1BEG_N3
CLBLL_L_X2Y51.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[12]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y63.SW2BEG0.LOGIC_OUTS22
INT_L_X2Y62.SR1BEG1.SW2END0
INT_L_X2Y61.SS2BEG1.SR1END1
INT_L_X2Y59.SL1BEG1.SS2END1
INT_L_X2Y58.BYP_ALT5.SL1END1
INT_L_X2Y58.BYP_L5.BYP_ALT5
CLBLL_L_X2Y58.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[1]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y47.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y45.SR1BEG3.SS2END2
INT_L_X2Y44.SR1BEG_S0.SR1END3
INT_L_X2Y44.BYP_ALT4.SR1BEG_S0
INT_L_X2Y44.BYP_L4.BYP_ALT4
CLBLL_L_X2Y44.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[11]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_R_X3Y61.SS2BEG0.LOGIC_OUTS12
INT_R_X3Y59.SW2BEG0.SS2END0
INT_L_X2Y58.SS2BEG0.SW2END0
INT_L_X2Y56.ER1BEG1.SS2END0
INT_R_X3Y56.BYP_ALT4.ER1END1
INT_R_X3Y56.BYP4.BYP_ALT4
CLBLM_R_X3Y56.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[10]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y61.EE2BEG2.LOGIC_OUTS20
INT_R_X5Y61.SW6BEG2.EE2END2
INT_R_X3Y57.SL1BEG2.SW6END2
INT_R_X3Y56.BYP_ALT3.SL1END2
INT_R_X3Y56.BYP3.BYP_ALT3
CLBLM_R_X3Y56.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[9]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X3Y61.SE6BEG1.LOGIC_OUTS13
INT_R_X5Y57.SW2BEG1.SE6END1
INT_L_X4Y56.SR1BEG2.SW2END1
INT_L_X4Y55.SR1BEG3.SR1END2
INT_L_X4Y54.SL1BEG3.SR1END3
INT_L_X4Y53.BYP_ALT7.SL1END3
INT_L_X4Y53.BYP_L7.BYP_ALT7
CLBLL_L_X4Y53.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16088.A[0]
INT_L_X2Y47.FAN_ALT3.SL1END3
INT_L_X2Y47.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y47.IMUX_L11.FAN_BOUNCE3
CLBLL_L_X2Y47.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y51.SL1BEG3.LOGIC_OUTS_L21
INT_L_X2Y50.SW2BEG3.SL1END3
INT_R_X1Y49.SE2BEG3.SW2END3
INT_L_X2Y48.SL1BEG3.SE2END3
INT_L_X2Y47.IMUX_L15.SL1END3
CLBLL_L_X2Y47.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[8]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y61.SE2BEG3.LOGIC_OUTS21
INT_L_X4Y60.SL1BEG3.SE2END3
INT_L_X4Y59.WW2BEG3.SL1END3
INT_L_X2Y59.SS2BEG3.WW2END3
INT_L_X2Y57.SL1BEG3.SS2END3
INT_L_X2Y56.SE2BEG3.SL1END3
INT_R_X3Y55.SS2BEG3.SE2END3
INT_R_X3Y53.BYP_ALT6.SS2END3
INT_R_X3Y53.BYP6.BYP_ALT6
CLBLM_R_X3Y53.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$procmux$2411.Y[0]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y49.SW2BEG0.LOGIC_OUTS_L18
INT_R_X1Y48.SS6BEG0.SW2END0
INT_R_X1Y42.ER1BEG1.SS6END0
INT_L_X2Y42.BYP_ALT5.ER1END1
INT_L_X2Y42.BYP_L5.BYP_ALT5
CLBLL_L_X2Y42.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[7]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y61.SW6BEG2.LOGIC_OUTS14
INT_R_X1Y57.SR1BEG3.SW6END2
INT_R_X1Y56.SE2BEG3.SR1END3
INT_L_X2Y55.SE6BEG3.SE2END3
INT_L_X4Y51.SW6BEG3.SE6END3
INT_L_X2Y48.NL1BEG_N3.SW6END_N0_3
INT_L_X2Y48.BYP_ALT6.NL1BEG_N3
INT_L_X2Y48.BYP_L6.BYP_ALT6
CLBLL_L_X2Y48.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[6]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y61.SL1BEG0.LOGIC_OUTS22
INT_R_X3Y60.SR1BEG1.SL1END0
INT_R_X3Y59.SE2BEG1.SR1END1
INT_L_X4Y58.SW6BEG1.SE2END1
INT_L_X2Y54.SS6BEG1.SW6END1
INT_L_X2Y48.EE2BEG1.SS6END1
INT_L_X4Y48.BYP_ALT4.EE2END1
INT_L_X4Y48.BYP_L4.BYP_ALT4
CLBLL_L_X4Y48.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[5]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_R_X3Y50.ER1BEG1.LOGIC_OUTS12
INT_L_X4Y50.SS2BEG1.ER1END1
INT_L_X4Y48.SE2BEG1.SS2END1
INT_R_X5Y47.BYP_ALT4.SE2END1
INT_R_X5Y47.BYP4.BYP_ALT4
CLBLM_R_X5Y47.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16086.A[3]
INT_L_X2Y48.IMUX_L9.SE2END0
CLBLL_L_X2Y48.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y48.IMUX_L25.SE2END0
CLBLL_L_X2Y48.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y44.IMUX21.NL1BEG_N3
CLBLM_R_X3Y44.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y44.IMUX46.NL1BEG_N3
CLBLM_R_X3Y44.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X2Y49.IMUX_L10.ER1END0
CLBLL_L_X2Y49.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y49.IMUX_L25.ER1END0
CLBLL_L_X2Y49.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y52.IMUX_L30.SS2END3
CLBLL_L_X2Y52.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y56.SS2BEG3.SS6END3
INT_L_X2Y54.SS2BEG3.SS2END3
INT_L_X2Y52.IMUX_L39.SS2END3
CLBLL_L_X2Y52.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y49.IMUX8.SE2END0
CLBLM_R_X3Y49.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y49.IMUX17.SE2END0
CLBLM_R_X3Y49.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X2Y45.IMUX_L32.WR1END0
CLBLL_L_X2Y45.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X3Y44.NW2BEG3.NL1BEG_N3
INT_L_X2Y45.IMUX_L45.NW2END3
CLBLL_L_X2Y45.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X3Y47.IMUX10.SS2END0
CLBLM_R_X3Y47.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y47.IMUX25.SS2END0
CLBLM_R_X3Y47.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X2Y44.IMUX_L11.WR1END1
CLBLL_L_X2Y44.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y44.WR1BEG1.NW2END0
INT_L_X2Y44.IMUX_L18.WR1END1
CLBLL_L_X2Y44.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y46.IMUX_L7.WL1END3
CLBLL_L_X2Y46.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y46.IMUX_L15.WL1END3
CLBLL_L_X2Y46.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y45.IMUX_L1.WR1END0
CLBLL_L_X2Y45.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y45.IMUX_L17.WR1END0
CLBLL_L_X2Y45.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y47.IMUX_L28.FAN_BOUNCE_S3_0
CLBLL_L_X2Y47.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y50.SW2BEG0.SS6END0
INT_R_X1Y49.SE2BEG0.SW2END0
INT_L_X2Y48.FAN_ALT0.SE2END0
INT_L_X2Y48.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y47.IMUX_L44.FAN_BOUNCE_S3_0
CLBLL_L_X2Y47.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X2Y44.IMUX_L31.WR1END_S1_0
CLBLL_L_X2Y44.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X3Y47.SE6BEG0.SS2END0
INT_R_X5Y43.WL1BEG_N3.SE6END0
INT_L_X4Y43.NW2BEG0.WL1END_N1_3
INT_R_X3Y44.NL1BEG_N3.NW2END0
INT_R_X3Y44.WR1BEG_S0.NL1BEG_N3
INT_L_X2Y44.IMUX_L47.WR1END_S1_0
CLBLL_L_X2Y44.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y47.IMUX_L3.SS2END1
CLBLL_L_X2Y47.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y47.IMUX_L16.WL1END_N1_3
CLBLL_L_X2Y47.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y51.IMUX_L23.SE2END3
CLBLL_L_X2Y51.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X1Y58.SS6BEG3.SS6END3
INT_R_X1Y52.SE2BEG3.SS6END3
INT_L_X2Y51.IMUX_L46.SE2END3
CLBLL_L_X2Y51.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y50.SE2BEG0.SS6END0
INT_R_X3Y49.SS2BEG0.SE2END0
INT_R_X3Y47.WL1BEG_N3.SS2END0
INT_L_X2Y47.IMUX_L8.WL1END_N1_3
CLBLL_L_X2Y47.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y49.SS2BEG1.SR1END1
INT_L_X2Y47.IMUX_L27.SS2END1
CLBLL_L_X2Y47.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y64.WW4BEG3.LOGIC_OUTS_L21
INT_R_X1Y64.SS6BEG3.EE4END3
INT_R_X1Y58.SS2BEG3.SS6END3
INT_R_X1Y56.SS2BEG3.SS2END3
INT_R_X1Y54.SS6BEG3.SS2END3
INT_R_X1Y48.ER1BEG_S0.SS6END3
INT_L_X2Y49.IMUX_L33.ER1END0
CLBLL_L_X2Y49.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y64.SS2BEG3.LOGIC_OUTS_L21
INT_L_X2Y62.SS6BEG3.SS2END3
INT_L_X2Y56.LH12.SS6END3
INT_L_X2Y56.SS6BEG0.LH12
INT_L_X2Y50.SR1BEG1.SS6END0
BRKH_INT_X2Y49.BRKH_INT_SR1END1.BRKH_INT_SR1END1_SLOW
INT_L_X2Y49.IMUX_L36.SR1END1
CLBLL_L_X2Y49.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[4]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y50.SE2BEG2.LOGIC_OUTS20
INT_L_X4Y49.SL1BEG2.SE2END2
INT_L_X4Y48.BYP_ALT2.SL1END2
INT_L_X4Y48.BYP_L2.BYP_ALT2
CLBLL_L_X4Y48.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16086.A[0]
INT_L_X2Y49.IMUX_L21.SW2END2
CLBLL_L_X2Y49.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y51.SE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y50.SW2BEG2.SE2END2
INT_L_X2Y49.IMUX_L37.SW2END2
CLBLL_L_X2Y49.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[3]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X3Y50.EL1BEG0.LOGIC_OUTS13
INT_L_X4Y49.BYP_ALT7.EL1END_S3_0
INT_L_X4Y49.BYP_L7.BYP_ALT7
CLBLL_L_X4Y49.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$procmux$2402_Y[2]
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[2]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y50.ER1BEG_S0.LOGIC_OUTS21
INT_L_X4Y51.EL1BEG_N3.ER1END0
INT_R_X5Y50.BYP_ALT3.EL1END3
INT_R_X5Y50.BYP3.BYP_ALT3
CLBLM_R_X5Y50.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.Y[2]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y79.NW2BEG0.LOGIC_OUTS22
INT_L_X2Y80.IMUX_L0.NW2END0
CLBLL_L_X2Y80.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[1]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y50.SR1BEG3.LOGIC_OUTS14
BRKH_INT_X3Y49.BRKH_INT_SR1END3.BRKH_INT_SR1END3_SLOW
INT_R_X3Y49.SL1BEG3.SR1END3
INT_R_X3Y48.SS2BEG3.SL1END3
INT_R_X3Y46.BYP_ALT6.SS2END3
INT_R_X3Y46.BYP6.BYP_ALT6
CLBLM_R_X3Y46.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$procmux$2402_Y[1]
# routing for net tpu_inst.mlp_u.ub_a.$\mem$rdreg[0]$d[0]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y50.SW2BEG0.LOGIC_OUTS22
INT_L_X2Y49.FAN_ALT4.SW2END0
INT_L_X2Y49.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y48.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X2Y48.BYP_L3.BYP_ALT3
CLBLL_L_X2Y48.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.Y[1]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y79.WR1BEG_S0.LOGIC_OUTS21
INT_L_X2Y79.SR1BEG_S0.WR1END_S1_0
INT_L_X2Y79.IMUX_L9.SR1BEG_S0
CLBLL_L_X2Y79.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$procmux$2402_Y[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.Y[0]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y79.WR1BEG3.LOGIC_OUTS20
INT_L_X2Y79.IMUX_L6.WR1END3
CLBLL_L_X2Y79.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$fsm_map.cc:170:map_fsm$3982[0]
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y70.NW2BEG2.LOGIC_OUTS_L20
INT_R_X1Y71.NE2BEG2.NW2END2
INT_L_X2Y72.FAN_ALT5.NE2END2
INT_L_X2Y72.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y72.BYP_ALT1.FAN_BOUNCE5
INT_L_X2Y72.BYP_L1.BYP_ALT1
CLBLL_L_X2Y72.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[7]
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[6]
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.genblk1.O[5]
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.Y[4]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y49.SE6BEG2.LOGIC_OUTS_L20
INT_L_X4Y45.SW6BEG2.SE6END2
INT_L_X2Y41.SE6BEG2.SW6END2
INT_L_X4Y37.WL1BEG1.SE6END2
INT_R_X3Y37.BYP_ALT5.WL1END1
INT_R_X3Y37.BYP5.BYP_ALT5
CLBLM_R_X3Y37.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16081.A[4]
INT_L_X2Y70.IMUX_L7.LOGIC_OUTS_L21
CLBLL_L_X2Y70.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y70.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y70.IMUX_L15.LOGIC_OUTS_L21
CLBLL_L_X2Y70.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$fsm_map.cc:170:map_fsm$3982[1]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y71.NR1BEG2.LOGIC_OUTS_L16
INT_L_X2Y72.BYP_ALT3.NR1END2
INT_L_X2Y72.BYP_L3.BYP_ALT3
CLBLL_L_X2Y72.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.genblk1.C[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[16]$legal2233
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2231
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[15]$legal2229
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.Y[3]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y48.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y44.SL1BEG1.SE6END1
INT_L_X4Y43.WL1BEG0.SL1END1
INT_R_X3Y43.NW2BEG1.WL1END0
INT_L_X2Y44.SS6BEG0.NW2END1
INT_L_X2Y38.SE2BEG0.SS6END0
INT_R_X3Y37.BYP_ALT0.SE2END0
INT_R_X3Y37.BYP0.BYP_ALT0
CLBLM_R_X3Y37.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.Y[2]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y48.SE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y44.SE2BEG0.SE6END0
INT_R_X5Y43.SW6BEG0.SE2END0
INT_R_X3Y39.SL1BEG0.SW6END0
INT_R_X3Y38.FAN_ALT4.SL1END0
INT_R_X3Y38.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y37.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y37.BYP7.BYP_ALT7
CLBLM_R_X3Y37.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.Y[1]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y48.SE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y44.SW6BEG3.SE6END3
INT_L_X2Y40.SS2BEG3.SW6END3
INT_L_X2Y38.NR1BEG3.SS2END3
INT_L_X2Y39.EL1BEG2.NR1END3
INT_R_X3Y39.SS2BEG2.EL1END2
INT_R_X3Y37.BYP_ALT2.SS2END2
INT_R_X3Y37.BYP2.BYP_ALT2
CLBLM_R_X3Y37.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.Y[0]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y48.SS6BEG2.LOGIC_OUTS_L20
INT_L_X2Y42.EE2BEG2.SS6END2
INT_L_X4Y42.SS2BEG2.EE2END2
INT_L_X4Y40.SR1BEG3.SS2END2
INT_L_X4Y39.SS2BEG3.SR1END3
INT_L_X4Y37.BYP_ALT7.SS2END3
INT_L_X4Y37.BYP_L7.BYP_ALT7
CLBLL_L_X4Y37.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.CO[3]
CLBLL_L_X2Y48.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[14]$legal2227
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[14]$legal2225
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[13]$legal2223
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[1]
INT_L_X2Y71.IMUX_L9.LOGIC_OUTS_L18
CLBLL_L_X2Y71.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y71.IMUX_L25.LOGIC_OUTS_L18
CLBLL_L_X2Y71.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[3]
INT_R_X3Y50.IMUX28.SW2END2
CLBLM_R_X3Y50.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y50.IMUX27.ER1END1
CLBLM_R_X3Y50.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y51.SR1BEG3.NW2END3
INT_L_X2Y50.SR1BEG_S0.SR1END3
INT_L_X2Y50.ER1BEG1.SR1BEG_S0
INT_R_X3Y50.IMUX11.ER1END1
CLBLM_R_X3Y50.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y61.IMUX28.NR1END2
CLBLM_R_X3Y61.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y61.IMUX27.WW2END1
CLBLM_R_X3Y61.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y51.NE6BEG2.NN6END2
INT_R_X5Y55.NN6BEG2.NE6END2
INT_R_X5Y61.WW2BEG1.NN6END2
INT_R_X3Y61.IMUX11.WW2END1
CLBLM_R_X3Y61.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y63.IMUX28.NN2END2
CLBLM_R_X3Y63.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y54.NN6BEG2.NN6END2
INT_R_X3Y60.NR1BEG2.NN6END2
INT_R_X3Y61.NN2BEG2.NR1END2
INT_R_X3Y63.IMUX27.NN2END2
CLBLM_R_X3Y63.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y45.NN6BEG2.LOGIC_OUTS6
INT_R_X3Y51.EE2BEG2.NN6END2
INT_R_X5Y51.WR1BEG3.EE2END2
INT_L_X4Y51.SW2BEG2.WR1END3
INT_R_X3Y50.NW2BEG3.SW2END2
INT_L_X2Y51.LH12.NW2END3
INT_L_X2Y51.NE6BEG0.LH12
INT_L_X4Y55.NW6BEG0.NE6END0
INT_L_X2Y59.NE6BEG0.NW6END0
INT_L_X4Y63.WR1BEG1.NE6END0
INT_R_X3Y63.IMUX11.WR1END1
CLBLM_R_X3Y63.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y45.NR1BEG2.LOGIC_OUTS6
INT_R_X3Y46.NN2BEG2.NR1END2
INT_R_X3Y48.NN6BEG2.NN2END2
INT_R_X3Y54.NN2BEG2.NN6END2
INT_R_X3Y56.IMUX44.NN2END2
CLBLM_R_X3Y56.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[2]
INT_R_X5Y44.NN6BEG2.LVB0
INT_R_X5Y50.WW2BEG1.NN6END2
INT_R_X3Y50.BYP_ALT2.WW2END1
INT_R_X3Y50.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y50.IMUX22.BYP_BOUNCE2
CLBLM_R_X3Y50.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y50.IMUX17.NW2END1
CLBLM_R_X3Y50.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y45.NE6BEG0.LOGIC_OUTS4
INT_R_X5Y49.WR1BEG1.NE6END0
INT_L_X4Y49.NW2BEG1.WR1END1
INT_R_X3Y50.IMUX1.NW2END1
CLBLM_R_X3Y50.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y61.NL1BEG_N3.NN6END0
INT_R_X3Y61.IMUX22.NL1BEG_N3
CLBLM_R_X3Y61.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y61.IMUX17.SL1END0
CLBLM_R_X3Y61.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y62.SR1BEG_S0.NN2END_S2_0
INT_R_X3Y62.SL1BEG0.SR1BEG_S0
INT_R_X3Y61.IMUX1.SL1END0
CLBLM_R_X3Y61.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y46.EL1BEG_N3.NR1END0
INT_L_X4Y45.SE2BEG3.EL1END3
INT_R_X5Y44.LVB0.SE2END3
INT_R_X5Y56.NN6BEG2.LVB12
INT_R_X5Y62.WR1BEG3.NN6END2
INT_L_X4Y62.NW2BEG3.WR1END3
INT_R_X3Y63.IMUX22.NW2END3
CLBLM_R_X3Y63.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y63.IMUX17.NN2END0
CLBLM_R_X3Y63.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y55.LH12.LV9
INT_R_X3Y55.NN6BEG0.LH12
INT_R_X3Y61.NN2BEG0.NN6END0
INT_R_X3Y63.IMUX1.NN2END0
CLBLM_R_X3Y63.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y45.NR1BEG0.LOGIC_OUTS4
INT_R_X3Y46.LV0.NR1END0
INT_R_X3Y64.SE6BEG3.LV18
INT_R_X5Y60.SW6BEG3.SE6END3
INT_R_X3Y56.SE6BEG3.SW6END3
INT_R_X5Y52.LVB12.SE6END3
INT_R_X5Y52.NN6BEG2.LVB12
INT_R_X5Y58.WR1BEG3.NN6END2
INT_L_X4Y58.SW2BEG2.WR1END3
INT_R_X3Y57.SS2BEG2.SW2END2
INT_R_X3Y55.NR1BEG2.SS2END2
INT_R_X3Y56.IMUX29.NR1END2
CLBLM_R_X3Y56.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[1]
INT_R_X3Y51.FAN_ALT4.WR1END0
INT_R_X3Y51.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y50.IMUX29.FAN_BOUNCE_S3_4
CLBLM_R_X3Y50.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y50.IMUX18.SR1BEG_S0
CLBLM_R_X3Y50.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y50.WR1BEG_S0.NE6END3
INT_R_X3Y50.SR1BEG_S0.WR1END_S1_0
INT_R_X3Y50.IMUX2.SR1BEG_S0
CLBLM_R_X3Y50.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y62.SW2BEG2.NW2END3
INT_L_X2Y61.ER1BEG3.SW2END2
INT_R_X3Y61.FAN_ALT3.ER1END3
INT_R_X3Y61.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y61.IMUX29.FAN_BOUNCE3
CLBLM_R_X3Y61.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y61.IMUX18.NE2END1
CLBLM_R_X3Y61.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y62.WR1BEG_S0.NW2END3
INT_L_X2Y63.LV_L18.WR1END0
INT_L_X2Y54.NN6BEG1.LV_L9
INT_L_X2Y60.NE2BEG1.NN6END1
INT_R_X3Y61.IMUX2.NE2END1
CLBLM_R_X3Y61.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y45.NE6BEG3.LOGIC_OUTS7
INT_R_X5Y49.NW6BEG3.NE6END3
INT_R_X3Y53.NE6BEG3.NW6END3
INT_R_X5Y57.NW6BEG3.NE6END3
INT_R_X3Y61.NN2BEG3.NW6END3
INT_R_X3Y63.IMUX29.NN2END3
CLBLM_R_X3Y63.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y63.IMUX18.BYP_BOUNCE_N3_6
CLBLM_R_X3Y63.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X2Y56.NE6BEG3.NN2END3
INT_L_X4Y60.NR1BEG3.NE6END3
INT_L_X4Y61.NW2BEG3.NR1END3
INT_R_X3Y62.BYP_ALT6.NW2END3
INT_R_X3Y62.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y63.IMUX2.BYP_BOUNCE_N3_6
CLBLM_R_X3Y63.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y45.NW2BEG3.LOGIC_OUTS7
INT_L_X2Y46.NE6BEG3.NW2END3
INT_L_X4Y50.NW6BEG3.NE6END3
INT_L_X2Y54.NN2BEG3.NW6END3
INT_L_X2Y56.EL1BEG2.NN2END3
INT_R_X3Y56.IMUX27.EL1END2
CLBLM_R_X3Y56.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4625[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][33]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][32]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][31]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][30]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][29]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][28]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][27]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][26]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][25]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][24]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][23]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][22]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][21]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][20]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][19]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][18]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][17]
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.Y[3]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y56.SE6BEG1.LOGIC_OUTS23
INT_R_X5Y52.SW6BEG1.SE6END1
INT_R_X3Y48.SW2BEG1.SW6END1
INT_L_X2Y47.SE2BEG1.SW2END1
INT_R_X3Y46.FAN_ALT2.SE2END1
INT_R_X3Y46.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y46.FAN_ALT4.FAN_BOUNCE2
INT_R_X3Y46.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y45.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X3Y45.BYP3.BYP_ALT3
CLBLM_R_X3Y45.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.Y[2]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y56.SL1BEG0.LOGIC_OUTS22
INT_R_X3Y55.SE2BEG0.SL1END0
INT_L_X4Y54.SW2BEG0.SE2END0
INT_R_X3Y53.SS6BEG0.SW2END0
INT_R_X3Y47.SS2BEG0.SS6END0
INT_R_X3Y45.BYP_ALT1.SS2END0
INT_R_X3Y45.BYP1.BYP_ALT1
CLBLM_R_X3Y45.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.Y[1]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y56.SL1BEG3.LOGIC_OUTS21
INT_R_X3Y55.SE2BEG3.SL1END3
INT_L_X4Y54.SW2BEG3.SE2END3
INT_R_X3Y53.SE2BEG3.SW2END3
INT_L_X4Y52.SS6BEG3.SE2END3
INT_L_X4Y46.SW2BEG3.SS6END3
INT_R_X3Y45.BYP_ALT6.SW2END3
INT_R_X3Y45.BYP6.BYP_ALT6
CLBLM_R_X3Y45.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.Y[0]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y56.SE6BEG2.LOGIC_OUTS20
INT_R_X5Y52.WL1BEG1.SE6END2
INT_L_X4Y52.NW2BEG2.WL1END1
INT_R_X3Y53.SS6BEG1.NW2END2
INT_R_X3Y47.SS2BEG1.SS6END1
INT_R_X3Y45.BYP_ALT4.SS2END1
INT_R_X3Y45.BYP4.BYP_ALT4
CLBLM_R_X3Y45.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$fsm_map.cc:170:map_fsm$3982[2]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$techmap19210$abc$16052$auto$blifparse.cc:536:parse_blif$16077.A[5]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y75.SW2BEG0.LOGIC_OUTS_L8
INT_R_X1Y74.ER1BEG1.SW2END0
INT_L_X2Y74.IMUX_L43.ER1END1
CLBLL_L_X2Y74.CLBLL_LL_D6.CLBLL_IMUX43

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.bit_index[2]
INT_R_X3Y79.IMUX28.SE2END2
CLBLM_R_X3Y79.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X2Y80.SE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y79.SS2BEG2.SE2END2
INT_R_X3Y77.SS2BEG2.SS2END2
INT_R_X3Y75.NR1BEG2.SS2END2
INT_R_X3Y76.IMUX29.NR1END2
CLBLM_R_X3Y76.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y80.SL1BEG2.LOGIC_OUTS_L16
INT_L_X2Y79.BYP_ALT2.SL1END2
INT_L_X2Y79.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y79.IMUX_L14.BYP_BOUNCE2
CLBLL_L_X2Y79.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.bit_index[0]
INT_L_X2Y79.IMUX_L30.NL1BEG_N3
CLBLL_L_X2Y79.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y79.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y79.FAN_ALT1.NL1BEG_N3
INT_L_X2Y79.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y79.IMUX_L26.FAN_BOUNCE1
CLBLL_L_X2Y79.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.bit_index[1]
INT_L_X2Y79.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y79.IMUX15.ER1END3
CLBLM_R_X3Y79.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y79.SE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y78.SL1BEG2.SE2END2
INT_R_X3Y77.SW2BEG2.SL1END2
INT_L_X2Y76.WW4BEG3.SW2END2
INT_R_X1Y76.EL1BEG2.EE4END3
INT_L_X2Y76.EL1BEG1.EL1END2
INT_R_X3Y76.IMUX18.EL1END1
CLBLM_R_X3Y76.CLBLM_M_B2.CLBLM_IMUX18
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y79.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X2Y79.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y79.FAN_ALT2.FAN_BOUNCE5
INT_L_X2Y79.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y79.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y79.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.CO[3]
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2287
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[29]$legal2285
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2283
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$fsm_map.cc:170:map_fsm$3982[3]
# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[3]
INT_L_X2Y50.NE2BEG2.NN2END2
INT_R_X3Y51.SL1BEG2.NE2END2
INT_R_X3Y50.IMUX44.SL1END2
CLBLM_R_X3Y50.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y63.SE2BEG2.NE2END2
INT_L_X4Y62.SW2BEG2.SE2END2
INT_R_X3Y61.IMUX44.SW2END2
CLBLM_R_X3Y61.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X2Y50.NN6BEG2.NN2END2
INT_L_X2Y56.NN6BEG2.NN6END2
INT_L_X2Y62.NE2BEG2.NN6END2
INT_R_X3Y63.IMUX44.NE2END2
CLBLM_R_X3Y63.CLBLM_M_D4.CLBLM_IMUX44
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y47.NE2BEG1.LOGIC_OUTS_L1
INT_R_X3Y48.WR1BEG2.NE2END1
INT_L_X2Y48.NN2BEG2.WR1END2
INT_L_X2Y50.IMUX_L44.NN2END2
CLBLL_L_X2Y50.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[2]
INT_L_X2Y51.EL1BEG_N3.NR1END0
INT_R_X3Y50.IMUX38.EL1END3
CLBLM_R_X3Y50.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y64.SL1BEG1.SR1END1
INT_R_X3Y63.SL1BEG1.SL1END1
INT_R_X3Y62.FAN_ALT2.SL1END1
INT_R_X3Y62.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y61.IMUX38.FAN_BOUNCE_S3_2
CLBLM_R_X3Y61.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y47.NN6BEG1.LOGIC_OUTS1
INT_R_X3Y53.NN6BEG1.NN6END1
INT_R_X3Y59.NN6BEG1.NN6END1
INT_R_X3Y65.SR1BEG1.NN6END1
INT_R_X3Y64.SR1BEG2.SR1END1
INT_R_X3Y63.IMUX38.SR1END2
CLBLM_R_X3Y63.CLBLM_M_D3.CLBLM_IMUX38
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y47.WL1BEG0.LOGIC_OUTS1
INT_L_X2Y47.NN2BEG1.WL1END0
INT_L_X2Y49.NW2BEG1.NN2END1
INT_R_X1Y50.EL1BEG0.NW2END1
INT_L_X2Y50.NR1BEG0.EL1END0
INT_L_X2Y51.FAN_ALT4.NR1END0
INT_L_X2Y51.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y50.IMUX_L29.FAN_BOUNCE_S3_4
CLBLL_L_X2Y50.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[1]
INT_R_X3Y49.NR1BEG2.NN2END2
BRKH_INT_X3Y49.BRKH_INT_NR1BEG2_SLOW.BRKH_INT_NR1BEG2
INT_R_X3Y50.IMUX45.NR1END2
CLBLM_R_X3Y50.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y47.SR1BEG3.LOGIC_OUTS2
INT_R_X3Y46.WL1BEG2.SR1END3
INT_L_X2Y46.NW2BEG3.WL1END2
INT_R_X1Y47.NN2BEG3.NW2END3
INT_R_X1Y49.NN6BEG3.NN2END3
INT_R_X1Y55.NE6BEG3.NN6END3
INT_R_X3Y59.NN2BEG3.NE6END3
INT_R_X3Y61.IMUX45.NN2END3
CLBLM_R_X3Y61.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y47.NN6BEG2.LOGIC_OUTS2
INT_R_X3Y53.NE6BEG2.NN6END2
INT_R_X5Y57.NW6BEG2.NE6END2
INT_R_X3Y61.NL1BEG1.NW6END2
INT_R_X3Y62.NR1BEG1.NL1END1
INT_R_X3Y63.BYP_ALT5.NR1END1
INT_R_X3Y63.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y63.IMUX45.BYP_BOUNCE5
CLBLM_R_X3Y63.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y47.NN2BEG2.LOGIC_OUTS2
INT_R_X3Y49.NW2BEG2.NN2END2
INT_L_X2Y50.IMUX_L27.NW2END2
CLBLL_L_X2Y50.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.Y[3]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y50.SS2BEG1.LOGIC_OUTS_L23
INT_L_X2Y48.SL1BEG1.SS2END1
INT_L_X2Y47.BYP_ALT5.SL1END1
INT_L_X2Y47.BYP_L5.BYP_ALT5
CLBLL_L_X2Y47.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.Y[2]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y50.SL1BEG0.LOGIC_OUTS_L22
BRKH_INT_X2Y49.BRKH_INT_SL1END0.BRKH_INT_SL1END0_SLOW
INT_L_X2Y49.SS2BEG0.SL1END0
INT_L_X2Y47.ER1BEG1.SS2END0
INT_R_X3Y47.BYP_ALT5.ER1END1
INT_R_X3Y47.BYP5.BYP_ALT5
CLBLM_R_X3Y47.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.Y[1]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y50.EE2BEG3.LOGIC_OUTS_L21
INT_L_X4Y50.SW6BEG3.EE2END3
INT_L_X2Y47.WW4BEG0.SW6END_N0_3
INT_R_X1Y47.ER1BEG1.EE4END0
INT_L_X2Y47.ER1BEG2.ER1END1
INT_R_X3Y47.BYP_ALT2.ER1END2
INT_R_X3Y47.BYP2.BYP_ALT2
CLBLM_R_X3Y47.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.Y[0]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y50.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y48.WW4BEG3.SS2END2
INT_R_X1Y48.SE2BEG3.EE4END3
INT_L_X2Y47.SS6BEG3.SE2END3
INT_L_X2Y42.WW4BEG0.SS6END_N0_3
INT_R_X1Y42.SS6BEG0.EE4END0
INT_R_X1Y36.ER1BEG1.SS6END0
INT_L_X2Y36.BYP_ALT4.ER1END1
INT_L_X2Y36.BYP_L4.BYP_ALT4
CLBLL_L_X2Y36.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[2]
INT_L_X2Y79.NR1BEG1.LOGIC_OUTS_L9
INT_L_X2Y80.IMUX_L3.NR1END1
CLBLL_L_X2Y80.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y79.IMUX_L10.LOGIC_OUTS_L9
CLBLL_L_X2Y79.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y71.IMUX_L3.WL1END1
CLBLL_L_X2Y71.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y79.SR1BEG2.LOGIC_OUTS_L9
INT_L_X2Y78.SE2BEG2.SR1END2
INT_R_X3Y77.SS6BEG2.SE2END2
INT_R_X3Y71.WL1BEG1.SS6END2
INT_L_X2Y71.BYP_ALT5.WL1END1
INT_L_X2Y71.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y71.BYP_ALT2.BYP_BOUNCE5
INT_L_X2Y71.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y72.IMUX_L40.BYP_BOUNCE_N3_2
CLBLL_L_X2Y72.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[6]
INT_L_X2Y72.SL1BEG1.LOGIC_OUTS_L9
INT_L_X2Y71.FAN_ALT2.SL1END1
INT_L_X2Y71.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y71.BYP_ALT0.FAN_BOUNCE2
INT_L_X2Y71.BYP_L0.BYP_ALT0
CLBLL_L_X2Y71.CLBLL_L_AX.CLBLL_BYP0
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y72.BYP_ALT4.LOGIC_OUTS_L9
INT_L_X2Y72.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y72.IMUX_L38.BYP_BOUNCE4
CLBLL_L_X2Y72.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$opt_dff.cc:272:make_patterns_logic$4279
INT_L_X2Y75.NL1BEG2.LOGIC_OUTS_L11
INT_L_X2Y76.FAN_ALT6.NL1END2
INT_L_X2Y76.FAN_L6.FAN_ALT6
CLBLL_L_X2Y76.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y75.NR1BEG3.LOGIC_OUTS_L11
INT_L_X2Y76.NL1BEG2.NR1END3
INT_L_X2Y77.FAN_ALT6.NL1END2
INT_L_X2Y77.FAN_L6.FAN_ALT6
CLBLL_L_X2Y77.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$techmap19205$abc$16052$auto$blifparse.cc:536:parse_blif$16072.A[5]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y75.IMUX_L42.LOGIC_OUTS_L9
CLBLL_L_X2Y75.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$opt_dff.cc:272:make_patterns_logic$4287
INT_L_X2Y78.NN2BEG0.LOGIC_OUTS_L18
INT_L_X2Y79.BYP_ALT7.NN2END_S2_0
INT_L_X2Y79.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y80.FAN_ALT6.BYP_BOUNCE_N3_7
INT_L_X2Y80.FAN_L6.FAN_ALT6
CLBLL_L_X2Y80.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y78.NE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y79.WR1BEG1.NE2END0
INT_L_X2Y79.FAN_ALT6.WR1END1
INT_L_X2Y79.FAN_L6.FAN_ALT6
CLBLL_L_X2Y79.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.CO[3]
# routing for net $PACKER_VCC_NET$legal2341
# routing for net $PACKER_GND_NET$legal2339
# routing for net $PACKER_GND_NET$legal2337
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$blifparse.cc:536:parse_blif$16126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5256.X[0]
# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[0]
INT_R_X3Y50.IMUX32.NN2END0
CLBLM_R_X3Y50.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y50.IMUX15.WR1END3
CLBLM_R_X3Y50.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y64.LV_L18.NN6END0
INT_L_X2Y46.LVB_L0.LV_L0
INT_L_X2Y46.NE6BEG2.LVB_L0
INT_L_X4Y50.WR1BEG3.NE6END2
INT_R_X3Y50.IMUX7.WR1END3
CLBLM_R_X3Y50.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y60.NR1BEG0.NN6END0
INT_R_X3Y61.IMUX32.NR1END0
CLBLM_R_X3Y61.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y61.IMUX15.NR1END3
CLBLM_R_X3Y61.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y48.NN6BEG0.NN2END0
INT_R_X3Y54.NN6BEG0.NN6END0
INT_R_X3Y60.NL1BEG_N3.NN6END0
INT_R_X3Y60.NR1BEG3.NL1BEG_N3
INT_R_X3Y61.IMUX7.NR1END3
CLBLM_R_X3Y61.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y63.IMUX32.NR1END0
CLBLM_R_X3Y63.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y63.IMUX15.EL1END3
CLBLM_R_X3Y63.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y56.NN6BEG0.NN6END0
INT_R_X3Y62.NR1BEG0.NN6END0
INT_R_X3Y63.LV18.NR1END0
INT_R_X3Y45.NN6BEG0.LV0
INT_R_X3Y51.NN6BEG0.NN6END0
INT_R_X3Y57.NW2BEG0.NN6END0
INT_L_X2Y58.NN6BEG0.NW2END0
INT_L_X2Y64.EL1BEG_N3.NN6END0
INT_R_X3Y63.IMUX7.EL1END3
CLBLM_R_X3Y63.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y45.NL1BEG0.LOGIC_OUTS5
INT_R_X3Y46.NN2BEG0.NL1END0
INT_R_X3Y48.NN2BEG0.NN2END0
INT_R_X3Y50.NN6BEG0.NN2END0
INT_R_X3Y56.NW2BEG0.NN6END0
INT_L_X2Y57.EL1BEG_N3.NW2END0
INT_R_X3Y56.IMUX7.EL1END3
CLBLM_R_X3Y56.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ub_a.rd_valid_comb
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5253.X[0]
# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[0]
INT_L_X2Y48.NR1BEG0.NN6END0
INT_L_X2Y49.NE2BEG0.NR1END0
INT_R_X3Y50.IMUX40.NE2END0
CLBLM_R_X3Y50.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X2Y48.NN6BEG0.NN6END0
INT_L_X2Y54.NN6BEG0.NN6END0
INT_L_X2Y60.NE2BEG0.NN6END0
INT_R_X3Y61.IMUX40.NE2END0
CLBLM_R_X3Y61.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X2Y36.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y35.NN6BEG3.SE2END3
INT_R_X3Y41.NW6BEG3.NN6END3
INT_R_X1Y45.LVB0.NW6END3
INT_R_X1Y57.NN6BEG2.LVB12
INT_R_X1Y63.EL1BEG1.NN6END2
INT_L_X2Y63.EL1BEG0.EL1END1
INT_R_X3Y63.IMUX40.EL1END0
CLBLM_R_X3Y63.CLBLM_M_D1.CLBLM_IMUX40
CLBLL_L_X2Y36.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y36.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y36.LV_L0.SR1BEG_S0
INT_L_X2Y36.NN6BEG0.LV_L0
INT_L_X2Y42.NN6BEG0.NN6END0
INT_L_X2Y48.NN2BEG0.NN6END0
INT_L_X2Y50.IMUX_L1.NN2END0
CLBLL_L_X2Y50.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ub_a.full
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$opt_dff.cc:247:make_patterns_logic$4082
INT_R_X3Y37.BYP_ALT1.SR1BEG_S0
INT_R_X3Y37.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y37.FAN_ALT6.BYP_BOUNCE1
INT_R_X3Y37.FAN6.FAN_ALT6
CLBLM_R_X3Y37.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y46.SE6BEG2.LOGIC_OUTS16
INT_R_X5Y42.SW6BEG2.SE6END2
INT_R_X3Y38.SR1BEG3.SW6END2
INT_R_X3Y37.SR1BEG_S0.SR1END3
INT_R_X3Y37.ER1BEG1.SR1BEG_S0
INT_L_X4Y37.FAN_ALT6.ER1END1
INT_L_X4Y37.FAN_L6.FAN_ALT6
CLBLL_L_X4Y37.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[4]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y48.NW2BEG0.LOGIC_OUTS18
INT_L_X2Y49.IMUX_L8.NW2END0
CLBLL_L_X2Y49.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[3]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y46.WL1BEG_N3.LOGIC_OUTS18
INT_L_X2Y46.NN2BEG0.WL1END_N1_3
INT_L_X2Y48.IMUX_L40.NN2END0
CLBLL_L_X2Y48.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[2]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y49.WL1BEG1.LOGIC_OUTS16
INT_L_X2Y49.SR1BEG2.WL1END1
INT_L_X2Y48.IMUX_L29.SR1END2
CLBLL_L_X2Y48.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[1]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y49.WL1BEG_N3.LOGIC_OUTS22
INT_L_X2Y48.IMUX_L15.WL1END3
CLBLL_L_X2Y48.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_a.$abc$15831$auto$blifparse.cc:536:parse_blif$15834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ub_a.do_write
INT_R_X3Y50.FAN_ALT4.SW2END0
INT_R_X3Y50.FAN4.FAN_ALT4
CLBLM_R_X3Y50.CLBLM_M_WE.CLBLM_FAN4
INT_L_X2Y58.EE2BEG3.NN6END3
INT_L_X4Y58.NN2BEG3.EE2END3
INT_L_X4Y60.WR1BEG_S0.NN2END3
INT_R_X3Y61.FAN_ALT4.WR1END0
INT_R_X3Y61.FAN4.FAN_ALT4
CLBLM_R_X3Y61.CLBLM_M_WE.CLBLM_FAN4
INT_R_X3Y51.NW2BEG3.LOGIC_OUTS11
INT_L_X2Y52.NN6BEG3.NW2END3
INT_L_X2Y58.NE6BEG3.NN6END3
INT_L_X4Y62.WR1BEG_S0.NE6END3
INT_R_X3Y63.FAN_ALT4.WR1END0
INT_R_X3Y63.FAN4.FAN_ALT4
CLBLM_R_X3Y63.CLBLM_M_WE.CLBLM_FAN4
INT_R_X3Y45.WL1BEG2.SS6END3
INT_L_X2Y45.NN2BEG3.WL1END2
INT_L_X2Y47.FAN_ALT1.NN2END3
INT_L_X2Y47.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y47.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y47.FAN_L6.FAN_ALT6
CLBLL_L_X2Y47.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y51.ER1BEG_S0.LOGIC_OUTS11
INT_L_X4Y52.SL1BEG0.ER1END0
INT_L_X4Y51.SW2BEG0.SL1END0
INT_R_X3Y50.SS2BEG0.SW2END0
INT_R_X3Y48.SR1BEG1.SS2END0
INT_R_X3Y47.FAN_ALT6.SR1END1
INT_R_X3Y47.FAN6.FAN_ALT6
CLBLM_R_X3Y47.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y51.SS6BEG3.LOGIC_OUTS11
INT_R_X3Y45.SE6BEG3.SS6END3
INT_R_X5Y41.SW6BEG3.SE6END3
INT_R_X3Y37.SW2BEG3.SW6END3
INT_L_X2Y36.FAN_ALT3.SW2END3
INT_L_X2Y36.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y36.FAN_ALT7.FAN_BOUNCE3
INT_L_X2Y36.FAN_L7.FAN_ALT7
CLBLL_L_X2Y36.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.mlp_u.ub_a.do_read
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y45.FAN_ALT5.LOGIC_OUTS10
INT_R_X3Y45.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y45.FAN_ALT7.FAN_BOUNCE5
INT_R_X3Y45.FAN7.FAN_ALT7
CLBLM_R_X3Y45.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.ub_a.count[4]
INT_L_X2Y49.IMUX_L2.NW2END1
CLBLL_L_X2Y49.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y51.IMUX31.NN2END_S2_0
CLBLM_R_X3Y51.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X2Y39.NE6BEG1.NW2END1
INT_L_X4Y43.WR1BEG2.NE6END1
INT_R_X3Y43.NW2BEG2.WR1END2
INT_L_X2Y44.NN6BEG2.NW2END2
INT_L_X2Y50.NL1BEG1.NN6END2
INT_L_X2Y51.IMUX_L26.NL1END1
CLBLL_L_X2Y51.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y38.IMUX47.GFAN1
CLBLM_R_X3Y38.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y38.GFAN1.NR1END1
INT_R_X3Y38.BYP_ALT6.GFAN1
INT_R_X3Y38.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y39.IMUX18.BYP_BOUNCE_N3_6
CLBLM_R_X3Y39.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y46.IMUX3.WL1END1
CLBLM_R_X3Y46.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y46.IMUX19.WL1END1
CLBLM_R_X3Y46.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y48.IMUX34.NN2END1
CLBLM_R_X3Y48.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y48.IMUX41.NN2END1
CLBLM_R_X3Y48.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y48.EE2BEG2.NN6END2
INT_R_X5Y48.SL1BEG2.EE2END2
INT_R_X5Y47.SW2BEG2.SL1END2
INT_L_X4Y46.WL1BEG1.SW2END2
INT_R_X3Y46.IMUX20.WL1END1
CLBLM_R_X3Y46.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y37.NR1BEG1.LOGIC_OUTS1
INT_R_X3Y38.NW2BEG1.NR1END1
INT_L_X2Y39.NE2BEG1.NW2END1
INT_R_X3Y40.NN6BEG1.NE2END1
INT_R_X3Y46.NN2BEG1.NN6END1
INT_R_X3Y48.NW2BEG1.NN2END1
INT_L_X2Y49.NE2BEG1.NW2END1
INT_R_X3Y50.SL1BEG1.NE2END1
BRKH_INT_X3Y49.BRKH_INT_SL1END1.BRKH_INT_SL1END1_SLOW
INT_R_X3Y49.IMUX10.SL1END1
CLBLM_R_X3Y49.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y37.NE6BEG1.LOGIC_OUTS1
INT_R_X5Y41.WR1BEG2.NE6END1
INT_L_X4Y41.NW2BEG2.WR1END2
INT_R_X3Y42.NN6BEG2.NW2END2
INT_R_X3Y48.NR1BEG2.NN6END2
INT_R_X3Y49.IMUX29.NR1END2
CLBLM_R_X3Y49.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y46.NW6BEG0.NE6END0
INT_R_X3Y50.NN2BEG0.NW6END0
INT_R_X3Y51.IMUX39.NN2END_S2_0
CLBLM_R_X3Y51.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y37.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y37.EL1BEG0.LOGIC_OUTS1
INT_L_X4Y37.NE2BEG0.EL1END0
INT_R_X5Y38.NW6BEG0.NE2END0
INT_R_X3Y42.NE6BEG0.NW6END0
INT_R_X5Y46.SL1BEG0.NE6END0
INT_R_X5Y45.WW2BEG0.SL1END0
INT_R_X3Y45.IMUX33.WW2END0
CLBLM_R_X3Y45.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ub_a.count[0]
INT_L_X2Y48.IMUX_L11.SW2END1
CLBLL_L_X2Y48.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y51.FAN_ALT2.EL1END1
INT_R_X3Y51.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y51.IMUX32.FAN_BOUNCE2
CLBLM_R_X3Y51.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X2Y49.NN2BEG1.NN6END1
INT_L_X2Y51.IMUX_L25.NN2END1
CLBLL_L_X2Y51.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y37.NR1BEG1.LOGIC_OUTS_L19
INT_L_X4Y38.WR1BEG2.NR1END1
INT_R_X3Y38.IMUX44.WR1END2
CLBLM_R_X3Y38.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y39.NW2BEG1.NN2END1
INT_R_X3Y40.FAN_ALT4.NW2END1
INT_R_X3Y40.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y39.IMUX15.FAN_BOUNCE_S3_4
CLBLM_R_X3Y39.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y46.IMUX10.FAN_BOUNCE1
CLBLM_R_X3Y46.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y46.FAN_ALT1.SW2END2
INT_R_X3Y46.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y46.IMUX26.FAN_BOUNCE1
CLBLM_R_X3Y46.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y37.EL1BEG0.LOGIC_OUTS_L19
INT_R_X5Y37.SS2BEG0.EL1END0
INT_R_X5Y35.NR1BEG0.SS2END0
INT_R_X5Y36.LV0.NR1END0
INT_R_X5Y54.SW6BEG3.LV18
INT_R_X3Y50.SS2BEG3.SW6END3
INT_R_X3Y48.IMUX30.SS2END3
CLBLM_R_X3Y48.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y46.IMUX21.SW2END2
CLBLM_R_X3Y46.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y39.NW6BEG1.NN2END1
INT_L_X2Y43.NN6BEG1.NW6END1
INT_L_X2Y49.EL1BEG0.NN6END1
INT_R_X3Y49.IMUX0.EL1END0
CLBLM_R_X3Y49.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y49.IMUX28.WR1END2
CLBLM_R_X3Y49.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y37.WW2BEG1.LOGIC_OUTS_L19
INT_L_X2Y37.NE6BEG2.WW2END1
INT_L_X4Y41.NN6BEG2.NE6END2
INT_L_X4Y47.NW6BEG2.NN6END2
INT_L_X2Y51.EL1BEG1.NW6END2
INT_R_X3Y51.IMUX41.EL1END1
CLBLM_R_X3Y51.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y37.NN2BEG1.LOGIC_OUTS_L19
INT_L_X4Y39.NN2BEG1.NN2END1
INT_L_X4Y41.NN2BEG1.NN2END1
INT_L_X4Y43.NN6BEG1.NN2END1
INT_L_X4Y49.WR1BEG2.NN6END1
INT_R_X3Y49.SW2BEG1.WR1END2
INT_L_X2Y48.ER1BEG2.SW2END1
INT_R_X3Y48.SE2BEG2.ER1END2
INT_L_X4Y47.SW2BEG2.SE2END2
INT_R_X3Y46.SL1BEG2.SW2END2
INT_R_X3Y45.IMUX20.SL1END2
CLBLM_R_X3Y45.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ub_a.count[3]
INT_R_X3Y48.WR1BEG3.NE2END2
INT_L_X2Y48.IMUX_L45.WR1END3
CLBLL_L_X2Y48.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X3Y51.IMUX28.NN2END2
CLBLM_R_X3Y51.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y51.WR1BEG3.NN2END2
INT_L_X2Y51.IMUX_L14.WR1END3
CLBLL_L_X2Y51.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y38.IMUX45.NR1END2
CLBLM_R_X3Y38.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y39.IMUX27.NN2END2
CLBLM_R_X3Y39.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y46.IMUX9.NL1END1
CLBLM_R_X3Y46.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y46.IMUX25.NL1END1
CLBLM_R_X3Y46.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y43.NW6BEG2.NE6END2
INT_L_X2Y47.NE2BEG2.NW6END2
INT_R_X3Y48.IMUX21.NE2END2
CLBLM_R_X3Y48.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y46.IMUX33.NL1END1
CLBLM_R_X3Y46.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y37.NN2BEG2.LOGIC_OUTS16
INT_R_X3Y39.NN6BEG2.NN2END2
INT_R_X3Y45.NL1BEG1.NN6END2
INT_R_X3Y46.IMUX41.NL1END1
CLBLM_R_X3Y46.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y49.FAN_ALT3.WR1END3
INT_R_X3Y49.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y49.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y49.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y37.NR1BEG2.LOGIC_OUTS16
INT_R_X3Y38.NW2BEG2.NR1END2
INT_L_X2Y39.NE6BEG2.NW2END2
INT_L_X4Y43.NN6BEG2.NE6END2
INT_L_X4Y49.WR1BEG3.NN6END2
INT_R_X3Y49.IMUX22.WR1END3
CLBLM_R_X3Y49.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y43.NN6BEG2.NN6END2
INT_R_X3Y49.NN2BEG2.NN6END2
INT_R_X3Y51.IMUX36.NN2END2
CLBLM_R_X3Y51.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X3Y37.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y37.NN6BEG2.LOGIC_OUTS16
INT_R_X3Y43.NN2BEG2.NN6END2
INT_R_X3Y45.IMUX21.NN2END2
CLBLM_R_X3Y45.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ub_a.count[2]
INT_R_X3Y48.WR1BEG_S0.NN6END3
INT_L_X2Y48.IMUX_L31.WR1END_S1_0
CLBLL_L_X2Y48.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X3Y51.IMUX29.NR1END2
CLBLM_R_X3Y51.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y50.NW2BEG2.NL1END2
INT_L_X2Y51.IMUX_L19.NW2END2
CLBLL_L_X2Y51.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y38.IMUX38.NL1BEG_N3
CLBLM_R_X3Y38.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y38.NR1BEG0.NL1END0
INT_R_X3Y39.IMUX24.NR1END0
CLBLM_R_X3Y39.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X3Y46.IMUX6.NE2END3
CLBLM_R_X3Y46.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y46.IMUX14.NE2END3
CLBLM_R_X3Y46.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y48.SR1BEG3.NN6END3
INT_R_X3Y47.BYP_ALT7.SR1END3
INT_R_X3Y47.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y48.IMUX33.BYP_BOUNCE_N3_7
CLBLM_R_X3Y48.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y46.IMUX30.NE2END3
CLBLM_R_X3Y46.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y49.IMUX6.NR1END3
CLBLM_R_X3Y49.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y49.IMUX14.NR1END3
CLBLM_R_X3Y49.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y49.IMUX31.NR1END3
CLBLM_R_X3Y49.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X2Y39.NE2BEG3.NW2END3
INT_R_X3Y40.NN2BEG3.NE2END3
INT_R_X3Y42.NN6BEG3.NN2END3
INT_R_X3Y48.NR1BEG3.NN6END3
INT_R_X3Y49.NL1BEG2.NR1END3
BRKH_INT_X3Y49.BRKH_INT_NL1BEG2_SLOW.BRKH_INT_NL1BEG2
INT_R_X3Y50.NR1BEG2.NL1END2
INT_R_X3Y51.IMUX37.NR1END2
CLBLM_R_X3Y51.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X3Y37.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y37.NL1BEG0.LOGIC_OUTS19
INT_R_X3Y38.NL1BEG_N3.NL1END0
INT_R_X3Y38.NW2BEG3.NL1BEG_N3
INT_L_X2Y39.NN6BEG3.NW2END3
INT_L_X2Y45.NE2BEG3.NN6END3
INT_R_X3Y46.SL1BEG3.NE2END3
INT_R_X3Y45.IMUX30.SL1END3
CLBLM_R_X3Y45.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ub_a.count[1]
INT_R_X3Y48.WR1BEG1.NN6END0
INT_L_X2Y48.IMUX_L18.WR1END1
CLBLL_L_X2Y48.CLBLL_LL_B2.CLBLL_IMUX18
INT_R_X3Y51.IMUX22.NE2END3
CLBLM_R_X3Y51.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X4Y39.NE2BEG0.NE2END0
INT_R_X5Y40.NW6BEG0.NE2END0
INT_R_X3Y44.NW6BEG0.NW6END0
INT_R_X1Y48.NE2BEG0.NW6END0
INT_L_X2Y49.NN2BEG0.NE2END0
INT_L_X2Y51.IMUX_L16.NN2END0
CLBLL_L_X2Y51.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y38.IMUX40.NR1END0
CLBLM_R_X3Y38.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y39.IMUX17.NN2END0
CLBLM_R_X3Y39.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y46.IMUX0.NW2END0
CLBLM_R_X3Y46.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y46.IMUX16.NW2END0
CLBLM_R_X3Y46.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y49.FAN_ALT4.NR1END0
INT_R_X3Y49.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y48.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y48.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y39.NE2BEG0.NN2END0
INT_L_X4Y40.NN6BEG0.NE2END0
INT_L_X4Y46.NW2BEG0.NN6END0
INT_R_X3Y46.IMUX23.NW2END_S0_0
CLBLM_R_X3Y46.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y49.IMUX9.NR1END0
CLBLM_R_X3Y49.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y49.IMUX32.NR1END0
CLBLM_R_X3Y49.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y38.NN2BEG0.NR1END0
INT_R_X3Y40.NN2BEG0.NN2END0
INT_R_X3Y42.NN6BEG0.NN2END0
INT_R_X3Y48.NR1BEG0.NN6END0
INT_R_X3Y49.IMUX40.NR1END0
CLBLM_R_X3Y49.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y37.NN2BEG0.LOGIC_OUTS18
INT_R_X3Y39.NL1BEG_N3.NN2END0
INT_R_X3Y39.NE2BEG3.NL1BEG_N3
INT_L_X4Y40.NN6BEG3.NE2END3
INT_L_X4Y46.NW6BEG3.NN6END3
INT_L_X2Y50.NE2BEG3.NW6END3
INT_R_X3Y51.IMUX46.NE2END3
CLBLM_R_X3Y51.CLBLM_L_D5.CLBLM_IMUX46
CLBLM_R_X3Y37.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y37.NR1BEG0.LOGIC_OUTS18
INT_R_X3Y38.NE2BEG0.NR1END0
INT_L_X4Y39.NN6BEG0.NE2END0
INT_L_X4Y45.NW2BEG0.NN6END0
INT_R_X3Y45.IMUX23.NW2END_S0_0
CLBLM_R_X3Y45.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ub_a_wr_ready
# routing for net tpu_inst.mlp_u.ub_a_empty
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[47]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[46]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[45]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[44]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[43]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[42]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[41]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[40]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[39]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[38]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[37]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[36]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[35]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[34]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[33]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[32]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[31]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[30]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[29]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[28]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[27]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[26]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[25]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[24]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[23]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[22]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[21]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[20]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[19]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[18]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[17]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[16]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[15]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[14]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[13]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[12]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[11]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[9]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[8]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[16]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[15]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[14]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[13]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[12]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[11]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[9]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[8]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.state[2]
INT_L_X2Y48.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y48.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y47.WR1BEG2.NR1END1
INT_L_X2Y47.BYP_ALT2.WR1END2
INT_L_X2Y47.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y48.IMUX_L16.BYP_BOUNCE_N3_2
CLBLL_L_X2Y48.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y44.IMUX20.SS2END1
CLBLM_R_X3Y44.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y46.SS2BEG1.ER1END1
INT_R_X3Y44.BYP_ALT5.SS2END1
INT_R_X3Y44.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y44.IMUX39.BYP_BOUNCE5
CLBLM_R_X3Y44.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y49.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y49.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y49.FAN_ALT3.SE2END3
INT_L_X2Y49.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y49.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X2Y49.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y52.IMUX_L23.SE2END3
CLBLL_L_X2Y52.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X1Y71.SS6BEG3.SS2END3
INT_R_X1Y65.SS6BEG3.SS6END3
INT_R_X1Y59.SS6BEG3.SS6END3
INT_R_X1Y53.SE2BEG3.SS6END3
INT_L_X2Y52.IMUX_L46.SE2END3
CLBLL_L_X2Y52.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y49.IMUX7.NE2END3
CLBLM_R_X3Y49.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y74.SE2BEG3.LOGIC_OUTS_L7
INT_R_X3Y73.WL1BEG2.SE2END3
INT_L_X2Y73.SW2BEG2.WL1END2
INT_R_X1Y72.SS2BEG2.SW2END2
INT_R_X1Y70.SS6BEG2.SS2END2
INT_R_X1Y64.SS2BEG2.SS6END2
INT_R_X1Y62.SS2BEG2.SS2END2
INT_R_X1Y60.SS6BEG2.SS2END2
INT_R_X1Y54.SS6BEG2.SS6END2
INT_R_X1Y48.ER1BEG3.SS6END2
INT_L_X2Y48.NE2BEG3.ER1END3
INT_R_X3Y49.IMUX15.NE2END3
CLBLM_R_X3Y49.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y45.BYP_ALT0.ER1END0
INT_L_X2Y45.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y45.IMUX_L28.BYP_BOUNCE0
CLBLL_L_X2Y45.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y45.IMUX_L40.ER1END0
CLBLL_L_X2Y45.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X3Y47.IMUX3.NR1END1
CLBLM_R_X3Y47.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X2Y47.SL1BEG0.SL1END0
INT_L_X2Y46.ER1BEG1.SL1END0
INT_R_X3Y46.NR1BEG1.ER1END1
INT_R_X3Y47.IMUX19.NR1END1
CLBLM_R_X3Y47.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y44.IMUX_L8.SL1END0
CLBLL_L_X2Y44.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y44.IMUX_L24.SL1END0
CLBLL_L_X2Y44.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y46.IMUX_L11.ER1END1
CLBLL_L_X2Y46.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X1Y73.SL1BEG0.EE4END0
INT_R_X1Y72.SS2BEG0.SL1END0
INT_R_X1Y70.SS6BEG0.SS2END0
INT_R_X1Y64.SS6BEG0.SS6END0
INT_R_X1Y58.SS6BEG0.SS6END0
INT_R_X1Y52.SS6BEG0.SS6END0
INT_R_X1Y46.ER1BEG1.SS6END0
INT_L_X2Y46.IMUX_L27.ER1END1
CLBLL_L_X2Y46.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y45.IMUX_L2.ER1END0
CLBLL_L_X2Y45.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y45.IMUX_L18.ER1END0
CLBLL_L_X2Y45.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y47.IMUX_L32.SL1END0
CLBLL_L_X2Y47.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y47.IMUX_L40.SL1END0
CLBLL_L_X2Y47.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y44.IMUX_L32.SL1END0
CLBLL_L_X2Y44.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X1Y50.SS6BEG3.SS6END3
INT_R_X1Y44.ER1BEG_S0.SS6END3
INT_L_X2Y45.SL1BEG0.ER1END0
INT_L_X2Y44.IMUX_L40.SL1END0
CLBLL_L_X2Y44.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y47.IMUX_L0.SL1END0
CLBLL_L_X2Y47.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y47.IMUX_L25.SL1END0
CLBLL_L_X2Y47.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y51.IMUX_L33.ER1END0
CLBLL_L_X2Y51.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X1Y50.ER1BEG_S0.SS6END3
INT_L_X2Y51.IMUX_L41.ER1END0
CLBLL_L_X2Y51.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y47.IMUX_L1.SL1END0
CLBLL_L_X2Y47.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y74.SS2BEG3.LOGIC_OUTS_L7
INT_L_X2Y73.WW4BEG0.SS2END_N0_3
INT_R_X1Y73.SS6BEG0.EE4END0
INT_R_X1Y67.SS6BEG0.SS6END0
INT_R_X1Y61.SS6BEG0.SS6END0
INT_R_X1Y55.SE2BEG0.SS6END0
INT_L_X2Y54.SS6BEG0.SE2END0
INT_L_X2Y48.SL1BEG0.SS6END0
INT_L_X2Y47.IMUX_L24.SL1END0
CLBLL_L_X2Y47.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y49.IMUX_L30.SE2END3
CLBLL_L_X2Y49.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X1Y68.SS6BEG3.SS6END3
INT_R_X1Y62.SS6BEG3.SS6END3
INT_R_X1Y56.SS6BEG3.SS6END3
INT_R_X1Y50.SE2BEG3.SS6END3
INT_L_X2Y49.IMUX_L46.SE2END3
CLBLL_L_X2Y49.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y74.WL1BEG2.LOGIC_OUTS_L7
INT_R_X1Y74.SR1BEG3.WL1END2
INT_R_X1Y73.SS2BEG3.SR1END3
INT_R_X1Y71.ER1BEG_S0.SS2END3
INT_L_X2Y72.FAN_ALT2.ER1END0
INT_L_X2Y72.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y71.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X2Y71.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y74.IMUX_L38.LOGIC_OUTS_L7
CLBLL_L_X2Y74.CLBLL_LL_D3.CLBLL_IMUX38
INT_R_X1Y74.ER1BEG_S0.EE4END3
INT_L_X2Y75.IMUX_L25.ER1END0
CLBLL_L_X2Y75.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X1Y74.SS2BEG3.EE4END3
INT_R_X1Y72.SS6BEG3.SS2END3
INT_R_X1Y66.SE2BEG3.SS6END3
INT_L_X2Y65.SL1BEG3.SE2END3
INT_L_X2Y64.IMUX_L22.SL1END3
CLBLL_L_X2Y64.CLBLL_LL_C3.CLBLL_IMUX22
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y74.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y74.SS6BEG3.EE4END3
INT_R_X1Y68.ER1BEG_S0.SS6END3
INT_L_X2Y69.IMUX_L24.ER1END0
CLBLL_L_X2Y69.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.state[1]
INT_R_X3Y70.SS6BEG2.SE2END2
INT_R_X3Y64.WL1BEG1.SS6END2
INT_L_X2Y64.IMUX_L27.WL1END1
CLBLL_L_X2Y64.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y79.NL1BEG1.NL1END2
INT_L_X2Y80.IMUX_L10.NL1END1
CLBLL_L_X2Y80.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y78.NL1BEG2.NL1BEG_N3
INT_L_X2Y79.IMUX_L3.NL1END2
CLBLL_L_X2Y79.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X1Y72.EL1BEG1.EE4END2
INT_L_X2Y72.IMUX_L26.EL1END1
CLBLL_L_X2Y72.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y75.IMUX_L39.EL1END_S3_0
CLBLL_L_X2Y75.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X1Y72.ER1BEG3.EE4END2
INT_L_X2Y72.LH0.ER1END3
INT_R_X3Y72.NW6BEG1.LH6
INT_R_X1Y76.EL1BEG0.NW6END1
INT_L_X2Y76.NE2BEG0.EL1END0
INT_R_X3Y77.NW2BEG0.NE2END0
INT_L_X2Y78.NL1BEG_N3.NW2END0
INT_L_X2Y78.IMUX_L30.NL1BEG_N3
CLBLL_L_X2Y78.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y72.WW4BEG2.LOGIC_OUTS_L6
INT_R_X1Y72.SE2BEG2.EE4END2
INT_L_X2Y71.SE2BEG2.SE2END2
INT_R_X3Y70.SL1BEG2.SE2END2
INT_R_X3Y69.WL1BEG1.SL1END2
INT_L_X2Y69.IMUX_L27.WL1END1
CLBLL_L_X2Y69.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$opt_dff.cc:272:make_patterns_logic$4295
INT_L_X2Y45.FAN_ALT7.SL1END2
INT_L_X2Y45.FAN_L7.FAN_ALT7
CLBLL_L_X2Y45.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y44.SW2BEG2.SE2END2
INT_L_X2Y43.FAN_ALT1.SW2END2
INT_L_X2Y43.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y43.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y43.FAN_L6.FAN_ALT6
CLBLL_L_X2Y43.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y45.SE2BEG2.SL1END2
INT_R_X3Y44.NR1BEG2.SE2END2
INT_R_X3Y45.NW2BEG2.NR1END2
INT_L_X2Y46.FAN_ALT6.NW2END2
INT_L_X2Y46.FAN_L6.FAN_ALT6
CLBLL_L_X2Y46.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y44.FAN_ALT7.SL1END2
INT_L_X2Y44.FAN_L7.FAN_ALT7
CLBLL_L_X2Y44.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y64.SS6BEG2.LOGIC_OUTS_L10
INT_L_X2Y58.SS6BEG2.SS6END2
INT_L_X2Y52.SS6BEG2.SS6END2
INT_L_X2Y46.SL1BEG2.SS6END2
INT_L_X2Y45.SL1BEG2.SL1END2
INT_L_X2Y44.SE2BEG2.SL1END2
INT_R_X3Y43.SW2BEG2.SE2END2
INT_L_X2Y42.FAN_ALT1.SW2END2
INT_L_X2Y42.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y42.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y42.FAN_L6.FAN_ALT6
CLBLL_L_X2Y42.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$techmap19202$abc$16052$auto$blifparse.cc:536:parse_blif$16067.A[4]
CLBLL_L_X2Y69.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X2Y69.SE6BEG1.LOGIC_OUTS_L13
INT_L_X4Y65.SW2BEG1.SE6END1
INT_R_X3Y64.WL1BEG0.SW2END1
INT_L_X2Y64.IMUX_L33.WL1END0
CLBLL_L_X2Y64.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16081.A[1]
INT_L_X2Y64.NL1BEG1.LOGIC_OUTS_L14
INT_L_X2Y65.NN2BEG1.NL1END1
INT_L_X2Y67.NR1BEG1.NN2END1
INT_L_X2Y68.NN2BEG1.NR1END1
INT_L_X2Y70.IMUX_L2.NN2END1
CLBLL_L_X2Y70.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X2Y64.IMUX_L20.LOGIC_OUTS_L14
CLBLL_L_X2Y64.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[0]
INT_L_X2Y47.NL1BEG2.NR1END3
INT_L_X2Y48.IMUX_L3.NL1END2
CLBLL_L_X2Y48.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y46.SE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y45.FAN_ALT4.SE2END0
INT_R_X3Y45.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y44.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y44.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X2Y49.IMUX_L9.EL1END0
CLBLL_L_X2Y49.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y49.NN2BEG2.NL1END2
INT_L_X2Y51.NR1BEG2.NN2END2
INT_L_X2Y52.IMUX_L20.NR1END2
CLBLL_L_X2Y52.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y49.EL1BEG1.NL1END2
INT_R_X3Y49.IMUX11.EL1END1
CLBLM_R_X3Y49.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X2Y46.FAN_ALT0.LOGIC_OUTS_L22
INT_L_X2Y46.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y45.IMUX_L22.FAN_BOUNCE_S3_0
CLBLL_L_X2Y45.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y46.NE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y47.IMUX9.NE2END0
CLBLM_R_X3Y47.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y46.SS2BEG0.LOGIC_OUTS_L22
INT_L_X2Y44.IMUX_L2.SS2END0
CLBLL_L_X2Y44.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y46.IMUX_L8.LOGIC_OUTS_L22
CLBLL_L_X2Y46.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y46.SR1BEG1.LOGIC_OUTS_L22
INT_L_X2Y45.IMUX_L11.SR1END1
CLBLL_L_X2Y45.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y47.IMUX_L31.NR1END3
CLBLL_L_X2Y47.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y46.SL1BEG0.LOGIC_OUTS_L22
INT_L_X2Y45.FAN_ALT4.SL1END0
INT_L_X2Y45.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y44.IMUX_L29.FAN_BOUNCE_S3_4
CLBLL_L_X2Y44.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y47.IMUX_L9.NR1END0
CLBLL_L_X2Y47.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y46.NR1BEG0.LOGIC_OUTS_L22
INT_L_X2Y47.WR1BEG1.NR1END0
INT_R_X1Y47.NN2BEG1.WR1END1
INT_R_X1Y49.EL1BEG0.NN2END1
INT_L_X2Y49.NR1BEG0.EL1END0
BRKH_INT_X2Y49.BRKH_INT_NR1BEG0_SLOW.BRKH_INT_NR1BEG0
INT_L_X2Y50.NN2BEG0.NR1END0
INT_L_X2Y52.FAN_ALT0.NN2END0
INT_L_X2Y52.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y51.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X2Y51.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y47.IMUX_L7.NR1END3
CLBLL_L_X2Y47.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y49.IMUX_L20.NL1END2
CLBLL_L_X2Y49.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y70.SR1BEG_S0.WR1END_S1_0
INT_L_X2Y70.IMUX_L1.SR1BEG_S0
CLBLL_L_X2Y70.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X3Y70.NW2BEG3.NE6END3
INT_L_X2Y71.IMUX_L6.NW2END3
CLBLL_L_X2Y71.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y70.WR1BEG_S0.NE6END3
INT_L_X2Y71.IMUX_L16.WR1END0
CLBLL_L_X2Y71.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y46.NR1BEG3.NL1BEG_N3
INT_L_X2Y47.WR1BEG_S0.NR1END3
INT_R_X1Y48.LV0.WR1END0
INT_R_X1Y66.NE6BEG3.LV18
INT_R_X3Y70.NW6BEG3.NE6END3
INT_R_X1Y74.EL1BEG2.NW6END3
INT_L_X2Y74.IMUX_L44.EL1END2
CLBLL_L_X2Y74.CLBLL_LL_D4.CLBLL_IMUX44
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y46.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X2Y46.NN2BEG3.NL1BEG_N3
INT_L_X2Y48.NL1BEG2.NN2END3
INT_L_X2Y49.NE2BEG2.NL1END2
INT_R_X3Y50.NW6BEG2.NE2END2
INT_R_X1Y54.NE6BEG2.NW6END2
INT_R_X3Y58.NN6BEG2.NE6END2
INT_R_X3Y64.WR1BEG3.NN6END2
INT_L_X2Y64.IMUX_L30.WR1END3
CLBLL_L_X2Y64.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$opt_dff.cc:306:combine_resets$4302
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y68.EL1BEG2.LOGIC_OUTS_L21
INT_R_X3Y68.EL1BEG1.EL1END2
INT_L_X4Y68.EE2BEG1.EL1END1
INT_L_X6Y68.ER1BEG2.EE2END1
INT_R_X7Y68.CTRL0.ER1END2
CLBLM_R_X7Y68.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16081.A[2]
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y68.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y68.NE2BEG1.EE4END1
INT_L_X2Y69.NL1BEG0.NE2END1
INT_L_X2Y70.IMUX_L8.NL1END0
CLBLL_L_X2Y70.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y68.NR1BEG3.LOGIC_OUTS_L15
INT_L_X2Y69.NE2BEG3.NR1END3
INT_R_X3Y70.NL1BEG2.NE2END3
INT_R_X3Y71.NW2BEG2.NL1END2
INT_L_X2Y72.IMUX_L43.NW2END2
CLBLL_L_X2Y72.CLBLL_LL_D6.CLBLL_IMUX43
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X2Y68.IMUX_L15.LOGIC_OUTS_L15
CLBLL_L_X2Y68.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[8]
INT_L_X2Y46.WW4BEG0.NN2END0
INT_R_X1Y46.NN6BEG0.EE4END0
INT_R_X1Y52.NE2BEG0.NN6END0
INT_L_X2Y53.IMUX_L1.NE2END0
CLBLL_L_X2Y53.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y46.IMUX_L32.NN2END0
CLBLL_L_X2Y46.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y44.NN2BEG0.LOGIC_OUTS_L4
INT_L_X2Y46.BYP_ALT0.NN2END0
INT_L_X2Y46.BYP_L0.BYP_ALT0
CLBLL_L_X2Y46.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[1]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y72.SE2BEG1.LOGIC_OUTS1
INT_L_X4Y71.EL1BEG0.SE2END1
INT_R_X5Y71.SL1BEG0.EL1END0
INT_R_X5Y70.IMUX17.SL1END0
CLBLM_R_X5Y70.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[9]
INT_R_X1Y46.NE2BEG1.EE4END1
INT_L_X2Y47.WW4BEG1.NE2END1
INT_R_X1Y47.NN6BEG1.EE4END1
INT_R_X1Y53.EL1BEG0.NN6END1
INT_L_X2Y53.IMUX_L24.EL1END0
CLBLL_L_X2Y53.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y46.IMUX_L28.ER1END2
CLBLL_L_X2Y46.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y46.WW4BEG1.LOGIC_OUTS_L1
INT_R_X1Y46.ER1BEG2.EE4END1
INT_L_X2Y46.IMUX_L5.ER1END2
CLBLL_L_X2Y46.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[1]
INT_L_X2Y44.NN6BEG3.LOGIC_OUTS_L21
INT_L_X2Y50.NL1BEG2.NN6END3
INT_L_X2Y51.IMUX_L27.NL1END2
CLBLL_L_X2Y51.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y46.IMUX_L22.NN2END3
CLBLL_L_X2Y46.CLBLL_LL_C3.CLBLL_IMUX22
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y44.NN2BEG3.LOGIC_OUTS_L21
INT_L_X2Y46.WR1BEG_S0.NN2END3
INT_R_X1Y46.SR1BEG_S0.WR1END_S1_0
INT_R_X1Y46.SE2BEG0.SR1BEG_S0
INT_L_X2Y45.NR1BEG0.SE2END0
INT_L_X2Y46.IMUX_L9.NR1END0
CLBLL_L_X2Y46.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[5]
INT_L_X2Y45.NN6BEG2.NN2END2
INT_L_X2Y51.NL1BEG1.NN6END2
INT_L_X2Y52.IMUX_L17.NL1END1
CLBLL_L_X2Y52.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y45.NR1BEG2.NN2END2
INT_L_X2Y46.IMUX_L29.NR1END2
CLBLL_L_X2Y46.CLBLL_LL_C2.CLBLL_IMUX29
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y43.NN2BEG2.LOGIC_OUTS_L16
INT_L_X2Y45.BYP_ALT2.NN2END2
INT_L_X2Y45.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y46.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y46.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[6]
INT_L_X2Y45.WW4BEG0.LOGIC_OUTS_L4
INT_R_X1Y45.NN6BEG0.EE4END0
INT_R_X1Y51.NE2BEG0.NN6END0
INT_L_X2Y52.IMUX_L32.NE2END0
CLBLL_L_X2Y52.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X3Y46.NW2BEG0.NE2END0
INT_L_X2Y46.IMUX_L31.NW2END_S0_0
CLBLL_L_X2Y46.CLBLL_LL_C5.CLBLL_IMUX31
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y45.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y46.WR1BEG1.NE2END0
INT_L_X2Y46.IMUX_L10.WR1END1
CLBLL_L_X2Y46.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[7]
INT_L_X2Y45.NN6BEG3.LOGIC_OUTS_L7
INT_L_X2Y51.NL1BEG2.NN6END3
INT_L_X2Y52.IMUX_L44.NL1END2
CLBLL_L_X2Y52.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X2Y46.BYP_ALT3.FAN_BOUNCE3
INT_L_X2Y46.BYP_L3.BYP_ALT3
CLBLL_L_X2Y46.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y45.NR1BEG3.LOGIC_OUTS_L7
INT_L_X2Y46.FAN_ALT3.NR1END3
INT_L_X2Y46.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y46.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y46.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[4]
INT_R_X1Y46.NN6BEG2.EE4END2
INT_R_X1Y52.EL1BEG1.NN6END2
INT_L_X2Y52.IMUX_L2.EL1END1
CLBLL_L_X2Y52.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y46.IMUX_L35.NN2END2
CLBLL_L_X2Y46.CLBLL_LL_C6.CLBLL_IMUX35
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y44.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y46.WW4BEG2.NN2END2
INT_R_X1Y46.EE2BEG2.EE4END2
INT_R_X3Y46.WR1BEG3.EE2END2
INT_L_X2Y46.IMUX_L6.WR1END3
CLBLL_L_X2Y46.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[11]
INT_L_X2Y52.NE2BEG0.NN6END0
INT_R_X3Y53.NW2BEG0.NE2END0
INT_L_X2Y53.IMUX_L47.NW2END_S0_0
CLBLL_L_X2Y53.CLBLL_LL_D5.CLBLL_IMUX47
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y46.NN6BEG0.LOGIC_OUTS_L18
INT_L_X2Y51.SR1BEG_S0.NN6END_S1_0
INT_L_X2Y51.FAN_ALT2.SR1BEG_S0
INT_L_X2Y51.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y50.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X2Y50.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[10]
INT_R_X3Y46.NN6BEG2.NE2END2
INT_R_X3Y52.NW2BEG2.NN6END2
INT_L_X2Y53.IMUX_L28.NW2END2
CLBLL_L_X2Y53.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y45.NE2BEG2.LOGIC_OUTS_L6
INT_R_X3Y46.NW2BEG2.NE2END2
INT_L_X2Y47.NL1BEG1.NW2END2
INT_L_X2Y48.NE2BEG1.NL1END1
INT_R_X3Y49.NW2BEG1.NE2END1
INT_L_X2Y50.IMUX_L33.NW2END1
CLBLL_L_X2Y50.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[3]
INT_L_X2Y50.NR1BEG2.EL1END2
INT_L_X2Y51.IMUX_L44.NR1END2
CLBLL_L_X2Y51.CLBLL_LL_D4.CLBLL_IMUX44
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y43.NE2BEG3.LOGIC_OUTS_L3
INT_R_X3Y44.NN2BEG3.NE2END3
INT_R_X3Y46.NW6BEG3.NN2END3
INT_R_X1Y50.EL1BEG2.NW6END3
INT_L_X2Y50.IMUX_L21.EL1END2
CLBLL_L_X2Y50.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[2]
INT_R_X3Y51.WR1BEG2.NW2END1
INT_L_X2Y51.IMUX_L28.WR1END2
CLBLL_L_X2Y51.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y46.NE6BEG1.LOGIC_OUTS_L19
INT_L_X4Y50.NW2BEG1.NE6END1
INT_R_X3Y51.WL1BEG_N3.NW2END1
INT_L_X2Y50.IMUX_L23.WL1END3
CLBLL_L_X2Y50.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[0]
INT_L_X2Y42.WW4BEG3.LOGIC_OUTS_L17
INT_R_X1Y42.NE2BEG3.EE4END3
INT_L_X2Y43.NN6BEG3.NE2END3
INT_L_X2Y49.NN2BEG3.NN6END3
INT_L_X2Y51.IMUX_L7.NN2END3
CLBLL_L_X2Y51.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y42.NN2BEG3.LOGIC_OUTS_L17
INT_L_X2Y44.NL1BEG2.NN2END3
INT_L_X2Y45.IMUX_L36.NL1END2
CLBLL_L_X2Y45.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[15]
INT_L_X2Y45.WR1BEG2.LOGIC_OUTS_L5
INT_R_X1Y45.NN2BEG2.WR1END2
INT_R_X1Y47.NN6BEG2.NN2END2
INT_R_X1Y53.NE2BEG2.NN6END2
INT_L_X2Y54.IMUX_L44.NE2END2
CLBLL_L_X2Y54.CLBLL_LL_D4.CLBLL_IMUX44
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y45.NL1BEG0.LOGIC_OUTS_L5
INT_L_X2Y45.IMUX_L39.NL1END_S3_0
CLBLL_L_X2Y45.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[14]
INT_L_X2Y44.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y44.ER1BEG2.EE4END1
INT_L_X2Y44.NE2BEG2.ER1END2
INT_R_X3Y45.NW6BEG2.NE2END2
INT_R_X1Y49.NE6BEG2.NW6END2
INT_R_X3Y53.NW2BEG2.NE6END2
INT_L_X2Y54.IMUX_L28.NW2END2
CLBLL_L_X2Y54.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X2Y44.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y44.NR1BEG1.LOGIC_OUTS_L23
INT_L_X2Y45.BYP_ALT5.NR1END1
INT_L_X2Y45.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y45.IMUX_L37.BYP_BOUNCE5
CLBLL_L_X2Y45.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[13]
INT_L_X2Y43.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X2Y43.NR1BEG3.NL1BEG_N3
INT_L_X2Y44.LVB_L0.NR1END3
INT_L_X2Y44.NE6BEG2.LVB_L0
INT_L_X4Y48.NW6BEG2.NE6END2
INT_L_X2Y52.NN2BEG2.NW6END2
INT_L_X2Y54.IMUX_L27.NN2END2
CLBLL_L_X2Y54.CLBLL_LL_B4.CLBLL_IMUX27
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y43.NN2BEG0.LOGIC_OUTS_L18
INT_L_X2Y44.BYP_ALT7.NN2END_S2_0
INT_L_X2Y44.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y45.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X2Y45.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.clk_count[12]
INT_L_X2Y45.NW2BEG3.NN2END3
INT_R_X1Y46.NE2BEG3.NW2END3
INT_L_X2Y47.NN6BEG3.NE2END3
INT_L_X2Y53.WW4BEG3.NN6END3
INT_R_X1Y53.ER1BEG_S0.EE4END3
INT_L_X2Y54.IMUX_L2.ER1END0
CLBLL_L_X2Y54.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y43.NN2BEG3.LOGIC_OUTS_L17
INT_L_X2Y45.IMUX_L46.NN2END3
CLBLL_L_X2Y45.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$opt_dff.cc:272:make_patterns_logic$4306
INT_L_X2Y62.SS2BEG2.SE2END2
INT_L_X2Y60.SL1BEG2.SS2END2
INT_L_X2Y59.FAN_ALT7.SL1END2
INT_L_X2Y59.FAN_L7.FAN_ALT7
CLBLL_L_X2Y59.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y64.SW2BEG2.LOGIC_OUTS_L16
INT_R_X1Y63.SE2BEG2.SW2END2
INT_L_X2Y62.FAN_ALT7.SE2END2
INT_L_X2Y62.FAN_L7.FAN_ALT7
CLBLL_L_X2Y62.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.state[3]
INT_L_X2Y64.IMUX_L24.SE2END0
CLBLL_L_X2Y64.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y72.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y74.BYP_ALT3.NN2END3
INT_L_X2Y74.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y75.IMUX_L41.BYP_BOUNCE_N3_3
CLBLL_L_X2Y75.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y68.BYP_ALT6.SR1END2
INT_L_X2Y68.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y69.IMUX_L18.BYP_BOUNCE_N3_6
CLBLL_L_X2Y69.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y72.SE2BEG0.SR1BEG_S0
INT_R_X3Y71.SW2BEG0.SE2END0
INT_L_X2Y70.SR1BEG1.SW2END0
INT_L_X2Y69.SR1BEG2.SR1END1
INT_L_X2Y68.IMUX_L45.SR1END2
CLBLL_L_X2Y68.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y72.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X2Y72.SW2BEG0.SR1BEG_S0
INT_R_X1Y71.SS6BEG0.SW2END0
INT_R_X1Y65.SE2BEG0.SS6END0
INT_L_X2Y64.IMUX_L9.SE2END0
CLBLL_L_X2Y64.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[3]
INT_L_X2Y47.NR1BEG1.NL1END1
INT_L_X2Y48.IMUX_L10.NR1END1
CLBLL_L_X2Y48.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y44.IMUX30.SE2END3
CLBLM_R_X3Y44.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X2Y46.NN2BEG2.LOGIC_OUTS_L16
INT_L_X2Y48.BYP_ALT2.NN2END2
INT_L_X2Y48.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y49.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y49.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y52.IMUX_L33.NW2END1
CLBLL_L_X2Y52.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y49.IMUX2.NR1END1
CLBLM_R_X3Y49.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y45.IMUX_L31.SR1END3
CLBLL_L_X2Y45.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X3Y47.IMUX0.ER1END_N3_3
CLBLM_R_X3Y47.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y44.FAN_ALT5.WL1END2
INT_L_X2Y44.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y44.IMUX_L1.FAN_BOUNCE5
CLBLL_L_X2Y44.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y45.BYP_ALT7.SR1END3
INT_L_X2Y45.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y46.IMUX_L1.BYP_BOUNCE_N3_7
CLBLL_L_X2Y46.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y45.IMUX_L7.SR1END3
CLBLL_L_X2Y45.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y47.IMUX_L29.WR1END3
CLBLL_L_X2Y47.CLBLL_LL_C2.CLBLL_IMUX29
INT_R_X3Y44.WL1BEG2.SE2END3
INT_L_X2Y44.IMUX_L28.WL1END2
CLBLL_L_X2Y44.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y47.IMUX_L10.NL1END1
CLBLL_L_X2Y47.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y47.NL1BEG1.NE2END2
INT_R_X3Y48.NR1BEG1.NL1END1
INT_R_X3Y49.NN2BEG1.NR1END1
INT_R_X3Y51.NW2BEG1.NN2END1
INT_L_X2Y52.SR1BEG1.NW2END1
INT_L_X2Y51.IMUX_L20.SR1END1
CLBLL_L_X2Y51.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y46.NL1BEG1.LOGIC_OUTS_L16
INT_L_X2Y47.IMUX_L2.NL1END1
CLBLL_L_X2Y47.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y47.NN2BEG3.WR1END3
INT_L_X2Y49.IMUX_L23.NN2END3
CLBLL_L_X2Y49.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y70.IMUX_L11.EL1END1
CLBLL_L_X2Y70.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y71.IMUX_L10.NR1END1
CLBLL_L_X2Y71.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y70.NR1BEG1.EL1END1
INT_L_X2Y71.NL1BEG0.NR1END1
INT_L_X2Y72.NL1BEG_N3.NL1END0
INT_L_X2Y72.IMUX_L45.NL1BEG_N3
CLBLL_L_X2Y72.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y45.WL1BEG2.SR1END3
INT_R_X1Y45.SR1BEG3.WL1END2
INT_R_X1Y44.SR1BEG_S0.SR1END3
INT_R_X1Y44.LV0.SR1BEG_S0
INT_R_X1Y62.LV0.LV18
INT_R_X1Y71.NE6BEG1.LV9
INT_R_X3Y75.WR1BEG2.NE6END1
INT_L_X2Y75.IMUX_L36.WR1END2
CLBLL_L_X2Y75.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y46.SR1BEG3.LOGIC_OUTS_L16
INT_L_X2Y45.SE2BEG3.SR1END3
INT_R_X3Y44.LVB0.SE2END3
INT_R_X3Y56.LVB0.LVB12
INT_R_X3Y68.NW6BEG2.LVB12
INT_R_X1Y72.NN6BEG2.NW6END2
INT_R_X1Y78.EL1BEG1.NN6END2
INT_L_X2Y78.IMUX_L33.EL1END1
CLBLL_L_X2Y78.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y46.NE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y47.WR1BEG3.NE2END2
INT_L_X2Y47.LVB_L0.WR1END3
INT_L_X2Y47.NN6BEG2.LVB_L0
INT_L_X2Y53.NE2BEG2.NN6END2
INT_R_X3Y54.LVB0.NE2END2
INT_R_X3Y66.NW6BEG2.LVB12
INT_R_X1Y70.EL1BEG1.NW6END2
INT_L_X2Y70.SE2BEG1.EL1END1
INT_R_X3Y69.SW2BEG1.SE2END1
INT_L_X2Y68.IMUX_L27.SW2END1
CLBLL_L_X2Y68.CLBLL_LL_B4.CLBLL_IMUX27
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y46.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y46.LH0.ER1END3
INT_R_X3Y46.LVB0.LH0
INT_R_X3Y58.NW6BEG2.LVB12
INT_R_X1Y62.NE2BEG2.NW6END2
INT_L_X2Y63.NL1BEG1.NE2END2
INT_L_X2Y64.IMUX_L10.NL1END1
CLBLL_L_X2Y64.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[47]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[46]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[45]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[44]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[43]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[42]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[41]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[40]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[39]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[38]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[37]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[36]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[35]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[34]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[33]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[32]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[31]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[30]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[29]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[28]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[27]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[26]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[25]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[24]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[23]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[22]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[21]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[20]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[19]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[18]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[17]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[16]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4626[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[16]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4624[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[5]
INT_L_X2Y48.FAN_ALT3.SL1END3
INT_L_X2Y48.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y48.IMUX_L5.FAN_BOUNCE3
CLBLL_L_X2Y48.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y50.SS6BEG0.LOGIC_OUTS_L18
INT_L_X2Y44.ER1BEG1.SS6END0
INT_R_X3Y44.IMUX34.ER1END1
CLBLM_R_X3Y44.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X2Y50.FAN_ALT4.LOGIC_OUTS_L18
INT_L_X2Y50.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y49.IMUX_L5.FAN_BOUNCE_S3_4
CLBLL_L_X2Y49.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y51.NL1BEG0.WR1END1
INT_L_X2Y52.BYP_ALT0.NL1END0
INT_L_X2Y52.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y52.IMUX_L34.BYP_BOUNCE0
CLBLL_L_X2Y52.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y49.ER1BEG1.SE2END0
INT_R_X3Y49.IMUX4.ER1END1
CLBLM_R_X3Y49.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y45.FAN_ALT5.FAN_BOUNCE1
INT_L_X2Y45.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y45.IMUX_L35.FAN_BOUNCE5
CLBLL_L_X2Y45.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X3Y47.IMUX5.SS2END2
CLBLM_R_X3Y47.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X2Y44.IMUX_L4.SR1END1
CLBLL_L_X2Y44.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y47.FAN_ALT0.SS2END_N0_3
INT_L_X2Y47.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y46.IMUX_L4.FAN_BOUNCE_S3_0
CLBLL_L_X2Y46.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y49.SL1BEG3.EL1END3
INT_L_X2Y48.SS2BEG3.SL1END3
INT_L_X2Y46.SL1BEG3.SS2END3
INT_L_X2Y45.FAN_ALT1.SL1END3
INT_L_X2Y45.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y45.IMUX_L4.FAN_BOUNCE1
CLBLL_L_X2Y45.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y47.IMUX_L35.SR1END1
CLBLL_L_X2Y47.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X1Y50.SE6BEG0.EE4END0
INT_R_X3Y46.SW2BEG0.SE6END0
INT_L_X2Y45.SR1BEG1.SW2END0
INT_L_X2Y44.IMUX_L35.SR1END1
CLBLL_L_X2Y44.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y48.FAN_ALT4.SL1END0
INT_L_X2Y48.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y47.IMUX_L5.FAN_BOUNCE_S3_4
CLBLL_L_X2Y47.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y51.WR1BEG1.NE2END0
INT_L_X2Y51.IMUX_L34.WR1END1
CLBLL_L_X2Y51.CLBLL_L_C6.CLBLL_IMUX34
INT_R_X1Y50.SE2BEG0.EE4END0
INT_L_X2Y49.SL1BEG0.SE2END0
INT_L_X2Y48.SR1BEG1.SL1END0
INT_L_X2Y47.IMUX_L4.SR1END1
CLBLL_L_X2Y47.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X1Y50.ER1BEG1.EE4END0
INT_L_X2Y50.SL1BEG1.ER1END1
BRKH_INT_X2Y49.BRKH_INT_SL1END1.BRKH_INT_SL1END1_SLOW
INT_L_X2Y49.IMUX_L34.SL1END1
CLBLL_L_X2Y49.CLBLL_L_C6.CLBLL_IMUX34
INT_R_X1Y69.NE2BEG2.NN6END2
INT_L_X2Y70.IMUX_L4.NE2END2
CLBLL_L_X2Y70.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y71.IMUX_L5.FAN_BOUNCE3
CLBLL_L_X2Y71.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y71.FAN_ALT3.NE2END3
INT_L_X2Y71.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y71.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X2Y71.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X1Y67.NN6BEG0.NN6END0
INT_R_X1Y73.NE2BEG0.NN6END0
INT_L_X2Y74.IMUX_L40.NE2END0
CLBLL_L_X2Y74.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X1Y50.EE2BEG0.EE4END0
INT_R_X3Y50.SW6BEG0.EE2END0
INT_R_X1Y46.LV0.SW6END0
INT_R_X1Y64.NN6BEG3.LV18
INT_R_X1Y70.NE2BEG3.NN6END3
INT_L_X2Y71.NL1BEG2.NE2END3
INT_L_X2Y72.IMUX_L44.NL1END2
CLBLL_L_X2Y72.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X2Y75.IMUX_L37.NR1END2
CLBLL_L_X2Y75.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X1Y63.NN6BEG2.LVB12
INT_R_X1Y69.NN2BEG2.NN6END2
INT_R_X1Y71.NN2BEG2.NN2END2
INT_R_X1Y73.NE2BEG2.NN2END2
INT_L_X2Y74.NR1BEG2.NE2END2
INT_L_X2Y75.NR1BEG2.NR1END2
INT_L_X2Y76.NR1BEG2.NR1END2
INT_L_X2Y77.NR1BEG2.NR1END2
INT_L_X2Y78.IMUX_L20.NR1END2
CLBLL_L_X2Y78.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y50.WW4BEG0.LOGIC_OUTS_L18
INT_R_X1Y50.EL1BEG_N3.EE4END0
INT_L_X2Y49.EL1BEG2.EL1END3
INT_R_X3Y49.SS2BEG2.EL1END2
INT_R_X3Y47.NW6BEG3.SS2END2
INT_R_X1Y51.NN6BEG3.NW6END3
INT_R_X1Y57.NN6BEG3.NN6END3
INT_R_X1Y63.NE2BEG3.NN6END3
INT_L_X2Y64.IMUX_L23.NE2END3
CLBLL_L_X2Y64.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y50.NE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y51.NW6BEG0.NE2END0
INT_R_X1Y55.NN6BEG0.NW6END0
INT_R_X1Y61.NN6BEG0.NN6END0
INT_R_X1Y67.NE2BEG0.NN6END0
INT_L_X2Y68.IMUX_L17.NE2END0
CLBLL_L_X2Y68.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y50.WL1BEG_N3.LOGIC_OUTS_L18
INT_R_X1Y50.NL1BEG_N3.WL1END_N1_3
INT_R_X1Y50.NR1BEG3.NL1BEG_N3
INT_R_X1Y51.LVB0.NR1END3
INT_R_X1Y51.NE6BEG2.LVB0
INT_R_X3Y55.NW6BEG2.NE6END2
INT_R_X1Y59.NE6BEG2.NW6END2
INT_R_X3Y63.NW2BEG2.NE6END2
INT_L_X2Y64.IMUX_L3.NW2END2
CLBLL_L_X2Y64.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$abc$16052$auto$blifparse.cc:536:parse_blif$16079.A[4]
INT_L_X2Y47.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y48.BYP_ALT0.BYP_BOUNCE_N3_3
INT_L_X2Y48.BYP_L0.BYP_ALT0
CLBLL_L_X2Y48.CLBLL_L_AX.CLBLL_BYP0
INT_R_X3Y44.BYP_ALT2.SL1END2
INT_R_X3Y44.BYP2.BYP_ALT2
CLBLM_R_X3Y44.CLBLM_L_CX.CLBLM_BYP2
INT_L_X2Y49.BYP_ALT0.NN2END0
INT_L_X2Y49.BYP_L0.BYP_ALT0
CLBLL_L_X2Y49.CLBLL_L_AX.CLBLL_BYP0
INT_L_X2Y51.NE2BEG1.NN6END1
INT_R_X3Y52.WR1BEG2.NE2END1
INT_L_X2Y52.BYP_ALT2.WR1END2
INT_L_X2Y52.BYP_L2.BYP_ALT2
CLBLL_L_X2Y52.CLBLL_L_CX.CLBLL_BYP2
INT_R_X3Y49.BYP_ALT1.NN2END1
INT_R_X3Y49.BYP1.BYP_ALT1
CLBLM_R_X3Y49.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y45.WW4BEG1.LOGIC_OUTS_L19
INT_R_X1Y45.ER1BEG2.EE4END1
INT_L_X2Y45.BYP_ALT3.ER1END2
INT_L_X2Y45.BYP_L3.BYP_ALT3
CLBLL_L_X2Y45.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X3Y47.BYP_ALT0.NL1END0
INT_R_X3Y47.BYP0.BYP_ALT0
CLBLM_R_X3Y47.CLBLM_L_AX.CLBLM_BYP0
INT_L_X2Y45.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y44.WL1BEG0.SE2END1
INT_L_X2Y44.BYP_ALT1.WL1END0
INT_L_X2Y44.BYP_L1.BYP_ALT1
CLBLL_L_X2Y44.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y46.GFAN0.NR1END1
INT_L_X2Y46.BYP_ALT1.GFAN0
INT_L_X2Y46.BYP_L1.BYP_ALT1
CLBLL_L_X2Y46.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y44.NL1BEG1.WL1END1
INT_L_X2Y45.BYP_ALT1.NL1END1
INT_L_X2Y45.BYP_L1.BYP_ALT1
CLBLL_L_X2Y45.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y47.NL1BEG_N3.NL1END0
INT_L_X2Y47.BYP_ALT3.NL1BEG_N3
INT_L_X2Y47.BYP_L3.BYP_ALT3
CLBLL_L_X2Y47.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y44.BYP_ALT3.SR1END2
INT_L_X2Y44.BYP_L3.BYP_ALT3
CLBLL_L_X2Y44.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y47.BYP_ALT0.NL1END0
INT_L_X2Y47.BYP_L0.BYP_ALT0
CLBLL_L_X2Y47.CLBLL_L_AX.CLBLL_BYP0
INT_L_X2Y45.NN6BEG1.LOGIC_OUTS_L19
INT_L_X2Y51.WW4BEG1.NN6END1
INT_R_X1Y51.ER1BEG2.EE4END1
INT_L_X2Y51.BYP_ALT2.ER1END2
INT_L_X2Y51.BYP_L2.BYP_ALT2
CLBLL_L_X2Y51.CLBLL_L_CX.CLBLL_BYP2
INT_L_X2Y45.NE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y46.NL1BEG0.NE2END1
INT_R_X3Y47.WR1BEG1.NL1END0
INT_L_X2Y47.BYP_ALT1.WR1END1
INT_L_X2Y47.BYP_L1.BYP_ALT1
CLBLL_L_X2Y47.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y46.NE2BEG1.NR1END1
INT_R_X3Y47.NN2BEG1.NE2END1
INT_R_X3Y49.WR1BEG2.NN2END1
INT_L_X2Y49.BYP_ALT2.WR1END2
INT_L_X2Y49.BYP_L2.BYP_ALT2
CLBLL_L_X2Y49.CLBLL_L_CX.CLBLL_BYP2
INT_L_X2Y70.BYP_ALT1.ER1END0
INT_L_X2Y70.BYP_L1.BYP_ALT1
CLBLL_L_X2Y70.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y71.IMUX_L0.NE2END0
CLBLL_L_X2Y71.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y45.SR1BEG2.LOGIC_OUTS_L19
INT_L_X2Y44.SW2BEG2.SR1END2
INT_R_X1Y43.LVB0.SW2END2
INT_R_X1Y55.LVB0.LVB12
INT_R_X1Y67.NE6BEG2.LVB12
INT_R_X3Y71.WR1BEG3.NE6END2
INT_L_X2Y71.IMUX_L14.WR1END3
CLBLL_L_X2Y71.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y74.WR1BEG_S0.NN6END3
INT_L_X2Y74.IMUX_L47.WR1END_S1_0
CLBLL_L_X2Y74.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y45.NR1BEG1.LOGIC_OUTS_L19
INT_L_X2Y46.NL1BEG0.NR1END1
INT_L_X2Y47.NN2BEG0.NL1END0
INT_L_X2Y49.NW2BEG0.NN2END0
INT_R_X1Y50.NW6BEG0.NW2END0
INT_L_X0Y54.NN6BEG0.NE6END0
INT_L_X0Y60.NW6BEG0.NN6END0
INT_R_X1Y64.NN6BEG0.NE6END0
INT_R_X1Y70.NE2BEG0.NN6END0
INT_L_X2Y71.NL1BEG_N3.NE2END0
INT_L_X2Y71.NR1BEG3.NL1BEG_N3
INT_L_X2Y72.IMUX_L47.NR1END3
CLBLL_L_X2Y72.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y45.ER1BEG2.LOGIC_OUTS_L19
INT_R_X3Y45.SL1BEG2.ER1END2
INT_R_X3Y44.WL1BEG1.SL1END2
INT_L_X2Y44.WR1BEG3.WL1END1
INT_R_X1Y44.NN2BEG3.WR1END3
INT_R_X1Y46.NE6BEG3.NN2END3
INT_R_X3Y50.LH12.NE6END3
INT_R_X3Y50.LV0.LH12
INT_R_X3Y68.NN6BEG3.LV18
INT_R_X3Y74.NW2BEG3.NN6END3
INT_L_X2Y75.IMUX_L46.NW2END3
CLBLL_L_X2Y75.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y71.NN6BEG3.LV_L18
INT_L_X2Y77.NR1BEG3.NN6END3
INT_L_X2Y78.IMUX_L23.NR1END3
CLBLL_L_X2Y78.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y64.NL1BEG_N3.NW2END0
INT_L_X2Y64.IMUX_L21.NL1BEG_N3
CLBLL_L_X2Y64.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y71.WW4BEG3.LV_L18
INT_R_X1Y71.SS2BEG3.EE4END3
INT_R_X1Y69.ER1BEG_S0.SS2END3
INT_L_X2Y70.SS2BEG0.ER1END0
INT_L_X2Y68.IMUX_L18.SS2END0
CLBLL_L_X2Y68.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y45.WL1BEG0.LOGIC_OUTS_L19
INT_R_X1Y45.NL1BEG0.WL1END0
INT_R_X1Y46.NE2BEG0.NL1END0
INT_L_X2Y47.NN6BEG0.NE2END0
INT_L_X2Y53.LV_L0.NN6END0
INT_L_X2Y53.WW4BEG0.LV_L0
INT_R_X1Y53.NE6BEG0.EE4END0
INT_R_X3Y57.NN6BEG0.NE6END0
INT_R_X3Y63.NW2BEG0.NN6END0
INT_L_X2Y64.IMUX_L0.NW2END0
CLBLL_L_X2Y64.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[7]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[7]
INT_L_X2Y76.SL1BEG0.LOGIC_OUTS_L0
INT_L_X2Y75.SS2BEG0.SL1END0
INT_L_X2Y73.SS6BEG0.SS2END0
INT_L_X2Y67.SS6BEG0.SS6END0
INT_L_X2Y61.SS2BEG0.SS6END0
INT_L_X2Y59.BYP_ALT1.SS2END0
INT_L_X2Y59.BYP_L1.BYP_ALT1
CLBLL_L_X2Y59.CLBLL_LL_AX.CLBLL_BYP1
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y76.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y76.IMUX_L5.NL1BEG_N3
CLBLL_L_X2Y76.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[6]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[6]
INT_L_X2Y77.SW2BEG1.LOGIC_OUTS_L1
INT_R_X1Y76.SS6BEG1.SW2END1
INT_R_X1Y70.ER1BEG2.SS6END1
INT_L_X2Y70.SS2BEG2.ER1END2
INT_L_X2Y68.WW4BEG3.SS2END2
INT_R_X1Y68.SS2BEG3.EE4END3
INT_R_X1Y66.SS6BEG3.SS2END3
INT_R_X1Y60.SE2BEG3.SS6END3
INT_L_X2Y59.BYP_ALT6.SE2END3
INT_L_X2Y59.BYP_L6.BYP_ALT6
CLBLL_L_X2Y59.CLBLL_LL_DX.CLBLL_BYP6
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y77.BYP_ALT5.LOGIC_OUTS_L1
INT_L_X2Y77.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y77.IMUX_L13.BYP_BOUNCE5
CLBLL_L_X2Y77.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[5]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[5]
INT_L_X2Y77.WR1BEG3.LOGIC_OUTS_L2
INT_R_X1Y77.LVB12.WR1END3
INT_R_X1Y65.SE6BEG2.LVB0
INT_R_X3Y61.NR1BEG2.SE6END2
INT_R_X3Y62.WR1BEG3.NR1END2
INT_L_X2Y62.BYP_ALT6.WR1END3
INT_L_X2Y62.BYP_L6.BYP_ALT6
CLBLL_L_X2Y62.CLBLL_LL_DX.CLBLL_BYP6
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y77.WW4BEG2.LOGIC_OUTS_L2
INT_R_X1Y77.EL1BEG1.EE4END2
INT_L_X2Y77.IMUX_L34.EL1END1
CLBLL_L_X2Y77.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[4]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[4]
INT_L_X2Y76.SE6BEG3.LOGIC_OUTS_L3
INT_L_X4Y72.SW2BEG3.SE6END3
INT_R_X3Y71.LVB12.SW2END3
INT_R_X3Y71.SS6BEG2.LVB12
INT_R_X3Y65.SS6BEG2.SS6END2
INT_R_X3Y59.WL1BEG1.SS6END2
INT_L_X2Y59.BYP_ALT4.WL1END1
INT_L_X2Y59.BYP_L4.BYP_ALT4
CLBLL_L_X2Y59.CLBLL_LL_BX.CLBLL_BYP4
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y76.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X2Y76.IMUX_L42.SR1BEG_S0
CLBLL_L_X2Y76.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[3]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[3]
INT_L_X2Y77.SR1BEG1.LOGIC_OUTS_L0
INT_L_X2Y76.SS2BEG1.SR1END1
INT_L_X2Y74.SS2BEG1.SS2END1
INT_L_X2Y72.SS6BEG1.SS2END1
INT_L_X2Y66.SS6BEG1.SS6END1
INT_L_X2Y60.SR1BEG2.SS6END1
INT_L_X2Y59.BYP_ALT3.SR1END2
INT_L_X2Y59.BYP_L3.BYP_ALT3
CLBLL_L_X2Y59.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y77.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y77.IMUX_L5.NL1BEG_N3
CLBLL_L_X2Y77.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[2]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[2]
INT_L_X2Y76.SS6BEG1.LOGIC_OUTS_L1
INT_L_X2Y70.SS6BEG1.SS6END1
INT_L_X2Y64.SS2BEG1.SS6END1
INT_L_X2Y62.BYP_ALT4.SS2END1
INT_L_X2Y62.BYP_L4.BYP_ALT4
CLBLL_L_X2Y62.CLBLL_LL_BX.CLBLL_BYP4
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y76.BYP_ALT5.LOGIC_OUTS_L1
INT_L_X2Y76.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y76.IMUX_L13.BYP_BOUNCE5
CLBLL_L_X2Y76.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[1]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[1]
INT_R_X1Y76.SS6BEG2.EE4END2
INT_R_X1Y70.ER1BEG3.SS6END2
INT_L_X2Y70.SE2BEG3.ER1END3
INT_R_X3Y69.SW2BEG3.SE2END3
INT_L_X2Y68.SS6BEG3.SW2END3
INT_L_X2Y62.SR1BEG_S0.SS6END3
INT_L_X2Y62.BYP_ALT1.SR1BEG_S0
INT_L_X2Y62.BYP_L1.BYP_ALT1
CLBLL_L_X2Y62.CLBLL_LL_AX.CLBLL_BYP1
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y76.WW4BEG2.LOGIC_OUTS_L2
INT_R_X1Y76.EL1BEG1.EE4END2
INT_L_X2Y76.IMUX_L34.EL1END1
CLBLL_L_X2Y76.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$2$lookahead\rx_byte$412[7:0]$419[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_byte[0]
INT_L_X2Y77.EL1BEG2.LOGIC_OUTS_L3
INT_R_X3Y77.SL1BEG2.EL1END2
INT_R_X3Y76.SW2BEG2.SL1END2
INT_L_X2Y75.SS6BEG2.SW2END2
INT_L_X2Y69.SS6BEG2.SS6END2
INT_L_X2Y63.SL1BEG2.SS6END2
INT_L_X2Y62.BYP_ALT3.SL1END2
INT_L_X2Y62.BYP_L3.BYP_ALT3
CLBLL_L_X2Y62.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y77.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y77.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X2Y77.IMUX_L42.SR1BEG_S0
CLBLL_L_X2Y77.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[31]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[30]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[29]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[28]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[27]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[26]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[25]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[24]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[23]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[22]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[21]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[20]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[19]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[18]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[17]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[16]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[15]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[14]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[13]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[12]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[11]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[10]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[9]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[8]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[7]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[6]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[5]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[4]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[3]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[2]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[1]
# routing for net tpu_inst.mlp_u.mmu_u.pe11.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[0]
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.Y[2]
INT_L_X2Y76.IMUX_L10.WR1END1
CLBLL_L_X2Y76.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y77.IMUX_L16.NW2END0
CLBLL_L_X2Y77.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y77.IMUX_L33.BYP_BOUNCE_N3_7
CLBLL_L_X2Y77.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y76.IMUX_L41.WR1END1
CLBLL_L_X2Y76.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y77.IMUX_L0.NW2END0
CLBLL_L_X2Y77.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y76.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y76.IMUX_L26.WR1END1
CLBLL_L_X2Y76.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y77.FAN_ALT0.NW2END0
INT_L_X2Y77.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y76.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X2Y76.CLBLL_L_C5.CLBLL_IMUX30
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y76.NW2BEG0.LOGIC_OUTS22
INT_L_X2Y76.BYP_ALT7.NW2END_S0_0
INT_L_X2Y76.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y77.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X2Y77.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.Y[1]
INT_L_X2Y76.IMUX_L0.SW2END_N0_3
CLBLL_L_X2Y76.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y77.IMUX_L26.FAN_BOUNCE1
CLBLL_L_X2Y77.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y77.IMUX_L30.NW2END3
CLBLL_L_X2Y77.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y76.IMUX_L37.WL1END2
CLBLL_L_X2Y76.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y77.FAN_ALT1.NW2END3
INT_L_X2Y77.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y77.IMUX_L10.FAN_BOUNCE1
CLBLL_L_X2Y77.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y76.SW2BEG3.LOGIC_OUTS21
INT_L_X2Y76.IMUX_L16.SW2END_N0_3
CLBLL_L_X2Y76.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y76.WL1BEG2.LOGIC_OUTS21
INT_L_X2Y76.FAN_ALT5.WL1END2
INT_L_X2Y76.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y76.IMUX_L33.FAN_BOUNCE5
CLBLL_L_X2Y76.CLBLL_L_C1.CLBLL_IMUX33
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y76.NW2BEG3.LOGIC_OUTS21
INT_L_X2Y77.IMUX_L46.NW2END3
CLBLL_L_X2Y77.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.Y[0]
INT_L_X2Y76.IMUX_L6.WR1END3
CLBLL_L_X2Y76.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y77.IMUX_L19.NW2END2
CLBLL_L_X2Y77.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y77.IMUX_L20.NW2END2
CLBLL_L_X2Y77.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y76.IMUX_L46.WR1END3
CLBLL_L_X2Y76.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X2Y77.IMUX_L3.NW2END2
CLBLL_L_X2Y77.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y76.IMUX_L14.WR1END3
CLBLL_L_X2Y76.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y76.WR1BEG3.LOGIC_OUTS20
INT_L_X2Y76.IMUX_L23.WR1END3
CLBLL_L_X2Y76.CLBLL_L_C3.CLBLL_IMUX23
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y76.NW2BEG2.LOGIC_OUTS20
INT_L_X2Y77.IMUX_L36.NW2END2
CLBLL_L_X2Y77.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.Y[3]
INT_L_X2Y76.IMUX_L9.WL1END0
CLBLL_L_X2Y76.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y77.IMUX_L25.NW2END1
CLBLL_L_X2Y77.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y77.BYP_ALT3.ER1END2
INT_L_X2Y77.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y77.IMUX_L23.BYP_BOUNCE3
CLBLL_L_X2Y77.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y76.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y76.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y77.IMUX_L9.NW2END1
CLBLL_L_X2Y77.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y76.IMUX_L25.WL1END0
CLBLL_L_X2Y76.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y76.WL1BEG0.LOGIC_OUTS23
INT_L_X2Y76.BYP_ALT0.WL1END0
INT_L_X2Y76.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y76.IMUX_L20.BYP_BOUNCE0
CLBLL_L_X2Y76.CLBLL_L_C2.CLBLL_IMUX20
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y76.NW2BEG1.LOGIC_OUTS23
INT_L_X2Y77.WW4BEG1.NW2END1
INT_R_X1Y77.ER1BEG2.EE4END1
INT_L_X2Y77.IMUX_L37.ER1END2
CLBLL_L_X2Y77.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_sync_2
INT_R_X1Y56.LVB0.NW6END3
INT_R_X1Y68.EE4BEG2.LVB12
INT_R_X5Y68.EE2BEG2.EE4END2
INT_R_X7Y68.BYP_ALT2.EE2END2
INT_R_X7Y68.BYP2.BYP_ALT2
CLBLM_R_X7Y68.CLBLM_L_CX.CLBLM_BYP2
INT_R_X1Y63.NN2BEG2.NW6END2
INT_R_X1Y65.NE2BEG2.NN2END2
INT_L_X2Y66.NR1BEG2.NE2END2
INT_L_X2Y67.NR1BEG2.NR1END2
INT_L_X2Y68.NN2BEG2.NR1END2
INT_L_X2Y70.IMUX_L27.NN2END2
CLBLL_L_X2Y70.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y59.EE2BEG1.NR1END1
INT_L_X4Y59.NN6BEG1.EE2END1
INT_L_X4Y65.NN6BEG1.NN6END1
INT_L_X4Y71.WW2BEG0.NN6END1
INT_L_X2Y71.IMUX_L33.WW2END0
CLBLL_L_X2Y71.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y76.SS2BEG3.SR1END3
INT_L_X2Y75.IMUX_L0.SS2END_N0_3
CLBLL_L_X2Y75.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y46.NR1BEG3.EL1END3
INT_R_X3Y47.LVB0.NR1END3
INT_R_X3Y59.NW6BEG2.LVB12
INT_R_X1Y63.NE2BEG2.NW6END2
INT_L_X2Y64.IMUX_L28.NE2END2
CLBLL_L_X2Y64.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X5Y52.WW2BEG2.NN6END3
INT_R_X3Y52.NW6BEG3.WW2END2
INT_R_X1Y56.NN6BEG3.NW6END3
INT_R_X1Y62.NE2BEG3.NN6END3
INT_L_X2Y63.NR1BEG3.NE2END3
INT_L_X2Y64.IMUX_L6.NR1END3
CLBLL_L_X2Y64.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y76.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y76.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y77.IMUX_L14.WW2END2
CLBLL_L_X2Y77.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y77.IMUX_L21.WW2END2
CLBLL_L_X2Y77.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y76.IMUX_L39.SR1END3
CLBLL_L_X2Y76.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y77.IMUX_L6.WW2END2
CLBLL_L_X2Y77.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y76.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X2Y76.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y46.NW2BEG1.LOGIC_OUTS_L23
INT_R_X1Y47.EL1BEG0.NW2END1
INT_L_X2Y47.EL1BEG_N3.EL1END0
INT_R_X3Y46.EE2BEG3.EL1END3
INT_R_X5Y46.NN6BEG3.EE2END3
INT_R_X5Y52.WR1BEG_S0.NN6END3
INT_L_X4Y53.LV_L0.WR1END0
INT_L_X4Y71.NN6BEG3.LV_L18
INT_L_X4Y77.WW2BEG2.NN6END3
INT_L_X2Y77.SR1BEG3.WW2END2
INT_L_X2Y76.FAN_ALT3.SR1END3
INT_L_X2Y76.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y76.IMUX_L21.FAN_BOUNCE3
CLBLL_L_X2Y76.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y46.NN6BEG1.LOGIC_OUTS_L23
INT_L_X2Y52.NN6BEG1.NN6END1
INT_L_X2Y58.NR1BEG1.NN6END1
INT_L_X2Y59.NE2BEG1.NR1END1
INT_R_X3Y60.NN6BEG1.NE2END1
INT_R_X3Y66.NN2BEG1.NN6END1
INT_R_X3Y68.NW6BEG1.NN2END1
INT_R_X1Y72.NN6BEG1.NW6END1
INT_R_X1Y78.EL1BEG0.NN6END1
INT_L_X2Y77.IMUX_L39.EL1END_S3_0
CLBLL_L_X2Y77.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[0]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y72.EL1BEG1.LOGIC_OUTS2
INT_L_X4Y72.EL1BEG0.EL1END1
INT_R_X5Y72.SL1BEG0.EL1END0
INT_R_X5Y71.FAN_ALT4.SL1END0
INT_R_X5Y71.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y70.IMUX15.FAN_BOUNCE_S3_4
CLBLM_R_X5Y70.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$procmux$2463.Y
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19178$abc$16107$auto$blifparse.cc:536:parse_blif$16125.A[1]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y72.SW6BEG2.LOGIC_OUTS20
INT_R_X3Y68.ER1BEG3.SW6END2
INT_L_X4Y68.ER1BEG_S0.ER1END3
INT_R_X5Y69.EE2BEG0.ER1END0
INT_R_X7Y69.SW6BEG0.EE2END0
INT_R_X5Y65.SR1BEG1.SW6END0
INT_R_X5Y64.IMUX3.SR1END1
CLBLM_R_X5Y64.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19178$abc$16107$auto$blifparse.cc:536:parse_blif$16125.A[0]
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y70.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y66.SW2BEG2.SE6END2
INT_L_X6Y65.SW2BEG2.SW2END2
INT_R_X5Y64.IMUX6.SW2END2
CLBLM_R_X5Y64.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$procmux$2505_Y[2]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.Y[2]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y72.SS6BEG0.LOGIC_OUTS_L22
INT_L_X4Y66.SW6BEG0.SS6END0
INT_L_X2Y62.ER1BEG1.SW6END0
INT_R_X3Y62.EL1BEG0.ER1END1
INT_L_X4Y62.IMUX_L0.EL1END0
CLBLL_L_X4Y62.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$procmux$2505_Y[1]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.Y[1]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y72.SE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y71.SW6BEG3.SE2END3
INT_R_X3Y67.LH12.SW6END3
INT_R_X3Y67.SE6BEG0.LH12
INT_R_X5Y63.SL1BEG0.SE6END0
INT_R_X5Y62.IMUX9.SL1END0
CLBLM_R_X5Y62.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$procmux$2505_Y[0]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.Y[0]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y72.SE6BEG2.LOGIC_OUTS_L20
INT_L_X6Y68.WL1BEG1.SE6END2
INT_R_X5Y68.NL1BEG1.WL1END1
INT_R_X5Y69.WR1BEG2.NL1END1
INT_L_X4Y69.SW2BEG1.WR1END2
INT_R_X3Y68.SE6BEG1.SW2END1
INT_R_X5Y64.SS2BEG1.SE6END1
INT_R_X5Y62.IMUX26.SS2END1
CLBLM_R_X5Y62.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$fsm_map.cc:170:map_fsm$4032[0]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19174$abc$16107$auto$blifparse.cc:536:parse_blif$16120.A[4]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y75.IMUX_L6.LOGIC_OUTS_L17
CLBLL_L_X4Y75.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$fsm_map.cc:170:map_fsm$4032[1]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19172$abc$16107$auto$blifparse.cc:536:parse_blif$16118.A[0]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y70.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y72.NN2BEG0.NN2END0
INT_L_X4Y74.IMUX_L1.NN2END0
CLBLL_L_X4Y74.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$fsm_map.cc:170:map_fsm$4032[2]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.bit_index[2]
INT_R_X5Y72.WR1BEG2.NE2END1
INT_L_X4Y72.IMUX_L28.WR1END2
CLBLL_L_X4Y72.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X5Y63.NW6BEG2.NE2END2
INT_R_X3Y67.NL1BEG1.NW6END2
INT_R_X3Y68.NN2BEG1.NL1END1
INT_R_X3Y70.NE2BEG1.NN2END1
INT_L_X4Y71.NE2BEG1.NE2END1
INT_R_X5Y72.NR1BEG1.NE2END1
INT_R_X5Y73.GFAN0.NR1END1
INT_R_X5Y73.FAN_ALT0.GFAN0
INT_R_X5Y73.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y72.IMUX4.FAN_BOUNCE_S3_0
CLBLM_R_X5Y72.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y70.BYP_ALT1.NL1END1
INT_R_X5Y70.BYP1.BYP_ALT1
CLBLM_R_X5Y70.CLBLM_M_AX.CLBLM_BYP1
INT_L_X4Y62.NL1BEG1.LOGIC_OUTS_L16
INT_L_X4Y63.FAN_ALT2.NL1END1
INT_L_X4Y63.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y62.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X4Y62.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X5Y62.IMUX10.EL1END1
CLBLM_R_X5Y62.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y62.EL1BEG1.LOGIC_OUTS_L16
INT_R_X5Y62.IMUX25.EL1END1
CLBLM_R_X5Y62.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y62.NE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y63.NN6BEG2.NE2END2
INT_R_X5Y69.NL1BEG1.NN6END2
INT_R_X5Y70.WR1BEG2.NL1END1
INT_L_X4Y70.IMUX_L21.WR1END2
CLBLL_L_X4Y70.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y62.EE2BEG2.LOGIC_OUTS_L16
INT_L_X6Y62.NN6BEG2.EE2END2
INT_L_X6Y68.WR1BEG3.NN6END2
INT_R_X5Y68.IMUX37.WR1END3
CLBLM_R_X5Y68.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.bit_index[0]
INT_L_X4Y71.NL1BEG2.NN6END3
INT_L_X4Y72.IMUX_L11.NL1END2
CLBLL_L_X4Y72.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y62.NE2BEG3.LOGIC_OUTS17
INT_L_X6Y63.NN2BEG3.NE2END3
INT_L_X6Y65.NN6BEG3.NN2END3
INT_L_X6Y71.WR1BEG_S0.NN6END3
INT_R_X5Y72.IMUX1.WR1END0
CLBLM_R_X5Y72.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y65.NE6BEG3.NN2END3
INT_L_X6Y69.WR1BEG_S0.NE6END3
INT_R_X5Y70.IMUX1.WR1END0
CLBLM_R_X5Y70.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y70.SE2BEG3.SR1END3
INT_R_X5Y69.BYP_ALT6.SE2END3
INT_R_X5Y69.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y70.IMUX24.BYP_BOUNCE_N3_6
CLBLM_R_X5Y70.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y65.SE6BEG3.NN2END3
INT_L_X6Y61.WL1BEG2.SE6END3
INT_R_X5Y61.WR1BEG_S0.WL1END2
INT_L_X4Y62.IMUX_L9.WR1END0
CLBLL_L_X4Y62.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y62.IMUX6.LOGIC_OUTS17
CLBLM_R_X5Y62.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y62.IMUX14.LOGIC_OUTS17
CLBLM_R_X5Y62.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y63.NN2BEG3.NW2END3
INT_L_X4Y65.NN6BEG3.NN2END3
INT_L_X4Y71.SR1BEG3.NN6END3
INT_L_X4Y70.IMUX_L23.SR1END3
CLBLL_L_X4Y70.CLBLL_L_C3.CLBLL_IMUX23
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y62.NW2BEG3.LOGIC_OUTS17
INT_L_X4Y63.NE6BEG3.NW2END3
INT_L_X6Y67.NW2BEG3.NE6END3
INT_R_X5Y68.IMUX46.NW2END3
CLBLM_R_X5Y68.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.bit_index[1]
INT_L_X4Y71.NL1BEG1.NN6END2
INT_L_X4Y72.IMUX_L17.NL1END1
CLBLL_L_X4Y72.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y71.NE2BEG2.NN6END2
INT_R_X5Y72.FAN_ALT5.NE2END2
INT_R_X5Y72.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y72.BYP_ALT1.FAN_BOUNCE5
INT_R_X5Y72.BYP1.BYP_ALT1
CLBLM_R_X5Y72.CLBLM_M_AX.CLBLM_BYP1
INT_R_X5Y70.IMUX2.SL1END1
CLBLM_R_X5Y70.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y70.IMUX18.SL1END1
CLBLM_R_X5Y70.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y62.WL1BEG1.LOGIC_OUTS16
INT_L_X4Y62.IMUX_L3.WL1END1
CLBLL_L_X4Y62.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X5Y62.IMUX0.SR1END_N3_3
CLBLM_R_X5Y62.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y62.SR1BEG3.LOGIC_OUTS16
INT_R_X5Y62.IMUX16.SR1END_N3_3
CLBLM_R_X5Y62.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y70.WL1BEG0.SL1END1
INT_L_X4Y70.IMUX_L33.WL1END0
CLBLL_L_X4Y70.CLBLL_L_C1.CLBLL_IMUX33
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y62.NN2BEG2.LOGIC_OUTS16
INT_R_X5Y64.NW2BEG2.NN2END2
INT_L_X4Y65.NN6BEG2.NW2END2
INT_L_X4Y71.EL1BEG1.NN6END2
INT_R_X5Y71.SL1BEG1.EL1END1
INT_R_X5Y70.SS2BEG1.SL1END1
INT_R_X5Y68.BYP_ALT4.SS2END1
INT_R_X5Y68.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y68.IMUX36.BYP_BOUNCE4
CLBLM_R_X5Y68.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$fsm_map.cc:170:map_fsm$4032[3]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19169$abc$16107$auto$blifparse.cc:536:parse_blif$16115.A[0]
CLBLM_R_X5Y68.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y68.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y68.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19170$abc$16107$auto$blifparse.cc:536:parse_blif$16117.A[5]
INT_R_X5Y93.SE6BEG0.LOGIC_OUTS18
INT_R_X7Y89.SW6BEG0.SE6END0
INT_R_X5Y85.SS6BEG0.SW6END0
INT_R_X5Y79.SS6BEG0.SS6END0
INT_R_X5Y73.SR1BEG1.SS6END0
INT_R_X5Y72.FAN_ALT6.SR1END1
INT_R_X5Y72.FAN6.FAN_ALT6
CLBLM_R_X5Y72.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y90.WW2BEG2.SS2END2
INT_R_X5Y90.SS6BEG2.WW2END2
INT_R_X5Y84.SS2BEG2.SS6END2
INT_R_X5Y82.SS6BEG2.SS2END2
INT_R_X5Y76.SL1BEG2.SS6END2
INT_R_X5Y75.FAN_ALT7.SL1END2
INT_R_X5Y75.FAN7.FAN_ALT7
CLBLM_R_X5Y75.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y74.SL1BEG2.SS6END2
INT_R_X5Y73.SW2BEG2.SL1END2
INT_L_X4Y72.WL1BEG1.SW2END2
INT_R_X3Y72.FAN_ALT6.WL1END1
INT_R_X3Y72.FAN6.FAN_ALT6
CLBLM_R_X3Y72.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y93.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y93.EL1BEG2.NL1BEG_N3
INT_L_X6Y93.SE2BEG2.EL1END2
INT_R_X7Y92.SS2BEG2.SE2END2
INT_R_X7Y90.SS6BEG2.SS2END2
INT_R_X7Y84.SW6BEG2.SS6END2
INT_R_X5Y80.SS6BEG2.SW6END2
INT_R_X5Y74.SS6BEG2.SS6END2
INT_R_X5Y68.SS6BEG2.SS6END2
INT_R_X5Y62.SS2BEG2.SS6END2
INT_R_X5Y60.IMUX5.SS2END2
CLBLM_R_X5Y60.CLBLM_L_A6.CLBLM_IMUX5

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$opt_dff.cc:272:make_patterns_logic$4319
INT_L_X4Y63.SL1BEG1.SE6END1
INT_L_X4Y62.FAN_ALT6.SL1END1
INT_L_X4Y62.FAN_L6.FAN_ALT6
CLBLL_L_X4Y62.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y68.WL1BEG1.LOGIC_OUTS_L10
INT_R_X3Y68.SW2BEG1.WL1END1
INT_L_X2Y67.SE6BEG1.SW2END1
INT_L_X4Y63.SE2BEG1.SE6END1
INT_R_X5Y62.FAN_ALT6.SE2END1
INT_R_X5Y62.FAN6.FAN_ALT6
CLBLM_R_X5Y62.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.state[2]
INT_R_X5Y60.NW2BEG0.LOGIC_OUTS0
INT_L_X4Y61.NL1BEG_N3.NW2END0
INT_L_X4Y61.EE2BEG3.NL1BEG_N3
INT_L_X6Y61.NR1BEG3.EE2END3
INT_L_X6Y62.NN2BEG3.NR1END3
INT_L_X6Y64.NN6BEG3.NN2END3
INT_L_X6Y70.WW2BEG2.NN6END3
INT_L_X4Y70.IMUX_L30.WW2END2
CLBLL_L_X4Y70.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X5Y60.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y60.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y60.WR1BEG1.LOGIC_OUTS0
INT_L_X4Y60.NN2BEG1.WR1END1
INT_L_X4Y62.NR1BEG1.NN2END1
INT_L_X4Y63.IMUX_L10.NR1END1
CLBLL_L_X4Y63.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.state[3]
INT_R_X5Y64.IMUX10.SS2END0
CLBLM_R_X5Y64.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y68.WW2BEG0.LOGIC_OUTS4
INT_R_X3Y68.NE6BEG1.WW2END0
INT_R_X5Y72.NW2BEG1.NE6END1
INT_L_X4Y73.NN2BEG1.NW2END1
INT_L_X4Y75.IMUX_L3.NN2END1
CLBLL_L_X4Y75.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X5Y68.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y68.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y68.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y68.SS2BEG0.LOGIC_OUTS4
INT_R_X5Y66.SS2BEG0.SS2END0
INT_R_X5Y64.SW2BEG0.SS2END0
INT_L_X4Y63.IMUX_L9.SW2END0
CLBLL_L_X4Y63.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.state[1]
INT_L_X4Y68.SE6BEG1.NN2END1
INT_L_X6Y64.WL1BEG0.SE6END1
INT_R_X5Y64.IMUX9.WL1END0
CLBLM_R_X5Y64.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y63.SW2BEG0.SS6END0
INT_L_X4Y62.IMUX_L10.SW2END0
CLBLL_L_X4Y62.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X5Y62.IMUX3.SR1END1
CLBLM_R_X5Y62.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y74.SE6BEG0.LOGIC_OUTS_L4
INT_L_X6Y70.SW2BEG0.SE6END0
INT_R_X5Y69.SS6BEG0.SW2END0
INT_R_X5Y63.SR1BEG1.SS6END0
INT_R_X5Y62.IMUX19.SR1END1
CLBLM_R_X5Y62.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y73.SL1BEG1.SR1END1
INT_L_X4Y72.SS2BEG1.SL1END1
INT_L_X4Y70.IMUX_L20.SS2END1
CLBLL_L_X4Y70.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y74.BYP_ALT1.LOGIC_OUTS_L4
INT_L_X4Y74.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y74.IMUX_L11.BYP_BOUNCE1
CLBLL_L_X4Y74.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y68.NR1BEG1.NN2END1
INT_L_X4Y69.EL1BEG0.NR1END1
INT_R_X5Y68.IMUX39.EL1END_S3_0
CLBLM_R_X5Y68.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y65.NR1BEG1.SS6END1
INT_L_X4Y66.NN2BEG1.NR1END1
INT_L_X4Y68.IMUX_L33.NN2END1
CLBLL_L_X4Y68.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X4Y74.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y74.SR1BEG1.LOGIC_OUTS_L4
INT_L_X4Y73.SS2BEG1.SR1END1
INT_L_X4Y71.SS6BEG1.SS2END1
INT_L_X4Y65.SS2BEG1.SS6END1
INT_L_X4Y63.IMUX_L3.SS2END1
CLBLL_L_X4Y63.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[8]
INT_L_X4Y54.NN2BEG1.LOGIC_OUTS_L5
INT_L_X4Y56.NW6BEG1.NN2END1
INT_L_X2Y60.NE6BEG1.NW6END1
INT_L_X4Y64.NL1BEG0.NE6END1
INT_L_X4Y65.IMUX_L8.NL1END0
CLBLL_L_X4Y65.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y54.WW2BEG1.LOGIC_OUTS_L5
INT_L_X2Y54.NE6BEG2.WW2END1
INT_L_X4Y58.NW6BEG2.NE6END2
INT_L_X2Y62.EL1BEG1.NW6END2
INT_R_X3Y62.SE2BEG1.EL1END1
INT_L_X4Y61.FAN_ALT2.SE2END1
INT_L_X4Y61.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y60.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X4Y60.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[6]
INT_L_X4Y54.SR1BEG3.LOGIC_OUTS_L6
INT_L_X4Y53.LH12.SR1END3
INT_L_X4Y53.NW6BEG0.LH12
INT_L_X2Y57.NE2BEG0.NW6END0
INT_R_X3Y58.NN6BEG0.NE2END0
INT_R_X3Y64.NE2BEG0.NN6END0
INT_L_X4Y64.IMUX_L31.NE2END_S3_0
CLBLL_L_X4Y64.CLBLL_LL_C5.CLBLL_IMUX31
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y54.NN2BEG2.LOGIC_OUTS_L6
INT_L_X4Y56.NN6BEG2.NN2END2
INT_L_X4Y62.SR1BEG2.NN6END2
INT_L_X4Y61.SL1BEG2.SR1END2
INT_L_X4Y60.IMUX_L20.SL1END2
CLBLL_L_X4Y60.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[0]
INT_L_X4Y60.NN2BEG2.NN2END2
INT_L_X4Y62.NR1BEG2.NN2END2
INT_L_X4Y63.FAN_ALT5.NR1END2
INT_L_X4Y63.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y63.IMUX_L1.FAN_BOUNCE5
CLBLL_L_X4Y63.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y56.NN2BEG2.LOGIC_OUTS_L6
INT_L_X4Y58.NN2BEG2.NN2END2
INT_L_X4Y60.BYP_ALT5.NN2END2
INT_L_X4Y60.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y60.IMUX_L23.BYP_BOUNCE5
CLBLL_L_X4Y60.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[11]
INT_L_X4Y62.NE2BEG3.NN2END3
INT_R_X5Y63.NR1BEG3.NE2END3
INT_R_X5Y64.WR1BEG_S0.NR1END3
INT_L_X4Y65.IMUX_L40.WR1END0
CLBLL_L_X4Y65.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y54.NN6BEG3.LOGIC_OUTS_L7
INT_L_X4Y60.NN2BEG3.NN6END3
INT_L_X4Y62.EL1BEG2.NN2END3
INT_R_X5Y62.SL1BEG2.EL1END2
INT_R_X5Y61.SW2BEG2.SL1END2
INT_L_X4Y60.IMUX_L21.SW2END2
CLBLL_L_X4Y60.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.uart_ctrl_u.tx_data[7]
CLBLM_R_X5Y74.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y74.SS2BEG0.LOGIC_OUTS0
INT_R_X5Y72.BYP_ALT0.SS2END0
INT_R_X5Y72.BYP0.BYP_ALT0
CLBLM_R_X5Y72.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.uart_ctrl_u.tx_data[6]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y67.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y67.NL1BEG2.NL1BEG_N3
INT_R_X5Y68.NN2BEG2.NL1END2
INT_R_X5Y70.NN2BEG2.NN2END2
INT_R_X5Y72.BYP_ALT2.NN2END2
INT_R_X5Y72.BYP2.BYP_ALT2
CLBLM_R_X5Y72.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.tx_data[5]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y78.SS2BEG0.LOGIC_OUTS0
INT_R_X5Y76.FAN_ALT4.SS2END0
INT_R_X5Y76.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y75.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X5Y75.BYP3.BYP_ALT3
CLBLM_R_X5Y75.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.tx_data[4]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y81.SW2BEG0.LOGIC_OUTS0
INT_L_X4Y80.SE6BEG0.SW2END0
INT_L_X6Y76.WL1BEG_N3.SE6END0
INT_R_X5Y75.BYP_ALT6.WL1END3
INT_R_X5Y75.BYP6.BYP_ALT6
CLBLM_R_X5Y75.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.tx_data[3]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y63.NE6BEG0.LOGIC_OUTS0
INT_R_X7Y67.NW2BEG0.NE6END0
INT_L_X6Y68.WR1BEG1.NW2END0
INT_R_X5Y68.NN2BEG1.WR1END1
INT_R_X5Y70.NR1BEG1.NN2END1
INT_R_X5Y71.NR1BEG1.NR1END1
INT_R_X5Y72.BYP_ALT5.NR1END1
INT_R_X5Y72.BYP5.BYP_ALT5
CLBLM_R_X5Y72.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.tx_data[2]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y66.NE6BEG1.LOGIC_OUTS1
INT_R_X7Y70.NW2BEG1.NE6END1
INT_L_X6Y71.NN2BEG1.NW2END1
INT_L_X6Y73.WR1BEG2.NN2END1
INT_R_X5Y73.NL1BEG1.WR1END2
INT_R_X5Y74.NR1BEG1.NL1END1
INT_R_X5Y75.BYP_ALT4.NR1END1
INT_R_X5Y75.BYP4.BYP_ALT4
CLBLM_R_X5Y75.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.tx_data[1]
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y70.NL1BEG1.LOGIC_OUTS6
INT_R_X5Y71.NW2BEG1.NL1END1
INT_L_X4Y72.WR1BEG2.NW2END1
INT_R_X3Y72.BYP_ALT5.WR1END2
INT_R_X3Y72.BYP5.BYP_ALT5
CLBLM_R_X3Y72.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.tx_data[0]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y66.WR1BEG1.LOGIC_OUTS0
INT_L_X4Y66.NW2BEG1.WR1END1
INT_R_X3Y67.NN2BEG1.NW2END1
INT_R_X3Y69.NE2BEG1.NN2END1
INT_L_X4Y70.NE2BEG1.NE2END1
INT_R_X5Y71.WR1BEG2.NE2END1
INT_L_X4Y71.NW2BEG2.WR1END2
INT_R_X3Y72.BYP_ALT2.NW2END2
INT_R_X3Y72.BYP2.BYP_ALT2
CLBLM_R_X3Y72.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[4]
INT_L_X2Y61.NE6BEG1.NN6END1
INT_L_X4Y65.SL1BEG1.NE6END1
INT_L_X4Y64.IMUX_L11.SL1END1
CLBLL_L_X4Y64.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y54.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y54.NW2BEG3.NL1BEG_N3
INT_R_X3Y55.LH0.NW2END3
INT_L_X2Y55.NN6BEG1.LH6
INT_L_X2Y61.NN2BEG1.NN6END1
INT_L_X2Y63.SE6BEG1.NN2END1
INT_L_X4Y59.NR1BEG1.SE6END1
INT_L_X4Y60.GFAN0.NR1END1
INT_L_X4Y60.IMUX_L33.GFAN0
CLBLL_L_X4Y60.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19508
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[15]
INT_L_X4Y57.NN2BEG2.NL1END2
INT_L_X4Y59.NE2BEG2.NN2END2
INT_R_X5Y60.NN6BEG2.NE2END2
INT_R_X5Y66.WR1BEG3.NN6END2
INT_L_X4Y66.IMUX_L38.WR1END3
CLBLL_L_X4Y66.CLBLL_LL_D3.CLBLL_IMUX38
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y56.NL1BEG2.LOGIC_OUTS_L7
INT_L_X4Y57.NR1BEG2.NL1END2
INT_L_X4Y58.IMUX_L37.NR1END2
CLBLL_L_X4Y58.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19506
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[12]
INT_R_X3Y58.NN2BEG3.NE2END3
INT_R_X3Y60.NE6BEG3.NN2END3
INT_R_X5Y64.NR1BEG3.NE6END3
INT_R_X5Y65.WR1BEG_S0.NR1END3
INT_L_X4Y66.IMUX_L8.WR1END0
CLBLL_L_X4Y66.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y53.NW6BEG3.LOGIC_OUTS_L7
INT_L_X2Y57.NE2BEG3.NW6END3
INT_R_X3Y58.EL1BEG2.NE2END3
INT_L_X4Y58.IMUX_L36.EL1END2
CLBLL_L_X4Y58.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19504
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[10]
INT_L_X4Y56.NW6BEG0.LOGIC_OUTS_L4
INT_L_X2Y60.NE6BEG0.NW6END0
INT_L_X4Y64.NL1BEG_N3.NE6END0
INT_L_X4Y64.NR1BEG3.NL1BEG_N3
INT_L_X4Y65.IMUX_L31.NR1END3
CLBLL_L_X4Y65.CLBLL_LL_C5.CLBLL_IMUX31
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y56.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y57.BYP_ALT7.NN2END_S2_0
INT_L_X4Y57.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y58.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X4Y58.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19502
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[7]
INT_R_X5Y58.NN6BEG1.NE2END1
INT_R_X5Y64.WR1BEG2.NN6END1
INT_L_X4Y64.IMUX_L44.WR1END2
CLBLL_L_X4Y64.CLBLL_LL_D4.CLBLL_IMUX44
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y56.NR1BEG1.LOGIC_OUTS_L5
INT_L_X4Y57.NE2BEG1.NR1END1
INT_R_X5Y58.WR1BEG2.NE2END1
INT_L_X4Y58.BYP_ALT2.WR1END2
INT_L_X4Y58.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y58.IMUX_L46.BYP_BOUNCE2
CLBLL_L_X4Y58.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19500
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[9]
INT_L_X4Y51.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X4Y51.WW2BEG0.SR1BEG_S0
INT_L_X2Y51.NN6BEG1.WW2END0
INT_L_X2Y57.EE2BEG1.NN6END1
INT_L_X4Y57.NN6BEG1.EE2END1
INT_L_X4Y63.NN2BEG1.NN6END1
INT_L_X4Y65.IMUX_L18.NN2END1
CLBLL_L_X4Y65.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y51.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X4Y51.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y51.FAN_ALT5.FAN_BOUNCE1
INT_L_X4Y51.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y51.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y51.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y51.GFAN0.BYP_BOUNCE1
INT_L_X4Y51.BYP_ALT0.GFAN0
INT_L_X4Y51.BYP_L0.BYP_ALT0
CLBLL_L_X4Y51.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19498
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[9]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y65.WR1BEG_S0.LOGIC_OUTS_L21
INT_R_X3Y66.LV18.WR1END0
INT_R_X3Y48.NE6BEG0.LV0
INT_R_X5Y52.WR1BEG1.NE6END0
INT_L_X4Y52.SR1BEG1.WR1END1
INT_L_X4Y51.BYP_ALT5.SR1END1
INT_L_X4Y51.BYP_L5.BYP_ALT5
CLBLL_L_X4Y51.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19496
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$blifparse.cc:536:parse_blif$16109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19494
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[5]
INT_L_X4Y53.NN2BEG2.LOGIC_OUTS_L6
INT_L_X4Y55.NN2BEG2.NN2END2
INT_L_X4Y57.NN6BEG2.NN2END2
INT_L_X4Y63.NL1BEG1.NN6END2
INT_L_X4Y64.IMUX_L17.NL1END1
CLBLL_L_X4Y64.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y53.SL1BEG2.LOGIC_OUTS_L6
INT_L_X4Y52.SL1BEG2.SL1END2
INT_L_X4Y51.IMUX_L5.SL1END2
CLBLL_L_X4Y51.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19492
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[1]
INT_L_X4Y51.WW2BEG3.LOGIC_OUTS_L3
INT_L_X2Y52.NE6BEG0.WW2END_N0_3
INT_L_X4Y56.NE2BEG0.NE6END0
INT_R_X5Y57.NW6BEG0.NE2END0
INT_R_X3Y61.NE2BEG0.NW6END0
INT_L_X4Y62.NR1BEG0.NE2END0
INT_L_X4Y63.IMUX_L17.NR1END0
CLBLL_L_X4Y63.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y51.FAN_ALT3.LOGIC_OUTS_L3
INT_L_X4Y51.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y51.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X4Y51.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19490
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[14]
INT_L_X4Y53.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y54.NE6BEG1.NW2END1
INT_R_X5Y58.NW6BEG1.NE6END1
INT_R_X3Y62.NL1BEG0.NW6END1
INT_R_X3Y63.NE2BEG0.NL1END0
INT_L_X4Y64.NN2BEG0.NE2END0
INT_L_X4Y66.IMUX_L32.NN2END0
CLBLL_L_X4Y66.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y53.ER1BEG2.LOGIC_OUTS_L5
INT_R_X5Y53.SL1BEG2.ER1END2
INT_R_X5Y52.SR1BEG3.SL1END2
INT_R_X5Y51.SW2BEG3.SR1END3
INT_L_X4Y51.IMUX_L0.SW2END_N0_3
CLBLL_L_X4Y51.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19488
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[13]
INT_L_X4Y51.NW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y52.EL1BEG_N3.NW2END0
INT_L_X4Y51.ER1BEG_S0.EL1END3
INT_R_X5Y52.LV0.ER1END0
INT_R_X5Y61.NW6BEG1.LV9
INT_R_X3Y65.NE2BEG1.NW6END1
INT_L_X4Y66.IMUX_L18.NE2END1
CLBLL_L_X4Y66.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y51.IMUX_L9.LOGIC_OUTS_L18
CLBLL_L_X4Y51.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19486
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[3]
INT_R_X3Y52.NN6BEG2.LOGIC_OUTS6
INT_R_X3Y58.NE6BEG2.NN6END2
INT_R_X5Y62.NL1BEG1.NE6END2
INT_R_X5Y63.WR1BEG2.NL1END1
INT_L_X4Y63.IMUX_L44.WR1END2
CLBLL_L_X4Y63.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y52.EL1BEG1.LOGIC_OUTS6
INT_L_X4Y52.FAN_ALT2.EL1END1
INT_L_X4Y52.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y51.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X4Y51.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19484
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[2]
INT_R_X3Y52.NE2BEG1.LOGIC_OUTS5
INT_L_X4Y53.NR1BEG1.NE2END1
INT_L_X4Y54.NW2BEG1.NR1END1
INT_R_X3Y55.NN6BEG1.NW2END1
INT_R_X3Y61.NE2BEG1.NN6END1
INT_L_X4Y62.NL1BEG0.NE2END1
INT_L_X4Y63.IMUX_L32.NL1END0
CLBLL_L_X4Y63.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y52.SE2BEG1.LOGIC_OUTS5
INT_L_X4Y51.IMUX_L10.SE2END1
CLBLL_L_X4Y51.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19482
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$opt_dff.cc:306:combine_resets$5850
INT_L_X4Y53.CTRL_L1.SR1END2
CLBLL_L_X4Y53.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y52.NR1BEG1.SS2END1
INT_L_X4Y53.NE2BEG1.NR1END1
INT_R_X5Y54.WR1BEG2.NE2END1
INT_L_X4Y54.CTRL_L1.WR1END2
CLBLL_L_X4Y54.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y54.SR1BEG2.SS2END1
INT_L_X4Y53.SW2BEG2.SR1END2
INT_R_X3Y52.FAN_ALT1.SW2END2
INT_R_X3Y52.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y52.CTRL1.FAN_BOUNCE1
CLBLM_R_X3Y52.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y56.SS2BEG1.LOGIC_OUTS_L19
INT_L_X4Y54.SS2BEG1.SS2END1
INT_L_X4Y52.SR1BEG2.SS2END1
INT_L_X4Y51.CTRL_L0.SR1END2
CLBLL_L_X4Y51.CLBLL_L_SR.CLBLL_CTRL0
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y56.NL1BEG0.LOGIC_OUTS_L19
INT_L_X4Y56.FAN_ALT3.NL1END_S3_0
INT_L_X4Y56.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y56.FAN_ALT1.FAN_BOUNCE3
INT_L_X4Y56.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y56.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X4Y56.CLBLL_LL_SR.CLBLL_CTRL1

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19480
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19165$abc$16107$auto$blifparse.cc:536:parse_blif$16108.A[4]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y63.SW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y62.SE6BEG2.SW2END2
INT_R_X5Y58.SW2BEG2.SE6END2
INT_L_X4Y57.SR1BEG3.SW2END2
INT_L_X4Y56.IMUX_L39.SR1END3
CLBLL_L_X4Y56.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19478
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19165$abc$16107$auto$blifparse.cc:536:parse_blif$16108.A[2]
INT_L_X4Y74.NR1BEG1.EL1END1
INT_L_X4Y75.IMUX_L10.NR1END1
CLBLL_L_X4Y75.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y69.NN2BEG2.NN2END2
INT_L_X4Y71.NN2BEG2.NN2END2
INT_L_X4Y73.NW2BEG2.NN2END2
INT_R_X3Y74.EL1BEG1.NW2END2
INT_L_X4Y74.IMUX_L2.EL1END1
CLBLL_L_X4Y74.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y61.EL1BEG1.NN2END2
INT_R_X5Y61.FAN_ALT2.EL1END1
INT_R_X5Y61.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y60.IMUX6.FAN_BOUNCE_S3_2
CLBLM_R_X5Y60.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y67.NN2BEG2.NN6END2
INT_L_X4Y69.SR1BEG2.NN2END2
INT_L_X4Y68.ER1BEG3.SR1END2
INT_R_X5Y68.IMUX7.ER1END3
CLBLM_R_X5Y68.CLBLM_M_A1.CLBLM_IMUX7
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y58.NL1BEG2.LOGIC_OUTS_L11
INT_L_X4Y59.NN2BEG2.NL1END2
INT_L_X4Y61.NN6BEG2.NN2END2
INT_L_X4Y67.NR1BEG2.NN6END2
INT_L_X4Y68.IMUX_L20.NR1END2
CLBLL_L_X4Y68.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y58.SL1BEG1.LOGIC_OUTS_L19
INT_L_X4Y57.FAN_ALT2.SL1END1
INT_L_X4Y57.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y56.IMUX_L46.FAN_BOUNCE_S3_2
CLBLL_L_X4Y56.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19165$abc$16107$auto$blifparse.cc:536:parse_blif$16108.A[1]
INT_L_X4Y74.BYP_ALT2.NL1END2
INT_L_X4Y74.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y75.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X4Y75.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y67.NN6BEG3.NE6END3
INT_L_X4Y73.NL1BEG2.NN6END3
INT_L_X4Y74.BYP_ALT5.NL1END2
INT_L_X4Y74.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y74.IMUX_L7.BYP_BOUNCE5
CLBLL_L_X4Y74.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y55.NE2BEG3.NE6END3
INT_R_X5Y56.NN2BEG3.NE2END3
INT_R_X5Y58.NR1BEG3.NN2END3
INT_R_X5Y59.BYP_ALT7.NR1END3
INT_R_X5Y59.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y60.IMUX9.BYP_BOUNCE_N3_7
CLBLM_R_X5Y60.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y68.IMUX8.WR1END0
CLBLM_R_X5Y68.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X2Y51.NN6BEG3.WW2END2
INT_L_X2Y57.NN6BEG3.NN6END3
INT_L_X2Y63.NE6BEG3.NN6END3
INT_L_X4Y67.EE2BEG3.NE6END3
INT_L_X6Y67.WR1BEG_S0.EE2END3
INT_R_X5Y68.WR1BEG1.WR1END0
INT_L_X4Y68.BYP_ALT4.WR1END1
INT_L_X4Y68.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y68.IMUX_L30.BYP_BOUNCE4
CLBLL_L_X4Y68.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y51.WW2BEG2.LOGIC_OUTS_L16
INT_L_X2Y51.NE6BEG3.WW2END2
INT_L_X4Y55.NL1BEG2.NE6END3
INT_L_X4Y56.IMUX_L36.NL1END2
CLBLL_L_X4Y56.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19476
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$techmap19165$abc$16107$auto$blifparse.cc:536:parse_blif$16108.A[0]
INT_L_X4Y75.IMUX_L9.NN2END0
CLBLL_L_X4Y75.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y68.NW6BEG1.NN6END1
INT_R_X3Y72.EL1BEG0.NW6END1
INT_L_X4Y72.NR1BEG0.EL1END0
INT_L_X4Y73.NN2BEG0.NR1END0
INT_L_X4Y74.SR1BEG_S0.NN2END_S2_0
INT_L_X4Y74.FAN_ALT2.SR1BEG_S0
INT_L_X4Y74.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y74.IMUX_L8.FAN_BOUNCE2
CLBLL_L_X4Y74.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y60.ER1BEG1.LOGIC_OUTS_L18
INT_R_X5Y60.IMUX3.ER1END1
CLBLM_R_X5Y60.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y68.NL1BEG0.NN6END1
INT_R_X5Y68.FAN_ALT3.NL1END_S3_0
INT_R_X5Y68.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y68.IMUX11.FAN_BOUNCE3
CLBLM_R_X5Y68.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y60.EE2BEG0.LOGIC_OUTS_L18
INT_L_X6Y60.WR1BEG1.EE2END0
INT_R_X5Y60.NW2BEG1.WR1END1
INT_L_X4Y61.NE2BEG1.NW2END1
INT_R_X5Y62.NN6BEG1.NE2END1
INT_R_X5Y68.WR1BEG2.NN6END1
INT_L_X4Y68.IMUX_L21.WR1END2
CLBLL_L_X4Y68.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y60.SW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y59.SE2BEG0.SW2END0
INT_L_X4Y58.WL1BEG_N3.SE2END0
INT_R_X3Y57.SR1BEG_S0.WL1END3
INT_R_X3Y57.SE2BEG0.SR1BEG_S0
INT_L_X4Y56.IMUX_L41.SE2END0
CLBLL_L_X4Y56.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19474
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[8]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y65.SW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y64.SS6BEG2.SW2END2
INT_R_X3Y58.SE6BEG2.SS6END2
INT_R_X5Y54.WL1BEG1.SE6END2
INT_L_X4Y54.BYP_ALT4.WL1END1
INT_L_X4Y54.BYP_L4.BYP_ALT4
CLBLL_L_X4Y54.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19472
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[4]$legal1697
# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19470
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.genblk1.O[3]
# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19468
# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.rx_sync_1
CLBLL_L_X2Y46.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y46.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y47.FAN_ALT2.NR1END1
INT_L_X2Y47.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y46.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X2Y46.BYP_L6.BYP_ALT6
CLBLL_L_X2Y46.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[15]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y66.SW6BEG1.LOGIC_OUTS_L23
INT_L_X2Y62.ER1BEG2.SW6END1
INT_R_X3Y62.SE2BEG2.ER1END2
INT_L_X4Y61.SS2BEG2.SE2END2
INT_L_X4Y59.SR1BEG3.SS2END2
INT_L_X4Y58.SS2BEG3.SR1END3
INT_L_X4Y56.BYP_ALT6.SS2END3
INT_L_X4Y56.BYP_L6.BYP_ALT6
CLBLL_L_X4Y56.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[14]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y66.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y65.SW2BEG0.SE2END0
INT_L_X4Y64.SS2BEG0.SW2END0
INT_L_X4Y62.SS6BEG0.SS2END0
INT_L_X4Y56.SR1BEG1.SS6END0
INT_L_X4Y55.SS2BEG1.SR1END1
INT_L_X4Y53.BYP_ALT4.SS2END1
INT_L_X4Y53.BYP_L4.BYP_ALT4
CLBLL_L_X4Y53.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[13]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y66.NR1BEG3.LOGIC_OUTS_L21
INT_L_X4Y67.LVB_L12.NR1END3
INT_L_X4Y67.SW6BEG2.LVB_L12
INT_L_X2Y63.SE6BEG2.SW6END2
INT_L_X4Y59.SS6BEG2.SE6END2
INT_L_X4Y53.SS2BEG2.SS6END2
INT_L_X4Y51.BYP_ALT2.SS2END2
INT_L_X4Y51.BYP_L2.BYP_ALT2
CLBLL_L_X4Y51.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.CO[11]
CLBLL_L_X4Y65.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal2167
# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[3]$legal2165
# routing for net $PACKER_GND_NET$legal2163
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[7]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y64.SW2BEG1.LOGIC_OUTS_L23
INT_R_X3Y63.SS6BEG1.SW2END1
INT_R_X3Y57.SE2BEG1.SS6END1
INT_L_X4Y56.BYP_ALT4.SE2END1
INT_L_X4Y56.BYP_L4.BYP_ALT4
CLBLL_L_X4Y56.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$auto$xilinx_dffopt.cc:347:execute$19466
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[6]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y64.SR1BEG1.LOGIC_OUTS_L22
INT_L_X4Y63.SS2BEG1.SR1END1
INT_L_X4Y61.SS6BEG1.SS2END1
INT_L_X4Y55.SR1BEG2.SS6END1
INT_L_X4Y54.BYP_ALT3.SR1END2
INT_L_X4Y54.BYP_L3.BYP_ALT3
CLBLL_L_X4Y54.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[5]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y64.SE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y63.SS6BEG3.SE2END3
INT_R_X5Y57.SW6BEG3.SS6END3
INT_R_X3Y53.ER1BEG_S0.SW6END3
INT_L_X4Y54.FAN_ALT4.ER1END0
INT_L_X4Y54.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y53.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X4Y53.BYP_L3.BYP_ALT3
CLBLL_L_X4Y53.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[4]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y64.SS2BEG2.LOGIC_OUTS_L20
INT_L_X4Y62.SR1BEG3.SS2END2
INT_L_X4Y61.SR1BEG_S0.SR1END3
INT_L_X4Y61.SS2BEG0.SR1BEG_S0
INT_L_X4Y59.SS6BEG0.SS2END0
INT_L_X4Y53.NR1BEG0.SS6END0
INT_L_X4Y54.BYP_ALT1.NR1END0
INT_L_X4Y54.BYP_L1.BYP_ALT1
CLBLL_L_X4Y54.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[12]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y66.SS2BEG2.LOGIC_OUTS_L20
INT_L_X4Y64.SR1BEG3.SS2END2
INT_L_X4Y63.SS2BEG3.SR1END3
INT_L_X4Y61.SS6BEG3.SS2END3
INT_L_X4Y55.SS2BEG3.SS6END3
INT_L_X4Y53.BYP_ALT6.SS2END3
INT_L_X4Y53.BYP_L6.BYP_ALT6
CLBLL_L_X4Y53.CLBLL_LL_DX.CLBLL_BYP6

# routing for net $PACKER_VCC_NET
INT_L_X2Y29.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y29.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y29.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y29.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y29.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y29.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y29.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y29.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y30.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y30.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y30.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y30.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y30.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y30.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y30.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y30.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y36.IMUX4.VCC_WIRE
CLBLM_R_X5Y36.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y37.IMUX4.VCC_WIRE
CLBLM_R_X5Y37.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y37.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y37.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y38.IMUX4.VCC_WIRE
CLBLM_R_X5Y38.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y38.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y38.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y39.IMUX4.VCC_WIRE
CLBLM_R_X5Y39.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y39.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y39.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y39.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y39.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X5Y40.IMUX4.VCC_WIRE
CLBLM_R_X5Y40.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y40.IMUX43.VCC_WIRE
CLBLM_R_X3Y40.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y40.IMUX35.VCC_WIRE
CLBLM_R_X3Y40.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y40.IMUX12.VCC_WIRE
CLBLM_R_X3Y40.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y40.IMUX4.VCC_WIRE
CLBLM_R_X3Y40.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y40.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y40.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y40.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y40.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y40.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y40.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y40.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y40.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y40.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y40.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y41.IMUX4.VCC_WIRE
CLBLM_R_X5Y41.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y41.IMUX_L34.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y41.IMUX_L13.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y41.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y41.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y41.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y41.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y41.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y41.IMUX43.VCC_WIRE
CLBLM_R_X3Y41.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y41.IMUX35.VCC_WIRE
CLBLM_R_X3Y41.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y41.IMUX12.VCC_WIRE
CLBLM_R_X3Y41.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y41.IMUX4.VCC_WIRE
CLBLM_R_X3Y41.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y41.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y41.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y41.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y41.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y41.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y41.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y41.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y41.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y41.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y41.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y42.IMUX5.VCC_WIRE
CLBLM_R_X5Y42.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y42.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y42.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y42.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y42.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y42.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y42.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y42.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y42.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y42.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y42.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y42.IMUX43.VCC_WIRE
CLBLM_R_X3Y42.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y42.IMUX35.VCC_WIRE
CLBLM_R_X3Y42.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y42.IMUX12.VCC_WIRE
CLBLM_R_X3Y42.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y42.IMUX4.VCC_WIRE
CLBLM_R_X3Y42.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y42.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y42.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y43.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y43.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y43.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y43.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y43.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y43.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y43.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y43.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y43.IMUX43.VCC_WIRE
CLBLM_R_X3Y43.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y43.IMUX35.VCC_WIRE
CLBLM_R_X3Y43.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y43.IMUX12.VCC_WIRE
CLBLM_R_X3Y43.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y43.IMUX4.VCC_WIRE
CLBLM_R_X3Y43.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y44.IMUX4.VCC_WIRE
CLBLM_R_X5Y44.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y44.IMUX_L13.VCC_WIRE
CLBLL_L_X4Y44.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y44.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y44.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y44.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y44.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y44.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y44.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y44.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y44.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y44.IMUX43.VCC_WIRE
CLBLM_R_X3Y44.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y44.IMUX35.VCC_WIRE
CLBLM_R_X3Y44.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y44.IMUX12.VCC_WIRE
CLBLM_R_X3Y44.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y44.IMUX4.VCC_WIRE
CLBLM_R_X3Y44.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y45.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y45.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y45.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y45.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y45.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y45.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y45.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y45.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y45.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y45.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y45.IMUX13.VCC_WIRE
CLBLM_R_X3Y45.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y45.IMUX43.VCC_WIRE
CLBLM_R_X3Y45.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y45.IMUX35.VCC_WIRE
CLBLM_R_X3Y45.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y45.IMUX12.VCC_WIRE
CLBLM_R_X3Y45.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y45.IMUX4.VCC_WIRE
CLBLM_R_X3Y45.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y46.IMUX4.VCC_WIRE
CLBLM_R_X5Y46.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y46.IMUX_L42.VCC_WIRE
CLBLL_L_X4Y46.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y46.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y46.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y46.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y46.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y46.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y46.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y46.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y46.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y46.IMUX43.VCC_WIRE
CLBLM_R_X3Y46.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y46.IMUX35.VCC_WIRE
CLBLM_R_X3Y46.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y46.IMUX12.VCC_WIRE
CLBLM_R_X3Y46.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y46.IMUX4.VCC_WIRE
CLBLM_R_X3Y46.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y47.IMUX4.VCC_WIRE
CLBLM_R_X5Y47.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y47.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y47.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y47.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y47.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y47.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y47.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y47.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y47.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y47.IMUX43.VCC_WIRE
CLBLM_R_X3Y47.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y47.IMUX35.VCC_WIRE
CLBLM_R_X3Y47.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y47.IMUX12.VCC_WIRE
CLBLM_R_X3Y47.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y47.IMUX4.VCC_WIRE
CLBLM_R_X3Y47.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y48.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y48.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y48.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y48.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y48.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y48.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y48.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y48.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y48.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y48.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y48.IMUX43.VCC_WIRE
CLBLM_R_X3Y48.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y48.IMUX35.VCC_WIRE
CLBLM_R_X3Y48.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y48.IMUX12.VCC_WIRE
CLBLM_R_X3Y48.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y48.IMUX4.VCC_WIRE
CLBLM_R_X3Y48.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y48.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y48.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y48.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y48.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y48.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y48.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y48.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y48.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X7Y49.IMUX35.VCC_WIRE
CLBLM_R_X7Y49.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y49.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y49.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y49.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y49.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y49.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y49.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y49.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y49.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y49.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y49.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y50.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y50.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y50.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y50.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y50.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y50.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y50.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y50.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y50.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y50.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y50.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y50.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y50.IMUX5.VCC_WIRE
CLBLM_R_X3Y50.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y50.IMUX43.VCC_WIRE
CLBLM_R_X3Y50.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y50.IMUX35.VCC_WIRE
CLBLM_R_X3Y50.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y50.IMUX12.VCC_WIRE
CLBLM_R_X3Y50.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y50.IMUX4.VCC_WIRE
CLBLM_R_X3Y50.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y50.IMUX_L42.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y50.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y50.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y50.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y50.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y51.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y51.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y51.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y51.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y51.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y51.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y51.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y51.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y51.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y51.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y51.IMUX_L42.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y51.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y51.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y51.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y51.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y51.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y52.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y52.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y52.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y52.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y52.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y52.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y52.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y52.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y52.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y52.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y52.IMUX5.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y52.IMUX43.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y52.IMUX35.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y52.IMUX12.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y52.IMUX4.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y52.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y52.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y52.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y52.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y52.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y52.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y52.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y52.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y52.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y52.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y53.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y53.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y53.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y53.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y53.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y53.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y53.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y53.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y53.IMUX43.VCC_WIRE
CLBLM_R_X5Y53.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y53.IMUX35.VCC_WIRE
CLBLM_R_X5Y53.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y53.IMUX12.VCC_WIRE
CLBLM_R_X5Y53.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y53.IMUX4.VCC_WIRE
CLBLM_R_X5Y53.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y53.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y53.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y53.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y53.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y53.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y53.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y53.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y53.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y53.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y53.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y53.IMUX43.VCC_WIRE
CLBLM_R_X3Y53.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y53.IMUX35.VCC_WIRE
CLBLM_R_X3Y53.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y53.IMUX12.VCC_WIRE
CLBLM_R_X3Y53.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y53.IMUX4.VCC_WIRE
CLBLM_R_X3Y53.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y53.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y53.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y53.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y53.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y53.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y53.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y53.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y53.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y54.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y54.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y54.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y54.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y54.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y54.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y54.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y54.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y54.IMUX42.VCC_WIRE
CLBLM_R_X7Y54.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X7Y54.IMUX43.VCC_WIRE
CLBLM_R_X7Y54.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y54.IMUX12.VCC_WIRE
CLBLM_R_X5Y54.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y54.IMUX4.VCC_WIRE
CLBLM_R_X5Y54.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y54.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y54.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y54.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y54.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y54.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y54.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y54.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y54.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y54.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y54.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y54.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y54.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y54.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y54.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y54.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y54.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y55.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y55.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y55.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y55.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y55.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y55.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y55.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y55.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y55.IMUX42.VCC_WIRE
CLBLM_R_X7Y55.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y55.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y55.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y55.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y55.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y55.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y55.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y55.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y55.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y55.IMUX43.VCC_WIRE
CLBLM_R_X3Y55.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y55.IMUX35.VCC_WIRE
CLBLM_R_X3Y55.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y55.IMUX12.VCC_WIRE
CLBLM_R_X3Y55.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y55.IMUX4.VCC_WIRE
CLBLM_R_X3Y55.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y55.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y55.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y55.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y55.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y55.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y55.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y55.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y55.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y56.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y56.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y56.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y56.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y56.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y56.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y56.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y56.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y56.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y56.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y56.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y56.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y56.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y56.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y56.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y56.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y56.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y56.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y56.IMUX43.VCC_WIRE
CLBLM_R_X3Y56.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y56.IMUX35.VCC_WIRE
CLBLM_R_X3Y56.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y56.IMUX12.VCC_WIRE
CLBLM_R_X3Y56.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y56.IMUX4.VCC_WIRE
CLBLM_R_X3Y56.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y56.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y56.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y56.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y56.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y56.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y56.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y56.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y56.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y57.IMUX_L42.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y57.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y57.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y57.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y57.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y57.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y57.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y57.IMUX43.VCC_WIRE
CLBLM_R_X7Y57.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y57.IMUX35.VCC_WIRE
CLBLM_R_X7Y57.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y57.IMUX12.VCC_WIRE
CLBLM_R_X7Y57.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y57.IMUX4.VCC_WIRE
CLBLM_R_X7Y57.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y57.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y57.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y57.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y57.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y57.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y57.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y57.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y57.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y57.IMUX43.VCC_WIRE
CLBLM_R_X3Y57.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y57.IMUX35.VCC_WIRE
CLBLM_R_X3Y57.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y57.IMUX12.VCC_WIRE
CLBLM_R_X3Y57.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y57.IMUX4.VCC_WIRE
CLBLM_R_X3Y57.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y57.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y57.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y57.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y57.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y57.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y57.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y57.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y57.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y58.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y58.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y58.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y58.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y58.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y58.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y58.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y58.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y58.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y58.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y58.IMUX43.VCC_WIRE
CLBLM_R_X7Y58.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y58.IMUX35.VCC_WIRE
CLBLM_R_X7Y58.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y58.IMUX12.VCC_WIRE
CLBLM_R_X7Y58.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y58.IMUX4.VCC_WIRE
CLBLM_R_X7Y58.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y58.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y58.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y58.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y58.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y58.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y58.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y58.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y58.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y58.IMUX5.VCC_WIRE
CLBLM_R_X3Y58.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y58.IMUX43.VCC_WIRE
CLBLM_R_X3Y58.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y58.IMUX35.VCC_WIRE
CLBLM_R_X3Y58.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y58.IMUX12.VCC_WIRE
CLBLM_R_X3Y58.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y58.IMUX4.VCC_WIRE
CLBLM_R_X3Y58.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y58.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y58.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y58.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y58.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y58.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y58.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y58.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y58.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y59.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y59.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y59.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y59.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y59.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y59.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y59.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y59.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y59.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y59.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y59.IMUX43.VCC_WIRE
CLBLM_R_X7Y59.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y59.IMUX35.VCC_WIRE
CLBLM_R_X7Y59.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y59.IMUX12.VCC_WIRE
CLBLM_R_X7Y59.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y59.IMUX4.VCC_WIRE
CLBLM_R_X7Y59.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y59.IMUX43.VCC_WIRE
CLBLM_R_X5Y59.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y59.IMUX35.VCC_WIRE
CLBLM_R_X5Y59.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y59.IMUX12.VCC_WIRE
CLBLM_R_X5Y59.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y59.IMUX4.VCC_WIRE
CLBLM_R_X5Y59.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y59.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y59.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y59.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y59.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y59.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y59.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y59.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y59.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y59.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y59.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y59.IMUX12.VCC_WIRE
CLBLM_R_X3Y59.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y59.IMUX4.VCC_WIRE
CLBLM_R_X3Y59.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y59.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y59.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y59.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y59.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y59.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y59.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y59.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y59.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y60.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y60.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y60.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y60.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y60.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y60.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y60.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y60.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y60.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y60.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y60.IMUX43.VCC_WIRE
CLBLM_R_X7Y60.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y60.IMUX35.VCC_WIRE
CLBLM_R_X7Y60.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y60.IMUX12.VCC_WIRE
CLBLM_R_X7Y60.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y60.IMUX4.VCC_WIRE
CLBLM_R_X7Y60.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y60.IMUX43.VCC_WIRE
CLBLM_R_X5Y60.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y60.IMUX35.VCC_WIRE
CLBLM_R_X5Y60.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y60.IMUX12.VCC_WIRE
CLBLM_R_X5Y60.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y60.IMUX4.VCC_WIRE
CLBLM_R_X5Y60.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y60.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y60.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y60.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y60.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y60.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y60.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y60.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y60.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y60.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y60.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y60.IMUX12.VCC_WIRE
CLBLM_R_X3Y60.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y60.IMUX4.VCC_WIRE
CLBLM_R_X3Y60.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y60.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y60.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y60.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y60.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y60.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y60.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y60.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y60.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y61.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y61.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y61.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y61.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y61.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y61.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y61.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y61.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y61.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y61.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y61.IMUX43.VCC_WIRE
CLBLM_R_X7Y61.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y61.IMUX35.VCC_WIRE
CLBLM_R_X7Y61.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y61.IMUX12.VCC_WIRE
CLBLM_R_X7Y61.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y61.IMUX4.VCC_WIRE
CLBLM_R_X7Y61.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y61.IMUX13.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y61.IMUX5.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y61.IMUX43.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y61.IMUX35.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y61.IMUX12.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y61.IMUX4.VCC_WIRE
CLBLM_R_X5Y61.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y61.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y61.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y61.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y61.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y61.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y61.IMUX5.VCC_WIRE
CLBLM_R_X3Y61.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y61.IMUX43.VCC_WIRE
CLBLM_R_X3Y61.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y61.IMUX35.VCC_WIRE
CLBLM_R_X3Y61.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y61.IMUX12.VCC_WIRE
CLBLM_R_X3Y61.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y61.IMUX4.VCC_WIRE
CLBLM_R_X3Y61.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y61.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y61.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y61.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y61.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y61.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y61.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y61.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y61.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y61.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y61.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y62.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y62.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y62.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y62.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y62.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y62.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y62.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y62.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y62.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y62.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y62.IMUX43.VCC_WIRE
CLBLM_R_X7Y62.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y62.IMUX35.VCC_WIRE
CLBLM_R_X7Y62.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y62.IMUX12.VCC_WIRE
CLBLM_R_X7Y62.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y62.IMUX4.VCC_WIRE
CLBLM_R_X7Y62.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y62.IMUX43.VCC_WIRE
CLBLM_R_X5Y62.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y62.IMUX35.VCC_WIRE
CLBLM_R_X5Y62.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y62.IMUX12.VCC_WIRE
CLBLM_R_X5Y62.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y62.IMUX4.VCC_WIRE
CLBLM_R_X5Y62.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y62.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y62.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y62.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y62.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y62.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y62.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y62.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y62.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y62.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y62.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y62.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y62.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y62.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y62.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y62.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y62.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y63.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y63.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y63.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y63.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y63.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y63.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y63.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y63.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y63.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y63.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y63.IMUX43.VCC_WIRE
CLBLM_R_X7Y63.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y63.IMUX35.VCC_WIRE
CLBLM_R_X7Y63.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y63.IMUX12.VCC_WIRE
CLBLM_R_X7Y63.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y63.IMUX4.VCC_WIRE
CLBLM_R_X7Y63.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y63.IMUX43.VCC_WIRE
CLBLM_R_X5Y63.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y63.IMUX35.VCC_WIRE
CLBLM_R_X5Y63.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y63.IMUX12.VCC_WIRE
CLBLM_R_X5Y63.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y63.IMUX4.VCC_WIRE
CLBLM_R_X5Y63.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y63.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y63.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y63.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y63.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y63.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y63.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y63.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y63.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y63.IMUX42.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y63.IMUX13.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y63.IMUX43.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y63.IMUX35.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y63.IMUX12.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y63.IMUX4.VCC_WIRE
CLBLM_R_X3Y63.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y63.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y63.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y63.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y63.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y63.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y63.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y63.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y63.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y64.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y64.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y64.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y64.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y64.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y64.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y64.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y64.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y64.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y64.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y64.IMUX43.VCC_WIRE
CLBLM_R_X7Y64.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X7Y64.IMUX35.VCC_WIRE
CLBLM_R_X7Y64.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y64.IMUX12.VCC_WIRE
CLBLM_R_X7Y64.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y64.IMUX4.VCC_WIRE
CLBLM_R_X7Y64.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y64.IMUX43.VCC_WIRE
CLBLM_R_X5Y64.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y64.IMUX35.VCC_WIRE
CLBLM_R_X5Y64.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y64.IMUX12.VCC_WIRE
CLBLM_R_X5Y64.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y64.IMUX4.VCC_WIRE
CLBLM_R_X5Y64.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y64.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y64.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y64.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y64.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y64.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y64.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y64.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y64.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y64.IMUX43.VCC_WIRE
CLBLM_R_X3Y64.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y64.IMUX35.VCC_WIRE
CLBLM_R_X3Y64.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y64.IMUX12.VCC_WIRE
CLBLM_R_X3Y64.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y64.IMUX4.VCC_WIRE
CLBLM_R_X3Y64.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y64.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y64.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y64.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y64.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y65.IMUX_L5.VCC_WIRE
CLBLM_L_X8Y65.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y65.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y65.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y65.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y65.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y65.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y65.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y65.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y65.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y65.IMUX43.VCC_WIRE
CLBLM_R_X5Y65.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y65.IMUX35.VCC_WIRE
CLBLM_R_X5Y65.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y65.IMUX12.VCC_WIRE
CLBLM_R_X5Y65.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y65.IMUX4.VCC_WIRE
CLBLM_R_X5Y65.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y65.IMUX_L13.VCC_WIRE
CLBLL_L_X4Y65.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y65.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y65.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y65.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y65.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y65.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y65.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y65.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y65.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y65.IMUX43.VCC_WIRE
CLBLM_R_X3Y65.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y65.IMUX35.VCC_WIRE
CLBLM_R_X3Y65.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y65.IMUX12.VCC_WIRE
CLBLM_R_X3Y65.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y65.IMUX4.VCC_WIRE
CLBLM_R_X3Y65.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y65.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y65.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y65.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y65.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y66.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y66.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y66.IMUX43.VCC_WIRE
CLBLM_R_X5Y66.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y66.IMUX35.VCC_WIRE
CLBLM_R_X5Y66.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y66.IMUX12.VCC_WIRE
CLBLM_R_X5Y66.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y66.IMUX4.VCC_WIRE
CLBLM_R_X5Y66.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y66.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y66.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y66.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y66.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y66.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y66.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y66.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y66.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y66.IMUX43.VCC_WIRE
CLBLM_R_X3Y66.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y66.IMUX35.VCC_WIRE
CLBLM_R_X3Y66.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y66.IMUX12.VCC_WIRE
CLBLM_R_X3Y66.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y66.IMUX4.VCC_WIRE
CLBLM_R_X3Y66.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y67.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y67.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y67.IMUX13.VCC_WIRE
CLBLM_R_X5Y67.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y67.IMUX5.VCC_WIRE
CLBLM_R_X5Y67.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y67.IMUX_L42.VCC_WIRE
CLBLL_L_X4Y67.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y67.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y67.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X3Y67.IMUX43.VCC_WIRE
CLBLM_R_X3Y67.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y67.IMUX35.VCC_WIRE
CLBLM_R_X3Y67.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y67.IMUX12.VCC_WIRE
CLBLM_R_X3Y67.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y67.IMUX4.VCC_WIRE
CLBLM_R_X3Y67.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y68.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y68.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y68.IMUX43.VCC_WIRE
CLBLM_R_X3Y68.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y68.IMUX35.VCC_WIRE
CLBLM_R_X3Y68.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y68.IMUX12.VCC_WIRE
CLBLM_R_X3Y68.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y68.IMUX4.VCC_WIRE
CLBLM_R_X3Y68.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y69.IMUX_L13.VCC_WIRE
CLBLL_L_X4Y69.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y69.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y69.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X3Y69.IMUX42.VCC_WIRE
CLBLM_R_X3Y69.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y69.IMUX43.VCC_WIRE
CLBLM_R_X3Y69.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y69.IMUX35.VCC_WIRE
CLBLM_R_X3Y69.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y69.IMUX12.VCC_WIRE
CLBLM_R_X3Y69.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y69.IMUX4.VCC_WIRE
CLBLM_R_X3Y69.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y70.IMUX4.VCC_WIRE
CLBLM_R_X7Y70.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y70.IMUX5.VCC_WIRE
CLBLM_R_X3Y70.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y70.IMUX43.VCC_WIRE
CLBLM_R_X3Y70.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y70.IMUX35.VCC_WIRE
CLBLM_R_X3Y70.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y70.IMUX12.VCC_WIRE
CLBLM_R_X3Y70.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y70.IMUX4.VCC_WIRE
CLBLM_R_X3Y70.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y70.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y70.CLBLL_LL_B6.CLBLL_IMUX12
INT_R_X3Y71.IMUX43.VCC_WIRE
CLBLM_R_X3Y71.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y71.IMUX35.VCC_WIRE
CLBLM_R_X3Y71.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y71.IMUX12.VCC_WIRE
CLBLM_R_X3Y71.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y71.IMUX4.VCC_WIRE
CLBLM_R_X3Y71.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y71.IMUX_L34.VCC_WIRE
CLBLL_L_X2Y71.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y71.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y71.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y71.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y71.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y71.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y71.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y71.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y71.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y72.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y72.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y72.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y72.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y72.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y72.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y72.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y72.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y72.IMUX43.VCC_WIRE
CLBLM_R_X3Y72.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y72.IMUX35.VCC_WIRE
CLBLM_R_X3Y72.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y72.IMUX12.VCC_WIRE
CLBLM_R_X3Y72.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y72.IMUX4.VCC_WIRE
CLBLM_R_X3Y72.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y72.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y72.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y72.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y72.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y72.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y72.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y73.IMUX12.VCC_WIRE
CLBLM_R_X3Y73.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y73.IMUX4.VCC_WIRE
CLBLM_R_X3Y73.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y73.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y73.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y73.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y73.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y73.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y73.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y73.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y73.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y74.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y74.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y74.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y74.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y75.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y75.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y75.IMUX34.VCC_WIRE
CLBLM_R_X5Y75.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y75.IMUX43.VCC_WIRE
CLBLM_R_X5Y75.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y75.IMUX35.VCC_WIRE
CLBLM_R_X5Y75.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y75.IMUX12.VCC_WIRE
CLBLM_R_X5Y75.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y75.IMUX4.VCC_WIRE
CLBLM_R_X5Y75.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y75.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y75.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y75.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y75.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y75.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y75.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y75.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y75.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y75.IMUX_L13.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y75.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y75.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y75.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y75.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y75.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y76.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y76.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y76.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y76.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y76.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y76.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y76.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y76.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y76.IMUX43.VCC_WIRE
CLBLM_R_X5Y76.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y76.IMUX35.VCC_WIRE
CLBLM_R_X5Y76.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y76.IMUX12.VCC_WIRE
CLBLM_R_X5Y76.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y76.IMUX4.VCC_WIRE
CLBLM_R_X5Y76.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y76.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y76.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y76.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y76.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y76.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y76.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y76.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y76.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y76.IMUX43.VCC_WIRE
CLBLM_R_X3Y76.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y76.IMUX35.VCC_WIRE
CLBLM_R_X3Y76.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y76.IMUX12.VCC_WIRE
CLBLM_R_X3Y76.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y76.IMUX4.VCC_WIRE
CLBLM_R_X3Y76.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y76.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y76.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y76.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y76.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y76.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y76.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y76.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y76.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y77.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y77.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y77.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y77.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y77.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y77.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y77.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y77.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y77.IMUX42.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y77.IMUX13.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y77.IMUX43.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y77.IMUX35.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y77.IMUX12.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y77.IMUX4.VCC_WIRE
CLBLM_R_X5Y77.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y77.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y77.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y77.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y77.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y77.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y77.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y77.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y77.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y77.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y77.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y77.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y77.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y77.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y77.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y77.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y77.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y78.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y78.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y78.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y78.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y78.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y78.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y78.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y78.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y78.IMUX42.VCC_WIRE
CLBLM_R_X5Y78.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y78.IMUX43.VCC_WIRE
CLBLM_R_X5Y78.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y78.IMUX35.VCC_WIRE
CLBLM_R_X5Y78.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y78.IMUX12.VCC_WIRE
CLBLM_R_X5Y78.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y78.IMUX4.VCC_WIRE
CLBLM_R_X5Y78.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y78.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y78.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y78.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y78.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y78.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y78.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y78.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y78.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y78.IMUX4.VCC_WIRE
CLBLM_R_X3Y78.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y78.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y78.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y78.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y78.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y78.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y78.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y78.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y78.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y79.IMUX_L42.VCC_WIRE
CLBLM_L_X8Y79.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y79.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y79.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y79.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y79.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y79.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y79.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y79.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y79.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y79.IMUX42.VCC_WIRE
CLBLM_R_X5Y79.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y79.IMUX43.VCC_WIRE
CLBLM_R_X5Y79.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y79.IMUX35.VCC_WIRE
CLBLM_R_X5Y79.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y79.IMUX12.VCC_WIRE
CLBLM_R_X5Y79.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y79.IMUX4.VCC_WIRE
CLBLM_R_X5Y79.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y79.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y79.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y79.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y79.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y79.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y79.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y79.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y79.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y79.IMUX43.VCC_WIRE
CLBLM_R_X3Y79.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y79.IMUX35.VCC_WIRE
CLBLM_R_X3Y79.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y79.IMUX12.VCC_WIRE
CLBLM_R_X3Y79.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y79.IMUX4.VCC_WIRE
CLBLM_R_X3Y79.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y79.IMUX_L34.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y79.IMUX_L13.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y79.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y79.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y79.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y79.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y79.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y79.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y80.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y80.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y80.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y80.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y80.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y80.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y80.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y80.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y80.IMUX42.VCC_WIRE
CLBLM_R_X5Y80.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y80.IMUX43.VCC_WIRE
CLBLM_R_X5Y80.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y80.IMUX35.VCC_WIRE
CLBLM_R_X5Y80.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y80.IMUX12.VCC_WIRE
CLBLM_R_X5Y80.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y80.IMUX4.VCC_WIRE
CLBLM_R_X5Y80.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y80.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y80.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y80.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y80.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y80.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y80.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y80.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y80.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y80.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y80.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y80.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y80.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y80.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y80.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y80.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y80.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y81.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y81.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y81.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y81.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y81.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y81.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y81.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y81.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y81.IMUX34.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y81.IMUX13.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y81.IMUX43.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y81.IMUX35.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y81.IMUX12.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y81.IMUX4.VCC_WIRE
CLBLM_R_X5Y81.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y81.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y81.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y81.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y81.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y81.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y81.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y81.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y81.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y81.IMUX5.VCC_WIRE
CLBLM_R_X3Y81.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y81.IMUX35.VCC_WIRE
CLBLM_R_X3Y81.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X2Y81.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y81.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y81.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y81.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y81.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y81.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y81.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y81.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y82.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y82.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y82.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y82.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y82.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y82.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y82.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y82.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y82.IMUX43.VCC_WIRE
CLBLM_R_X5Y82.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y82.IMUX35.VCC_WIRE
CLBLM_R_X5Y82.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y82.IMUX12.VCC_WIRE
CLBLM_R_X5Y82.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y82.IMUX4.VCC_WIRE
CLBLM_R_X5Y82.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y82.IMUX_L5.VCC_WIRE
CLBLL_L_X4Y82.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y82.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y82.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y82.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y82.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y82.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y82.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y82.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y82.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y82.IMUX43.VCC_WIRE
CLBLM_R_X3Y82.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y82.IMUX35.VCC_WIRE
CLBLM_R_X3Y82.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y82.IMUX12.VCC_WIRE
CLBLM_R_X3Y82.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y82.IMUX4.VCC_WIRE
CLBLM_R_X3Y82.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y82.IMUX_L42.VCC_WIRE
CLBLL_L_X2Y82.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y82.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y82.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y82.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y82.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y82.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y82.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y82.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y82.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y83.IMUX_L43.VCC_WIRE
CLBLM_L_X8Y83.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y83.IMUX_L35.VCC_WIRE
CLBLM_L_X8Y83.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y83.IMUX_L12.VCC_WIRE
CLBLM_L_X8Y83.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y83.IMUX_L4.VCC_WIRE
CLBLM_L_X8Y83.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y83.IMUX43.VCC_WIRE
CLBLM_R_X3Y83.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y83.IMUX35.VCC_WIRE
CLBLM_R_X3Y83.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y83.IMUX12.VCC_WIRE
CLBLM_R_X3Y83.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y83.IMUX4.VCC_WIRE
CLBLM_R_X3Y83.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y83.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y83.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y83.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y83.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y83.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y83.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y83.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y83.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y83.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y83.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y84.IMUX43.VCC_WIRE
CLBLM_R_X3Y84.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y84.IMUX35.VCC_WIRE
CLBLM_R_X3Y84.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y84.IMUX12.VCC_WIRE
CLBLM_R_X3Y84.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y84.IMUX4.VCC_WIRE
CLBLM_R_X3Y84.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y84.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y84.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y84.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y84.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y84.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y84.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y84.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y84.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y85.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y85.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y85.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y85.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y85.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y85.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y85.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y85.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y85.IMUX43.VCC_WIRE
CLBLM_R_X3Y85.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y85.IMUX35.VCC_WIRE
CLBLM_R_X3Y85.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y85.IMUX12.VCC_WIRE
CLBLM_R_X3Y85.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y85.IMUX4.VCC_WIRE
CLBLM_R_X3Y85.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y85.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y85.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y85.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y85.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y85.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y85.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y85.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y85.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y85.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y85.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y86.IMUX_L34.VCC_WIRE
CLBLM_L_X8Y86.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y86.IMUX43.VCC_WIRE
CLBLM_R_X3Y86.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y86.IMUX35.VCC_WIRE
CLBLM_R_X3Y86.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y86.IMUX12.VCC_WIRE
CLBLM_R_X3Y86.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y86.IMUX4.VCC_WIRE
CLBLM_R_X3Y86.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y86.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y86.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y86.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y86.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y86.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y86.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y86.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y86.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y87.IMUX13.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y87.IMUX43.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y87.IMUX35.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y87.IMUX12.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y87.IMUX4.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y87.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y87.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y87.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y87.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y87.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y87.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y87.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y87.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y87.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y87.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y88.IMUX43.VCC_WIRE
CLBLM_R_X3Y88.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y88.IMUX35.VCC_WIRE
CLBLM_R_X3Y88.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y88.IMUX12.VCC_WIRE
CLBLM_R_X3Y88.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y88.IMUX4.VCC_WIRE
CLBLM_R_X3Y88.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y88.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y88.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y88.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y88.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y88.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y88.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y88.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y88.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y88.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y88.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X8Y89.IMUX_L42.VCC_WIRE
CLBLM_L_X8Y89.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y89.IMUX43.VCC_WIRE
CLBLM_R_X3Y89.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y89.IMUX35.VCC_WIRE
CLBLM_R_X3Y89.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y89.IMUX12.VCC_WIRE
CLBLM_R_X3Y89.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y89.IMUX4.VCC_WIRE
CLBLM_R_X3Y89.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y89.IMUX_L13.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y89.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y89.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y89.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y89.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y89.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y89.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y90.IMUX34.VCC_WIRE
CLBLM_R_X5Y90.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y90.IMUX43.VCC_WIRE
CLBLM_R_X5Y90.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y90.IMUX35.VCC_WIRE
CLBLM_R_X5Y90.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y90.IMUX12.VCC_WIRE
CLBLM_R_X5Y90.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y90.IMUX4.VCC_WIRE
CLBLM_R_X5Y90.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y90.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y90.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y90.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y90.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y90.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y90.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y90.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y90.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y90.IMUX4.VCC_WIRE
CLBLM_R_X3Y90.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y90.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y90.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y90.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y90.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y90.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y90.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y90.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y90.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y90.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y90.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y91.IMUX42.VCC_WIRE
CLBLM_R_X5Y91.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y91.IMUX43.VCC_WIRE
CLBLM_R_X5Y91.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y91.IMUX35.VCC_WIRE
CLBLM_R_X5Y91.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y91.IMUX12.VCC_WIRE
CLBLM_R_X5Y91.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y91.IMUX4.VCC_WIRE
CLBLM_R_X5Y91.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y91.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y91.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y91.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y91.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y91.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y91.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y91.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y91.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y91.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y91.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y91.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y91.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y91.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y91.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y91.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y91.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y91.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y91.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y92.IMUX34.VCC_WIRE
CLBLM_R_X5Y92.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y92.IMUX43.VCC_WIRE
CLBLM_R_X5Y92.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y92.IMUX35.VCC_WIRE
CLBLM_R_X5Y92.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y92.IMUX12.VCC_WIRE
CLBLM_R_X5Y92.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y92.IMUX4.VCC_WIRE
CLBLM_R_X5Y92.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y92.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y92.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y92.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y92.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y92.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y92.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y92.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y92.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y92.IMUX34.VCC_WIRE
CLBLM_R_X3Y92.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X2Y92.IMUX_L5.VCC_WIRE
CLBLL_L_X2Y92.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y92.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y92.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y92.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y92.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y92.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y92.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y92.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y92.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y93.IMUX13.VCC_WIRE
CLBLM_R_X5Y93.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y93.IMUX43.VCC_WIRE
CLBLM_R_X5Y93.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y93.IMUX35.VCC_WIRE
CLBLM_R_X5Y93.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y93.IMUX12.VCC_WIRE
CLBLM_R_X5Y93.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y93.IMUX4.VCC_WIRE
CLBLM_R_X5Y93.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y93.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y93.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y93.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y93.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y93.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y93.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y93.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y93.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y93.IMUX4.VCC_WIRE
CLBLM_R_X3Y93.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y93.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y93.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y93.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y93.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y93.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y93.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y93.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y93.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y94.IMUX43.VCC_WIRE
CLBLM_R_X5Y94.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y94.IMUX35.VCC_WIRE
CLBLM_R_X5Y94.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y94.IMUX12.VCC_WIRE
CLBLM_R_X5Y94.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y94.IMUX4.VCC_WIRE
CLBLM_R_X5Y94.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y94.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y94.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y94.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y94.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y94.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y94.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y94.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y94.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y94.IMUX4.VCC_WIRE
CLBLM_R_X3Y94.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y94.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y94.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y94.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y94.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y94.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y94.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y94.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y94.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X7Y95.IMUX43.VCC_WIRE
CLBLM_R_X7Y95.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y95.IMUX43.VCC_WIRE
CLBLM_R_X5Y95.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y95.IMUX35.VCC_WIRE
CLBLM_R_X5Y95.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y95.IMUX12.VCC_WIRE
CLBLM_R_X5Y95.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y95.IMUX4.VCC_WIRE
CLBLM_R_X5Y95.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y95.IMUX_L34.VCC_WIRE
CLBLL_L_X4Y95.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y95.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y95.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y95.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y95.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y95.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y95.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y95.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y95.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y95.IMUX12.VCC_WIRE
CLBLM_R_X3Y95.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y95.IMUX4.VCC_WIRE
CLBLM_R_X3Y95.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y95.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y95.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y95.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y95.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y95.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y95.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y95.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y95.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y96.IMUX42.VCC_WIRE
CLBLM_R_X5Y96.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y96.IMUX43.VCC_WIRE
CLBLM_R_X5Y96.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y96.IMUX35.VCC_WIRE
CLBLM_R_X5Y96.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y96.IMUX12.VCC_WIRE
CLBLM_R_X5Y96.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y96.IMUX4.VCC_WIRE
CLBLM_R_X5Y96.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y96.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y96.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y96.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y96.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y96.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y96.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y96.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y96.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y96.IMUX12.VCC_WIRE
CLBLM_R_X3Y96.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y96.IMUX4.VCC_WIRE
CLBLM_R_X3Y96.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y96.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y96.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y96.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y96.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y96.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y96.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y96.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y96.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X5Y97.IMUX43.VCC_WIRE
CLBLM_R_X5Y97.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y97.IMUX35.VCC_WIRE
CLBLM_R_X5Y97.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y97.IMUX12.VCC_WIRE
CLBLM_R_X5Y97.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y97.IMUX4.VCC_WIRE
CLBLM_R_X5Y97.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y97.IMUX_L43.VCC_WIRE
CLBLL_L_X4Y97.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y97.IMUX_L35.VCC_WIRE
CLBLL_L_X4Y97.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y97.IMUX_L12.VCC_WIRE
CLBLL_L_X4Y97.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y97.IMUX_L4.VCC_WIRE
CLBLL_L_X4Y97.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y97.IMUX5.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y97.IMUX43.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y97.IMUX35.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y97.IMUX12.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y97.IMUX4.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y97.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y97.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y97.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y97.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y97.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y97.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y97.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y97.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y98.IMUX43.VCC_WIRE
CLBLM_R_X3Y98.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y98.IMUX35.VCC_WIRE
CLBLM_R_X3Y98.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y53.IMUX2.VCC_WIRE
CLBLM_R_X3Y53.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y59.IMUX22.VCC_WIRE
CLBLM_R_X3Y59.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y54.IMUX32.VCC_WIRE
CLBLM_R_X5Y54.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X2Y74.IMUX_L28.VCC_WIRE
CLBLL_L_X2Y74.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y72.IMUX_L22.VCC_WIRE
CLBLL_L_X2Y72.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y98.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y98.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y98.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y98.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y99.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y99.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y97.IMUX1.VCC_WIRE
CLBLM_R_X3Y97.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X2Y99.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y99.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X2Y99.IMUX_L35.VCC_WIRE
CLBLL_L_X2Y99.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y99.IMUX_L43.VCC_WIRE
CLBLL_L_X2Y99.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X2Y98.IMUX_L4.VCC_WIRE
CLBLL_L_X2Y98.CLBLL_LL_A6.CLBLL_IMUX4
INT_R_X3Y87.IMUX16.VCC_WIRE
CLBLM_R_X3Y87.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X23Y46.IMUX8.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_IGNORE1.CLK_BUFG_IMUX8_0
INT_R_X23Y46.IMUX16.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_CE1.CLK_BUFG_IMUX16_0
INT_R_X23Y46.IMUX12.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_IGNORE0.CLK_BUFG_IMUX12_0
INT_R_X23Y46.IMUX0.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_S1.CLK_BUFG_IMUX0_0
INT_R_X23Y46.IMUX4.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_S0.CLK_BUFG_IMUX4_0
INT_R_X23Y46.IMUX20.VCC_WIRE
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_R_BUFGCTRL0_CE0.CLK_BUFG_IMUX20_0
INT_L_X2Y29.BYP_ALT1.VCC_WIRE
INT_L_X2Y29.BYP_L1.BYP_ALT1
CLBLL_L_X2Y29.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X7Y75.FAN_ALT6.VCC_WIRE
INT_R_X7Y75.FAN6.FAN_ALT6
CLBLM_R_X7Y75.CLBLM_L_CE.CLBLM_FAN6
INT_L_X10Y49.FAN_ALT6.VCC_WIRE
INT_L_X10Y49.FAN_L6.FAN_ALT6
CLBLM_L_X10Y49.CLBLM_L_CE.CLBLM_FAN6
INT_L_X10Y46.FAN_ALT7.VCC_WIRE
INT_L_X10Y46.FAN_L7.FAN_ALT7
CLBLM_L_X10Y46.CLBLM_M_CE.CLBLM_FAN7
INT_L_X10Y49.FAN_ALT7.VCC_WIRE
INT_L_X10Y49.FAN_L7.FAN_ALT7
CLBLM_L_X10Y49.CLBLM_M_CE.CLBLM_FAN7
INT_L_X10Y52.FAN_ALT6.VCC_WIRE
INT_L_X10Y52.FAN_L6.FAN_ALT6
CLBLM_L_X10Y52.CLBLM_L_CE.CLBLM_FAN6
INT_L_X10Y52.FAN_ALT7.VCC_WIRE
INT_L_X10Y52.FAN_L7.FAN_ALT7
CLBLM_L_X10Y52.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y28.FAN_ALT6.VCC_WIRE
INT_L_X2Y28.FAN_L6.FAN_ALT6
CLBLL_L_X2Y28.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y28.FAN_ALT7.VCC_WIRE
INT_L_X2Y28.FAN_L7.FAN_ALT7
CLBLL_L_X2Y28.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X9Y87.IMUX22.VCC_WIRE
INT_R_X9Y87.IMUX14.VCC_WIRE
INT_R_X9Y57.IMUX22.VCC_WIRE
INT_R_X9Y57.IMUX14.VCC_WIRE
INT_L_X4Y87.BYP_ALT7.VCC_WIRE
INT_L_X4Y87.BYP_L7.BYP_ALT7
CLBLL_L_X4Y87.CLBLL_L_DX.CLBLL_BYP7
INT_R_X7Y77.BYP_ALT7.VCC_WIRE
INT_R_X7Y77.BYP7.BYP_ALT7
CLBLM_R_X7Y77.CLBLM_L_DX.CLBLM_BYP7
INT_R_X9Y97.IMUX22.VCC_WIRE
INT_R_X9Y97.IMUX14.VCC_WIRE
INT_R_X9Y77.IMUX22.VCC_WIRE
INT_R_X9Y77.IMUX14.VCC_WIRE
INT_L_X2Y98.IMUX_L12.VCC_WIRE
CLBLL_L_X2Y98.CLBLL_LL_B6.CLBLL_IMUX12
INT_R_X3Y98.IMUX4.VCC_WIRE
CLBLM_R_X3Y98.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y72.IMUX1.VCC_WIRE
CLBLM_R_X3Y72.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y64.FAN_ALT6.VCC_WIRE
INT_R_X3Y64.FAN6.FAN_ALT6
CLBLM_R_X3Y64.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y65.FAN_ALT6.VCC_WIRE
INT_R_X3Y65.FAN6.FAN_ALT6
CLBLM_R_X3Y65.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y53.FAN_ALT6.VCC_WIRE
INT_R_X5Y53.FAN6.FAN_ALT6
CLBLM_R_X5Y53.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y40.FAN_ALT7.VCC_WIRE
INT_R_X7Y40.FAN7.FAN_ALT7
CLBLM_R_X7Y40.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y42.FAN_ALT7.VCC_WIRE
INT_R_X7Y42.FAN7.FAN_ALT7
CLBLM_R_X7Y42.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y41.FAN_ALT7.VCC_WIRE
INT_R_X7Y41.FAN7.FAN_ALT7
CLBLM_R_X7Y41.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y41.FAN_ALT6.VCC_WIRE
INT_R_X5Y41.FAN6.FAN_ALT6
CLBLM_R_X5Y41.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y43.FAN_ALT7.VCC_WIRE
INT_R_X7Y43.FAN7.FAN_ALT7
CLBLM_R_X7Y43.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y43.FAN_ALT7.VCC_WIRE
INT_L_X8Y43.FAN_L7.FAN_ALT7
CLBLM_L_X8Y43.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y43.FAN_ALT7.VCC_WIRE
INT_R_X5Y43.FAN7.FAN_ALT7
CLBLM_R_X5Y43.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y46.FAN_ALT6.VCC_WIRE
INT_R_X5Y46.FAN6.FAN_ALT6
CLBLM_R_X5Y46.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y44.FAN_ALT7.VCC_WIRE
INT_R_X7Y44.FAN7.FAN_ALT7
CLBLM_R_X7Y44.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y48.FAN_ALT6.VCC_WIRE
INT_R_X5Y48.FAN6.FAN_ALT6
CLBLM_R_X5Y48.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y51.FAN_ALT7.VCC_WIRE
INT_R_X5Y51.FAN7.FAN_ALT7
CLBLM_R_X5Y51.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y45.FAN_ALT7.VCC_WIRE
INT_R_X7Y45.FAN7.FAN_ALT7
CLBLM_R_X7Y45.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y49.FAN_ALT7.VCC_WIRE
INT_R_X5Y49.FAN7.FAN_ALT7
CLBLM_R_X5Y49.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y55.FAN_ALT6.VCC_WIRE
INT_R_X5Y55.FAN6.FAN_ALT6
CLBLM_R_X5Y55.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y63.FAN_ALT6.VCC_WIRE
INT_R_X7Y63.FAN6.FAN_ALT6
CLBLM_R_X7Y63.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y50.FAN_ALT6.VCC_WIRE
INT_R_X5Y50.FAN6.FAN_ALT6
CLBLM_R_X5Y50.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y61.FAN_ALT6.VCC_WIRE
INT_R_X7Y61.FAN6.FAN_ALT6
CLBLM_R_X7Y61.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y47.FAN_ALT7.VCC_WIRE
INT_R_X7Y47.FAN7.FAN_ALT7
CLBLM_R_X7Y47.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y62.FAN_ALT6.VCC_WIRE
INT_R_X7Y62.FAN6.FAN_ALT6
CLBLM_R_X7Y62.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y57.FAN_ALT6.VCC_WIRE
INT_R_X7Y57.FAN6.FAN_ALT6
CLBLM_R_X7Y57.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y60.FAN_ALT6.VCC_WIRE
INT_R_X7Y60.FAN6.FAN_ALT6
CLBLM_R_X7Y60.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y51.FAN_ALT6.VCC_WIRE
INT_R_X7Y51.FAN6.FAN_ALT6
CLBLM_R_X7Y51.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y67.FAN_ALT6.VCC_WIRE
INT_L_X4Y67.FAN_L6.FAN_ALT6
CLBLL_L_X4Y67.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y73.FAN_ALT7.VCC_WIRE
INT_R_X5Y73.FAN7.FAN_ALT7
CLBLM_R_X5Y73.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y69.FAN_ALT7.VCC_WIRE
INT_R_X5Y69.FAN7.FAN_ALT7
CLBLM_R_X5Y69.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y71.FAN_ALT7.VCC_WIRE
INT_R_X5Y71.FAN7.FAN_ALT7
CLBLM_R_X5Y71.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y74.FAN_ALT7.VCC_WIRE
INT_R_X5Y74.FAN7.FAN_ALT7
CLBLM_R_X5Y74.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y74.FAN_ALT6.VCC_WIRE
INT_R_X7Y74.FAN6.FAN_ALT6
CLBLM_R_X7Y74.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y80.FAN_ALT6.VCC_WIRE
INT_R_X5Y80.FAN6.FAN_ALT6
CLBLM_R_X5Y80.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y77.FAN_ALT7.VCC_WIRE
INT_R_X7Y77.FAN7.FAN_ALT7
CLBLM_R_X7Y77.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y79.FAN_ALT6.VCC_WIRE
INT_R_X7Y79.FAN6.FAN_ALT6
CLBLM_R_X7Y79.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y76.FAN_ALT7.VCC_WIRE
INT_R_X7Y76.FAN7.FAN_ALT7
CLBLM_R_X7Y76.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y77.FAN_ALT6.VCC_WIRE
INT_L_X4Y77.FAN_L6.FAN_ALT6
CLBLL_L_X4Y77.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y83.FAN_ALT7.VCC_WIRE
INT_R_X5Y83.FAN7.FAN_ALT7
CLBLM_R_X5Y83.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y93.FAN_ALT6.VCC_WIRE
INT_R_X5Y93.FAN6.FAN_ALT6
CLBLM_R_X5Y93.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y90.FAN_ALT6.VCC_WIRE
INT_R_X5Y90.FAN6.FAN_ALT6
CLBLM_R_X5Y90.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y92.FAN_ALT6.VCC_WIRE
INT_R_X5Y92.FAN6.FAN_ALT6
CLBLM_R_X5Y92.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y98.FAN_ALT7.VCC_WIRE
INT_R_X5Y98.FAN7.FAN_ALT7
CLBLM_R_X5Y98.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y41.FAN_ALT7.VCC_WIRE
INT_L_X8Y41.FAN_L7.FAN_ALT7
CLBLM_L_X8Y41.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y46.FAN_ALT7.VCC_WIRE
INT_R_X7Y46.FAN7.FAN_ALT7
CLBLM_R_X7Y46.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y42.FAN_ALT7.VCC_WIRE
INT_L_X8Y42.FAN_L7.FAN_ALT7
CLBLM_L_X8Y42.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y40.FAN_ALT7.VCC_WIRE
INT_L_X8Y40.FAN_L7.FAN_ALT7
CLBLM_L_X8Y40.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y45.FAN_ALT7.VCC_WIRE
INT_L_X8Y45.FAN_L7.FAN_ALT7
CLBLM_L_X8Y45.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y44.FAN_ALT7.VCC_WIRE
INT_L_X8Y44.FAN_L7.FAN_ALT7
CLBLM_L_X8Y44.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y46.FAN_ALT7.VCC_WIRE
INT_L_X8Y46.FAN_L7.FAN_ALT7
CLBLM_L_X8Y46.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y49.FAN_ALT7.VCC_WIRE
INT_L_X8Y49.FAN_L7.FAN_ALT7
CLBLM_L_X8Y49.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y48.FAN_ALT7.VCC_WIRE
INT_L_X8Y48.FAN_L7.FAN_ALT7
CLBLM_L_X8Y48.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y51.FAN_ALT7.VCC_WIRE
INT_R_X7Y51.FAN7.FAN_ALT7
CLBLM_R_X7Y51.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y52.FAN_ALT7.VCC_WIRE
INT_R_X7Y52.FAN7.FAN_ALT7
CLBLM_R_X7Y52.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y50.FAN_ALT7.VCC_WIRE
INT_R_X7Y50.FAN7.FAN_ALT7
CLBLM_R_X7Y50.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y54.FAN_ALT7.VCC_WIRE
INT_R_X7Y54.FAN7.FAN_ALT7
CLBLM_R_X7Y54.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y64.FAN_ALT6.VCC_WIRE
INT_R_X7Y64.FAN6.FAN_ALT6
CLBLM_R_X7Y64.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y52.FAN_ALT6.VCC_WIRE
INT_L_X8Y52.FAN_L6.FAN_ALT6
CLBLM_L_X8Y52.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y54.FAN_ALT6.VCC_WIRE
INT_R_X7Y54.FAN6.FAN_ALT6
CLBLM_R_X7Y54.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y54.FAN_ALT6.VCC_WIRE
INT_L_X8Y54.FAN_L6.FAN_ALT6
CLBLM_L_X8Y54.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y53.FAN_ALT6.VCC_WIRE
INT_L_X8Y53.FAN_L6.FAN_ALT6
CLBLM_L_X8Y53.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y55.FAN_ALT7.VCC_WIRE
INT_R_X7Y55.FAN7.FAN_ALT7
CLBLM_R_X7Y55.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y85.FAN_ALT6.VCC_WIRE
INT_R_X7Y85.FAN6.FAN_ALT6
CLBLM_R_X7Y85.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y84.FAN_ALT7.VCC_WIRE
INT_R_X5Y84.FAN7.FAN_ALT7
CLBLM_R_X5Y84.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y86.FAN_ALT7.VCC_WIRE
INT_R_X5Y86.FAN7.FAN_ALT7
CLBLM_R_X5Y86.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y84.FAN_ALT7.VCC_WIRE
INT_R_X7Y84.FAN7.FAN_ALT7
CLBLM_R_X7Y84.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y85.FAN_ALT7.VCC_WIRE
INT_R_X7Y85.FAN7.FAN_ALT7
CLBLM_R_X7Y85.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y90.FAN_ALT6.VCC_WIRE
INT_R_X7Y90.FAN6.FAN_ALT6
CLBLM_R_X7Y90.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y89.FAN_ALT7.VCC_WIRE
INT_R_X7Y89.FAN7.FAN_ALT7
CLBLM_R_X7Y89.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y89.FAN_ALT7.VCC_WIRE
INT_R_X5Y89.FAN7.FAN_ALT7
CLBLM_R_X5Y89.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y88.FAN_ALT7.VCC_WIRE
INT_R_X5Y88.FAN7.FAN_ALT7
CLBLM_R_X5Y88.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y87.FAN_ALT7.VCC_WIRE
INT_R_X5Y87.FAN7.FAN_ALT7
CLBLM_R_X5Y87.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y91.FAN_ALT7.VCC_WIRE
INT_R_X7Y91.FAN7.FAN_ALT7
CLBLM_R_X7Y91.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y94.FAN_ALT6.VCC_WIRE
INT_R_X5Y94.FAN6.FAN_ALT6
CLBLM_R_X5Y94.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y90.FAN_ALT7.VCC_WIRE
INT_R_X7Y90.FAN7.FAN_ALT7
CLBLM_R_X7Y90.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y94.FAN_ALT7.VCC_WIRE
INT_R_X7Y94.FAN7.FAN_ALT7
CLBLM_R_X7Y94.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y95.FAN_ALT7.VCC_WIRE
INT_R_X7Y95.FAN7.FAN_ALT7
CLBLM_R_X7Y95.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y93.FAN_ALT7.VCC_WIRE
INT_R_X7Y93.FAN7.FAN_ALT7
CLBLM_R_X7Y93.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y96.FAN_ALT6.VCC_WIRE
INT_R_X5Y96.FAN6.FAN_ALT6
CLBLM_R_X5Y96.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y96.FAN_ALT7.VCC_WIRE
INT_R_X7Y96.FAN7.FAN_ALT7
CLBLM_R_X7Y96.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y95.FAN_ALT6.VCC_WIRE
INT_R_X5Y95.FAN6.FAN_ALT6
CLBLM_R_X5Y95.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y92.FAN_ALT7.VCC_WIRE
INT_R_X7Y92.FAN7.FAN_ALT7
CLBLM_R_X7Y92.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y97.FAN_ALT6.VCC_WIRE
INT_R_X5Y97.FAN6.FAN_ALT6
CLBLM_R_X5Y97.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y97.FAN_ALT7.VCC_WIRE
INT_R_X7Y97.FAN7.FAN_ALT7
CLBLM_R_X7Y97.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y51.IMUX_L11.VCC_WIRE
CLBLL_L_X2Y51.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X8Y49.FAN_ALT6.VCC_WIRE
INT_L_X8Y49.FAN_L6.FAN_ALT6
CLBLM_L_X8Y49.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y48.FAN_ALT7.VCC_WIRE
INT_R_X5Y48.FAN7.FAN_ALT7
CLBLM_R_X5Y48.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y35.FAN_ALT7.VCC_WIRE
INT_L_X4Y35.FAN_L7.FAN_ALT7
CLBLL_L_X4Y35.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y43.FAN_ALT6.VCC_WIRE
INT_R_X3Y43.FAN6.FAN_ALT6
CLBLM_R_X3Y43.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y44.FAN_ALT7.VCC_WIRE
INT_R_X5Y44.FAN7.FAN_ALT7
CLBLM_R_X5Y44.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y46.FAN_ALT6.VCC_WIRE
INT_R_X3Y46.FAN6.FAN_ALT6
CLBLM_R_X3Y46.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y48.FAN_ALT6.VCC_WIRE
INT_R_X7Y48.FAN6.FAN_ALT6
CLBLM_R_X7Y48.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y49.FAN_ALT7.VCC_WIRE
INT_R_X3Y49.FAN7.FAN_ALT7
CLBLM_R_X3Y49.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y48.FAN_ALT6.VCC_WIRE
INT_L_X8Y48.FAN_L6.FAN_ALT6
CLBLM_L_X8Y48.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y47.FAN_ALT6.VCC_WIRE
INT_L_X8Y47.FAN_L6.FAN_ALT6
CLBLM_L_X8Y47.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y54.FAN_ALT7.VCC_WIRE
INT_L_X8Y54.FAN_L7.FAN_ALT7
CLBLM_L_X8Y54.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y48.FAN_ALT7.VCC_WIRE
INT_R_X7Y48.FAN7.FAN_ALT7
CLBLM_R_X7Y48.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y56.FAN_ALT7.VCC_WIRE
INT_L_X8Y56.FAN_L7.FAN_ALT7
CLBLM_L_X8Y56.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y49.FAN_ALT6.VCC_WIRE
INT_R_X7Y49.FAN6.FAN_ALT6
CLBLM_R_X7Y49.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y57.FAN_ALT7.VCC_WIRE
INT_L_X8Y57.FAN_L7.FAN_ALT7
CLBLM_L_X8Y57.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y59.FAN_ALT7.VCC_WIRE
INT_L_X8Y59.FAN_L7.FAN_ALT7
CLBLM_L_X8Y59.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y55.FAN_ALT7.VCC_WIRE
INT_L_X8Y55.FAN_L7.FAN_ALT7
CLBLM_L_X8Y55.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y37.FAN_ALT6.VCC_WIRE
INT_R_X5Y37.FAN6.FAN_ALT6
CLBLM_R_X5Y37.CLBLM_L_CE.CLBLM_FAN6
INT_R_X9Y59.IMUX0.VCC_WIRE
INT_R_X9Y59.IMUX40.VCC_WIRE
INT_R_X9Y59.FAN_ALT0.VCC_WIRE
INT_R_X9Y59.FAN0.FAN_ALT0
INT_R_X9Y59.BYP_ALT0.VCC_WIRE
INT_R_X9Y59.BYP0.BYP_ALT0
INT_R_X9Y58.IMUX15.VCC_WIRE
INT_R_X9Y58.IMUX17.VCC_WIRE
INT_R_X9Y58.IMUX16.VCC_WIRE
INT_R_X9Y57.IMUX26.VCC_WIRE
INT_R_X9Y57.BYP_ALT4.VCC_WIRE
INT_R_X9Y57.BYP4.BYP_ALT4
INT_R_X9Y56.BYP_ALT2.VCC_WIRE
INT_R_X9Y56.BYP2.BYP_ALT2
INT_R_X9Y59.FAN_ALT7.VCC_WIRE
INT_R_X9Y59.FAN7.FAN_ALT7
INT_R_X9Y59.BYP_ALT4.VCC_WIRE
INT_R_X9Y59.BYP4.BYP_ALT4
INT_R_X9Y57.FAN_ALT2.VCC_WIRE
INT_R_X9Y57.FAN2.FAN_ALT2
INT_R_X9Y58.IMUX28.VCC_WIRE
INT_R_X9Y59.IMUX8.VCC_WIRE
INT_R_X9Y58.IMUX36.VCC_WIRE
INT_R_X9Y59.IMUX16.VCC_WIRE
INT_R_X9Y59.IMUX17.VCC_WIRE
INT_R_X9Y59.IMUX9.VCC_WIRE
INT_R_X9Y59.FAN_ALT2.VCC_WIRE
INT_R_X9Y59.FAN2.FAN_ALT2
INT_R_X9Y58.IMUX21.VCC_WIRE
INT_R_X9Y58.IMUX13.VCC_WIRE
INT_R_X9Y55.FAN_ALT0.VCC_WIRE
INT_R_X9Y55.FAN0.FAN_ALT0
INT_R_X9Y55.BYP_ALT0.VCC_WIRE
INT_R_X9Y55.BYP0.BYP_ALT0
INT_R_X9Y58.IMUX23.VCC_WIRE
INT_R_X9Y56.IMUX0.VCC_WIRE
INT_R_X9Y56.IMUX1.VCC_WIRE
INT_R_X9Y58.BYP_ALT6.VCC_WIRE
INT_R_X9Y58.BYP6.BYP_ALT6
INT_R_X9Y56.FAN_ALT7.VCC_WIRE
INT_R_X9Y56.FAN7.FAN_ALT7
INT_R_X9Y57.FAN_ALT1.VCC_WIRE
INT_R_X9Y57.FAN1.FAN_ALT1
INT_R_X9Y57.BYP_ALT6.VCC_WIRE
INT_R_X9Y57.BYP6.BYP_ALT6
INT_R_X9Y58.FAN_ALT1.VCC_WIRE
INT_R_X9Y58.FAN1.FAN_ALT1
INT_R_X9Y57.IMUX35.VCC_WIRE
INT_R_X9Y57.IMUX30.VCC_WIRE
INT_R_X9Y57.IMUX27.VCC_WIRE
INT_R_X9Y57.IMUX38.VCC_WIRE
INT_R_X9Y57.IMUX20.VCC_WIRE
INT_R_X9Y57.IMUX12.VCC_WIRE
INT_R_X9Y57.FAN_ALT7.VCC_WIRE
INT_R_X9Y57.FAN7.FAN_ALT7
INT_L_X8Y62.FAN_ALT7.VCC_WIRE
INT_L_X8Y62.FAN_L7.FAN_ALT7
CLBLM_L_X8Y62.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y67.FAN_ALT6.VCC_WIRE
INT_L_X2Y67.FAN_L6.FAN_ALT6
CLBLL_L_X2Y67.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y61.FAN_ALT7.VCC_WIRE
INT_R_X3Y61.FAN7.FAN_ALT7
CLBLM_R_X3Y61.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y67.FAN_ALT7.VCC_WIRE
INT_R_X7Y67.FAN7.FAN_ALT7
CLBLM_R_X7Y67.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y67.FAN_ALT6.VCC_WIRE
INT_R_X7Y67.FAN6.FAN_ALT6
CLBLM_R_X7Y67.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y59.FAN_ALT7.VCC_WIRE
INT_L_X4Y59.FAN_L7.FAN_ALT7
CLBLL_L_X4Y59.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y57.FAN_ALT7.VCC_WIRE
INT_L_X4Y57.FAN_L7.FAN_ALT7
CLBLL_L_X4Y57.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X7Y72.FAN_ALT7.VCC_WIRE
INT_R_X7Y72.FAN7.FAN_ALT7
CLBLM_R_X7Y72.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y65.FAN_ALT7.VCC_WIRE
INT_R_X3Y65.FAN7.FAN_ALT7
CLBLM_R_X3Y65.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y70.FAN_ALT6.VCC_WIRE
INT_L_X8Y70.FAN_L6.FAN_ALT6
CLBLM_L_X8Y70.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y58.FAN_ALT7.VCC_WIRE
INT_L_X4Y58.FAN_L7.FAN_ALT7
CLBLL_L_X4Y58.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X7Y72.FAN_ALT6.VCC_WIRE
INT_R_X7Y72.FAN6.FAN_ALT6
CLBLM_R_X7Y72.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y62.FAN_ALT6.VCC_WIRE
INT_R_X3Y62.FAN6.FAN_ALT6
CLBLM_R_X3Y62.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y58.BYP_ALT1.VCC_WIRE
INT_L_X8Y58.BYP_L1.BYP_ALT1
CLBLM_L_X8Y58.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y57.BYP_ALT1.VCC_WIRE
INT_R_X7Y57.BYP1.BYP_ALT1
CLBLM_R_X7Y57.CLBLM_M_AX.CLBLM_BYP1
INT_L_X8Y65.FAN_ALT7.VCC_WIRE
INT_L_X8Y65.FAN_L7.FAN_ALT7
CLBLM_L_X8Y65.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y57.FAN_ALT6.VCC_WIRE
INT_L_X8Y57.FAN_L6.FAN_ALT6
CLBLM_L_X8Y57.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y56.FAN_ALT6.VCC_WIRE
INT_L_X8Y56.FAN_L6.FAN_ALT6
CLBLM_L_X8Y56.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y55.FAN_ALT6.VCC_WIRE
INT_L_X8Y55.FAN_L6.FAN_ALT6
CLBLM_L_X8Y55.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y58.FAN_ALT6.VCC_WIRE
INT_L_X8Y58.FAN_L6.FAN_ALT6
CLBLM_L_X8Y58.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y59.FAN_ALT6.VCC_WIRE
INT_L_X8Y59.FAN_L6.FAN_ALT6
CLBLM_L_X8Y59.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y60.FAN_ALT6.VCC_WIRE
INT_L_X8Y60.FAN_L6.FAN_ALT6
CLBLM_L_X8Y60.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y78.IMUX_L19.VCC_WIRE
CLBLL_L_X2Y78.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X8Y63.FAN_ALT6.VCC_WIRE
INT_L_X8Y63.FAN_L6.FAN_ALT6
CLBLM_L_X8Y63.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y63.FAN_ALT7.VCC_WIRE
INT_L_X8Y63.FAN_L7.FAN_ALT7
CLBLM_L_X8Y63.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y66.FAN_ALT7.VCC_WIRE
INT_L_X8Y66.FAN_L7.FAN_ALT7
CLBLM_L_X8Y66.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y67.FAN_ALT7.VCC_WIRE
INT_L_X8Y67.FAN_L7.FAN_ALT7
CLBLM_L_X8Y67.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y69.FAN_ALT7.VCC_WIRE
INT_L_X8Y69.FAN_L7.FAN_ALT7
CLBLM_L_X8Y69.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y65.FAN_ALT6.VCC_WIRE
INT_L_X8Y65.FAN_L6.FAN_ALT6
CLBLM_L_X8Y65.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y66.FAN_ALT6.VCC_WIRE
INT_L_X8Y66.FAN_L6.FAN_ALT6
CLBLM_L_X8Y66.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y69.FAN_ALT6.VCC_WIRE
INT_L_X8Y69.FAN_L6.FAN_ALT6
CLBLM_L_X8Y69.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y76.FAN_ALT7.VCC_WIRE
INT_R_X5Y76.FAN7.FAN_ALT7
CLBLM_R_X5Y76.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y71.FAN_ALT7.VCC_WIRE
INT_L_X8Y71.FAN_L7.FAN_ALT7
CLBLM_L_X8Y71.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y70.FAN_ALT7.VCC_WIRE
INT_L_X8Y70.FAN_L7.FAN_ALT7
CLBLM_L_X8Y70.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y72.FAN_ALT7.VCC_WIRE
INT_L_X8Y72.FAN_L7.FAN_ALT7
CLBLM_L_X8Y72.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y79.FAN_ALT6.VCC_WIRE
INT_L_X8Y79.FAN_L6.FAN_ALT6
CLBLM_L_X8Y79.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y80.FAN_ALT6.VCC_WIRE
INT_L_X8Y80.FAN_L6.FAN_ALT6
CLBLM_L_X8Y80.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y86.FAN_ALT7.VCC_WIRE
INT_L_X8Y86.FAN_L7.FAN_ALT7
CLBLM_L_X8Y86.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y83.FAN_ALT7.VCC_WIRE
INT_R_X7Y83.FAN7.FAN_ALT7
CLBLM_R_X7Y83.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y74.FAN_ALT7.VCC_WIRE
INT_L_X8Y74.FAN_L7.FAN_ALT7
CLBLM_L_X8Y74.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y92.FAN_ALT7.VCC_WIRE
INT_L_X8Y92.FAN_L7.FAN_ALT7
CLBLM_L_X8Y92.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y82.FAN_ALT7.VCC_WIRE
INT_R_X7Y82.FAN7.FAN_ALT7
CLBLM_R_X7Y82.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y81.FAN_ALT6.VCC_WIRE
INT_L_X8Y81.FAN_L6.FAN_ALT6
CLBLM_L_X8Y81.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y89.FAN_ALT7.VCC_WIRE
INT_L_X8Y89.FAN_L7.FAN_ALT7
CLBLM_L_X8Y89.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y88.FAN_ALT7.VCC_WIRE
INT_L_X8Y88.FAN_L7.FAN_ALT7
CLBLM_L_X8Y88.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y84.FAN_ALT7.VCC_WIRE
INT_L_X8Y84.FAN_L7.FAN_ALT7
CLBLM_L_X8Y84.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y73.FAN_ALT7.VCC_WIRE
INT_L_X8Y73.FAN_L7.FAN_ALT7
CLBLM_L_X8Y73.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y91.FAN_ALT7.VCC_WIRE
INT_L_X8Y91.FAN_L7.FAN_ALT7
CLBLM_L_X8Y91.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y87.FAN_ALT7.VCC_WIRE
INT_R_X7Y87.FAN7.FAN_ALT7
CLBLM_R_X7Y87.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y82.FAN_ALT6.VCC_WIRE
INT_L_X8Y82.FAN_L6.FAN_ALT6
CLBLM_L_X8Y82.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y90.FAN_ALT7.VCC_WIRE
INT_L_X8Y90.FAN_L7.FAN_ALT7
CLBLM_L_X8Y90.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y88.FAN_ALT7.VCC_WIRE
INT_R_X7Y88.FAN7.FAN_ALT7
CLBLM_R_X7Y88.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y86.FAN_ALT7.VCC_WIRE
INT_R_X7Y86.FAN7.FAN_ALT7
CLBLM_R_X7Y86.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y66.FAN_ALT7.VCC_WIRE
INT_R_X5Y66.FAN7.FAN_ALT7
CLBLM_R_X5Y66.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y64.FAN_ALT6.VCC_WIRE
INT_L_X8Y64.FAN_L6.FAN_ALT6
CLBLM_L_X8Y64.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y75.FAN_ALT6.VCC_WIRE
INT_R_X5Y75.FAN6.FAN_ALT6
CLBLM_R_X5Y75.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y69.FAN_ALT6.VCC_WIRE
INT_R_X7Y69.FAN6.FAN_ALT6
CLBLM_R_X7Y69.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y65.FAN_ALT7.VCC_WIRE
INT_R_X5Y65.FAN7.FAN_ALT7
CLBLM_R_X5Y65.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y70.FAN_ALT7.VCC_WIRE
INT_L_X4Y70.FAN_L7.FAN_ALT7
CLBLL_L_X4Y70.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y68.FAN_ALT6.VCC_WIRE
INT_L_X4Y68.FAN_L6.FAN_ALT6
CLBLL_L_X4Y68.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y70.FAN_ALT6.VCC_WIRE
INT_R_X5Y70.FAN6.FAN_ALT6
CLBLM_R_X5Y70.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y70.FAN_ALT6.VCC_WIRE
INT_L_X4Y70.FAN_L6.FAN_ALT6
CLBLL_L_X4Y70.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y69.FAN_ALT6.VCC_WIRE
INT_R_X5Y69.FAN6.FAN_ALT6
CLBLM_R_X5Y69.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y66.FAN_ALT7.VCC_WIRE
INT_L_X4Y66.FAN_L7.FAN_ALT7
CLBLL_L_X4Y66.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y75.FAN_ALT7.VCC_WIRE
INT_L_X4Y75.FAN_L7.FAN_ALT7
CLBLL_L_X4Y75.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y79.FAN_ALT7.VCC_WIRE
INT_L_X4Y79.FAN_L7.FAN_ALT7
CLBLL_L_X4Y79.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X8Y78.FAN_ALT7.VCC_WIRE
INT_L_X8Y78.FAN_L7.FAN_ALT7
CLBLM_L_X8Y78.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y78.FAN_ALT7.VCC_WIRE
INT_L_X4Y78.FAN_L7.FAN_ALT7
CLBLL_L_X4Y78.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X8Y75.FAN_ALT6.VCC_WIRE
INT_L_X8Y75.FAN_L6.FAN_ALT6
CLBLM_L_X8Y75.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y76.FAN_ALT7.VCC_WIRE
INT_L_X8Y76.FAN_L7.FAN_ALT7
CLBLM_L_X8Y76.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y75.FAN_ALT7.VCC_WIRE
INT_L_X8Y75.FAN_L7.FAN_ALT7
CLBLM_L_X8Y75.CLBLM_M_CE.CLBLM_FAN7
INT_L_X8Y76.FAN_ALT6.VCC_WIRE
INT_L_X8Y76.FAN_L6.FAN_ALT6
CLBLM_L_X8Y76.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y78.FAN_ALT6.VCC_WIRE
INT_L_X8Y78.FAN_L6.FAN_ALT6
CLBLM_L_X8Y78.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y55.FAN_ALT7.VCC_WIRE
INT_L_X4Y55.FAN_L7.FAN_ALT7
CLBLL_L_X4Y55.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X8Y62.FAN_ALT6.VCC_WIRE
INT_L_X8Y62.FAN_L6.FAN_ALT6
CLBLM_L_X8Y62.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y77.FAN_ALT7.VCC_WIRE
INT_L_X8Y77.FAN_L7.FAN_ALT7
CLBLM_L_X8Y77.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y80.FAN_ALT7.VCC_WIRE
INT_L_X4Y80.FAN_L7.FAN_ALT7
CLBLL_L_X4Y80.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X7Y80.FAN_ALT7.VCC_WIRE
INT_R_X7Y80.FAN7.FAN_ALT7
CLBLM_R_X7Y80.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y36.FAN_ALT6.VCC_WIRE
INT_L_X4Y36.FAN_L6.FAN_ALT6
CLBLL_L_X4Y36.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y61.FAN_ALT7.VCC_WIRE
INT_R_X5Y61.FAN7.FAN_ALT7
CLBLM_R_X5Y61.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y64.FAN_ALT7.VCC_WIRE
INT_R_X5Y64.FAN7.FAN_ALT7
CLBLM_R_X5Y64.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y59.FAN_ALT7.VCC_WIRE
INT_R_X5Y59.FAN7.FAN_ALT7
CLBLM_R_X5Y59.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y70.FAN_ALT6.VCC_WIRE
INT_R_X7Y70.FAN6.FAN_ALT6
CLBLM_R_X7Y70.CLBLM_L_CE.CLBLM_FAN6
INT_L_X8Y61.FAN_ALT6.VCC_WIRE
INT_L_X8Y61.FAN_L6.FAN_ALT6
CLBLM_L_X8Y61.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y62.FAN_ALT7.VCC_WIRE
INT_R_X5Y62.FAN7.FAN_ALT7
CLBLM_R_X5Y62.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y63.FAN_ALT7.VCC_WIRE
INT_R_X5Y63.FAN7.FAN_ALT7
CLBLM_R_X5Y63.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y69.FAN_ALT7.VCC_WIRE
INT_R_X7Y69.FAN7.FAN_ALT7
CLBLM_R_X7Y69.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y76.FAN_ALT6.VCC_WIRE
INT_R_X7Y76.FAN6.FAN_ALT6
CLBLM_R_X7Y76.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y80.FAN_ALT6.VCC_WIRE
INT_L_X4Y80.FAN_L6.FAN_ALT6
CLBLL_L_X4Y80.CLBLL_L_CE.CLBLL_FAN6
INT_L_X8Y77.FAN_ALT6.VCC_WIRE
INT_L_X8Y77.FAN_L6.FAN_ALT6
CLBLM_L_X8Y77.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y80.FAN_ALT6.VCC_WIRE
INT_R_X7Y80.FAN6.FAN_ALT6
CLBLM_R_X7Y80.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y90.FAN_ALT7.VCC_WIRE
INT_R_X5Y90.FAN7.FAN_ALT7
CLBLM_R_X5Y90.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y78.FAN_ALT6.VCC_WIRE
INT_R_X7Y78.FAN6.FAN_ALT6
CLBLM_R_X7Y78.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y77.FAN_ALT6.VCC_WIRE
INT_R_X7Y77.FAN6.FAN_ALT6
CLBLM_R_X7Y77.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y75.FAN_ALT7.VCC_WIRE
INT_R_X7Y75.FAN7.FAN_ALT7
CLBLM_R_X7Y75.CLBLM_M_CE.CLBLM_FAN7
INT_R_X9Y79.IMUX0.VCC_WIRE
INT_R_X9Y79.IMUX40.VCC_WIRE
INT_R_X9Y79.FAN_ALT0.VCC_WIRE
INT_R_X9Y79.FAN0.FAN_ALT0
INT_R_X9Y79.BYP_ALT0.VCC_WIRE
INT_R_X9Y79.BYP0.BYP_ALT0
INT_R_X9Y78.IMUX15.VCC_WIRE
INT_R_X9Y78.IMUX17.VCC_WIRE
INT_R_X9Y78.IMUX16.VCC_WIRE
INT_R_X9Y77.IMUX26.VCC_WIRE
INT_R_X9Y77.BYP_ALT4.VCC_WIRE
INT_R_X9Y77.BYP4.BYP_ALT4
INT_R_X9Y76.BYP_ALT2.VCC_WIRE
INT_R_X9Y76.BYP2.BYP_ALT2
INT_R_X9Y79.FAN_ALT7.VCC_WIRE
INT_R_X9Y79.FAN7.FAN_ALT7
INT_R_X9Y79.BYP_ALT4.VCC_WIRE
INT_R_X9Y79.BYP4.BYP_ALT4
INT_R_X9Y77.FAN_ALT2.VCC_WIRE
INT_R_X9Y77.FAN2.FAN_ALT2
INT_R_X9Y78.IMUX28.VCC_WIRE
INT_R_X9Y79.IMUX8.VCC_WIRE
INT_R_X9Y78.IMUX36.VCC_WIRE
INT_R_X9Y79.IMUX16.VCC_WIRE
INT_R_X9Y79.IMUX17.VCC_WIRE
INT_R_X9Y79.IMUX9.VCC_WIRE
INT_R_X9Y79.FAN_ALT2.VCC_WIRE
INT_R_X9Y79.FAN2.FAN_ALT2
INT_R_X9Y78.IMUX21.VCC_WIRE
INT_R_X9Y78.IMUX13.VCC_WIRE
INT_R_X9Y75.FAN_ALT0.VCC_WIRE
INT_R_X9Y75.FAN0.FAN_ALT0
INT_R_X9Y75.BYP_ALT0.VCC_WIRE
INT_R_X9Y75.BYP0.BYP_ALT0
INT_R_X9Y78.IMUX23.VCC_WIRE
INT_R_X9Y76.IMUX0.VCC_WIRE
INT_R_X9Y76.IMUX1.VCC_WIRE
INT_R_X9Y78.BYP_ALT6.VCC_WIRE
INT_R_X9Y78.BYP6.BYP_ALT6
INT_R_X9Y76.FAN_ALT7.VCC_WIRE
INT_R_X9Y76.FAN7.FAN_ALT7
INT_R_X9Y77.FAN_ALT1.VCC_WIRE
INT_R_X9Y77.FAN1.FAN_ALT1
INT_R_X9Y77.BYP_ALT6.VCC_WIRE
INT_R_X9Y77.BYP6.BYP_ALT6
INT_R_X9Y78.FAN_ALT1.VCC_WIRE
INT_R_X9Y78.FAN1.FAN_ALT1
INT_R_X9Y77.IMUX35.VCC_WIRE
INT_R_X9Y77.IMUX30.VCC_WIRE
INT_R_X9Y77.IMUX27.VCC_WIRE
INT_R_X9Y77.IMUX38.VCC_WIRE
INT_R_X9Y77.IMUX20.VCC_WIRE
INT_R_X9Y77.IMUX12.VCC_WIRE
INT_R_X9Y77.FAN_ALT7.VCC_WIRE
INT_R_X9Y77.FAN7.FAN_ALT7
INT_L_X4Y63.IMUX_L11.VCC_WIRE
CLBLL_L_X4Y63.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y52.FAN_ALT6.VCC_WIRE
INT_R_X5Y52.FAN6.FAN_ALT6
CLBLM_R_X5Y52.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y73.FAN_ALT6.VCC_WIRE
INT_R_X3Y73.FAN6.FAN_ALT6
CLBLM_R_X3Y73.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y76.FAN_ALT6.VCC_WIRE
INT_R_X3Y76.FAN6.FAN_ALT6
CLBLM_R_X3Y76.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y87.FAN_ALT7.VCC_WIRE
INT_L_X2Y87.FAN_L7.FAN_ALT7
CLBLL_L_X2Y87.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y66.FAN_ALT7.VCC_WIRE
INT_R_X3Y66.FAN7.FAN_ALT7
CLBLM_R_X3Y66.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y71.FAN_ALT7.VCC_WIRE
INT_R_X3Y71.FAN7.FAN_ALT7
CLBLM_R_X3Y71.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y67.FAN_ALT7.VCC_WIRE
INT_R_X3Y67.FAN7.FAN_ALT7
CLBLM_R_X3Y67.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y68.FAN_ALT6.VCC_WIRE
INT_L_X2Y68.FAN_L6.FAN_ALT6
CLBLL_L_X2Y68.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y70.FAN_ALT6.VCC_WIRE
INT_L_X2Y70.FAN_L6.FAN_ALT6
CLBLL_L_X2Y70.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y76.FAN_ALT7.VCC_WIRE
INT_R_X3Y76.FAN7.FAN_ALT7
CLBLM_R_X3Y76.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y75.FAN_ALT6.VCC_WIRE
INT_L_X2Y75.FAN_L6.FAN_ALT6
CLBLL_L_X2Y75.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y71.FAN_ALT7.VCC_WIRE
INT_L_X2Y71.FAN_L7.FAN_ALT7
CLBLL_L_X2Y71.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y53.FAN_ALT7.VCC_WIRE
INT_R_X5Y53.FAN7.FAN_ALT7
CLBLM_R_X5Y53.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y64.FAN_ALT6.VCC_WIRE
INT_L_X4Y64.FAN_L6.FAN_ALT6
CLBLL_L_X4Y64.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y66.FAN_ALT6.VCC_WIRE
INT_L_X2Y66.FAN_L6.FAN_ALT6
CLBLL_L_X2Y66.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y58.FAN_ALT7.VCC_WIRE
INT_L_X2Y58.FAN_L7.FAN_ALT7
CLBLL_L_X2Y58.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y63.FAN_ALT7.VCC_WIRE
INT_L_X2Y63.FAN_L7.FAN_ALT7
CLBLL_L_X2Y63.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y69.FAN_ALT7.VCC_WIRE
INT_L_X2Y69.FAN_L7.FAN_ALT7
CLBLL_L_X2Y69.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y77.FAN_ALT7.VCC_WIRE
INT_R_X5Y77.FAN7.FAN_ALT7
CLBLM_R_X5Y77.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y73.FAN_ALT7.VCC_WIRE
INT_L_X2Y73.FAN_L7.FAN_ALT7
CLBLL_L_X2Y73.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y72.FAN_ALT6.VCC_WIRE
INT_L_X2Y72.FAN_L6.FAN_ALT6
CLBLL_L_X2Y72.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y70.FAN_ALT7.VCC_WIRE
INT_L_X2Y70.FAN_L7.FAN_ALT7
CLBLL_L_X2Y70.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y77.FAN_ALT7.VCC_WIRE
INT_L_X2Y77.FAN_L7.FAN_ALT7
CLBLL_L_X2Y77.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y73.FAN_ALT6.VCC_WIRE
INT_L_X2Y73.FAN_L6.FAN_ALT6
CLBLL_L_X2Y73.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y79.FAN_ALT7.VCC_WIRE
INT_L_X2Y79.FAN_L7.FAN_ALT7
CLBLL_L_X2Y79.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y74.FAN_ALT7.VCC_WIRE
INT_R_X3Y74.FAN7.FAN_ALT7
CLBLM_R_X3Y74.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y65.FAN_ALT7.VCC_WIRE
INT_L_X4Y65.FAN_L7.FAN_ALT7
CLBLL_L_X4Y65.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y69.FAN_ALT6.VCC_WIRE
INT_L_X2Y69.FAN_L6.FAN_ALT6
CLBLL_L_X2Y69.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y69.FAN_ALT6.VCC_WIRE
INT_L_X4Y69.FAN_L6.FAN_ALT6
CLBLL_L_X4Y69.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y54.FAN_ALT7.VCC_WIRE
INT_R_X5Y54.FAN7.FAN_ALT7
CLBLM_R_X5Y54.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y43.FAN_ALT7.VCC_WIRE
INT_L_X4Y43.FAN_L7.FAN_ALT7
CLBLL_L_X4Y43.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y43.FAN_ALT6.VCC_WIRE
INT_L_X4Y43.FAN_L6.FAN_ALT6
CLBLL_L_X4Y43.CLBLL_L_CE.CLBLL_FAN6
INT_R_X9Y89.IMUX0.VCC_WIRE
INT_R_X9Y89.IMUX40.VCC_WIRE
INT_R_X9Y89.FAN_ALT0.VCC_WIRE
INT_R_X9Y89.FAN0.FAN_ALT0
INT_R_X9Y89.BYP_ALT0.VCC_WIRE
INT_R_X9Y89.BYP0.BYP_ALT0
INT_R_X9Y88.IMUX15.VCC_WIRE
INT_R_X9Y88.IMUX17.VCC_WIRE
INT_R_X9Y88.IMUX16.VCC_WIRE
INT_R_X9Y87.IMUX26.VCC_WIRE
INT_R_X9Y87.BYP_ALT4.VCC_WIRE
INT_R_X9Y87.BYP4.BYP_ALT4
INT_R_X9Y86.BYP_ALT2.VCC_WIRE
INT_R_X9Y86.BYP2.BYP_ALT2
INT_R_X9Y89.FAN_ALT7.VCC_WIRE
INT_R_X9Y89.FAN7.FAN_ALT7
INT_R_X9Y89.BYP_ALT4.VCC_WIRE
INT_R_X9Y89.BYP4.BYP_ALT4
INT_R_X9Y87.FAN_ALT2.VCC_WIRE
INT_R_X9Y87.FAN2.FAN_ALT2
INT_R_X9Y88.IMUX28.VCC_WIRE
INT_R_X9Y89.IMUX8.VCC_WIRE
INT_R_X9Y88.IMUX36.VCC_WIRE
INT_R_X9Y89.IMUX16.VCC_WIRE
INT_R_X9Y89.IMUX17.VCC_WIRE
INT_R_X9Y89.IMUX9.VCC_WIRE
INT_R_X9Y89.FAN_ALT2.VCC_WIRE
INT_R_X9Y89.FAN2.FAN_ALT2
INT_R_X9Y88.IMUX21.VCC_WIRE
INT_R_X9Y88.IMUX13.VCC_WIRE
INT_R_X9Y85.FAN_ALT0.VCC_WIRE
INT_R_X9Y85.FAN0.FAN_ALT0
INT_R_X9Y85.BYP_ALT0.VCC_WIRE
INT_R_X9Y85.BYP0.BYP_ALT0
INT_R_X9Y88.IMUX23.VCC_WIRE
INT_R_X9Y86.IMUX0.VCC_WIRE
INT_R_X9Y86.IMUX1.VCC_WIRE
INT_R_X9Y88.BYP_ALT6.VCC_WIRE
INT_R_X9Y88.BYP6.BYP_ALT6
INT_R_X9Y86.FAN_ALT7.VCC_WIRE
INT_R_X9Y86.FAN7.FAN_ALT7
INT_R_X9Y87.FAN_ALT1.VCC_WIRE
INT_R_X9Y87.FAN1.FAN_ALT1
INT_R_X9Y87.BYP_ALT6.VCC_WIRE
INT_R_X9Y87.BYP6.BYP_ALT6
INT_R_X9Y88.FAN_ALT1.VCC_WIRE
INT_R_X9Y88.FAN1.FAN_ALT1
INT_R_X9Y87.IMUX35.VCC_WIRE
INT_R_X9Y87.IMUX30.VCC_WIRE
INT_R_X9Y87.IMUX27.VCC_WIRE
INT_R_X9Y87.IMUX38.VCC_WIRE
INT_R_X9Y87.IMUX20.VCC_WIRE
INT_R_X9Y87.IMUX12.VCC_WIRE
INT_R_X9Y87.FAN_ALT7.VCC_WIRE
INT_R_X9Y87.FAN7.FAN_ALT7
INT_R_X5Y78.FAN_ALT7.VCC_WIRE
INT_R_X5Y78.FAN7.FAN_ALT7
CLBLM_R_X5Y78.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y79.FAN_ALT7.VCC_WIRE
INT_R_X5Y79.FAN7.FAN_ALT7
CLBLM_R_X5Y79.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y77.FAN_ALT7.VCC_WIRE
INT_L_X4Y77.FAN_L7.FAN_ALT7
CLBLL_L_X4Y77.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y80.FAN_ALT7.VCC_WIRE
INT_R_X5Y80.FAN7.FAN_ALT7
CLBLM_R_X5Y80.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y84.FAN_ALT6.VCC_WIRE
INT_R_X5Y84.FAN6.FAN_ALT6
CLBLM_R_X5Y84.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y81.FAN_ALT7.VCC_WIRE
INT_R_X5Y81.FAN7.FAN_ALT7
CLBLM_R_X5Y81.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y82.FAN_ALT7.VCC_WIRE
INT_R_X5Y82.FAN7.FAN_ALT7
CLBLM_R_X5Y82.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y85.FAN_ALT7.VCC_WIRE
INT_L_X4Y85.FAN_L7.FAN_ALT7
CLBLL_L_X4Y85.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y83.FAN_ALT6.VCC_WIRE
INT_L_X4Y83.FAN_L6.FAN_ALT6
CLBLL_L_X4Y83.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y92.BYP_ALT1.VCC_WIRE
INT_L_X2Y92.BYP_L1.BYP_ALT1
CLBLL_L_X2Y92.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y84.BYP_ALT1.VCC_WIRE
INT_L_X2Y84.BYP_L1.BYP_ALT1
CLBLL_L_X2Y84.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y89.FAN_ALT7.VCC_WIRE
INT_L_X2Y89.FAN_L7.FAN_ALT7
CLBLL_L_X2Y89.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y87.FAN_ALT6.VCC_WIRE
INT_L_X2Y87.FAN_L6.FAN_ALT6
CLBLL_L_X2Y87.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y94.FAN_ALT6.VCC_WIRE
INT_L_X2Y94.FAN_L6.FAN_ALT6
CLBLL_L_X2Y94.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y93.FAN_ALT6.VCC_WIRE
INT_L_X2Y93.FAN_L6.FAN_ALT6
CLBLL_L_X2Y93.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y94.FAN_ALT7.VCC_WIRE
INT_R_X3Y94.FAN7.FAN_ALT7
CLBLM_R_X3Y94.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y92.FAN_ALT6.VCC_WIRE
INT_L_X2Y92.FAN_L6.FAN_ALT6
CLBLL_L_X2Y92.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y90.FAN_ALT6.VCC_WIRE
INT_L_X2Y90.FAN_L6.FAN_ALT6
CLBLL_L_X2Y90.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y93.FAN_ALT7.VCC_WIRE
INT_R_X3Y93.FAN7.FAN_ALT7
CLBLM_R_X3Y93.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y90.FAN_ALT7.VCC_WIRE
INT_R_X3Y90.FAN7.FAN_ALT7
CLBLM_R_X3Y90.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y91.FAN_ALT6.VCC_WIRE
INT_L_X2Y91.FAN_L6.FAN_ALT6
CLBLL_L_X2Y91.CLBLL_L_CE.CLBLL_FAN6
INT_L_X8Y85.IMUX_L18.VCC_WIRE
CLBLM_L_X8Y85.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y72.FAN_ALT7.VCC_WIRE
INT_R_X5Y72.FAN7.FAN_ALT7
CLBLM_R_X5Y72.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y76.FAN_ALT7.VCC_WIRE
INT_L_X4Y76.FAN_L7.FAN_ALT7
CLBLL_L_X4Y76.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y83.FAN_ALT6.VCC_WIRE
INT_R_X3Y83.FAN6.FAN_ALT6
CLBLM_R_X3Y83.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y84.FAN_ALT7.VCC_WIRE
INT_R_X3Y84.FAN7.FAN_ALT7
CLBLM_R_X3Y84.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y81.FAN_ALT7.VCC_WIRE
INT_L_X2Y81.FAN_L7.FAN_ALT7
CLBLL_L_X2Y81.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y82.FAN_ALT7.VCC_WIRE
INT_L_X2Y82.FAN_L7.FAN_ALT7
CLBLL_L_X2Y82.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y88.FAN_ALT6.VCC_WIRE
INT_L_X2Y88.FAN_L6.FAN_ALT6
CLBLL_L_X2Y88.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y89.FAN_ALT7.VCC_WIRE
INT_R_X3Y89.FAN7.FAN_ALT7
CLBLM_R_X3Y89.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y89.FAN_ALT6.VCC_WIRE
INT_L_X2Y89.FAN_L6.FAN_ALT6
CLBLL_L_X2Y89.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y84.FAN_ALT6.VCC_WIRE
INT_R_X3Y84.FAN6.FAN_ALT6
CLBLM_R_X3Y84.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y83.FAN_ALT7.VCC_WIRE
INT_L_X4Y83.FAN_L7.FAN_ALT7
CLBLL_L_X4Y83.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y91.FAN_ALT6.VCC_WIRE
INT_R_X3Y91.FAN6.FAN_ALT6
CLBLM_R_X3Y91.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y87.FAN_ALT6.VCC_WIRE
INT_R_X3Y87.FAN6.FAN_ALT6
CLBLM_R_X3Y87.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y97.FAN_ALT6.VCC_WIRE
INT_L_X4Y97.FAN_L6.FAN_ALT6
CLBLL_L_X4Y97.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y89.FAN_ALT6.VCC_WIRE
INT_R_X3Y89.FAN6.FAN_ALT6
CLBLM_R_X3Y89.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y88.FAN_ALT6.VCC_WIRE
INT_R_X3Y88.FAN6.FAN_ALT6
CLBLM_R_X3Y88.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y90.FAN_ALT6.VCC_WIRE
INT_R_X3Y90.FAN6.FAN_ALT6
CLBLM_R_X3Y90.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y64.FAN_ALT7.VCC_WIRE
INT_R_X3Y64.FAN7.FAN_ALT7
CLBLM_R_X3Y64.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y45.FAN_ALT7.VCC_WIRE
INT_R_X5Y45.FAN7.FAN_ALT7
CLBLM_R_X5Y45.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y82.FAN_ALT7.VCC_WIRE
INT_R_X3Y82.FAN7.FAN_ALT7
CLBLM_R_X3Y82.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y87.FAN_ALT7.VCC_WIRE
INT_R_X3Y87.FAN7.FAN_ALT7
CLBLM_R_X3Y87.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y77.FAN_ALT6.VCC_WIRE
INT_R_X3Y77.FAN6.FAN_ALT6
CLBLM_R_X3Y77.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y85.FAN_ALT7.VCC_WIRE
INT_L_X2Y85.FAN_L7.FAN_ALT7
CLBLL_L_X2Y85.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y70.FAN_ALT7.VCC_WIRE
INT_R_X3Y70.FAN7.FAN_ALT7
CLBLM_R_X3Y70.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y75.FAN_ALT6.VCC_WIRE
INT_R_X3Y75.FAN6.FAN_ALT6
CLBLM_R_X3Y75.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y64.FAN_ALT7.VCC_WIRE
INT_L_X4Y64.FAN_L7.FAN_ALT7
CLBLL_L_X4Y64.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y72.FAN_ALT7.VCC_WIRE
INT_L_X4Y72.FAN_L7.FAN_ALT7
CLBLL_L_X4Y72.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y73.FAN_ALT7.VCC_WIRE
INT_R_X3Y73.FAN7.FAN_ALT7
CLBLM_R_X3Y73.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y72.FAN_ALT6.VCC_WIRE
INT_L_X4Y72.FAN_L6.FAN_ALT6
CLBLL_L_X4Y72.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y73.FAN_ALT7.VCC_WIRE
INT_L_X4Y73.FAN_L7.FAN_ALT7
CLBLL_L_X4Y73.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y72.FAN_ALT7.VCC_WIRE
INT_R_X3Y72.FAN7.FAN_ALT7
CLBLM_R_X3Y72.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y73.FAN_ALT6.VCC_WIRE
INT_L_X4Y73.FAN_L6.FAN_ALT6
CLBLL_L_X4Y73.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y71.FAN_ALT7.VCC_WIRE
INT_L_X4Y71.FAN_L7.FAN_ALT7
CLBLL_L_X4Y71.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y86.FAN_ALT7.VCC_WIRE
INT_L_X4Y86.FAN_L7.FAN_ALT7
CLBLL_L_X4Y86.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y87.FAN_ALT7.VCC_WIRE
INT_L_X4Y87.FAN_L7.FAN_ALT7
CLBLL_L_X4Y87.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y89.FAN_ALT7.VCC_WIRE
INT_L_X4Y89.FAN_L7.FAN_ALT7
CLBLL_L_X4Y89.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y91.FAN_ALT7.VCC_WIRE
INT_L_X4Y91.FAN_L7.FAN_ALT7
CLBLL_L_X4Y91.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y91.FAN_ALT6.VCC_WIRE
INT_L_X4Y91.FAN_L6.FAN_ALT6
CLBLL_L_X4Y91.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y93.FAN_ALT7.VCC_WIRE
INT_L_X4Y93.FAN_L7.FAN_ALT7
CLBLL_L_X4Y93.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y92.FAN_ALT7.VCC_WIRE
INT_L_X4Y92.FAN_L7.FAN_ALT7
CLBLL_L_X4Y92.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y92.FAN_ALT6.VCC_WIRE
INT_L_X4Y92.FAN_L6.FAN_ALT6
CLBLL_L_X4Y92.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y90.FAN_ALT6.VCC_WIRE
INT_L_X4Y90.FAN_L6.FAN_ALT6
CLBLL_L_X4Y90.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y88.FAN_ALT6.VCC_WIRE
INT_L_X4Y88.FAN_L6.FAN_ALT6
CLBLL_L_X4Y88.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y85.FAN_ALT6.VCC_WIRE
INT_R_X5Y85.FAN6.FAN_ALT6
CLBLM_R_X5Y85.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y89.FAN_ALT6.VCC_WIRE
INT_L_X4Y89.FAN_L6.FAN_ALT6
CLBLL_L_X4Y89.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y88.FAN_ALT7.VCC_WIRE
INT_L_X4Y88.FAN_L7.FAN_ALT7
CLBLL_L_X4Y88.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y63.FAN_ALT7.VCC_WIRE
INT_L_X4Y63.FAN_L7.FAN_ALT7
CLBLL_L_X4Y63.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y81.FAN_ALT6.VCC_WIRE
INT_L_X4Y81.FAN_L6.FAN_ALT6
CLBLL_L_X4Y81.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y84.FAN_ALT6.VCC_WIRE
INT_L_X4Y84.FAN_L6.FAN_ALT6
CLBLL_L_X4Y84.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y85.FAN_ALT6.VCC_WIRE
INT_L_X2Y85.FAN_L6.FAN_ALT6
CLBLL_L_X2Y85.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y49.FAN_ALT7.VCC_WIRE
INT_L_X2Y49.FAN_L7.FAN_ALT7
CLBLL_L_X2Y49.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y63.FAN_ALT6.VCC_WIRE
INT_L_X4Y63.FAN_L6.FAN_ALT6
CLBLL_L_X4Y63.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y47.FAN_ALT7.VCC_WIRE
INT_L_X2Y47.FAN_L7.FAN_ALT7
CLBLL_L_X2Y47.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y61.FAN_ALT7.VCC_WIRE
INT_L_X4Y61.FAN_L7.FAN_ALT7
CLBLL_L_X4Y61.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y76.FAN_ALT7.VCC_WIRE
INT_L_X2Y76.FAN_L7.FAN_ALT7
CLBLL_L_X2Y76.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y60.FAN_ALT7.VCC_WIRE
INT_R_X5Y60.FAN7.FAN_ALT7
CLBLM_R_X5Y60.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y86.FAN_ALT6.VCC_WIRE
INT_L_X4Y86.FAN_L6.FAN_ALT6
CLBLL_L_X4Y86.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y71.FAN_ALT6.VCC_WIRE
INT_R_X3Y71.FAN6.FAN_ALT6
CLBLM_R_X3Y71.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y79.FAN_ALT7.VCC_WIRE
INT_R_X3Y79.FAN7.FAN_ALT7
CLBLM_R_X3Y79.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y86.FAN_ALT7.VCC_WIRE
INT_R_X3Y86.FAN7.FAN_ALT7
CLBLM_R_X3Y86.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y82.FAN_ALT7.VCC_WIRE
INT_L_X4Y82.FAN_L7.FAN_ALT7
CLBLL_L_X4Y82.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y62.FAN_ALT7.VCC_WIRE
INT_L_X4Y62.FAN_L7.FAN_ALT7
CLBLL_L_X4Y62.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y86.FAN_ALT6.VCC_WIRE
INT_R_X3Y86.FAN6.FAN_ALT6
CLBLM_R_X3Y86.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y81.FAN_ALT7.VCC_WIRE
INT_R_X3Y81.FAN7.FAN_ALT7
CLBLM_R_X3Y81.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y80.FAN_ALT7.VCC_WIRE
INT_R_X3Y80.FAN7.FAN_ALT7
CLBLM_R_X3Y80.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y85.FAN_ALT6.VCC_WIRE
INT_R_X3Y85.FAN6.FAN_ALT6
CLBLM_R_X3Y85.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y81.FAN_ALT7.VCC_WIRE
INT_L_X4Y81.FAN_L7.FAN_ALT7
CLBLL_L_X4Y81.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y84.FAN_ALT7.VCC_WIRE
INT_L_X4Y84.FAN_L7.FAN_ALT7
CLBLL_L_X4Y84.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y87.FAN_ALT6.VCC_WIRE
INT_L_X4Y87.FAN_L6.FAN_ALT6
CLBLL_L_X4Y87.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y82.FAN_ALT6.VCC_WIRE
INT_L_X4Y82.FAN_L6.FAN_ALT6
CLBLL_L_X4Y82.CLBLL_L_CE.CLBLL_FAN6
INT_R_X9Y99.IMUX0.VCC_WIRE
INT_R_X9Y99.IMUX40.VCC_WIRE
INT_R_X9Y99.FAN_ALT0.VCC_WIRE
INT_R_X9Y99.FAN0.FAN_ALT0
INT_R_X9Y99.BYP_ALT0.VCC_WIRE
INT_R_X9Y99.BYP0.BYP_ALT0
INT_R_X9Y98.IMUX15.VCC_WIRE
INT_R_X9Y98.IMUX17.VCC_WIRE
INT_R_X9Y98.IMUX16.VCC_WIRE
INT_R_X9Y97.IMUX26.VCC_WIRE
INT_R_X9Y97.BYP_ALT4.VCC_WIRE
INT_R_X9Y97.BYP4.BYP_ALT4
INT_R_X9Y96.BYP_ALT2.VCC_WIRE
INT_R_X9Y96.BYP2.BYP_ALT2
INT_R_X9Y99.FAN_ALT7.VCC_WIRE
INT_R_X9Y99.FAN7.FAN_ALT7
INT_R_X9Y99.BYP_ALT4.VCC_WIRE
INT_R_X9Y99.BYP4.BYP_ALT4
INT_R_X9Y97.FAN_ALT2.VCC_WIRE
INT_R_X9Y97.FAN2.FAN_ALT2
INT_R_X9Y98.IMUX28.VCC_WIRE
INT_R_X9Y99.IMUX8.VCC_WIRE
INT_R_X9Y98.IMUX36.VCC_WIRE
INT_R_X9Y99.IMUX16.VCC_WIRE
INT_R_X9Y99.IMUX17.VCC_WIRE
INT_R_X9Y99.IMUX9.VCC_WIRE
INT_R_X9Y99.FAN_ALT2.VCC_WIRE
INT_R_X9Y99.FAN2.FAN_ALT2
INT_R_X9Y98.IMUX21.VCC_WIRE
INT_R_X9Y98.IMUX13.VCC_WIRE
INT_R_X9Y95.FAN_ALT0.VCC_WIRE
INT_R_X9Y95.FAN0.FAN_ALT0
INT_R_X9Y95.BYP_ALT0.VCC_WIRE
INT_R_X9Y95.BYP0.BYP_ALT0
INT_R_X9Y98.IMUX23.VCC_WIRE
INT_R_X9Y96.IMUX0.VCC_WIRE
INT_R_X9Y96.IMUX1.VCC_WIRE
INT_R_X9Y98.BYP_ALT6.VCC_WIRE
INT_R_X9Y98.BYP6.BYP_ALT6
INT_R_X9Y96.FAN_ALT7.VCC_WIRE
INT_R_X9Y96.FAN7.FAN_ALT7
INT_R_X9Y97.FAN_ALT1.VCC_WIRE
INT_R_X9Y97.FAN1.FAN_ALT1
INT_R_X9Y97.BYP_ALT6.VCC_WIRE
INT_R_X9Y97.BYP6.BYP_ALT6
INT_R_X9Y98.FAN_ALT1.VCC_WIRE
INT_R_X9Y98.FAN1.FAN_ALT1
INT_R_X9Y97.IMUX35.VCC_WIRE
INT_R_X9Y97.IMUX30.VCC_WIRE
INT_R_X9Y97.IMUX27.VCC_WIRE
INT_R_X9Y97.IMUX38.VCC_WIRE
INT_R_X9Y97.IMUX20.VCC_WIRE
INT_R_X9Y97.IMUX12.VCC_WIRE
INT_R_X9Y97.FAN_ALT7.VCC_WIRE
INT_R_X9Y97.FAN7.FAN_ALT7
INT_L_X2Y43.FAN_ALT7.VCC_WIRE
INT_L_X2Y43.FAN_L7.FAN_ALT7
CLBLL_L_X2Y43.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y47.FAN_ALT6.VCC_WIRE
INT_L_X4Y47.FAN_L6.FAN_ALT6
CLBLL_L_X4Y47.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y46.FAN_ALT6.VCC_WIRE
INT_L_X4Y46.FAN_L6.FAN_ALT6
CLBLL_L_X4Y46.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y40.FAN_ALT7.VCC_WIRE
INT_L_X4Y40.FAN_L7.FAN_ALT7
CLBLL_L_X4Y40.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y38.FAN_ALT6.VCC_WIRE
INT_R_X5Y38.FAN6.FAN_ALT6
CLBLM_R_X5Y38.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y40.FAN_ALT7.VCC_WIRE
INT_R_X5Y40.FAN7.FAN_ALT7
CLBLM_R_X5Y40.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y42.FAN_ALT7.VCC_WIRE
INT_R_X5Y42.FAN7.FAN_ALT7
CLBLM_R_X5Y42.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y44.FAN_ALT6.VCC_WIRE
INT_L_X4Y44.FAN_L6.FAN_ALT6
CLBLL_L_X4Y44.CLBLL_L_CE.CLBLL_FAN6
INT_R_X9Y44.IMUX0.VCC_WIRE
INT_R_X9Y44.IMUX40.VCC_WIRE
INT_R_X9Y44.FAN_ALT0.VCC_WIRE
INT_R_X9Y44.FAN0.FAN_ALT0
INT_R_X9Y44.BYP_ALT0.VCC_WIRE
INT_R_X9Y44.BYP0.BYP_ALT0
INT_R_X9Y43.IMUX15.VCC_WIRE
INT_R_X9Y42.BYP_ALT4.VCC_WIRE
INT_R_X9Y42.BYP4.BYP_ALT4
INT_R_X9Y41.BYP_ALT2.VCC_WIRE
INT_R_X9Y41.BYP2.BYP_ALT2
INT_R_X9Y44.FAN_ALT7.VCC_WIRE
INT_R_X9Y44.FAN7.FAN_ALT7
INT_R_X9Y44.BYP_ALT4.VCC_WIRE
INT_R_X9Y44.BYP4.BYP_ALT4
INT_R_X9Y42.FAN_ALT2.VCC_WIRE
INT_R_X9Y42.FAN2.FAN_ALT2
INT_R_X9Y43.IMUX28.VCC_WIRE
INT_R_X9Y44.IMUX8.VCC_WIRE
INT_R_X9Y43.IMUX36.VCC_WIRE
INT_R_X9Y44.IMUX16.VCC_WIRE
INT_R_X9Y44.IMUX17.VCC_WIRE
INT_R_X9Y44.IMUX9.VCC_WIRE
INT_R_X9Y44.FAN_ALT2.VCC_WIRE
INT_R_X9Y44.FAN2.FAN_ALT2
INT_L_X4Y45.FAN_ALT7.VCC_WIRE
INT_L_X4Y45.FAN_L7.FAN_ALT7
CLBLL_L_X4Y45.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y44.FAN_ALT6.VCC_WIRE
INT_R_X5Y44.FAN6.FAN_ALT6
CLBLM_R_X5Y44.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y48.FAN_ALT6.VCC_WIRE
INT_R_X3Y48.FAN6.FAN_ALT6
CLBLM_R_X3Y48.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y50.FAN_ALT6.VCC_WIRE
INT_L_X4Y50.FAN_L6.FAN_ALT6
CLBLL_L_X4Y50.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y50.FAN_ALT7.VCC_WIRE
INT_L_X4Y50.FAN_L7.FAN_ALT7
CLBLL_L_X4Y50.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y51.FAN_ALT7.VCC_WIRE
INT_L_X4Y51.FAN_L7.FAN_ALT7
CLBLL_L_X4Y51.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y55.FAN_ALT6.VCC_WIRE
INT_L_X4Y55.FAN_L6.FAN_ALT6
CLBLL_L_X4Y55.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y54.FAN_ALT6.VCC_WIRE
INT_L_X4Y54.FAN_L6.FAN_ALT6
CLBLL_L_X4Y54.CLBLL_L_CE.CLBLL_FAN6
INT_R_X9Y54.IMUX0.VCC_WIRE
INT_R_X9Y54.IMUX40.VCC_WIRE
INT_R_X9Y54.FAN_ALT0.VCC_WIRE
INT_R_X9Y54.FAN0.FAN_ALT0
INT_R_X9Y54.BYP_ALT0.VCC_WIRE
INT_R_X9Y54.BYP0.BYP_ALT0
INT_R_X9Y53.IMUX15.VCC_WIRE
INT_R_X9Y52.BYP_ALT4.VCC_WIRE
INT_R_X9Y52.BYP4.BYP_ALT4
INT_R_X9Y51.BYP_ALT2.VCC_WIRE
INT_R_X9Y51.BYP2.BYP_ALT2
INT_R_X9Y54.FAN_ALT7.VCC_WIRE
INT_R_X9Y54.FAN7.FAN_ALT7
INT_R_X9Y54.BYP_ALT4.VCC_WIRE
INT_R_X9Y54.BYP4.BYP_ALT4
INT_R_X9Y52.FAN_ALT2.VCC_WIRE
INT_R_X9Y52.FAN2.FAN_ALT2
INT_R_X9Y53.IMUX28.VCC_WIRE
INT_R_X9Y54.IMUX8.VCC_WIRE
INT_R_X9Y53.IMUX36.VCC_WIRE
INT_R_X9Y54.IMUX16.VCC_WIRE
INT_R_X9Y54.IMUX17.VCC_WIRE
INT_R_X9Y54.IMUX9.VCC_WIRE
INT_R_X9Y54.FAN_ALT2.VCC_WIRE
INT_R_X9Y54.FAN2.FAN_ALT2
INT_L_X4Y57.FAN_ALT6.VCC_WIRE
INT_L_X4Y57.FAN_L6.FAN_ALT6
CLBLL_L_X4Y57.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y56.FAN_ALT6.VCC_WIRE
INT_L_X4Y56.FAN_L6.FAN_ALT6
CLBLL_L_X4Y56.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y58.FAN_ALT6.VCC_WIRE
INT_L_X4Y58.FAN_L6.FAN_ALT6
CLBLL_L_X4Y58.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y54.FAN_ALT7.VCC_WIRE
INT_R_X3Y54.FAN7.FAN_ALT7
CLBLM_R_X3Y54.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y62.FAN_ALT7.VCC_WIRE
INT_R_X3Y62.FAN7.FAN_ALT7
CLBLM_R_X3Y62.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y41.FAN_ALT7.VCC_WIRE
INT_R_X5Y41.FAN7.FAN_ALT7
CLBLM_R_X5Y41.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y37.FAN_ALT7.VCC_WIRE
INT_L_X4Y37.FAN_L7.FAN_ALT7
CLBLL_L_X4Y37.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y37.FAN_ALT7.VCC_WIRE
INT_R_X5Y37.FAN7.FAN_ALT7
CLBLM_R_X5Y37.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y41.FAN_ALT6.VCC_WIRE
INT_L_X4Y41.FAN_L6.FAN_ALT6
CLBLL_L_X4Y41.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y38.FAN_ALT7.VCC_WIRE
INT_L_X4Y38.FAN_L7.FAN_ALT7
CLBLL_L_X4Y38.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y42.FAN_ALT6.VCC_WIRE
INT_R_X5Y42.FAN6.FAN_ALT6
CLBLM_R_X5Y42.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y38.FAN_ALT7.VCC_WIRE
INT_R_X5Y38.FAN7.FAN_ALT7
CLBLM_R_X5Y38.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y39.FAN_ALT7.VCC_WIRE
INT_R_X5Y39.FAN7.FAN_ALT7
CLBLM_R_X5Y39.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y42.FAN_ALT6.VCC_WIRE
INT_L_X4Y42.FAN_L6.FAN_ALT6
CLBLL_L_X4Y42.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y39.FAN_ALT7.VCC_WIRE
INT_L_X4Y39.FAN_L7.FAN_ALT7
CLBLL_L_X4Y39.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y36.FAN_ALT7.VCC_WIRE
INT_R_X5Y36.FAN7.FAN_ALT7
CLBLM_R_X5Y36.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y35.FAN_ALT7.VCC_WIRE
INT_R_X5Y35.FAN7.FAN_ALT7
CLBLM_R_X5Y35.CLBLM_M_CE.CLBLM_FAN7
INT_R_X9Y34.IMUX0.VCC_WIRE
INT_R_X9Y34.IMUX40.VCC_WIRE
INT_R_X9Y34.FAN_ALT0.VCC_WIRE
INT_R_X9Y34.FAN0.FAN_ALT0
INT_R_X9Y34.BYP_ALT0.VCC_WIRE
INT_R_X9Y34.BYP0.BYP_ALT0
INT_R_X9Y33.IMUX15.VCC_WIRE
INT_R_X9Y32.BYP_ALT4.VCC_WIRE
INT_R_X9Y32.BYP4.BYP_ALT4
INT_R_X9Y31.BYP_ALT2.VCC_WIRE
INT_R_X9Y31.BYP2.BYP_ALT2
INT_R_X9Y34.FAN_ALT7.VCC_WIRE
INT_R_X9Y34.FAN7.FAN_ALT7
INT_R_X9Y34.BYP_ALT4.VCC_WIRE
INT_R_X9Y34.BYP4.BYP_ALT4
INT_R_X9Y32.FAN_ALT2.VCC_WIRE
INT_R_X9Y32.FAN2.FAN_ALT2
INT_R_X9Y33.IMUX28.VCC_WIRE
INT_R_X9Y34.IMUX8.VCC_WIRE
INT_R_X9Y33.IMUX36.VCC_WIRE
INT_R_X9Y34.IMUX16.VCC_WIRE
INT_R_X9Y34.IMUX17.VCC_WIRE
INT_R_X9Y34.IMUX9.VCC_WIRE
INT_R_X9Y34.FAN_ALT2.VCC_WIRE
INT_R_X9Y34.FAN2.FAN_ALT2
INT_R_X3Y55.FAN_ALT6.VCC_WIRE
INT_R_X3Y55.FAN6.FAN_ALT6
CLBLM_R_X3Y55.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y50.FAN_ALT7.VCC_WIRE
INT_R_X3Y50.FAN7.FAN_ALT7
CLBLM_R_X3Y50.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y49.FAN_ALT6.VCC_WIRE
INT_R_X3Y49.FAN6.FAN_ALT6
CLBLM_R_X3Y49.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y65.FAN_ALT6.VCC_WIRE
INT_L_X4Y65.FAN_L6.FAN_ALT6
CLBLL_L_X4Y65.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y60.FAN_ALT6.VCC_WIRE
INT_L_X4Y60.FAN_L6.FAN_ALT6
CLBLL_L_X4Y60.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y61.FAN_ALT6.VCC_WIRE
INT_L_X4Y61.FAN_L6.FAN_ALT6
CLBLL_L_X4Y61.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y59.FAN_ALT6.VCC_WIRE
INT_L_X4Y59.FAN_L6.FAN_ALT6
CLBLL_L_X4Y59.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y61.FAN_ALT6.VCC_WIRE
INT_R_X3Y61.FAN6.FAN_ALT6
CLBLM_R_X3Y61.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y56.FAN_ALT7.VCC_WIRE
INT_R_X5Y56.FAN7.FAN_ALT7
CLBLM_R_X5Y56.CLBLM_M_CE.CLBLM_FAN7
INT_R_X9Y53.IMUX21.VCC_WIRE
INT_R_X9Y53.IMUX13.VCC_WIRE
INT_R_X9Y50.FAN_ALT0.VCC_WIRE
INT_R_X9Y50.FAN0.FAN_ALT0
INT_R_X9Y50.BYP_ALT0.VCC_WIRE
INT_R_X9Y50.BYP0.BYP_ALT0
INT_R_X9Y53.IMUX23.VCC_WIRE
INT_R_X9Y53.BYP_ALT6.VCC_WIRE
INT_R_X9Y53.BYP6.BYP_ALT6
INT_R_X9Y51.FAN_ALT7.VCC_WIRE
INT_R_X9Y51.FAN7.FAN_ALT7
INT_R_X9Y52.FAN_ALT1.VCC_WIRE
INT_R_X9Y52.FAN1.FAN_ALT1
INT_R_X9Y52.BYP_ALT6.VCC_WIRE
INT_R_X9Y52.BYP6.BYP_ALT6
INT_R_X9Y53.FAN_ALT1.VCC_WIRE
INT_R_X9Y53.FAN1.FAN_ALT1
INT_R_X9Y52.IMUX35.VCC_WIRE
INT_R_X9Y52.IMUX30.VCC_WIRE
INT_R_X9Y52.IMUX27.VCC_WIRE
INT_R_X9Y52.IMUX38.VCC_WIRE
INT_R_X9Y52.IMUX20.VCC_WIRE
INT_R_X9Y52.IMUX12.VCC_WIRE
INT_R_X9Y52.FAN_ALT7.VCC_WIRE
INT_R_X9Y52.FAN7.FAN_ALT7
INT_L_X4Y61.IMUX_L1.VCC_WIRE
CLBLL_L_X4Y61.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y50.IMUX_L11.VCC_WIRE
CLBLL_L_X2Y50.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y48.BYP_ALT1.VCC_WIRE
INT_L_X2Y48.BYP_L1.BYP_ALT1
CLBLL_L_X2Y48.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y51.FAN_ALT7.VCC_WIRE
INT_R_X3Y51.FAN7.FAN_ALT7
CLBLM_R_X3Y51.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y46.FAN_ALT7.VCC_WIRE
INT_R_X3Y46.FAN7.FAN_ALT7
CLBLM_R_X3Y46.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y50.FAN_ALT7.VCC_WIRE
INT_R_X5Y50.FAN7.FAN_ALT7
CLBLM_R_X5Y50.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y49.FAN_ALT6.VCC_WIRE
INT_L_X4Y49.FAN_L6.FAN_ALT6
CLBLL_L_X4Y49.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y47.FAN_ALT7.VCC_WIRE
INT_R_X5Y47.FAN7.FAN_ALT7
CLBLM_R_X5Y47.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y48.FAN_ALT7.VCC_WIRE
INT_L_X2Y48.FAN_L7.FAN_ALT7
CLBLL_L_X2Y48.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y53.FAN_ALT7.VCC_WIRE
INT_R_X3Y53.FAN7.FAN_ALT7
CLBLM_R_X3Y53.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y53.FAN_ALT6.VCC_WIRE
INT_L_X4Y53.FAN_L6.FAN_ALT6
CLBLL_L_X4Y53.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y56.FAN_ALT7.VCC_WIRE
INT_R_X3Y56.FAN7.FAN_ALT7
CLBLM_R_X3Y56.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y52.IMUX8.VCC_WIRE
CLBLM_R_X3Y52.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X2Y55.IMUX_L7.VCC_WIRE
CLBLL_L_X2Y55.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y40.BYP_ALT1.VCC_WIRE
INT_L_X2Y40.BYP_L1.BYP_ALT1
CLBLL_L_X2Y40.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y45.FAN_ALT6.VCC_WIRE
INT_L_X4Y45.FAN_L6.FAN_ALT6
CLBLL_L_X4Y45.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y46.FAN_ALT7.VCC_WIRE
INT_L_X4Y46.FAN_L7.FAN_ALT7
CLBLL_L_X4Y46.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y48.FAN_ALT7.VCC_WIRE
INT_L_X4Y48.FAN_L7.FAN_ALT7
CLBLL_L_X4Y48.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y48.FAN_ALT7.VCC_WIRE
INT_R_X3Y48.FAN7.FAN_ALT7
CLBLM_R_X3Y48.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y48.FAN_ALT6.VCC_WIRE
INT_L_X4Y48.FAN_L6.FAN_ALT6
CLBLL_L_X4Y48.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y46.FAN_ALT7.VCC_WIRE
INT_R_X5Y46.FAN7.FAN_ALT7
CLBLM_R_X5Y46.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y52.FAN_ALT7.VCC_WIRE
INT_L_X4Y52.FAN_L7.FAN_ALT7
CLBLL_L_X4Y52.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y59.FAN_ALT6.VCC_WIRE
INT_R_X3Y59.FAN6.FAN_ALT6
CLBLM_R_X3Y59.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y54.FAN_ALT6.VCC_WIRE
INT_R_X3Y54.FAN6.FAN_ALT6
CLBLM_R_X3Y54.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y55.FAN_ALT7.VCC_WIRE
INT_R_X3Y55.FAN7.FAN_ALT7
CLBLM_R_X3Y55.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y38.FAN_ALT6.VCC_WIRE
INT_L_X2Y38.FAN_L6.FAN_ALT6
CLBLL_L_X2Y38.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y37.FAN_ALT6.VCC_WIRE
INT_L_X2Y37.FAN_L6.FAN_ALT6
CLBLL_L_X2Y37.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y39.FAN_ALT6.VCC_WIRE
INT_L_X2Y39.FAN_L6.FAN_ALT6
CLBLL_L_X2Y39.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y65.IMUX10.VCC_WIRE
CLBLM_R_X3Y65.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y85.IMUX_L7.VCC_WIRE
CLBLL_L_X4Y85.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y75.IMUX_L2.VCC_WIRE
CLBLL_L_X2Y75.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y91.FAN_ALT7.VCC_WIRE
INT_R_X3Y91.FAN7.FAN_ALT7
CLBLM_R_X3Y91.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y93.FAN_ALT6.VCC_WIRE
INT_R_X3Y93.FAN6.FAN_ALT6
CLBLM_R_X3Y93.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y77.FAN_ALT7.VCC_WIRE
INT_R_X3Y77.FAN7.FAN_ALT7
CLBLM_R_X3Y77.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y68.FAN_ALT7.VCC_WIRE
INT_R_X3Y68.FAN7.FAN_ALT7
CLBLM_R_X3Y68.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y69.FAN_ALT7.VCC_WIRE
INT_R_X3Y69.FAN7.FAN_ALT7
CLBLM_R_X3Y69.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y68.FAN_ALT6.VCC_WIRE
INT_R_X3Y68.FAN6.FAN_ALT6
CLBLM_R_X3Y68.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y70.FAN_ALT6.VCC_WIRE
INT_R_X3Y70.FAN6.FAN_ALT6
CLBLM_R_X3Y70.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y71.FAN_ALT6.VCC_WIRE
INT_L_X2Y71.FAN_L6.FAN_ALT6
CLBLL_L_X2Y71.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y68.FAN_ALT7.VCC_WIRE
INT_L_X2Y68.FAN_L7.FAN_ALT7
CLBLL_L_X2Y68.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y57.FAN_ALT6.VCC_WIRE
INT_L_X2Y57.FAN_L6.FAN_ALT6
CLBLL_L_X2Y57.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y64.FAN_ALT6.VCC_WIRE
INT_L_X2Y64.FAN_L6.FAN_ALT6
CLBLL_L_X2Y64.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y78.FAN_ALT6.VCC_WIRE
INT_R_X3Y78.FAN6.FAN_ALT6
CLBLM_R_X3Y78.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y54.FAN_ALT6.VCC_WIRE
INT_L_X2Y54.FAN_L6.FAN_ALT6
CLBLL_L_X2Y54.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y53.FAN_ALT6.VCC_WIRE
INT_L_X2Y53.FAN_L6.FAN_ALT6
CLBLL_L_X2Y53.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y53.FAN_ALT6.VCC_WIRE
INT_R_X3Y53.FAN6.FAN_ALT6
CLBLM_R_X3Y53.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y63.FAN_ALT6.VCC_WIRE
INT_L_X2Y63.FAN_L6.FAN_ALT6
CLBLL_L_X2Y63.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y66.FAN_ALT7.VCC_WIRE
INT_L_X2Y66.FAN_L7.FAN_ALT7
CLBLL_L_X2Y66.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y56.FAN_ALT6.VCC_WIRE
INT_R_X3Y56.FAN6.FAN_ALT6
CLBLM_R_X3Y56.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y62.FAN_ALT6.VCC_WIRE
INT_L_X2Y62.FAN_L6.FAN_ALT6
CLBLL_L_X2Y62.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y58.FAN_ALT6.VCC_WIRE
INT_L_X2Y58.FAN_L6.FAN_ALT6
CLBLL_L_X2Y58.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y59.FAN_ALT6.VCC_WIRE
INT_L_X2Y59.FAN_L6.FAN_ALT6
CLBLL_L_X2Y59.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y55.FAN_ALT6.VCC_WIRE
INT_L_X2Y55.FAN_L6.FAN_ALT6
CLBLL_L_X2Y55.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y56.FAN_ALT6.VCC_WIRE
INT_L_X2Y56.FAN_L6.FAN_ALT6
CLBLL_L_X2Y56.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y65.FAN_ALT7.VCC_WIRE
INT_L_X2Y65.FAN_L7.FAN_ALT7
CLBLL_L_X2Y65.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y67.FAN_ALT7.VCC_WIRE
INT_L_X2Y67.FAN_L7.FAN_ALT7
CLBLL_L_X2Y67.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y82.FAN_ALT6.VCC_WIRE
INT_R_X3Y82.FAN6.FAN_ALT6
CLBLM_R_X3Y82.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y57.BYP_ALT6.VCC_WIRE
INT_R_X3Y57.BYP6.BYP_ALT6
CLBLM_R_X3Y57.CLBLM_M_DX.CLBLM_BYP6
INT_L_X2Y82.FAN_ALT6.VCC_WIRE
INT_L_X2Y82.FAN_L6.FAN_ALT6
CLBLL_L_X2Y82.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y86.FAN_ALT6.VCC_WIRE
INT_L_X2Y86.FAN_L6.FAN_ALT6
CLBLL_L_X2Y86.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y92.FAN_ALT7.VCC_WIRE
INT_R_X3Y92.FAN7.FAN_ALT7
CLBLM_R_X3Y92.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y83.FAN_ALT6.VCC_WIRE
INT_L_X2Y83.FAN_L6.FAN_ALT6
CLBLL_L_X2Y83.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y84.FAN_ALT6.VCC_WIRE
INT_L_X2Y84.FAN_L6.FAN_ALT6
CLBLL_L_X2Y84.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y81.FAN_ALT6.VCC_WIRE
INT_L_X2Y81.FAN_L6.FAN_ALT6
CLBLL_L_X2Y81.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y81.FAN_ALT6.VCC_WIRE
INT_R_X3Y81.FAN6.FAN_ALT6
CLBLM_R_X3Y81.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y72.IMUX_L8.VCC_WIRE
CLBLL_L_X4Y72.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X3Y98.IMUX12.VCC_WIRE
CLBLM_R_X3Y98.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X3Y76.BYP_ALT1.VCC_WIRE
INT_R_X3Y76.BYP1.BYP_ALT1
CLBLM_R_X3Y76.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y76.IMUX40.VCC_WIRE
CLBLM_R_X3Y76.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X7Y68.FAN_ALT6.VCC_WIRE
INT_R_X7Y68.FAN6.FAN_ALT6
CLBLM_R_X7Y68.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y74.FAN_ALT7.VCC_WIRE
INT_L_X2Y74.FAN_L7.FAN_ALT7
CLBLL_L_X2Y74.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y72.FAN_ALT7.VCC_WIRE
INT_L_X2Y72.FAN_L7.FAN_ALT7
CLBLL_L_X2Y72.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y46.FAN_ALT7.VCC_WIRE
INT_L_X2Y46.FAN_L7.FAN_ALT7
CLBLL_L_X2Y46.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y56.IMUX8.VCC_WIRE
CLBLM_R_X3Y56.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y79.IMUX1.VCC_WIRE
CLBLM_R_X3Y79.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y52.FAN_ALT7.VCC_WIRE
INT_R_X3Y52.FAN7.FAN_ALT7
CLBLM_R_X3Y52.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y54.FAN_ALT7.VCC_WIRE
INT_L_X4Y54.FAN_L7.FAN_ALT7
CLBLL_L_X4Y54.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y51.FAN_ALT6.VCC_WIRE
INT_L_X4Y51.FAN_L6.FAN_ALT6
CLBLL_L_X4Y51.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y53.FAN_ALT7.VCC_WIRE
INT_L_X4Y53.FAN_L7.FAN_ALT7
CLBLL_L_X4Y53.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y56.FAN_ALT7.VCC_WIRE
INT_L_X4Y56.FAN_L7.FAN_ALT7
CLBLL_L_X4Y56.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y64.FAN_ALT6.VCC_WIRE
INT_R_X5Y64.FAN6.FAN_ALT6
CLBLM_R_X5Y64.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y75.FAN_ALT6.VCC_WIRE
INT_L_X4Y75.FAN_L6.FAN_ALT6
CLBLL_L_X4Y75.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y74.FAN_ALT7.VCC_WIRE
INT_L_X4Y74.FAN_L7.FAN_ALT7
CLBLL_L_X4Y74.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y60.FAN_ALT6.VCC_WIRE
INT_R_X5Y60.FAN6.FAN_ALT6
CLBLM_R_X5Y60.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y68.FAN_ALT7.VCC_WIRE
INT_R_X5Y68.FAN7.FAN_ALT7
CLBLM_R_X5Y68.CLBLM_M_CE.CLBLM_FAN7

# routing for net $PACKER_GND_NET
INT_R_X5Y72.GFAN0.GND_WIRE
INT_R_X5Y72.IMUX17.GFAN0
CLBLM_R_X5Y72.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y59.IMUX6.GFAN1
CLBLM_R_X3Y59.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y80.IMUX40.GFAN0
CLBLM_R_X7Y80.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y64.GFAN1.GND_WIRE
INT_R_X5Y64.BYP_ALT3.GFAN1
INT_R_X5Y64.BYP3.BYP_ALT3
CLBLM_R_X5Y64.CLBLM_M_CX.CLBLM_BYP3
INT_R_X5Y60.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y61.BYP_ALT1.BYP_BOUNCE_N3_6
INT_R_X5Y61.BYP1.BYP_ALT1
CLBLM_R_X5Y61.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y56.BYP_ALT0.GFAN0
INT_L_X2Y56.BYP_L0.BYP_ALT0
CLBLL_L_X2Y56.CLBLL_L_AX.CLBLL_BYP0
INT_L_X4Y62.BYP_ALT4.GFAN0
INT_L_X4Y62.BYP_L4.BYP_ALT4
CLBLL_L_X4Y62.CLBLL_LL_BX.CLBLL_BYP4
INT_R_X3Y71.BYP_ALT3.GFAN1
INT_R_X3Y71.BYP3.BYP_ALT3
CLBLM_R_X3Y71.CLBLM_M_CX.CLBLM_BYP3
INT_L_X4Y54.BYP_ALT5.GFAN0
INT_L_X4Y54.BYP_L5.BYP_ALT5
CLBLL_L_X4Y54.CLBLL_L_BX.CLBLL_BYP5
INT_R_X5Y63.GFAN0.GND_WIRE
INT_R_X5Y63.BYP_ALT4.GFAN0
INT_R_X5Y63.BYP4.BYP_ALT4
CLBLM_R_X5Y63.CLBLM_M_BX.CLBLM_BYP4
INT_L_X4Y50.GFAN1.GND_WIRE
INT_L_X4Y50.BYP_ALT3.GFAN1
INT_L_X4Y50.BYP_L3.BYP_ALT3
CLBLL_L_X4Y50.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X5Y62.GFAN1.GND_WIRE
INT_R_X5Y62.BYP_ALT6.GFAN1
INT_R_X5Y62.BYP6.BYP_ALT6
CLBLM_R_X5Y62.CLBLM_M_DX.CLBLM_BYP6
INT_L_X4Y61.GFAN1.GND_WIRE
INT_L_X4Y61.BYP_ALT3.GFAN1
INT_L_X4Y61.BYP_L3.BYP_ALT3
CLBLL_L_X4Y61.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X8Y61.BYP_ALT5.GFAN0
INT_L_X8Y61.BYP_L5.BYP_ALT5
CLBLM_L_X8Y61.CLBLM_L_BX.CLBLM_BYP5
INT_R_X3Y59.GFAN1.GND_WIRE
INT_R_X3Y59.BYP_ALT2.GFAN1
INT_R_X3Y59.BYP2.BYP_ALT2
CLBLM_R_X3Y59.CLBLM_L_CX.CLBLM_BYP2
INT_R_X5Y64.GFAN0.GND_WIRE
INT_R_X5Y64.BYP_ALT0.GFAN0
INT_R_X5Y64.BYP0.BYP_ALT0
CLBLM_R_X5Y64.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y60.GFAN1.GND_WIRE
INT_L_X4Y60.BYP_ALT2.GFAN1
INT_L_X4Y60.BYP_L2.BYP_ALT2
CLBLL_L_X4Y60.CLBLL_L_CX.CLBLL_BYP2
INT_R_X7Y69.GFAN1.GND_WIRE
INT_R_X7Y69.BYP_ALT3.GFAN1
INT_R_X7Y69.BYP3.BYP_ALT3
CLBLM_R_X7Y69.CLBLM_M_CX.CLBLM_BYP3
INT_R_X5Y60.BYP_ALT6.GFAN1
INT_R_X5Y60.BYP6.BYP_ALT6
CLBLM_R_X5Y60.CLBLM_M_DX.CLBLM_BYP6
INT_R_X3Y77.GFAN0.GND_WIRE
INT_R_X3Y77.BYP_ALT0.GFAN0
INT_R_X3Y77.BYP0.BYP_ALT0
CLBLM_R_X3Y77.CLBLM_L_AX.CLBLM_BYP0
INT_L_X2Y49.BYP_ALT3.GFAN1
INT_L_X2Y49.BYP_L3.BYP_ALT3
CLBLL_L_X2Y49.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X5Y59.GFAN1.GND_WIRE
INT_R_X5Y59.BYP_ALT3.GFAN1
INT_R_X5Y59.BYP3.BYP_ALT3
CLBLM_R_X5Y59.CLBLM_M_CX.CLBLM_BYP3
INT_L_X2Y54.BYP_ALT2.GFAN1
INT_L_X2Y54.BYP_L2.BYP_ALT2
CLBLL_L_X2Y54.CLBLL_L_CX.CLBLL_BYP2
INT_R_X3Y75.GFAN1.GND_WIRE
INT_R_X3Y75.BYP_ALT2.GFAN1
INT_R_X3Y75.BYP2.BYP_ALT2
CLBLM_R_X3Y75.CLBLM_L_CX.CLBLM_BYP2
INT_L_X2Y71.IMUX_L2.GFAN0
CLBLL_L_X2Y71.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X10Y49.CTRL_L0.GFAN0
CLBLM_L_X10Y49.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X10Y46.GFAN0.GND_WIRE
INT_L_X10Y46.CTRL_L1.GFAN0
CLBLM_L_X10Y46.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X10Y49.GFAN0.GND_WIRE
INT_L_X10Y49.CTRL_L1.GFAN0
CLBLM_L_X10Y49.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X10Y52.CTRL_L0.GFAN0
CLBLM_L_X10Y52.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X10Y52.GFAN0.GND_WIRE
INT_L_X10Y52.CTRL_L1.GFAN0
CLBLM_L_X10Y52.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y28.CTRL_L0.GFAN0
CLBLL_L_X2Y28.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y28.GFAN0.GND_WIRE
INT_L_X2Y28.CTRL_L1.GFAN0
CLBLL_L_X2Y28.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y63.BYP_ALT7.GFAN1
INT_L_X4Y63.BYP_L7.BYP_ALT7
CLBLL_L_X4Y63.CLBLL_L_DX.CLBLL_BYP7
INT_R_X7Y70.GFAN0.GND_WIRE
INT_R_X7Y70.BYP_ALT0.GFAN0
INT_R_X7Y70.BYP0.BYP_ALT0
CLBLM_R_X7Y70.CLBLM_L_AX.CLBLM_BYP0
INT_R_X5Y40.GFAN1.GND_WIRE
INT_R_X5Y40.BYP_ALT6.GFAN1
INT_R_X5Y40.BYP6.BYP_ALT6
CLBLM_R_X5Y40.CLBLM_M_DX.CLBLM_BYP6
INT_L_X4Y46.GFAN0.GND_WIRE
INT_L_X4Y46.BYP_ALT4.GFAN0
INT_L_X4Y46.BYP_L4.BYP_ALT4
CLBLL_L_X4Y46.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X4Y42.GFAN1.GND_WIRE
INT_L_X4Y42.BYP_ALT2.GFAN1
INT_L_X4Y42.BYP_L2.BYP_ALT2
CLBLL_L_X4Y42.CLBLL_L_CX.CLBLL_BYP2
INT_L_X4Y43.GFAN1.GND_WIRE
INT_L_X4Y43.BYP_ALT2.GFAN1
INT_L_X4Y43.BYP_L2.BYP_ALT2
CLBLL_L_X4Y43.CLBLL_L_CX.CLBLL_BYP2
INT_L_X4Y38.GFAN0.GND_WIRE
INT_L_X4Y38.BYP_ALT1.GFAN0
INT_L_X4Y38.BYP_L1.BYP_ALT1
CLBLL_L_X4Y38.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y47.GFAN0.GND_WIRE
INT_L_X2Y47.BYP_ALT4.GFAN0
INT_L_X2Y47.BYP_L4.BYP_ALT4
CLBLL_L_X2Y47.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X4Y39.GFAN0.GND_WIRE
INT_L_X4Y39.BYP_ALT4.GFAN0
INT_L_X4Y39.BYP_L4.BYP_ALT4
CLBLL_L_X4Y39.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y49.GFAN0.GND_WIRE
INT_L_X2Y49.BYP_ALT1.GFAN0
INT_L_X2Y49.BYP_L1.BYP_ALT1
CLBLL_L_X2Y49.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y40.GFAN1.GND_WIRE
INT_L_X4Y40.BYP_ALT6.GFAN1
INT_L_X4Y40.BYP_L6.BYP_ALT6
CLBLL_L_X4Y40.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X5Y37.BYP_ALT0.GFAN0
INT_R_X5Y37.BYP0.BYP_ALT0
CLBLM_R_X5Y37.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y51.BYP_ALT3.GFAN1
INT_L_X4Y51.BYP_L3.BYP_ALT3
CLBLL_L_X4Y51.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X5Y38.BYP_ALT2.GFAN1
INT_R_X5Y38.BYP2.BYP_ALT2
CLBLM_R_X5Y38.CLBLM_L_CX.CLBLM_BYP2
INT_R_X5Y45.GFAN1.GND_WIRE
INT_R_X5Y45.BYP_ALT3.GFAN1
INT_R_X5Y45.BYP3.BYP_ALT3
CLBLM_R_X5Y45.CLBLM_M_CX.CLBLM_BYP3
INT_R_X5Y38.GFAN1.GND_WIRE
INT_R_X5Y38.BYP_ALT3.GFAN1
INT_R_X5Y38.BYP3.BYP_ALT3
CLBLM_R_X5Y38.CLBLM_M_CX.CLBLM_BYP3
INT_R_X9Y89.IMUX3.GFAN0
INT_R_X9Y89.IMUX43.GFAN0
INT_R_X9Y88.IMUX2.GFAN0
INT_R_X9Y89.IMUX2.GFAN0
INT_R_X9Y89.IMUX42.GFAN0
INT_R_X9Y88.IMUX0.GFAN0
INT_R_X9Y59.IMUX3.GFAN0
INT_R_X9Y59.IMUX43.GFAN0
INT_R_X9Y58.IMUX2.GFAN0
INT_R_X9Y59.IMUX2.GFAN0
INT_R_X9Y59.IMUX42.GFAN0
INT_R_X9Y58.IMUX0.GFAN0
INT_R_X9Y88.IMUX42.GFAN0
INT_R_X9Y88.IMUX40.GFAN0
INT_R_X9Y58.IMUX42.GFAN0
INT_R_X9Y58.IMUX40.GFAN0
INT_R_X9Y88.IMUX3.GFAN0
INT_R_X9Y88.IMUX1.GFAN0
INT_R_X9Y58.IMUX3.GFAN0
INT_R_X9Y58.IMUX1.GFAN0
INT_R_X9Y88.IMUX43.GFAN0
INT_R_X9Y88.IMUX41.GFAN0
INT_R_X9Y58.IMUX43.GFAN0
INT_R_X9Y58.IMUX41.GFAN0
INT_R_X9Y87.IMUX16.GFAN0
INT_R_X9Y87.IMUX8.GFAN0
INT_R_X9Y57.IMUX16.GFAN0
INT_R_X9Y57.IMUX8.GFAN0
INT_R_X9Y87.IMUX36.GFAN1
INT_R_X9Y87.IMUX44.GFAN1
INT_R_X9Y57.IMUX36.GFAN1
INT_R_X9Y57.IMUX44.GFAN1
INT_R_X9Y87.IMUX18.GFAN0
INT_R_X9Y87.IMUX42.GFAN0
INT_R_X9Y57.IMUX18.GFAN0
INT_R_X9Y57.IMUX42.GFAN0
INT_R_X9Y86.IMUX16.GFAN0
INT_R_X9Y86.IMUX8.GFAN0
INT_R_X9Y56.IMUX16.GFAN0
INT_R_X9Y56.IMUX8.GFAN0
INT_R_X9Y86.IMUX36.GFAN1
INT_R_X9Y86.IMUX28.GFAN1
INT_R_X9Y56.IMUX36.GFAN1
INT_R_X9Y56.IMUX28.GFAN1
INT_R_X9Y86.IMUX18.GFAN0
INT_R_X9Y86.IMUX10.GFAN0
INT_R_X9Y56.IMUX18.GFAN0
INT_R_X9Y56.IMUX10.GFAN0
INT_R_X9Y86.IMUX38.GFAN1
INT_R_X9Y86.IMUX30.GFAN1
INT_R_X9Y56.IMUX38.GFAN1
INT_R_X9Y56.IMUX30.GFAN1
INT_R_X9Y85.IMUX40.GFAN0
INT_R_X9Y85.IMUX0.GFAN0
INT_R_X9Y55.IMUX40.GFAN0
INT_R_X9Y55.IMUX0.GFAN0
INT_R_X9Y85.IMUX36.GFAN1
INT_R_X9Y85.IMUX28.GFAN1
INT_R_X9Y55.IMUX36.GFAN1
INT_R_X9Y55.IMUX28.GFAN1
INT_R_X9Y85.IMUX34.GFAN0
INT_R_X9Y85.IMUX26.GFAN0
INT_R_X9Y55.IMUX34.GFAN0
INT_R_X9Y55.IMUX26.GFAN0
INT_R_X9Y85.IMUX22.GFAN1
INT_R_X9Y85.IMUX14.GFAN1
INT_R_X9Y55.IMUX22.GFAN1
INT_R_X9Y55.IMUX14.GFAN1
INT_L_X4Y82.BYP_ALT7.GFAN1
INT_L_X4Y82.BYP_L7.BYP_ALT7
CLBLL_L_X4Y82.CLBLL_L_DX.CLBLL_BYP7
INT_R_X7Y75.GFAN1.GND_WIRE
INT_R_X7Y75.BYP_ALT3.GFAN1
INT_R_X7Y75.BYP3.BYP_ALT3
CLBLM_R_X7Y75.CLBLM_M_CX.CLBLM_BYP3
INT_L_X4Y84.GFAN1.GND_WIRE
INT_L_X4Y84.BYP_ALT3.GFAN1
INT_L_X4Y84.BYP_L3.BYP_ALT3
CLBLL_L_X4Y84.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X7Y78.GFAN1.GND_WIRE
INT_R_X7Y78.BYP_ALT7.GFAN1
INT_R_X7Y78.BYP7.BYP_ALT7
CLBLM_R_X7Y78.CLBLM_L_DX.CLBLM_BYP7
INT_L_X4Y81.GFAN1.GND_WIRE
INT_L_X4Y81.BYP_ALT3.GFAN1
INT_L_X4Y81.BYP_L3.BYP_ALT3
CLBLL_L_X4Y81.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X3Y82.BYP_ALT5.GFAN0
INT_R_X3Y82.BYP5.BYP_ALT5
CLBLM_R_X3Y82.CLBLM_L_BX.CLBLM_BYP5
INT_L_X4Y69.GFAN0.GND_WIRE
INT_L_X4Y69.BYP_ALT0.GFAN0
INT_L_X4Y69.BYP_L0.BYP_ALT0
CLBLL_L_X4Y69.CLBLL_L_AX.CLBLL_BYP0
INT_R_X9Y99.IMUX3.GFAN0
INT_R_X9Y99.IMUX43.GFAN0
INT_R_X9Y98.IMUX2.GFAN0
INT_R_X9Y99.IMUX2.GFAN0
INT_R_X9Y99.IMUX42.GFAN0
INT_R_X9Y98.IMUX0.GFAN0
INT_R_X9Y79.IMUX3.GFAN0
INT_R_X9Y79.IMUX43.GFAN0
INT_R_X9Y78.IMUX2.GFAN0
INT_R_X9Y79.IMUX2.GFAN0
INT_R_X9Y79.IMUX42.GFAN0
INT_R_X9Y78.IMUX0.GFAN0
INT_R_X9Y98.IMUX42.GFAN0
INT_R_X9Y98.IMUX40.GFAN0
INT_R_X9Y78.IMUX42.GFAN0
INT_R_X9Y78.IMUX40.GFAN0
INT_R_X9Y98.IMUX3.GFAN0
INT_R_X9Y98.IMUX1.GFAN0
INT_R_X9Y78.IMUX3.GFAN0
INT_R_X9Y78.IMUX1.GFAN0
INT_R_X9Y98.IMUX43.GFAN0
INT_R_X9Y98.IMUX41.GFAN0
INT_R_X9Y78.IMUX43.GFAN0
INT_R_X9Y78.IMUX41.GFAN0
INT_R_X9Y97.IMUX16.GFAN0
INT_R_X9Y97.IMUX8.GFAN0
INT_R_X9Y77.IMUX16.GFAN0
INT_R_X9Y77.IMUX8.GFAN0
INT_R_X9Y97.IMUX36.GFAN1
INT_R_X9Y97.IMUX44.GFAN1
INT_R_X9Y77.IMUX36.GFAN1
INT_R_X9Y77.IMUX44.GFAN1
INT_R_X9Y97.IMUX18.GFAN0
INT_R_X9Y97.IMUX42.GFAN0
INT_R_X9Y77.IMUX18.GFAN0
INT_R_X9Y77.IMUX42.GFAN0
INT_R_X9Y96.IMUX16.GFAN0
INT_R_X9Y96.IMUX8.GFAN0
INT_R_X9Y76.IMUX16.GFAN0
INT_R_X9Y76.IMUX8.GFAN0
INT_R_X9Y96.IMUX36.GFAN1
INT_R_X9Y96.IMUX28.GFAN1
INT_R_X9Y76.IMUX36.GFAN1
INT_R_X9Y76.IMUX28.GFAN1
INT_R_X9Y96.IMUX18.GFAN0
INT_R_X9Y96.IMUX10.GFAN0
INT_R_X9Y76.IMUX18.GFAN0
INT_R_X9Y76.IMUX10.GFAN0
INT_R_X9Y96.IMUX38.GFAN1
INT_R_X9Y96.IMUX30.GFAN1
INT_R_X9Y76.IMUX38.GFAN1
INT_R_X9Y76.IMUX30.GFAN1
INT_R_X9Y95.IMUX40.GFAN0
INT_R_X9Y95.IMUX0.GFAN0
INT_R_X9Y75.IMUX40.GFAN0
INT_R_X9Y75.IMUX0.GFAN0
INT_R_X9Y95.IMUX36.GFAN1
INT_R_X9Y95.IMUX28.GFAN1
INT_R_X9Y75.IMUX36.GFAN1
INT_R_X9Y75.IMUX28.GFAN1
INT_R_X9Y95.IMUX34.GFAN0
INT_R_X9Y95.IMUX26.GFAN0
INT_R_X9Y75.IMUX34.GFAN0
INT_R_X9Y75.IMUX26.GFAN0
INT_R_X9Y95.IMUX22.GFAN1
INT_R_X9Y95.IMUX14.GFAN1
INT_R_X9Y75.IMUX22.GFAN1
INT_R_X9Y75.IMUX14.GFAN1
INT_R_X3Y85.BYP_ALT0.GFAN0
INT_R_X3Y85.BYP0.BYP_ALT0
CLBLM_R_X3Y85.CLBLM_L_AX.CLBLM_BYP0
INT_R_X7Y80.GFAN0.GND_WIRE
INT_R_X7Y80.BYP_ALT5.GFAN0
INT_R_X7Y80.BYP5.BYP_ALT5
CLBLM_R_X7Y80.CLBLM_L_BX.CLBLM_BYP5
INT_R_X3Y80.GFAN0.GND_WIRE
INT_R_X3Y80.BYP_ALT4.GFAN0
INT_R_X3Y80.BYP4.BYP_ALT4
CLBLM_R_X3Y80.CLBLM_M_BX.CLBLM_BYP4
INT_R_X5Y90.GFAN1.GND_WIRE
INT_R_X5Y90.BYP_ALT6.GFAN1
INT_R_X5Y90.BYP6.BYP_ALT6
CLBLM_R_X5Y90.CLBLM_M_DX.CLBLM_BYP6
INT_R_X3Y81.BYP_ALT6.GFAN1
INT_R_X3Y81.BYP6.BYP_ALT6
CLBLM_R_X3Y81.CLBLM_M_DX.CLBLM_BYP6
INT_L_X4Y83.GFAN1.GND_WIRE
INT_L_X4Y83.BYP_ALT3.GFAN1
INT_L_X4Y83.BYP_L3.BYP_ALT3
CLBLL_L_X4Y83.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X3Y86.GFAN1.GND_WIRE
INT_R_X3Y86.BYP_ALT7.GFAN1
INT_R_X3Y86.BYP7.BYP_ALT7
CLBLM_R_X3Y86.CLBLM_L_DX.CLBLM_BYP7
INT_L_X8Y77.GFAN1.GND_WIRE
INT_L_X8Y77.BYP_ALT7.GFAN1
INT_L_X8Y77.BYP_L7.BYP_ALT7
CLBLM_L_X8Y77.CLBLM_L_DX.CLBLM_BYP7
INT_L_X4Y62.GFAN0.GND_WIRE
INT_L_X4Y62.BYP_ALT1.GFAN0
INT_L_X4Y62.BYP_L1.BYP_ALT1
CLBLL_L_X4Y62.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y77.GFAN1.GND_WIRE
INT_R_X3Y77.BYP_ALT6.GFAN1
INT_R_X3Y77.BYP6.BYP_ALT6
CLBLM_R_X3Y77.CLBLM_M_DX.CLBLM_BYP6
INT_L_X4Y80.BYP_ALT0.GFAN0
INT_L_X4Y80.BYP_L0.BYP_ALT0
CLBLL_L_X4Y80.CLBLL_L_AX.CLBLL_BYP0
INT_L_X4Y82.GFAN1.GND_WIRE
INT_L_X4Y82.BYP_ALT6.GFAN1
INT_L_X4Y82.BYP_L6.BYP_ALT6
CLBLL_L_X4Y82.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X3Y76.BYP_ALT7.GFAN1
INT_R_X3Y76.BYP7.BYP_ALT7
CLBLM_R_X3Y76.CLBLM_L_DX.CLBLM_BYP7
INT_R_X3Y85.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y86.BYP_ALT1.BYP_BOUNCE_N3_6
INT_R_X3Y86.BYP1.BYP_ALT1
CLBLM_R_X3Y86.CLBLM_M_AX.CLBLM_BYP1
INT_L_X8Y77.GFAN0.GND_WIRE
INT_L_X8Y77.BYP_ALT0.GFAN0
INT_L_X8Y77.BYP_L0.BYP_ALT0
CLBLM_L_X8Y77.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y53.BYP_ALT3.GFAN1
INT_R_X3Y53.BYP3.BYP_ALT3
CLBLM_R_X3Y53.CLBLM_M_CX.CLBLM_BYP3
INT_R_X3Y73.BYP_ALT4.GFAN0
INT_R_X3Y73.BYP4.BYP_ALT4
CLBLM_R_X3Y73.CLBLM_M_BX.CLBLM_BYP4
INT_L_X4Y81.GFAN0.GND_WIRE
INT_L_X4Y81.BYP_ALT4.GFAN0
INT_L_X4Y81.BYP_L4.BYP_ALT4
CLBLL_L_X4Y81.CLBLL_LL_BX.CLBLL_BYP4
INT_R_X3Y71.GFAN1.GND_WIRE
INT_R_X3Y71.BYP_ALT7.GFAN1
INT_R_X3Y71.BYP7.BYP_ALT7
CLBLM_R_X3Y71.CLBLM_L_DX.CLBLM_BYP7
INT_L_X2Y76.GFAN0.GND_WIRE
INT_L_X2Y76.BYP_ALT1.GFAN0
INT_L_X2Y76.BYP_L1.BYP_ALT1
CLBLL_L_X2Y76.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y86.GFAN1.GND_WIRE
INT_L_X4Y86.BYP_ALT7.GFAN1
INT_L_X4Y86.BYP_L7.BYP_ALT7
CLBLL_L_X4Y86.CLBLL_L_DX.CLBLL_BYP7
INT_L_X4Y80.GFAN0.GND_WIRE
INT_L_X4Y80.BYP_ALT5.GFAN0
INT_L_X4Y80.BYP_L5.BYP_ALT5
CLBLL_L_X4Y80.CLBLL_L_BX.CLBLL_BYP5
INT_L_X2Y53.BYP_ALT5.GFAN0
INT_L_X2Y53.BYP_L5.BYP_ALT5
CLBLL_L_X2Y53.CLBLL_L_BX.CLBLL_BYP5
INT_R_X7Y76.GFAN0.GND_WIRE
INT_R_X7Y76.BYP_ALT5.GFAN0
INT_R_X7Y76.BYP5.BYP_ALT5
CLBLM_R_X7Y76.CLBLM_L_BX.CLBLM_BYP5
INT_R_X5Y60.GFAN0.GND_WIRE
INT_R_X5Y60.BYP_ALT1.GFAN0
INT_R_X5Y60.BYP1.BYP_ALT1
CLBLM_R_X5Y60.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y78.GFAN0.GND_WIRE
INT_R_X7Y78.BYP_ALT5.GFAN0
INT_R_X7Y78.BYP5.BYP_ALT5
CLBLM_R_X7Y78.CLBLM_L_BX.CLBLM_BYP5
INT_L_X2Y76.BYP_ALT6.GFAN1
INT_L_X2Y76.BYP_L6.BYP_ALT6
CLBLL_L_X2Y76.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X3Y76.GFAN0.GND_WIRE
INT_R_X3Y76.BYP_ALT0.GFAN0
INT_R_X3Y76.BYP0.BYP_ALT0
CLBLM_R_X3Y76.CLBLM_L_AX.CLBLM_BYP0
INT_L_X2Y46.IMUX_L14.GFAN1
CLBLL_L_X2Y46.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y64.IMUX25.GFAN0
CLBLM_R_X3Y64.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y64.IMUX9.GFAN0
CLBLM_R_X3Y64.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y67.IMUX_L41.GFAN0
CLBLL_L_X4Y67.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y64.IMUX33.GFAN0
CLBLM_R_X3Y64.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y51.GFAN1.GND_WIRE
INT_R_X3Y51.IMUX15.GFAN1
CLBLM_R_X3Y51.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y65.IMUX_L14.GFAN1
CLBLL_L_X4Y65.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y64.IMUX_L41.GFAN0
CLBLL_L_X4Y64.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y66.IMUX_L37.GFAN1
CLBLL_L_X4Y66.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y64.IMUX_L25.GFAN0
CLBLL_L_X4Y64.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y72.BYP_ALT1.GFAN0
INT_R_X3Y72.BYP1.BYP_ALT1
CLBLM_R_X3Y72.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y72.IMUX32.GFAN0
CLBLM_R_X3Y72.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y57.IMUX31.GFAN1
CLBLM_R_X3Y57.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y61.BYP_ALT1.GFAN0
INT_L_X4Y61.BYP_L1.BYP_ALT1
CLBLL_L_X4Y61.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y61.IMUX_L32.GFAN0
CLBLL_L_X4Y61.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y61.IMUX_L40.GFAN0
CLBLL_L_X4Y61.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y62.IMUX_L7.GFAN1
CLBLL_L_X4Y62.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X3Y72.IMUX24.GFAN0
CLBLM_R_X3Y72.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y62.IMUX_L15.GFAN1
CLBLL_L_X4Y62.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X7Y97.GFAN0.GND_WIRE
INT_R_X7Y97.IMUX8.GFAN0
CLBLM_R_X7Y97.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y97.GFAN0.GND_WIRE
INT_R_X5Y97.IMUX10.GFAN0
CLBLM_R_X5Y97.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y92.IMUX11.GFAN0
CLBLM_R_X7Y92.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y95.GFAN0.GND_WIRE
INT_R_X5Y95.IMUX9.GFAN0
CLBLM_R_X5Y95.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y96.GFAN1.GND_WIRE
INT_R_X7Y96.IMUX7.GFAN1
CLBLM_R_X7Y96.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y96.IMUX14.GFAN1
CLBLM_R_X5Y96.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y96.GFAN1.GND_WIRE
INT_R_X5Y96.IMUX6.GFAN1
CLBLM_R_X5Y96.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y93.IMUX7.GFAN1
CLBLM_R_X7Y93.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y95.IMUX8.GFAN0
CLBLM_R_X7Y95.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y95.IMUX24.GFAN0
CLBLM_R_X7Y95.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y94.IMUX7.GFAN1
CLBLM_R_X7Y94.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y95.GFAN0.GND_WIRE
INT_R_X7Y95.IMUX32.GFAN0
CLBLM_R_X7Y95.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X7Y94.GFAN1.GND_WIRE
INT_R_X7Y94.IMUX15.GFAN1
CLBLM_R_X7Y94.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y90.IMUX8.GFAN0
CLBLM_R_X7Y90.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y93.GFAN1.GND_WIRE
INT_R_X7Y93.IMUX15.GFAN1
CLBLM_R_X7Y93.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y94.IMUX33.GFAN0
CLBLM_R_X5Y94.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X7Y91.GFAN0.GND_WIRE
INT_R_X7Y91.IMUX2.GFAN0
CLBLM_R_X7Y91.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y87.IMUX11.GFAN0
CLBLM_R_X5Y87.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y88.IMUX7.GFAN1
CLBLM_R_X5Y88.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y89.IMUX2.GFAN0
CLBLM_R_X5Y89.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y89.GFAN0.GND_WIRE
INT_R_X7Y89.IMUX8.GFAN0
CLBLM_R_X7Y89.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y89.IMUX24.GFAN0
CLBLM_R_X5Y89.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y92.GFAN0.GND_WIRE
INT_R_X7Y92.IMUX27.GFAN0
CLBLM_R_X7Y92.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y88.IMUX15.GFAN1
CLBLM_R_X5Y88.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y90.GFAN0.GND_WIRE
INT_R_X7Y90.IMUX3.GFAN0
CLBLM_R_X7Y90.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y85.IMUX11.GFAN0
CLBLM_R_X7Y85.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y84.GFAN0.GND_WIRE
INT_R_X7Y84.IMUX2.GFAN0
CLBLM_R_X7Y84.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y85.IMUX27.GFAN0
CLBLM_R_X7Y85.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y86.IMUX8.GFAN0
CLBLM_R_X5Y86.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y87.IMUX17.GFAN0
CLBLM_R_X5Y87.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y84.IMUX7.GFAN1
CLBLM_R_X5Y84.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y85.GFAN0.GND_WIRE
INT_R_X7Y85.IMUX25.GFAN0
CLBLM_R_X7Y85.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X7Y55.IMUX8.GFAN0
CLBLM_R_X7Y55.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y53.IMUX_L6.GFAN1
CLBLM_L_X8Y53.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y54.IMUX_L26.GFAN0
CLBLM_L_X8Y54.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y54.GFAN0.GND_WIRE
INT_L_X8Y54.IMUX_L3.GFAN0
CLBLM_L_X8Y54.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y53.GFAN1.GND_WIRE
INT_L_X8Y53.IMUX_L14.GFAN1
CLBLM_L_X8Y53.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y54.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X7Y54.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y52.GFAN0.GND_WIRE
INT_L_X8Y52.IMUX_L9.GFAN0
CLBLM_L_X8Y52.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y64.IMUX6.GFAN1
CLBLM_R_X7Y64.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y54.IMUX16.BYP_BOUNCE_N3_2
CLBLM_R_X7Y54.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y54.IMUX8.BYP_BOUNCE_N3_2
CLBLM_R_X7Y54.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y55.IMUX27.GFAN0
CLBLM_R_X7Y55.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X7Y54.GFAN0.GND_WIRE
INT_R_X7Y54.IMUX33.GFAN0
CLBLM_R_X7Y54.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X7Y50.IMUX8.GFAN0
CLBLM_R_X7Y50.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y52.IMUX7.GFAN1
CLBLM_R_X7Y52.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y54.IMUX24.BYP_BOUNCE_N3_2
CLBLM_R_X7Y54.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y53.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y54.IMUX32.BYP_BOUNCE_N3_2
CLBLM_R_X7Y54.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X7Y51.IMUX11.GFAN0
CLBLM_R_X7Y51.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y48.GFAN1.GND_WIRE
INT_L_X8Y48.IMUX_L7.GFAN1
CLBLM_L_X8Y48.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y51.IMUX24.GFAN0
CLBLM_R_X7Y51.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y55.IMUX32.GFAN0
CLBLM_R_X7Y55.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y49.IMUX_L2.GFAN0
CLBLM_L_X8Y49.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y46.GFAN0.GND_WIRE
INT_L_X8Y46.IMUX_L11.GFAN0
CLBLM_L_X8Y46.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y52.IMUX15.GFAN1
CLBLM_R_X7Y52.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y52.GFAN1.GND_WIRE
INT_R_X7Y52.IMUX28.GFAN1
CLBLM_R_X7Y52.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y44.GFAN0.GND_WIRE
INT_L_X8Y44.IMUX_L2.GFAN0
CLBLM_L_X8Y44.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y45.GFAN0.GND_WIRE
INT_L_X8Y45.IMUX_L11.GFAN0
CLBLM_L_X8Y45.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y40.GFAN0.GND_WIRE
INT_L_X8Y40.IMUX_L8.GFAN0
CLBLM_L_X8Y40.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y42.GFAN0.GND_WIRE
INT_L_X8Y42.IMUX_L2.GFAN0
CLBLM_L_X8Y42.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y50.GFAN0.GND_WIRE
INT_R_X7Y50.IMUX17.GFAN0
CLBLM_R_X7Y50.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X8Y49.GFAN0.GND_WIRE
INT_L_X8Y49.IMUX_L17.GFAN0
CLBLM_L_X8Y49.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y46.IMUX7.GFAN1
CLBLM_R_X7Y46.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y41.GFAN0.GND_WIRE
INT_L_X8Y41.IMUX_L11.GFAN0
CLBLM_L_X8Y41.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y98.GFAN0.GND_WIRE
INT_R_X5Y98.IMUX11.GFAN0
CLBLM_R_X5Y98.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y92.IMUX10.GFAN0
CLBLM_R_X5Y92.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y90.IMUX25.GFAN0
CLBLM_R_X5Y90.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y94.GFAN0.GND_WIRE
INT_R_X5Y94.IMUX10.GFAN0
CLBLM_R_X5Y94.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y93.GFAN1.GND_WIRE
INT_R_X5Y93.IMUX6.GFAN1
CLBLM_R_X5Y93.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y83.IMUX11.GFAN0
CLBLM_R_X5Y83.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y84.GFAN1.GND_WIRE
INT_R_X5Y84.IMUX22.GFAN1
CLBLM_R_X5Y84.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y92.GFAN0.GND_WIRE
INT_R_X5Y92.IMUX25.GFAN0
CLBLM_R_X5Y92.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y83.IMUX32.GFAN0
CLBLM_R_X5Y83.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X4Y77.GFAN0.GND_WIRE
INT_L_X4Y77.IMUX_L9.GFAN0
CLBLL_L_X4Y77.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y90.IMUX41.GFAN0
CLBLM_R_X5Y90.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X5Y90.IMUX10.GFAN0
CLBLM_R_X5Y90.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y76.GFAN1.GND_WIRE
INT_R_X7Y76.IMUX7.GFAN1
CLBLM_R_X7Y76.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y79.GFAN1.GND_WIRE
INT_R_X7Y79.IMUX21.GFAN1
CLBLM_R_X7Y79.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X7Y77.IMUX8.GFAN0
CLBLM_R_X7Y77.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y80.GFAN1.GND_WIRE
INT_R_X5Y80.IMUX6.GFAN1
CLBLM_R_X5Y80.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y77.GFAN0.GND_WIRE
INT_R_X7Y77.IMUX27.GFAN0
CLBLM_R_X7Y77.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X7Y74.IMUX9.GFAN0
CLBLM_R_X7Y74.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y74.IMUX7.GFAN1
CLBLM_R_X5Y74.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y74.GFAN0.GND_WIRE
INT_R_X7Y74.IMUX25.GFAN0
CLBLM_R_X7Y74.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y71.IMUX8.GFAN0
CLBLM_R_X5Y71.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y71.IMUX32.GFAN0
CLBLM_R_X5Y71.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y74.IMUX15.GFAN1
CLBLM_R_X5Y74.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y69.IMUX7.GFAN1
CLBLM_R_X5Y69.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y73.IMUX7.GFAN1
CLBLM_R_X5Y73.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y73.IMUX15.GFAN1
CLBLM_R_X5Y73.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y74.IMUX22.GFAN1
CLBLM_R_X5Y74.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y71.GFAN0.GND_WIRE
INT_R_X5Y71.IMUX17.GFAN0
CLBLM_R_X5Y71.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y73.GFAN1.GND_WIRE
INT_R_X5Y73.IMUX28.GFAN1
CLBLM_R_X5Y73.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y69.GFAN1.GND_WIRE
INT_R_X5Y69.IMUX31.GFAN1
CLBLM_R_X5Y69.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y74.GFAN1.GND_WIRE
INT_R_X5Y74.IMUX44.GFAN1
CLBLM_R_X5Y74.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y67.IMUX_L9.GFAN0
CLBLL_L_X4Y67.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X7Y51.GFAN0.GND_WIRE
INT_R_X7Y51.IMUX10.GFAN0
CLBLM_R_X7Y51.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y60.IMUX26.GFAN0
CLBLM_R_X7Y60.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X7Y60.IMUX23.GFAN1
CLBLM_R_X7Y60.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X7Y57.IMUX6.GFAN1
CLBLM_R_X7Y57.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y61.BYP_BOUNCE6.BYP_ALT6
INT_R_X7Y62.IMUX10.BYP_BOUNCE_N3_6
CLBLM_R_X7Y62.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y60.IMUX9.GFAN0
CLBLM_R_X7Y60.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y47.IMUX11.GFAN0
CLBLM_R_X7Y47.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y61.IMUX0.GFAN0
CLBLM_R_X7Y61.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y50.GFAN0.GND_WIRE
INT_R_X5Y50.IMUX3.GFAN0
CLBLM_R_X5Y50.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y63.IMUX6.GFAN1
CLBLM_R_X7Y63.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y55.IMUX6.GFAN1
CLBLM_R_X5Y55.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y49.IMUX11.GFAN0
CLBLM_R_X5Y49.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y45.GFAN1.GND_WIRE
INT_R_X7Y45.IMUX7.GFAN1
CLBLM_R_X7Y45.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y51.IMUX7.GFAN1
CLBLM_R_X5Y51.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y48.IMUX9.GFAN0
CLBLM_R_X5Y48.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y49.IMUX17.GFAN0
CLBLM_R_X5Y49.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y44.GFAN0.GND_WIRE
INT_R_X7Y44.IMUX2.GFAN0
CLBLM_R_X7Y44.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y47.GFAN0.GND_WIRE
INT_R_X7Y47.IMUX27.GFAN0
CLBLM_R_X7Y47.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y46.IMUX10.GFAN0
CLBLM_R_X5Y46.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y43.IMUX11.GFAN0
CLBLM_R_X5Y43.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y46.IMUX26.GFAN0
CLBLM_R_X5Y46.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y43.GFAN0.GND_WIRE
INT_L_X8Y43.IMUX_L2.GFAN0
CLBLM_L_X8Y43.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y43.GFAN0.GND_WIRE
INT_R_X7Y43.IMUX8.GFAN0
CLBLM_R_X7Y43.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y41.IMUX10.GFAN0
CLBLM_R_X5Y41.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y41.GFAN0.GND_WIRE
INT_R_X7Y41.IMUX2.GFAN0
CLBLM_R_X7Y41.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y42.GFAN1.GND_WIRE
INT_R_X7Y42.IMUX7.GFAN1
CLBLM_R_X7Y42.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y40.GFAN0.GND_WIRE
INT_R_X7Y40.IMUX11.GFAN0
CLBLM_R_X7Y40.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y46.GFAN1.GND_WIRE
INT_R_X7Y46.IMUX15.GFAN1
CLBLM_R_X7Y46.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y43.GFAN0.GND_WIRE
INT_R_X5Y43.IMUX17.GFAN0
CLBLM_R_X5Y43.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y46.GFAN0.GND_WIRE
INT_R_X5Y46.IMUX33.GFAN0
CLBLM_R_X5Y46.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X5Y41.IMUX16.GFAN0
CLBLM_R_X5Y41.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y51.IMUX15.GFAN1
CLBLM_R_X5Y51.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y68.IMUX6.GFAN1
CLBLM_R_X5Y68.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y68.IMUX14.GFAN1
CLBLM_R_X5Y68.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y64.BYP_BOUNCE3.BYP_ALT3
INT_R_X7Y65.IMUX1.BYP_BOUNCE_N3_3
CLBLM_R_X7Y65.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y68.IMUX23.GFAN1
CLBLM_R_X5Y68.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X7Y58.IMUX3.GFAN0
CLBLM_R_X7Y58.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y67.IMUX_L1.GFAN0
CLBLL_L_X4Y67.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X7Y59.IMUX9.GFAN0
CLBLM_R_X7Y59.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y59.IMUX25.GFAN0
CLBLM_R_X7Y59.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X7Y59.IMUX33.GFAN0
CLBLM_R_X7Y59.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X5Y55.IMUX7.GFAN1
CLBLM_R_X5Y55.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y59.IMUX41.GFAN0
CLBLM_R_X7Y59.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X5Y57.IMUX6.GFAN1
CLBLM_R_X5Y57.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y56.IMUX3.GFAN0
CLBLM_R_X5Y56.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y56.GFAN0.GND_WIRE
INT_R_X5Y56.IMUX26.GFAN0
CLBLM_R_X5Y56.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X7Y56.IMUX1.GFAN0
CLBLM_R_X7Y56.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y57.IMUX14.GFAN1
CLBLM_R_X5Y57.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y55.GFAN0.GND_WIRE
INT_R_X7Y55.IMUX3.GFAN0
CLBLM_R_X7Y55.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y55.GFAN1.GND_WIRE
INT_R_X5Y55.IMUX45.GFAN1
CLBLM_R_X5Y55.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y57.GFAN1.GND_WIRE
INT_R_X5Y57.IMUX21.GFAN1
CLBLM_R_X5Y57.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y51.IMUX6.GFAN1
CLBLM_R_X5Y51.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y52.IMUX7.GFAN1
CLBLM_R_X5Y52.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y54.IMUX0.GFAN0
CLBLM_R_X5Y54.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y52.IMUX15.GFAN1
CLBLM_R_X5Y52.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y54.GFAN0.GND_WIRE
INT_R_X5Y54.IMUX25.GFAN0
CLBLM_R_X5Y54.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y52.GFAN1.GND_WIRE
INT_R_X5Y52.IMUX31.GFAN1
CLBLM_R_X5Y52.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y51.IMUX14.GFAN1
CLBLM_R_X5Y51.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y51.IMUX21.GFAN1
CLBLM_R_X5Y51.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y51.GFAN1.GND_WIRE
INT_R_X5Y51.IMUX46.GFAN1
CLBLM_R_X5Y51.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X7Y49.GFAN0.GND_WIRE
INT_R_X7Y49.IMUX1.GFAN0
CLBLM_R_X7Y49.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y47.GFAN0.GND_WIRE
INT_L_X8Y47.IMUX_L2.GFAN0
CLBLM_L_X8Y47.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y49.GFAN0.GND_WIRE
INT_R_X5Y49.IMUX10.GFAN0
CLBLM_R_X5Y49.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y47.IMUX6.GFAN1
CLBLM_R_X5Y47.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y95.GFAN1.GND_WIRE
INT_L_X4Y95.IMUX_L6.GFAN1
CLBLL_L_X4Y95.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y96.IMUX_L10.GFAN0
CLBLL_L_X4Y96.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y96.GFAN0.GND_WIRE
INT_L_X4Y96.IMUX_L25.GFAN0
CLBLL_L_X4Y96.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y94.IMUX_L19.GFAN0
CLBLL_L_X4Y94.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y85.IMUX_L10.GFAN0
CLBLL_L_X4Y85.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y85.IMUX_L26.GFAN0
CLBLL_L_X4Y85.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X5Y91.IMUX33.GFAN0
CLBLM_R_X5Y91.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X5Y89.IMUX41.GFAN0
CLBLM_R_X5Y89.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y94.GFAN0.GND_WIRE
INT_L_X4Y94.IMUX_L10.GFAN0
CLBLL_L_X4Y94.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y93.GFAN1.GND_WIRE
INT_L_X4Y93.IMUX_L30.GFAN1
CLBLL_L_X4Y93.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X5Y91.IMUX0.GFAN0
CLBLM_R_X5Y91.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y89.IMUX3.GFAN0
CLBLM_R_X5Y89.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y89.GFAN0.GND_WIRE
INT_R_X5Y89.IMUX26.GFAN0
CLBLM_R_X5Y89.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y86.GFAN0.GND_WIRE
INT_R_X5Y86.IMUX9.GFAN0
CLBLM_R_X5Y86.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y88.IMUX14.GFAN1
CLBLM_R_X5Y88.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y91.GFAN0.GND_WIRE
INT_R_X5Y91.IMUX26.GFAN0
CLBLM_R_X5Y91.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y88.GFAN1.GND_WIRE
INT_R_X5Y88.IMUX6.GFAN1
CLBLM_R_X5Y88.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y87.IMUX9.GFAN0
CLBLM_R_X5Y87.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y85.IMUX7.GFAN1
CLBLM_R_X5Y85.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y85.GFAN1.GND_WIRE
INT_R_X5Y85.IMUX15.GFAN1
CLBLM_R_X5Y85.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y83.IMUX3.GFAN0
CLBLM_R_X5Y83.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y79.GFAN0.GND_WIRE
INT_L_X4Y79.IMUX_L9.GFAN0
CLBLL_L_X4Y79.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y87.GFAN0.GND_WIRE
INT_R_X5Y87.IMUX26.GFAN0
CLBLM_R_X5Y87.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y83.GFAN0.GND_WIRE
INT_R_X5Y83.IMUX19.GFAN0
CLBLM_R_X5Y83.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y74.IMUX_L10.GFAN0
CLBLL_L_X4Y74.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y79.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y80.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X3Y80.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y74.IMUX_L25.GFAN0
CLBLL_L_X4Y74.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y78.GFAN0.GND_WIRE
INT_L_X4Y78.IMUX_L9.GFAN0
CLBLL_L_X4Y78.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y76.GFAN0.GND_WIRE
INT_L_X4Y76.IMUX_L10.GFAN0
CLBLL_L_X4Y76.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y74.IMUX_L33.GFAN0
CLBLL_L_X4Y74.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y74.IMUX_L41.GFAN0
CLBLL_L_X4Y74.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y67.GFAN0.GND_WIRE
INT_L_X4Y67.IMUX_L17.GFAN0
CLBLL_L_X4Y67.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y41.BYP_ALT1.GFAN0
INT_L_X4Y41.BYP_L1.BYP_ALT1
CLBLL_L_X4Y41.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y62.IMUX_L31.GFAN1
CLBLL_L_X4Y62.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y62.GFAN1.GND_WIRE
INT_L_X4Y62.IMUX_L38.GFAN1
CLBLL_L_X4Y62.CLBLL_LL_D3.CLBLL_IMUX38
INT_R_X3Y72.GFAN0.GND_WIRE
INT_R_X3Y72.IMUX40.GFAN0
CLBLM_R_X3Y72.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y63.IMUX31.GFAN1
CLBLM_R_X3Y63.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y75.GFAN0.GND_WIRE
INT_R_X5Y75.BYP_ALT1.GFAN0
INT_R_X5Y75.BYP1.BYP_ALT1
CLBLM_R_X5Y75.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y61.IMUX8.GFAN0
CLBLM_R_X3Y61.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y47.IMUX46.GFAN1
CLBLM_R_X5Y47.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y53.GFAN0.GND_WIRE
INT_L_X4Y53.BYP_ALT1.GFAN0
INT_L_X4Y53.BYP_L1.BYP_ALT1
CLBLL_L_X4Y53.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y61.GFAN0.GND_WIRE
INT_R_X3Y61.IMUX24.GFAN0
CLBLM_R_X3Y61.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y72.IMUX_L10.GFAN0
CLBLL_L_X4Y72.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y75.GFAN0.GND_WIRE
INT_L_X4Y75.BYP_ALT1.GFAN0
INT_L_X4Y75.BYP_L1.BYP_ALT1
CLBLL_L_X4Y75.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y61.IMUX31.GFAN1
CLBLM_R_X3Y61.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y55.IMUX8.GFAN0
CLBLM_R_X3Y55.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y50.GFAN0.GND_WIRE
INT_L_X8Y50.BYP_ALT1.GFAN0
INT_L_X8Y50.BYP_L1.BYP_ALT1
CLBLM_L_X8Y50.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y61.GFAN1.GND_WIRE
INT_R_X3Y61.IMUX47.GFAN1
CLBLM_R_X3Y61.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y50.IMUX8.GFAN0
CLBLM_R_X3Y50.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y90.GFAN0.GND_WIRE
INT_R_X5Y90.BYP_ALT1.GFAN0
INT_R_X5Y90.BYP1.BYP_ALT1
CLBLM_R_X5Y90.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y50.GFAN0.GND_WIRE
INT_R_X3Y50.IMUX24.GFAN0
CLBLM_R_X3Y50.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X3Y50.IMUX31.GFAN1
CLBLM_R_X3Y50.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y47.GFAN1.GND_WIRE
INT_R_X5Y47.IMUX45.GFAN1
CLBLM_R_X5Y47.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y59.GFAN0.GND_WIRE
INT_R_X5Y59.BYP_ALT1.GFAN0
INT_R_X5Y59.BYP1.BYP_ALT1
CLBLM_R_X5Y59.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y50.IMUX47.GFAN1
CLBLM_R_X3Y50.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y69.GFAN1.GND_WIRE
INT_L_X4Y69.IMUX_L31.GFAN1
CLBLL_L_X4Y69.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y90.GFAN0.GND_WIRE
INT_L_X4Y90.BYP_ALT1.GFAN0
INT_L_X4Y90.BYP_L1.BYP_ALT1
CLBLL_L_X4Y90.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X7Y57.BYP_ALT3.GFAN1
INT_R_X7Y57.BYP3.BYP_ALT3
CLBLM_R_X7Y57.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y53.GFAN0.GND_WIRE
INT_R_X7Y53.BYP_ALT0.GFAN0
INT_R_X7Y53.BYP0.BYP_ALT0
CLBLM_R_X7Y53.CLBLM_L_AX.CLBLM_BYP0
INT_R_X7Y58.BYP_ALT3.GFAN1
INT_R_X7Y58.BYP3.BYP_ALT3
CLBLM_R_X7Y58.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y58.GFAN1.GND_WIRE
INT_R_X7Y58.BYP_ALT6.GFAN1
INT_R_X7Y58.BYP6.BYP_ALT6
CLBLM_R_X7Y58.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y58.BYP_ALT4.GFAN0
INT_R_X7Y58.BYP4.BYP_ALT4
CLBLM_R_X7Y58.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y56.GFAN0.GND_WIRE
INT_R_X7Y56.BYP_ALT5.GFAN0
INT_R_X7Y56.BYP5.BYP_ALT5
CLBLM_R_X7Y56.CLBLM_L_BX.CLBLM_BYP5
INT_R_X7Y59.BYP_ALT4.GFAN0
INT_R_X7Y59.BYP4.BYP_ALT4
CLBLM_R_X7Y59.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y57.GFAN0.GND_WIRE
INT_R_X7Y57.BYP_ALT4.GFAN0
INT_R_X7Y57.BYP4.BYP_ALT4
CLBLM_R_X7Y57.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y59.BYP_ALT3.GFAN1
INT_R_X7Y59.BYP3.BYP_ALT3
CLBLM_R_X7Y59.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y59.GFAN0.GND_WIRE
INT_R_X7Y59.BYP_ALT1.GFAN0
INT_R_X7Y59.BYP1.BYP_ALT1
CLBLM_R_X7Y59.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y60.BYP_ALT1.GFAN0
INT_R_X7Y60.BYP1.BYP_ALT1
CLBLM_R_X7Y60.CLBLM_M_AX.CLBLM_BYP1
INT_L_X8Y60.BYP_ALT3.GFAN1
INT_L_X8Y60.BYP_L3.BYP_ALT3
CLBLM_L_X8Y60.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y53.GFAN1.GND_WIRE
INT_R_X7Y53.BYP_ALT2.GFAN1
INT_R_X7Y53.BYP2.BYP_ALT2
CLBLM_R_X7Y53.CLBLM_L_CX.CLBLM_BYP2
INT_R_X7Y59.GFAN1.GND_WIRE
INT_R_X7Y59.BYP_ALT6.GFAN1
INT_R_X7Y59.BYP6.BYP_ALT6
CLBLM_R_X7Y59.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y58.GFAN0.GND_WIRE
INT_R_X7Y58.BYP_ALT1.GFAN0
INT_R_X7Y58.BYP1.BYP_ALT1
CLBLM_R_X7Y58.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y60.GFAN0.GND_WIRE
INT_R_X7Y60.BYP_ALT4.GFAN0
INT_R_X7Y60.BYP4.BYP_ALT4
CLBLM_R_X7Y60.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y57.GFAN1.GND_WIRE
INT_R_X7Y57.BYP_ALT6.GFAN1
INT_R_X7Y57.BYP6.BYP_ALT6
CLBLM_R_X7Y57.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y61.BYP_ALT4.GFAN0
INT_R_X7Y61.BYP4.BYP_ALT4
CLBLM_R_X7Y61.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y61.BYP_ALT3.GFAN1
INT_R_X7Y61.BYP3.BYP_ALT3
CLBLM_R_X7Y61.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y61.GFAN0.GND_WIRE
INT_R_X7Y61.BYP_ALT1.GFAN0
INT_R_X7Y61.BYP1.BYP_ALT1
CLBLM_R_X7Y61.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y60.BYP_ALT3.GFAN1
INT_R_X7Y60.BYP3.BYP_ALT3
CLBLM_R_X7Y60.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y60.GFAN1.GND_WIRE
INT_R_X7Y60.BYP_ALT6.GFAN1
INT_R_X7Y60.BYP6.BYP_ALT6
CLBLM_R_X7Y60.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y63.BYP_ALT1.GFAN0
INT_R_X7Y63.BYP1.BYP_ALT1
CLBLM_R_X7Y63.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y63.BYP_ALT3.GFAN1
INT_R_X7Y63.BYP3.BYP_ALT3
CLBLM_R_X7Y63.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y63.GFAN0.GND_WIRE
INT_R_X7Y63.BYP_ALT4.GFAN0
INT_R_X7Y63.BYP4.BYP_ALT4
CLBLM_R_X7Y63.CLBLM_M_BX.CLBLM_BYP4
INT_R_X7Y63.GFAN1.GND_WIRE
INT_R_X7Y63.BYP_ALT6.GFAN1
INT_R_X7Y63.BYP6.BYP_ALT6
CLBLM_R_X7Y63.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y64.GFAN0.GND_WIRE
INT_R_X7Y64.BYP_ALT1.GFAN0
INT_R_X7Y64.BYP1.BYP_ALT1
CLBLM_R_X7Y64.CLBLM_M_AX.CLBLM_BYP1
INT_R_X7Y64.BYP_ALT6.GFAN1
INT_R_X7Y64.BYP6.BYP_ALT6
CLBLM_R_X7Y64.CLBLM_M_DX.CLBLM_BYP6
INT_R_X7Y64.GFAN1.GND_WIRE
INT_R_X7Y64.BYP_ALT3.GFAN1
INT_R_X7Y64.BYP3.BYP_ALT3
CLBLM_R_X7Y64.CLBLM_M_CX.CLBLM_BYP3
INT_R_X7Y61.GFAN1.GND_WIRE
INT_R_X7Y61.BYP_ALT6.GFAN1
INT_R_X7Y61.BYP6.BYP_ALT6
CLBLM_R_X7Y61.CLBLM_M_DX.CLBLM_BYP6
INT_L_X2Y55.GFAN0.GND_WIRE
INT_L_X2Y55.BYP_ALT1.GFAN0
INT_L_X2Y55.BYP_L1.BYP_ALT1
CLBLL_L_X2Y55.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y55.IMUX_L31.GFAN1
CLBLL_L_X2Y55.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y55.IMUX_L38.GFAN1
CLBLL_L_X2Y55.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y56.IMUX_L11.GFAN0
CLBLL_L_X2Y56.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y56.IMUX_L24.GFAN0
CLBLL_L_X2Y56.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y56.IMUX_L32.GFAN0
CLBLL_L_X2Y56.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y56.GFAN0.GND_WIRE
INT_L_X2Y56.IMUX_L40.GFAN0
CLBLL_L_X2Y56.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y57.IMUX_L8.GFAN0
CLBLL_L_X2Y57.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y57.IMUX_L17.GFAN0
CLBLL_L_X2Y57.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y57.IMUX_L32.GFAN0
CLBLL_L_X2Y57.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y57.GFAN0.GND_WIRE
INT_L_X2Y57.IMUX_L40.GFAN0
CLBLL_L_X2Y57.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y58.IMUX_L7.GFAN1
CLBLL_L_X2Y58.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y58.IMUX_L15.GFAN1
CLBLL_L_X2Y58.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y58.IMUX_L28.GFAN1
CLBLL_L_X2Y58.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y58.GFAN1.GND_WIRE
INT_L_X2Y58.IMUX_L47.GFAN1
CLBLL_L_X2Y58.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y59.IMUX_L7.GFAN1
CLBLL_L_X2Y59.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y59.IMUX_L15.GFAN1
CLBLL_L_X2Y59.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y59.IMUX_L28.GFAN1
CLBLL_L_X2Y59.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y59.GFAN1.GND_WIRE
INT_L_X2Y59.IMUX_L45.GFAN1
CLBLL_L_X2Y59.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y60.IMUX_L11.GFAN0
CLBLL_L_X2Y60.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y60.IMUX_L24.GFAN0
CLBLL_L_X2Y60.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y60.IMUX_L32.GFAN0
CLBLL_L_X2Y60.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y60.IMUX_L40.GFAN0
CLBLL_L_X2Y60.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y61.IMUX_L7.GFAN1
CLBLL_L_X2Y61.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y61.IMUX_L15.GFAN1
CLBLL_L_X2Y61.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y61.IMUX_L31.GFAN1
CLBLL_L_X2Y61.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y61.IMUX_L38.GFAN1
CLBLL_L_X2Y61.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y62.IMUX_L7.GFAN1
CLBLL_L_X2Y62.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y62.IMUX_L15.GFAN1
CLBLL_L_X2Y62.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y62.IMUX_L28.GFAN1
CLBLL_L_X2Y62.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y62.GFAN1.GND_WIRE
INT_L_X2Y62.IMUX_L38.GFAN1
CLBLL_L_X2Y62.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y63.IMUX_L11.GFAN0
CLBLL_L_X2Y63.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y51.IMUX_L24.GFAN0
CLBLL_L_X2Y51.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y63.IMUX_L17.GFAN0
CLBLL_L_X2Y63.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X3Y40.BYP_ALT1.GFAN0
INT_R_X3Y40.BYP1.BYP_ALT1
CLBLM_R_X3Y40.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y63.IMUX_L32.GFAN0
CLBLL_L_X2Y63.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y63.GFAN0.GND_WIRE
INT_L_X2Y63.IMUX_L40.GFAN0
CLBLL_L_X2Y63.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X5Y48.GFAN0.GND_WIRE
INT_R_X5Y48.CTRL1.GFAN0
CLBLM_R_X5Y48.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y53.BYP_ALT1.GFAN0
INT_R_X5Y53.BYP1.BYP_ALT1
CLBLM_R_X5Y53.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y58.IMUX11.GFAN0
CLBLM_R_X3Y58.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X2Y65.IMUX_L8.GFAN0
CLBLL_L_X2Y65.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X3Y58.GFAN0.GND_WIRE
INT_R_X3Y58.BYP_ALT1.GFAN0
INT_R_X3Y58.BYP1.BYP_ALT1
CLBLM_R_X3Y58.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y92.IMUX_L7.GFAN1
CLBLL_L_X2Y92.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X3Y60.IMUX7.GFAN1
CLBLM_R_X3Y60.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X9Y55.IMUX31.GFAN1
INT_R_X9Y55.IMUX43.GFAN0
INT_R_X9Y55.IMUX29.GFAN1
INT_R_X9Y55.IMUX41.GFAN0
INT_R_X9Y56.IMUX31.GFAN1
INT_R_X9Y56.IMUX27.GFAN0
INT_R_X9Y56.IMUX29.GFAN1
INT_R_X9Y56.IMUX25.GFAN0
INT_R_X9Y57.IMUX31.GFAN1
INT_R_X9Y57.IMUX43.GFAN0
INT_R_X9Y57.IMUX29.GFAN1
INT_R_X9Y57.IMUX25.GFAN0
INT_R_X9Y58.IMUX31.GFAN1
INT_R_X9Y58.IMUX27.GFAN0
INT_R_X9Y58.IMUX29.GFAN1
INT_R_X9Y58.IMUX25.GFAN0
INT_R_X9Y59.IMUX31.GFAN1
INT_R_X9Y59.IMUX27.GFAN0
INT_R_X9Y59.IMUX13.GFAN1
INT_R_X9Y59.IMUX41.GFAN0
INT_R_X9Y55.IMUX30.GFAN1
INT_R_X9Y55.IMUX10.GFAN0
INT_R_X9Y55.IMUX12.GFAN1
INT_R_X9Y55.IMUX24.GFAN0
INT_R_X9Y56.IMUX14.GFAN1
INT_R_X9Y56.IMUX26.GFAN0
INT_R_X9Y56.IMUX12.GFAN1
INT_R_X9Y56.IMUX24.GFAN0
INT_R_X9Y57.IMUX46.GFAN1
INT_R_X9Y57.IMUX10.GFAN0
INT_R_X9Y57.IMUX28.GFAN1
INT_R_X9Y57.IMUX24.GFAN0
INT_R_X9Y58.IMUX22.GFAN1
INT_R_X9Y58.IMUX10.GFAN0
INT_R_X9Y58.IMUX12.GFAN1
INT_R_X9Y58.IMUX24.GFAN0
INT_R_X9Y59.IMUX30.GFAN1
INT_R_X9Y59.IMUX24.GFAN0
INT_R_X9Y59.IMUX12.GFAN1
INT_R_X9Y59.IMUX10.GFAN0
INT_R_X9Y55.IMUX27.GFAN0
INT_R_X9Y55.IMUX8.GFAN0
INT_R_X9Y55.IMUX2.GFAN0
INT_R_X9Y55.IMUX25.GFAN0
INT_R_X9Y59.IMUX26.GFAN0
INT_R_X9Y59.IMUX29.GFAN1
INT_R_X9Y59.IMUX11.GFAN0
INT_R_X9Y59.IMUX25.GFAN0
INT_R_X9Y59.IMUX36.GFAN1
INT_R_X9Y59.IMUX28.GFAN1
INT_R_X9Y59.IMUX7.GFAN1
INT_R_X9Y59.IMUX46.GFAN1
INT_R_X9Y59.IMUX6.GFAN1
INT_R_X9Y55.IMUX47.GFAN1
INT_R_X9Y55.IMUX7.GFAN1
INT_R_X9Y55.IMUX46.GFAN1
INT_R_X9Y55.IMUX6.GFAN1
INT_R_X9Y56.IMUX47.GFAN1
INT_R_X9Y56.IMUX7.GFAN1
INT_R_X9Y56.IMUX46.GFAN1
INT_R_X9Y56.IMUX6.GFAN1
INT_R_X9Y57.IMUX47.GFAN1
INT_R_X9Y57.IMUX7.GFAN1
INT_R_X9Y55.IMUX39.GFAN1
INT_R_X9Y55.IMUX3.GFAN0
INT_R_X9Y55.IMUX37.GFAN1
INT_R_X9Y55.IMUX1.GFAN0
INT_R_X9Y56.IMUX39.GFAN1
INT_R_X9Y56.IMUX35.GFAN0
INT_R_X9Y56.IMUX37.GFAN1
INT_R_X9Y56.IMUX33.GFAN0
INT_R_X9Y57.IMUX39.GFAN1
INT_R_X9Y57.IMUX3.GFAN0
INT_R_X9Y57.IMUX37.GFAN1
INT_R_X9Y57.IMUX33.GFAN0
INT_R_X9Y58.IMUX39.GFAN1
INT_R_X9Y58.IMUX35.GFAN0
INT_R_X9Y58.IMUX37.GFAN1
INT_R_X9Y58.IMUX33.GFAN0
INT_R_X9Y59.IMUX39.GFAN1
INT_R_X9Y59.IMUX35.GFAN0
INT_R_X9Y59.IMUX21.GFAN1
INT_R_X9Y59.IMUX1.GFAN0
INT_R_X9Y55.IMUX38.GFAN1
INT_R_X9Y55.IMUX18.GFAN0
INT_R_X9Y55.IMUX20.GFAN1
INT_R_X9Y55.IMUX32.GFAN0
INT_R_X9Y56.IMUX22.GFAN1
INT_R_X9Y56.IMUX34.GFAN0
INT_R_X9Y56.GFAN1.GND_WIRE
INT_R_X9Y56.IMUX20.GFAN1
INT_R_X9Y56.IMUX32.GFAN0
INT_R_X9Y57.IMUX6.GFAN1
INT_R_X9Y57.IMUX2.GFAN0
INT_R_X9Y57.GFAN1.GND_WIRE
INT_R_X9Y57.IMUX4.GFAN1
INT_R_X9Y57.IMUX32.GFAN0
INT_R_X9Y58.IMUX38.GFAN1
INT_R_X9Y58.IMUX18.GFAN0
INT_R_X9Y58.IMUX20.GFAN1
INT_R_X9Y58.IMUX32.GFAN0
INT_R_X9Y59.IMUX38.GFAN1
INT_R_X9Y59.IMUX32.GFAN0
INT_R_X9Y59.IMUX20.GFAN1
INT_R_X9Y59.IMUX18.GFAN0
INT_R_X9Y55.IMUX35.GFAN0
INT_R_X9Y55.IMUX16.GFAN0
INT_R_X9Y55.IMUX42.GFAN0
INT_R_X9Y55.GFAN0.GND_WIRE
INT_R_X9Y55.IMUX33.GFAN0
INT_R_X9Y59.IMUX34.GFAN0
INT_R_X9Y59.IMUX37.GFAN1
INT_R_X9Y59.IMUX19.GFAN0
INT_R_X9Y59.GFAN0.GND_WIRE
INT_R_X9Y59.IMUX33.GFAN0
INT_R_X9Y58.IMUX30.GFAN1
INT_R_X9Y58.GFAN1.GND_WIRE
INT_R_X9Y58.IMUX14.GFAN1
INT_R_X9Y77.IMUX5.GFAN1
INT_R_X9Y77.IMUX45.GFAN1
INT_R_X9Y76.IMUX4.GFAN1
INT_R_X9Y76.IMUX44.GFAN1
INT_R_X9Y76.IMUX5.GFAN1
INT_R_X9Y76.IMUX45.GFAN1
INT_R_X9Y75.IMUX4.GFAN1
INT_R_X9Y75.IMUX44.GFAN1
INT_R_X9Y75.IMUX5.GFAN1
INT_R_X9Y75.IMUX45.GFAN1
INT_R_X9Y79.IMUX4.GFAN1
INT_R_X9Y79.IMUX44.GFAN1
INT_R_X9Y79.IMUX5.GFAN1
INT_R_X9Y79.IMUX45.GFAN1
INT_R_X9Y78.IMUX4.GFAN1
INT_R_X9Y78.IMUX44.GFAN1
INT_L_X8Y58.IMUX_L15.GFAN1
CLBLM_L_X8Y58.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y58.IMUX_L29.GFAN1
CLBLM_L_X8Y58.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y58.IMUX_L45.GFAN1
CLBLM_L_X8Y58.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y59.IMUX_L7.GFAN1
CLBLM_L_X8Y59.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y59.IMUX_L15.GFAN1
CLBLM_L_X8Y59.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y59.IMUX_L31.GFAN1
CLBLM_L_X8Y59.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X8Y59.GFAN1.GND_WIRE
INT_L_X8Y59.IMUX_L38.GFAN1
CLBLM_L_X8Y59.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X8Y60.IMUX_L7.GFAN1
CLBLM_L_X8Y60.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y60.IMUX_L15.GFAN1
CLBLM_L_X8Y60.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y60.IMUX_L29.GFAN1
CLBLM_L_X8Y60.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y60.GFAN1.GND_WIRE
INT_L_X8Y60.IMUX_L44.GFAN1
CLBLM_L_X8Y60.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X8Y61.IMUX_L1.GFAN0
CLBLM_L_X8Y61.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y61.IMUX_L27.GFAN0
CLBLM_L_X8Y61.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X8Y61.IMUX_L32.GFAN0
CLBLM_L_X8Y61.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y61.GFAN0.GND_WIRE
INT_L_X8Y61.IMUX_L40.GFAN0
CLBLM_L_X8Y61.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y62.IMUX_L2.GFAN0
CLBLM_L_X8Y62.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y62.IMUX_L27.GFAN0
CLBLM_L_X8Y62.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X8Y62.IMUX_L32.GFAN0
CLBLM_L_X8Y62.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y62.GFAN0.GND_WIRE
INT_L_X8Y62.IMUX_L40.GFAN0
CLBLM_L_X8Y62.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y63.IMUX_L1.GFAN0
CLBLM_L_X8Y63.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y63.IMUX_L17.GFAN0
CLBLM_L_X8Y63.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X8Y63.IMUX_L32.GFAN0
CLBLM_L_X8Y63.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y63.GFAN0.GND_WIRE
INT_L_X8Y63.IMUX_L40.GFAN0
CLBLM_L_X8Y63.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y64.IMUX_L2.GFAN0
CLBLM_L_X8Y64.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y64.IMUX_L27.GFAN0
CLBLM_L_X8Y64.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X8Y64.IMUX_L32.GFAN0
CLBLM_L_X8Y64.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y64.GFAN0.GND_WIRE
INT_L_X8Y64.IMUX_L40.GFAN0
CLBLM_L_X8Y64.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y65.IMUX_L11.GFAN0
CLBLM_L_X8Y65.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y65.IMUX_L18.GFAN0
CLBLM_L_X8Y65.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X8Y65.IMUX_L32.GFAN0
CLBLM_L_X8Y65.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y65.GFAN0.GND_WIRE
INT_L_X8Y65.IMUX_L40.GFAN0
CLBLM_L_X8Y65.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y97.IMUX15.GFAN1
CLBLM_R_X3Y97.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y76.GFAN0.GND_WIRE
INT_L_X8Y76.BYP_ALT1.GFAN0
INT_L_X8Y76.BYP_L1.BYP_ALT1
CLBLM_L_X8Y76.CLBLM_M_AX.CLBLM_BYP1
INT_R_X9Y75.IMUX31.GFAN1
INT_R_X9Y75.IMUX43.GFAN0
INT_R_X9Y75.IMUX29.GFAN1
INT_R_X9Y75.IMUX41.GFAN0
INT_R_X9Y76.IMUX31.GFAN1
INT_R_X9Y76.IMUX27.GFAN0
INT_R_X9Y76.IMUX29.GFAN1
INT_R_X9Y76.IMUX25.GFAN0
INT_R_X9Y77.IMUX31.GFAN1
INT_R_X9Y77.IMUX43.GFAN0
INT_R_X9Y77.IMUX29.GFAN1
INT_R_X9Y77.IMUX25.GFAN0
INT_R_X9Y78.IMUX31.GFAN1
INT_R_X9Y78.IMUX27.GFAN0
INT_R_X9Y78.IMUX29.GFAN1
INT_R_X9Y78.IMUX25.GFAN0
INT_R_X9Y79.IMUX31.GFAN1
INT_R_X9Y79.IMUX27.GFAN0
INT_R_X9Y79.IMUX13.GFAN1
INT_R_X9Y79.IMUX41.GFAN0
INT_R_X9Y75.IMUX30.GFAN1
INT_R_X9Y75.IMUX10.GFAN0
INT_R_X9Y75.IMUX12.GFAN1
INT_R_X9Y75.IMUX24.GFAN0
INT_R_X9Y76.IMUX14.GFAN1
INT_R_X9Y76.IMUX26.GFAN0
INT_R_X9Y76.IMUX12.GFAN1
INT_R_X9Y76.IMUX24.GFAN0
INT_R_X9Y77.IMUX46.GFAN1
INT_R_X9Y77.IMUX10.GFAN0
INT_R_X9Y77.IMUX28.GFAN1
INT_R_X9Y77.IMUX24.GFAN0
INT_R_X9Y78.IMUX22.GFAN1
INT_R_X9Y78.IMUX10.GFAN0
INT_R_X9Y78.IMUX12.GFAN1
INT_R_X9Y78.IMUX24.GFAN0
INT_R_X9Y79.IMUX30.GFAN1
INT_R_X9Y79.IMUX24.GFAN0
INT_R_X9Y79.IMUX12.GFAN1
INT_R_X9Y79.IMUX10.GFAN0
INT_R_X9Y75.IMUX27.GFAN0
INT_R_X9Y75.IMUX8.GFAN0
INT_R_X9Y75.IMUX2.GFAN0
INT_R_X9Y75.IMUX25.GFAN0
INT_R_X9Y79.IMUX26.GFAN0
INT_R_X9Y79.IMUX29.GFAN1
INT_R_X9Y79.IMUX11.GFAN0
INT_R_X9Y79.IMUX25.GFAN0
INT_R_X9Y79.IMUX36.GFAN1
INT_R_X9Y79.IMUX28.GFAN1
INT_R_X9Y79.IMUX7.GFAN1
INT_R_X9Y79.IMUX46.GFAN1
INT_R_X9Y79.IMUX6.GFAN1
INT_R_X9Y75.IMUX47.GFAN1
INT_R_X9Y75.IMUX7.GFAN1
INT_R_X9Y75.IMUX46.GFAN1
INT_R_X9Y75.IMUX6.GFAN1
INT_R_X9Y76.IMUX47.GFAN1
INT_R_X9Y76.IMUX7.GFAN1
INT_R_X9Y76.IMUX46.GFAN1
INT_R_X9Y76.IMUX6.GFAN1
INT_R_X9Y77.IMUX47.GFAN1
INT_R_X9Y77.IMUX7.GFAN1
INT_R_X9Y75.IMUX39.GFAN1
INT_R_X9Y75.IMUX3.GFAN0
INT_R_X9Y75.IMUX37.GFAN1
INT_R_X9Y75.IMUX1.GFAN0
INT_R_X9Y76.IMUX39.GFAN1
INT_R_X9Y76.IMUX35.GFAN0
INT_R_X9Y76.IMUX37.GFAN1
INT_R_X9Y76.IMUX33.GFAN0
INT_R_X9Y77.IMUX39.GFAN1
INT_R_X9Y77.IMUX3.GFAN0
INT_R_X9Y77.IMUX37.GFAN1
INT_R_X9Y77.IMUX33.GFAN0
INT_R_X9Y78.IMUX39.GFAN1
INT_R_X9Y78.IMUX35.GFAN0
INT_R_X9Y78.IMUX37.GFAN1
INT_R_X9Y78.IMUX33.GFAN0
INT_R_X9Y79.IMUX39.GFAN1
INT_R_X9Y79.IMUX35.GFAN0
INT_R_X9Y79.IMUX21.GFAN1
INT_R_X9Y79.IMUX1.GFAN0
INT_R_X9Y75.IMUX38.GFAN1
INT_R_X9Y75.IMUX18.GFAN0
INT_R_X9Y75.IMUX20.GFAN1
INT_R_X9Y75.IMUX32.GFAN0
INT_R_X9Y76.IMUX22.GFAN1
INT_R_X9Y76.IMUX34.GFAN0
INT_R_X9Y76.GFAN1.GND_WIRE
INT_R_X9Y76.IMUX20.GFAN1
INT_R_X9Y76.IMUX32.GFAN0
INT_R_X9Y77.IMUX6.GFAN1
INT_R_X9Y77.IMUX2.GFAN0
INT_R_X9Y77.GFAN1.GND_WIRE
INT_R_X9Y77.IMUX4.GFAN1
INT_R_X9Y77.IMUX32.GFAN0
INT_R_X9Y78.IMUX38.GFAN1
INT_R_X9Y78.IMUX18.GFAN0
INT_R_X9Y78.IMUX20.GFAN1
INT_R_X9Y78.IMUX32.GFAN0
INT_R_X9Y79.IMUX38.GFAN1
INT_R_X9Y79.IMUX32.GFAN0
INT_R_X9Y79.IMUX20.GFAN1
INT_R_X9Y79.IMUX18.GFAN0
INT_R_X9Y75.IMUX35.GFAN0
INT_R_X9Y75.IMUX16.GFAN0
INT_R_X9Y75.IMUX42.GFAN0
INT_R_X9Y75.GFAN0.GND_WIRE
INT_R_X9Y75.IMUX33.GFAN0
INT_R_X9Y79.IMUX34.GFAN0
INT_R_X9Y79.IMUX37.GFAN1
INT_R_X9Y79.IMUX19.GFAN0
INT_R_X9Y79.GFAN0.GND_WIRE
INT_R_X9Y79.IMUX33.GFAN0
INT_R_X9Y78.IMUX30.GFAN1
INT_R_X9Y78.GFAN1.GND_WIRE
INT_R_X9Y78.IMUX14.GFAN1
INT_R_X3Y83.BYP_ALT3.GFAN1
INT_R_X3Y83.BYP3.BYP_ALT3
CLBLM_R_X3Y83.CLBLM_M_CX.CLBLM_BYP3
INT_L_X2Y83.BYP_ALT1.GFAN0
INT_L_X2Y83.BYP_L1.BYP_ALT1
CLBLL_L_X2Y83.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y75.GFAN1.GND_WIRE
INT_L_X2Y75.BYP_ALT3.GFAN1
INT_L_X2Y75.BYP_L3.BYP_ALT3
CLBLL_L_X2Y75.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y75.BYP_ALT4.GFAN0
INT_L_X2Y75.BYP_L4.BYP_ALT4
CLBLL_L_X2Y75.CLBLL_LL_BX.CLBLL_BYP4
INT_R_X3Y79.GFAN1.GND_WIRE
INT_R_X3Y79.BYP_ALT2.GFAN1
INT_R_X3Y79.BYP2.BYP_ALT2
CLBLM_R_X3Y79.CLBLM_L_CX.CLBLM_BYP2
INT_L_X2Y80.BYP_ALT6.GFAN1
INT_L_X2Y80.BYP_L6.BYP_ALT6
CLBLL_L_X2Y80.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y78.BYP_ALT5.GFAN0
INT_L_X2Y78.BYP_L5.BYP_ALT5
CLBLL_L_X2Y78.CLBLL_L_BX.CLBLL_BYP5
INT_L_X2Y80.BYP_ALT1.GFAN0
INT_L_X2Y80.BYP_L1.BYP_ALT1
CLBLL_L_X2Y80.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y84.BYP_ALT3.GFAN1
INT_L_X2Y84.BYP_L3.BYP_ALT3
CLBLL_L_X2Y84.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y80.BYP_ALT3.GFAN1
INT_L_X2Y80.BYP_L3.BYP_ALT3
CLBLL_L_X2Y80.CLBLL_LL_CX.CLBLL_BYP3
INT_R_X3Y79.BYP_ALT5.GFAN0
INT_R_X3Y79.BYP5.BYP_ALT5
CLBLM_R_X3Y79.CLBLM_L_BX.CLBLM_BYP5
INT_L_X2Y86.BYP_ALT6.GFAN1
INT_L_X2Y86.BYP_L6.BYP_ALT6
CLBLL_L_X2Y86.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X3Y83.BYP_ALT1.GFAN0
INT_R_X3Y83.BYP1.BYP_ALT1
CLBLM_R_X3Y83.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y85.GFAN1.GND_WIRE
INT_R_X3Y85.BYP_ALT6.GFAN1
INT_R_X3Y85.BYP6.BYP_ALT6
CLBLM_R_X3Y85.CLBLM_M_DX.CLBLM_BYP6
INT_L_X2Y83.BYP_ALT3.GFAN1
INT_L_X2Y83.BYP_L3.BYP_ALT3
CLBLL_L_X2Y83.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y78.BYP_ALT6.GFAN1
INT_L_X2Y78.BYP_L6.BYP_ALT6
CLBLL_L_X2Y78.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y84.GFAN1.GND_WIRE
INT_L_X2Y84.BYP_ALT6.GFAN1
INT_L_X2Y84.BYP_L6.BYP_ALT6
CLBLL_L_X2Y84.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y78.GFAN1.GND_WIRE
INT_L_X2Y78.BYP_ALT7.GFAN1
INT_L_X2Y78.BYP_L7.BYP_ALT7
CLBLL_L_X2Y78.CLBLL_L_DX.CLBLL_BYP7
INT_L_X2Y78.BYP_ALT4.GFAN0
INT_L_X2Y78.BYP_L4.BYP_ALT4
CLBLL_L_X2Y78.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y86.BYP_ALT1.GFAN0
INT_L_X2Y86.BYP_L1.BYP_ALT1
CLBLL_L_X2Y86.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y80.GFAN0.GND_WIRE
INT_L_X2Y80.BYP_ALT4.GFAN0
INT_L_X2Y80.BYP_L4.BYP_ALT4
CLBLL_L_X2Y80.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y88.GFAN1.GND_WIRE
INT_L_X2Y88.BYP_ALT3.GFAN1
INT_L_X2Y88.BYP_L3.BYP_ALT3
CLBLL_L_X2Y88.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y86.BYP_ALT4.GFAN0
INT_L_X2Y86.BYP_L4.BYP_ALT4
CLBLL_L_X2Y86.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y86.GFAN1.GND_WIRE
INT_L_X2Y86.BYP_ALT3.GFAN1
INT_L_X2Y86.BYP_L3.BYP_ALT3
CLBLL_L_X2Y86.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y84.BYP_ALT4.GFAN0
INT_L_X2Y84.BYP_L4.BYP_ALT4
CLBLL_L_X2Y84.CLBLL_LL_BX.CLBLL_BYP4
INT_R_X3Y83.GFAN0.GND_WIRE
INT_R_X3Y83.BYP_ALT4.GFAN0
INT_R_X3Y83.BYP4.BYP_ALT4
CLBLM_R_X3Y83.CLBLM_M_BX.CLBLM_BYP4
INT_L_X2Y83.GFAN0.GND_WIRE
INT_L_X2Y83.BYP_ALT4.GFAN0
INT_L_X2Y83.BYP_L4.BYP_ALT4
CLBLL_L_X2Y83.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y83.BYP_ALT6.GFAN1
INT_L_X2Y83.BYP_L6.BYP_ALT6
CLBLL_L_X2Y83.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X3Y83.GFAN1.GND_WIRE
INT_R_X3Y83.BYP_ALT6.GFAN1
INT_R_X3Y83.BYP6.BYP_ALT6
CLBLM_R_X3Y83.CLBLM_M_DX.CLBLM_BYP6
INT_R_X3Y85.BYP_ALT1.GFAN0
INT_R_X3Y85.BYP1.BYP_ALT1
CLBLM_R_X3Y85.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y85.GFAN0.GND_WIRE
INT_R_X3Y85.BYP_ALT4.GFAN0
INT_R_X3Y85.BYP4.BYP_ALT4
CLBLM_R_X3Y85.CLBLM_M_BX.CLBLM_BYP4
INT_L_X2Y75.BYP_ALT1.GFAN0
INT_L_X2Y75.BYP_L1.BYP_ALT1
CLBLL_L_X2Y75.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y75.IMUX_L32.GFAN0
CLBLL_L_X2Y75.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y75.IMUX_L40.GFAN0
CLBLL_L_X2Y75.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y76.IMUX_L7.GFAN1
CLBLL_L_X2Y76.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y76.IMUX_L15.GFAN1
CLBLL_L_X2Y76.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y76.IMUX_L22.GFAN1
CLBLL_L_X2Y76.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y76.GFAN1.GND_WIRE
INT_L_X2Y76.IMUX_L45.GFAN1
CLBLL_L_X2Y76.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y77.IMUX_L7.GFAN1
CLBLL_L_X2Y77.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y77.IMUX_L15.GFAN1
CLBLL_L_X2Y77.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y77.IMUX_L31.GFAN1
CLBLL_L_X2Y77.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y77.GFAN1.GND_WIRE
INT_L_X2Y77.IMUX_L45.GFAN1
CLBLL_L_X2Y77.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y78.IMUX_L11.GFAN0
CLBLL_L_X2Y78.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y78.IMUX_L24.GFAN0
CLBLL_L_X2Y78.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y78.IMUX_L32.GFAN0
CLBLL_L_X2Y78.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y78.GFAN0.GND_WIRE
INT_L_X2Y78.IMUX_L40.GFAN0
CLBLL_L_X2Y78.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y79.IMUX_L8.GFAN0
CLBLL_L_X2Y79.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y79.IMUX_L27.GFAN0
CLBLL_L_X2Y79.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y79.IMUX_L32.GFAN0
CLBLL_L_X2Y79.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y79.GFAN0.GND_WIRE
INT_L_X2Y79.IMUX_L40.GFAN0
CLBLL_L_X2Y79.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y80.IMUX_L7.GFAN1
CLBLL_L_X2Y80.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y80.IMUX_L15.GFAN1
CLBLL_L_X2Y80.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y80.IMUX_L22.GFAN1
CLBLL_L_X2Y80.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y80.GFAN1.GND_WIRE
INT_L_X2Y80.IMUX_L38.GFAN1
CLBLL_L_X2Y80.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y81.IMUX_L8.GFAN0
CLBLL_L_X2Y81.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y81.IMUX_L18.GFAN0
CLBLL_L_X2Y81.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y81.IMUX_L32.GFAN0
CLBLL_L_X2Y81.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y81.IMUX_L40.GFAN0
CLBLL_L_X2Y81.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y82.IMUX_L8.GFAN0
CLBLL_L_X2Y82.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y82.IMUX_L24.GFAN0
CLBLL_L_X2Y82.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y82.IMUX_L32.GFAN0
CLBLL_L_X2Y82.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y82.IMUX_L40.GFAN0
CLBLL_L_X2Y82.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y83.IMUX_L7.GFAN1
CLBLL_L_X2Y83.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X3Y48.IMUX24.GFAN0
CLBLM_R_X3Y48.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y63.IMUX_L15.GFAN1
CLBLL_L_X4Y63.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y83.IMUX_L15.GFAN1
CLBLL_L_X2Y83.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X3Y64.GFAN0.GND_WIRE
INT_R_X3Y64.BYP_ALT1.GFAN0
INT_R_X3Y64.BYP1.BYP_ALT1
CLBLM_R_X3Y64.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y83.IMUX_L44.GFAN1
CLBLL_L_X2Y83.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X3Y73.CTRL0.GFAN0
CLBLM_R_X3Y73.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y71.GFAN0.GND_WIRE
INT_L_X2Y71.BYP_ALT1.GFAN0
INT_L_X2Y71.BYP_L1.BYP_ALT1
CLBLL_L_X2Y71.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y63.IMUX24.GFAN0
CLBLM_R_X3Y63.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X2Y73.IMUX_L11.GFAN0
CLBLL_L_X2Y73.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y96.IMUX11.GFAN0
CLBLM_R_X3Y96.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y96.GFAN0.GND_WIRE
INT_R_X3Y96.IMUX27.GFAN0
CLBLM_R_X3Y96.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y73.GFAN0.GND_WIRE
INT_L_X2Y73.BYP_ALT1.GFAN0
INT_L_X2Y73.BYP_L1.BYP_ALT1
CLBLL_L_X2Y73.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X3Y53.IMUX15.GFAN1
CLBLM_R_X3Y53.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y73.IMUX2.GFAN0
CLBLM_R_X3Y73.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X9Y85.IMUX31.GFAN1
INT_R_X9Y85.IMUX43.GFAN0
INT_R_X9Y85.IMUX29.GFAN1
INT_R_X9Y85.IMUX41.GFAN0
INT_R_X9Y86.IMUX31.GFAN1
INT_R_X9Y86.IMUX27.GFAN0
INT_R_X9Y86.IMUX29.GFAN1
INT_R_X9Y86.IMUX25.GFAN0
INT_R_X9Y87.IMUX31.GFAN1
INT_R_X9Y87.IMUX43.GFAN0
INT_R_X9Y87.IMUX29.GFAN1
INT_R_X9Y87.IMUX25.GFAN0
INT_R_X9Y88.IMUX31.GFAN1
INT_R_X9Y88.IMUX27.GFAN0
INT_R_X9Y88.IMUX29.GFAN1
INT_R_X9Y88.IMUX25.GFAN0
INT_R_X9Y89.IMUX31.GFAN1
INT_R_X9Y89.IMUX27.GFAN0
INT_R_X9Y89.IMUX13.GFAN1
INT_R_X9Y89.IMUX41.GFAN0
INT_R_X9Y85.IMUX30.GFAN1
INT_R_X9Y85.IMUX10.GFAN0
INT_R_X9Y85.IMUX12.GFAN1
INT_R_X9Y85.IMUX24.GFAN0
INT_R_X9Y86.IMUX14.GFAN1
INT_R_X9Y86.IMUX26.GFAN0
INT_R_X9Y86.IMUX12.GFAN1
INT_R_X9Y86.IMUX24.GFAN0
INT_R_X9Y87.IMUX46.GFAN1
INT_R_X9Y87.IMUX10.GFAN0
INT_R_X9Y87.IMUX28.GFAN1
INT_R_X9Y87.IMUX24.GFAN0
INT_R_X9Y88.IMUX22.GFAN1
INT_R_X9Y88.IMUX10.GFAN0
INT_R_X9Y88.IMUX12.GFAN1
INT_R_X9Y88.IMUX24.GFAN0
INT_R_X9Y89.IMUX30.GFAN1
INT_R_X9Y89.IMUX24.GFAN0
INT_R_X9Y89.IMUX12.GFAN1
INT_R_X9Y89.IMUX10.GFAN0
INT_R_X9Y85.IMUX27.GFAN0
INT_R_X9Y85.IMUX8.GFAN0
INT_R_X9Y85.IMUX2.GFAN0
INT_R_X9Y85.IMUX25.GFAN0
INT_R_X9Y89.IMUX26.GFAN0
INT_R_X9Y89.IMUX29.GFAN1
INT_R_X9Y89.IMUX11.GFAN0
INT_R_X9Y89.IMUX25.GFAN0
INT_R_X9Y89.IMUX36.GFAN1
INT_R_X9Y89.IMUX28.GFAN1
INT_R_X9Y89.IMUX7.GFAN1
INT_R_X9Y89.IMUX46.GFAN1
INT_R_X9Y89.IMUX6.GFAN1
INT_R_X9Y85.IMUX47.GFAN1
INT_R_X9Y85.IMUX7.GFAN1
INT_R_X9Y85.IMUX46.GFAN1
INT_R_X9Y85.IMUX6.GFAN1
INT_R_X9Y86.IMUX47.GFAN1
INT_R_X9Y86.IMUX7.GFAN1
INT_R_X9Y86.IMUX46.GFAN1
INT_R_X9Y86.IMUX6.GFAN1
INT_R_X9Y87.IMUX47.GFAN1
INT_R_X9Y87.IMUX7.GFAN1
INT_R_X9Y85.IMUX39.GFAN1
INT_R_X9Y85.IMUX3.GFAN0
INT_R_X9Y85.IMUX37.GFAN1
INT_R_X9Y85.IMUX1.GFAN0
INT_R_X9Y86.IMUX39.GFAN1
INT_R_X9Y86.IMUX35.GFAN0
INT_R_X9Y86.IMUX37.GFAN1
INT_R_X9Y86.IMUX33.GFAN0
INT_R_X9Y87.IMUX39.GFAN1
INT_R_X9Y87.IMUX3.GFAN0
INT_R_X9Y87.IMUX37.GFAN1
INT_R_X9Y87.IMUX33.GFAN0
INT_R_X9Y88.IMUX39.GFAN1
INT_R_X9Y88.IMUX35.GFAN0
INT_R_X9Y88.IMUX37.GFAN1
INT_R_X9Y88.IMUX33.GFAN0
INT_R_X9Y89.IMUX39.GFAN1
INT_R_X9Y89.IMUX35.GFAN0
INT_R_X9Y89.IMUX21.GFAN1
INT_R_X9Y89.IMUX1.GFAN0
INT_R_X9Y85.IMUX38.GFAN1
INT_R_X9Y85.IMUX18.GFAN0
INT_R_X9Y85.IMUX20.GFAN1
INT_R_X9Y85.IMUX32.GFAN0
INT_R_X9Y86.IMUX22.GFAN1
INT_R_X9Y86.IMUX34.GFAN0
INT_R_X9Y86.GFAN1.GND_WIRE
INT_R_X9Y86.IMUX20.GFAN1
INT_R_X9Y86.IMUX32.GFAN0
INT_R_X9Y87.IMUX6.GFAN1
INT_R_X9Y87.IMUX2.GFAN0
INT_R_X9Y87.GFAN1.GND_WIRE
INT_R_X9Y87.IMUX4.GFAN1
INT_R_X9Y87.IMUX32.GFAN0
INT_R_X9Y88.IMUX38.GFAN1
INT_R_X9Y88.IMUX18.GFAN0
INT_R_X9Y88.IMUX20.GFAN1
INT_R_X9Y88.IMUX32.GFAN0
INT_R_X9Y89.IMUX38.GFAN1
INT_R_X9Y89.IMUX32.GFAN0
INT_R_X9Y89.IMUX20.GFAN1
INT_R_X9Y89.IMUX18.GFAN0
INT_R_X9Y85.IMUX35.GFAN0
INT_R_X9Y85.IMUX16.GFAN0
INT_R_X9Y85.IMUX42.GFAN0
INT_R_X9Y85.GFAN0.GND_WIRE
INT_R_X9Y85.IMUX33.GFAN0
INT_R_X9Y89.IMUX34.GFAN0
INT_R_X9Y89.IMUX37.GFAN1
INT_R_X9Y89.IMUX19.GFAN0
INT_R_X9Y89.GFAN0.GND_WIRE
INT_R_X9Y89.IMUX33.GFAN0
INT_R_X9Y88.IMUX30.GFAN1
INT_R_X9Y88.GFAN1.GND_WIRE
INT_R_X9Y88.IMUX14.GFAN1
INT_R_X9Y97.IMUX5.GFAN1
INT_R_X9Y97.IMUX45.GFAN1
INT_R_X9Y96.IMUX4.GFAN1
INT_R_X9Y96.IMUX44.GFAN1
INT_R_X9Y96.IMUX5.GFAN1
INT_R_X9Y96.IMUX45.GFAN1
INT_R_X9Y95.IMUX4.GFAN1
INT_R_X9Y95.IMUX44.GFAN1
INT_R_X9Y95.IMUX5.GFAN1
INT_R_X9Y95.IMUX45.GFAN1
INT_R_X9Y99.IMUX4.GFAN1
INT_R_X9Y99.IMUX44.GFAN1
INT_R_X9Y99.IMUX5.GFAN1
INT_R_X9Y99.IMUX45.GFAN1
INT_R_X9Y98.IMUX4.GFAN1
INT_R_X9Y98.IMUX44.GFAN1
INT_R_X3Y60.GFAN1.GND_WIRE
INT_R_X3Y60.IMUX15.GFAN1
CLBLM_R_X3Y60.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y92.IMUX_L15.GFAN1
CLBLL_L_X2Y92.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y92.IMUX_L31.GFAN1
CLBLL_L_X2Y92.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y92.GFAN1.GND_WIRE
INT_L_X2Y92.IMUX_L47.GFAN1
CLBLL_L_X2Y92.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y93.IMUX_L7.GFAN1
CLBLL_L_X2Y93.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y65.IMUX_L24.GFAN0
CLBLL_L_X2Y65.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y93.IMUX_L15.GFAN1
CLBLL_L_X2Y93.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y93.IMUX_L22.GFAN1
CLBLL_L_X2Y93.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y93.GFAN1.GND_WIRE
INT_L_X2Y93.IMUX_L44.GFAN1
CLBLL_L_X2Y93.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X2Y94.IMUX_L7.GFAN1
CLBLL_L_X2Y94.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y94.IMUX_L15.GFAN1
CLBLL_L_X2Y94.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y94.IMUX_L31.GFAN1
CLBLL_L_X2Y94.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y94.GFAN1.GND_WIRE
INT_L_X2Y94.IMUX_L45.GFAN1
CLBLL_L_X2Y94.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y95.IMUX_L7.GFAN1
CLBLL_L_X2Y95.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y95.IMUX_L15.GFAN1
CLBLL_L_X2Y95.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y95.IMUX_L22.GFAN1
CLBLL_L_X2Y95.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y95.GFAN1.GND_WIRE
INT_L_X2Y95.IMUX_L47.GFAN1
CLBLL_L_X2Y95.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y96.IMUX_L8.GFAN0
CLBLL_L_X2Y96.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y96.IMUX_L27.GFAN0
CLBLL_L_X2Y96.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X2Y96.IMUX_L32.GFAN0
CLBLL_L_X2Y96.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y96.GFAN0.GND_WIRE
INT_L_X2Y96.IMUX_L40.GFAN0
CLBLL_L_X2Y96.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y97.IMUX_L7.GFAN1
CLBLL_L_X2Y97.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y97.IMUX_L15.GFAN1
CLBLL_L_X2Y97.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y97.IMUX_L28.GFAN1
CLBLL_L_X2Y97.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y97.GFAN1.GND_WIRE
INT_L_X2Y97.IMUX_L38.GFAN1
CLBLL_L_X2Y97.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y98.IMUX_L7.GFAN1
CLBLL_L_X2Y98.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y98.IMUX_L15.GFAN1
CLBLL_L_X2Y98.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y98.IMUX_L31.GFAN1
CLBLL_L_X2Y98.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y98.GFAN1.GND_WIRE
INT_L_X2Y98.IMUX_L47.GFAN1
CLBLL_L_X2Y98.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y99.IMUX_L7.GFAN1
CLBLL_L_X2Y99.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y99.IMUX_L15.GFAN1
CLBLL_L_X2Y99.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y99.IMUX_L29.GFAN1
CLBLL_L_X2Y99.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y99.GFAN1.GND_WIRE
INT_L_X2Y99.IMUX_L44.GFAN1
CLBLL_L_X2Y99.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X8Y58.GFAN1.GND_WIRE
INT_L_X8Y58.IMUX_L7.GFAN1
CLBLM_L_X8Y58.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y82.GFAN0.GND_WIRE
INT_R_X3Y82.BYP_ALT1.GFAN0
INT_R_X3Y82.BYP1.BYP_ALT1
CLBLM_R_X3Y82.CLBLM_M_AX.CLBLM_BYP1
INT_R_X9Y95.IMUX31.GFAN1
INT_R_X9Y95.IMUX43.GFAN0
INT_R_X9Y95.IMUX29.GFAN1
INT_R_X9Y95.IMUX41.GFAN0
INT_R_X9Y96.IMUX31.GFAN1
INT_R_X9Y96.IMUX27.GFAN0
INT_R_X9Y96.IMUX29.GFAN1
INT_R_X9Y96.IMUX25.GFAN0
INT_R_X9Y97.IMUX31.GFAN1
INT_R_X9Y97.IMUX43.GFAN0
INT_R_X9Y97.IMUX29.GFAN1
INT_R_X9Y97.IMUX25.GFAN0
INT_R_X9Y98.IMUX31.GFAN1
INT_R_X9Y98.IMUX27.GFAN0
INT_R_X9Y98.IMUX29.GFAN1
INT_R_X9Y98.IMUX25.GFAN0
INT_R_X9Y99.IMUX31.GFAN1
INT_R_X9Y99.IMUX27.GFAN0
INT_R_X9Y99.IMUX13.GFAN1
INT_R_X9Y99.IMUX41.GFAN0
INT_R_X9Y95.IMUX30.GFAN1
INT_R_X9Y95.IMUX10.GFAN0
INT_R_X9Y95.IMUX12.GFAN1
INT_R_X9Y95.IMUX24.GFAN0
INT_R_X9Y96.IMUX14.GFAN1
INT_R_X9Y96.IMUX26.GFAN0
INT_R_X9Y96.IMUX12.GFAN1
INT_R_X9Y96.IMUX24.GFAN0
INT_R_X9Y97.IMUX46.GFAN1
INT_R_X9Y97.IMUX10.GFAN0
INT_R_X9Y97.IMUX28.GFAN1
INT_R_X9Y97.IMUX24.GFAN0
INT_R_X9Y98.IMUX22.GFAN1
INT_R_X9Y98.IMUX10.GFAN0
INT_R_X9Y98.IMUX12.GFAN1
INT_R_X9Y98.IMUX24.GFAN0
INT_R_X9Y99.IMUX30.GFAN1
INT_R_X9Y99.IMUX24.GFAN0
INT_R_X9Y99.IMUX12.GFAN1
INT_R_X9Y99.IMUX10.GFAN0
INT_R_X9Y95.IMUX27.GFAN0
INT_R_X9Y95.IMUX8.GFAN0
INT_R_X9Y95.IMUX2.GFAN0
INT_R_X9Y95.IMUX25.GFAN0
INT_R_X9Y99.IMUX26.GFAN0
INT_R_X9Y99.IMUX29.GFAN1
INT_R_X9Y99.IMUX11.GFAN0
INT_R_X9Y99.IMUX25.GFAN0
INT_R_X9Y99.IMUX36.GFAN1
INT_R_X9Y99.IMUX28.GFAN1
INT_R_X9Y99.IMUX7.GFAN1
INT_R_X9Y99.IMUX46.GFAN1
INT_R_X9Y99.IMUX6.GFAN1
INT_R_X9Y95.IMUX47.GFAN1
INT_R_X9Y95.IMUX7.GFAN1
INT_R_X9Y95.IMUX46.GFAN1
INT_R_X9Y95.IMUX6.GFAN1
INT_R_X9Y96.IMUX47.GFAN1
INT_R_X9Y96.IMUX7.GFAN1
INT_R_X9Y96.IMUX46.GFAN1
INT_R_X9Y96.IMUX6.GFAN1
INT_R_X9Y97.IMUX47.GFAN1
INT_R_X9Y97.IMUX7.GFAN1
INT_R_X9Y95.IMUX39.GFAN1
INT_R_X9Y95.IMUX3.GFAN0
INT_R_X9Y95.IMUX37.GFAN1
INT_R_X9Y95.IMUX1.GFAN0
INT_R_X9Y96.IMUX39.GFAN1
INT_R_X9Y96.IMUX35.GFAN0
INT_R_X9Y96.IMUX37.GFAN1
INT_R_X9Y96.IMUX33.GFAN0
INT_R_X9Y97.IMUX39.GFAN1
INT_R_X9Y97.IMUX3.GFAN0
INT_R_X9Y97.IMUX37.GFAN1
INT_R_X9Y97.IMUX33.GFAN0
INT_R_X9Y98.IMUX39.GFAN1
INT_R_X9Y98.IMUX35.GFAN0
INT_R_X9Y98.IMUX37.GFAN1
INT_R_X9Y98.IMUX33.GFAN0
INT_R_X9Y99.IMUX39.GFAN1
INT_R_X9Y99.IMUX35.GFAN0
INT_R_X9Y99.IMUX21.GFAN1
INT_R_X9Y99.IMUX1.GFAN0
INT_R_X9Y95.IMUX38.GFAN1
INT_R_X9Y95.IMUX18.GFAN0
INT_R_X9Y95.IMUX20.GFAN1
INT_R_X9Y95.IMUX32.GFAN0
INT_R_X9Y96.IMUX22.GFAN1
INT_R_X9Y96.IMUX34.GFAN0
INT_R_X9Y96.GFAN1.GND_WIRE
INT_R_X9Y96.IMUX20.GFAN1
INT_R_X9Y96.IMUX32.GFAN0
INT_R_X9Y97.IMUX6.GFAN1
INT_R_X9Y97.IMUX2.GFAN0
INT_R_X9Y97.GFAN1.GND_WIRE
INT_R_X9Y97.IMUX4.GFAN1
INT_R_X9Y97.IMUX32.GFAN0
INT_R_X9Y98.IMUX38.GFAN1
INT_R_X9Y98.IMUX18.GFAN0
INT_R_X9Y98.IMUX20.GFAN1
INT_R_X9Y98.IMUX32.GFAN0
INT_R_X9Y99.IMUX38.GFAN1
INT_R_X9Y99.IMUX32.GFAN0
INT_R_X9Y99.IMUX20.GFAN1
INT_R_X9Y99.IMUX18.GFAN0
INT_R_X9Y95.IMUX35.GFAN0
INT_R_X9Y95.IMUX16.GFAN0
INT_R_X9Y95.IMUX42.GFAN0
INT_R_X9Y95.GFAN0.GND_WIRE
INT_R_X9Y95.IMUX33.GFAN0
INT_R_X9Y99.IMUX34.GFAN0
INT_R_X9Y99.IMUX37.GFAN1
INT_R_X9Y99.IMUX19.GFAN0
INT_R_X9Y99.GFAN0.GND_WIRE
INT_R_X9Y99.IMUX33.GFAN0
INT_R_X9Y98.IMUX30.GFAN1
INT_R_X9Y98.GFAN1.GND_WIRE
INT_R_X9Y98.IMUX14.GFAN1
INT_R_X9Y42.IMUX31.GFAN1
INT_R_X5Y40.GFAN0.GND_WIRE
INT_R_X5Y40.IMUX2.GFAN0
CLBLM_R_X5Y40.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X9Y42.IMUX43.GFAN0
INT_R_X5Y42.GFAN1.GND_WIRE
INT_R_X5Y42.IMUX7.GFAN1
CLBLM_R_X5Y42.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X9Y42.IMUX29.GFAN1
INT_L_X4Y41.IMUX_L33.GFAN0
CLBLL_L_X4Y41.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X9Y42.IMUX25.GFAN0
INT_L_X4Y41.GFAN0.GND_WIRE
INT_L_X4Y41.IMUX_L10.GFAN0
CLBLL_L_X4Y41.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X9Y43.IMUX31.GFAN1
INT_L_X4Y44.GFAN0.GND_WIRE
INT_L_X4Y44.IMUX_L16.GFAN0
CLBLL_L_X4Y44.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X9Y43.IMUX27.GFAN0
INT_L_X4Y45.GFAN1.GND_WIRE
INT_L_X4Y45.IMUX_L6.GFAN1
CLBLL_L_X4Y45.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X9Y43.IMUX29.GFAN1
INT_R_X5Y37.GFAN0.GND_WIRE
INT_R_X5Y37.IMUX8.GFAN0
CLBLM_R_X5Y37.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X9Y44.IMUX25.GFAN0
INT_R_X9Y44.IMUX11.GFAN0
INT_R_X9Y44.IMUX29.GFAN1
INT_R_X9Y44.IMUX26.GFAN0
INT_R_X9Y40.IMUX25.GFAN0
INT_R_X9Y40.IMUX2.GFAN0
INT_R_X9Y40.IMUX8.GFAN0
INT_R_X9Y40.IMUX27.GFAN0
INT_R_X9Y44.IMUX10.GFAN0
INT_R_X9Y44.IMUX12.GFAN1
INT_R_X9Y44.IMUX24.GFAN0
INT_R_X9Y44.IMUX30.GFAN1
INT_R_X9Y43.IMUX24.GFAN0
INT_R_X9Y43.IMUX12.GFAN1
INT_R_X9Y43.IMUX10.GFAN0
INT_R_X9Y43.GFAN1.GND_WIRE
INT_R_X9Y43.IMUX22.GFAN1
INT_R_X9Y42.IMUX24.GFAN0
INT_R_X9Y42.IMUX28.GFAN1
INT_R_X9Y42.IMUX10.GFAN0
INT_R_X9Y42.GFAN1.GND_WIRE
INT_R_X9Y42.IMUX46.GFAN1
INT_R_X9Y41.IMUX24.GFAN0
INT_R_X9Y41.IMUX12.GFAN1
INT_R_X9Y41.GFAN0.GND_WIRE
INT_R_X9Y41.IMUX26.GFAN0
INT_R_X9Y41.GFAN1.GND_WIRE
INT_R_X9Y41.IMUX14.GFAN1
INT_R_X9Y40.IMUX24.GFAN0
INT_R_X9Y40.IMUX12.GFAN1
INT_R_X9Y40.GFAN0.GND_WIRE
INT_R_X9Y40.IMUX10.GFAN0
INT_R_X9Y40.GFAN1.GND_WIRE
INT_R_X9Y40.IMUX30.GFAN1
INT_R_X9Y44.IMUX41.GFAN0
INT_R_X9Y44.IMUX13.GFAN1
INT_R_X9Y44.IMUX27.GFAN0
INT_R_X9Y44.IMUX31.GFAN1
INT_R_X9Y43.IMUX25.GFAN0
INT_R_X5Y41.GFAN0.GND_WIRE
INT_R_X5Y41.IMUX11.GFAN0
CLBLM_R_X5Y41.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X9Y44.IMUX36.GFAN1
INT_R_X9Y44.IMUX28.GFAN1
INT_R_X9Y52.IMUX31.GFAN1
INT_R_X9Y52.IMUX43.GFAN0
INT_L_X4Y51.IMUX_L7.GFAN1
CLBLL_L_X4Y51.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X9Y52.IMUX29.GFAN1
INT_R_X9Y52.IMUX25.GFAN0
INT_L_X4Y55.GFAN0.GND_WIRE
INT_L_X4Y55.IMUX_L3.GFAN0
CLBLL_L_X4Y55.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X9Y53.IMUX31.GFAN1
INT_R_X9Y53.IMUX27.GFAN0
INT_L_X4Y54.GFAN0.GND_WIRE
INT_L_X4Y54.IMUX_L10.GFAN0
CLBLL_L_X4Y54.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X9Y53.IMUX29.GFAN1
INT_L_X4Y53.GFAN1.GND_WIRE
INT_L_X4Y53.IMUX_L6.GFAN1
CLBLL_L_X4Y53.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X9Y54.IMUX25.GFAN0
INT_R_X9Y54.IMUX11.GFAN0
INT_R_X9Y54.IMUX29.GFAN1
INT_R_X9Y54.IMUX26.GFAN0
INT_R_X9Y50.IMUX25.GFAN0
INT_R_X9Y50.IMUX2.GFAN0
INT_R_X9Y50.IMUX8.GFAN0
INT_R_X9Y50.IMUX27.GFAN0
INT_R_X9Y54.IMUX10.GFAN0
INT_R_X9Y54.IMUX12.GFAN1
INT_R_X9Y54.IMUX24.GFAN0
INT_R_X9Y54.IMUX30.GFAN1
INT_R_X9Y53.IMUX24.GFAN0
INT_R_X9Y53.IMUX12.GFAN1
INT_R_X9Y53.IMUX10.GFAN0
INT_R_X9Y53.IMUX22.GFAN1
INT_R_X9Y52.IMUX24.GFAN0
INT_R_X9Y52.IMUX28.GFAN1
INT_R_X9Y52.IMUX10.GFAN0
INT_R_X9Y52.GFAN1.GND_WIRE
INT_R_X9Y52.IMUX46.GFAN1
INT_R_X9Y51.IMUX24.GFAN0
INT_R_X9Y51.IMUX12.GFAN1
INT_R_X9Y51.IMUX26.GFAN0
INT_R_X9Y51.GFAN1.GND_WIRE
INT_R_X9Y51.IMUX14.GFAN1
INT_R_X9Y50.IMUX24.GFAN0
INT_R_X9Y50.IMUX12.GFAN1
INT_R_X9Y50.GFAN0.GND_WIRE
INT_R_X9Y50.IMUX10.GFAN0
INT_R_X9Y50.IMUX30.GFAN1
INT_R_X9Y54.IMUX41.GFAN0
INT_R_X9Y54.IMUX13.GFAN1
INT_R_X9Y54.IMUX27.GFAN0
INT_R_X9Y54.IMUX31.GFAN1
INT_R_X9Y53.IMUX25.GFAN0
INT_L_X4Y52.GFAN0.GND_WIRE
INT_L_X4Y52.IMUX_L11.GFAN0
CLBLL_L_X4Y52.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X9Y54.IMUX36.GFAN1
INT_R_X9Y54.IMUX28.GFAN1
INT_R_X9Y34.IMUX36.GFAN1
INT_R_X9Y34.IMUX28.GFAN1
INT_R_X9Y53.IMUX30.GFAN1
INT_R_X9Y53.GFAN1.GND_WIRE
INT_R_X9Y53.IMUX14.GFAN1
INT_L_X2Y50.BYP_ALT1.GFAN0
INT_L_X2Y50.BYP_L1.BYP_ALT1
CLBLL_L_X2Y50.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y50.IMUX_L32.GFAN0
CLBLL_L_X2Y50.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y50.IMUX_L40.GFAN0
CLBLL_L_X2Y50.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y61.GFAN0.GND_WIRE
INT_L_X4Y61.IMUX_L27.GFAN0
CLBLL_L_X4Y61.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X3Y56.GFAN0.GND_WIRE
INT_R_X3Y56.BYP_ALT1.GFAN0
INT_R_X3Y56.BYP1.BYP_ALT1
CLBLM_R_X3Y56.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y56.IMUX28.GFAN1
CLBLM_R_X3Y56.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y56.IMUX47.GFAN1
CLBLM_R_X3Y56.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X2Y50.GFAN0.GND_WIRE
INT_L_X2Y50.IMUX_L17.GFAN0
CLBLL_L_X2Y50.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X3Y48.GFAN0.GND_WIRE
INT_R_X3Y48.IMUX8.GFAN0
CLBLM_R_X3Y48.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y56.GFAN1.GND_WIRE
INT_R_X3Y56.IMUX15.GFAN1
CLBLM_R_X3Y56.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y49.IMUX_L15.GFAN1
CLBLL_L_X2Y49.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y49.IMUX_L29.GFAN1
CLBLL_L_X2Y49.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y49.GFAN1.GND_WIRE
INT_L_X2Y49.IMUX_L38.GFAN1
CLBLL_L_X2Y49.CLBLL_LL_D3.CLBLL_IMUX38
INT_R_X3Y55.GFAN0.GND_WIRE
INT_R_X3Y55.IMUX24.GFAN0
CLBLM_R_X3Y55.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X3Y53.GFAN0.GND_WIRE
INT_R_X3Y53.BYP_ALT1.GFAN0
INT_R_X3Y53.BYP1.BYP_ALT1
CLBLM_R_X3Y53.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y53.IMUX31.GFAN1
CLBLM_R_X3Y53.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y53.GFAN1.GND_WIRE
INT_R_X3Y53.IMUX38.GFAN1
CLBLM_R_X3Y53.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y52.IMUX18.GFAN0
CLBLM_R_X3Y52.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y52.BYP_ALT1.GFAN0
INT_R_X3Y52.BYP1.BYP_ALT1
CLBLM_R_X3Y52.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y52.IMUX32.GFAN0
CLBLM_R_X3Y52.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y52.GFAN0.GND_WIRE
INT_R_X3Y52.IMUX40.GFAN0
CLBLM_R_X3Y52.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y63.GFAN1.GND_WIRE
INT_R_X3Y63.IMUX47.GFAN1
CLBLM_R_X3Y63.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y73.GFAN0.GND_WIRE
INT_R_X3Y73.IMUX27.GFAN0
CLBLM_R_X3Y73.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y63.IMUX8.GFAN0
CLBLM_R_X3Y63.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X2Y55.GFAN1.GND_WIRE
INT_L_X2Y55.IMUX_L15.GFAN1
CLBLL_L_X2Y55.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y41.IMUX_L15.GFAN1
CLBLL_L_X2Y41.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y41.IMUX_L31.GFAN1
CLBLL_L_X2Y41.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y41.IMUX_L47.GFAN1
CLBLL_L_X2Y41.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y42.GFAN1.GND_WIRE
INT_L_X2Y42.CTRL_L1.GFAN1
CLBLL_L_X2Y42.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y44.GFAN0.GND_WIRE
INT_L_X2Y44.CTRL_L0.GFAN0
CLBLL_L_X2Y44.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y40.GFAN1.GND_WIRE
INT_L_X2Y40.CTRL_L0.GFAN1
CLBLL_L_X2Y40.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y41.GFAN1.GND_WIRE
INT_L_X2Y41.CTRL_L0.GFAN1
CLBLL_L_X2Y41.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y44.GFAN1.GND_WIRE
INT_R_X3Y44.CTRL0.GFAN1
CLBLM_R_X3Y44.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y42.GFAN1.GND_WIRE
INT_R_X3Y42.CTRL0.GFAN1
CLBLM_R_X3Y42.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y49.GFAN1.GND_WIRE
INT_L_X4Y49.CTRL_L1.GFAN1
CLBLL_L_X4Y49.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y38.GFAN0.GND_WIRE
INT_R_X3Y38.CTRL0.GFAN0
CLBLM_R_X3Y38.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y40.GFAN0.GND_WIRE
INT_R_X3Y40.CTRL0.GFAN0
CLBLM_R_X3Y40.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y50.GFAN1.GND_WIRE
INT_R_X3Y50.CTRL0.GFAN1
CLBLM_R_X3Y50.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y63.GFAN0.GND_WIRE
INT_R_X3Y63.IMUX16.GFAN0
CLBLM_R_X3Y63.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y69.IMUX23.GFAN1
CLBLM_R_X3Y69.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y69.IMUX6.GFAN1
CLBLM_R_X3Y69.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y98.IMUX6.GFAN1
CLBLM_R_X3Y98.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y57.GFAN1.GND_WIRE
INT_R_X3Y57.IMUX47.GFAN1
CLBLM_R_X3Y57.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y97.GFAN0.GND_WIRE
INT_R_X3Y97.BYP_ALT1.GFAN0
INT_R_X3Y97.BYP1.BYP_ALT1
CLBLM_R_X3Y97.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y97.IMUX28.GFAN1
CLBLM_R_X3Y97.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y97.GFAN1.GND_WIRE
INT_R_X3Y97.IMUX45.GFAN1
CLBLM_R_X3Y97.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y98.IMUX7.GFAN1
CLBLM_R_X3Y98.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y98.IMUX15.GFAN1
CLBLM_R_X3Y98.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y98.IMUX29.GFAN1
CLBLM_R_X3Y98.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y98.GFAN1.GND_WIRE
INT_R_X3Y98.IMUX38.GFAN1
CLBLM_R_X3Y98.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X4Y85.IMUX_L17.GFAN0
CLBLL_L_X4Y85.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X3Y57.IMUX8.GFAN0
CLBLM_R_X3Y57.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y85.BYP_ALT1.GFAN0
INT_L_X4Y85.BYP_L1.BYP_ALT1
CLBLL_L_X4Y85.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y85.IMUX_L32.GFAN0
CLBLL_L_X4Y85.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y75.GFAN0.GND_WIRE
INT_L_X2Y75.IMUX_L17.GFAN0
CLBLL_L_X2Y75.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y85.GFAN0.GND_WIRE
INT_L_X4Y85.IMUX_L40.GFAN0
CLBLL_L_X4Y85.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y61.GFAN1.GND_WIRE
INT_L_X2Y61.CTRL_L0.GFAN1
CLBLL_L_X2Y61.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y60.GFAN0.GND_WIRE
INT_L_X2Y60.CTRL_L0.GFAN0
CLBLL_L_X2Y60.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y64.GFAN0.GND_WIRE
INT_L_X2Y64.CTRL_L1.GFAN0
CLBLL_L_X2Y64.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y65.GFAN0.GND_WIRE
INT_L_X2Y65.CTRL_L0.GFAN0
CLBLL_L_X2Y65.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y91.GFAN0.GND_WIRE
INT_R_X3Y91.CTRL1.GFAN0
CLBLM_R_X3Y91.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y82.GFAN0.GND_WIRE
INT_L_X2Y82.CTRL_L0.GFAN0
CLBLL_L_X2Y82.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y86.GFAN0.GND_WIRE
INT_L_X2Y86.CTRL_L0.GFAN0
CLBLL_L_X2Y86.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y92.GFAN0.GND_WIRE
INT_R_X3Y92.CTRL1.GFAN0
CLBLM_R_X3Y92.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y83.CTRL_L0.GFAN1
CLBLL_L_X2Y83.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y84.GFAN0.GND_WIRE
INT_L_X2Y84.CTRL_L0.GFAN0
CLBLL_L_X2Y84.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y81.GFAN0.GND_WIRE
INT_L_X2Y81.CTRL_L0.GFAN0
CLBLL_L_X2Y81.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y81.GFAN1.GND_WIRE
INT_R_X3Y81.CTRL0.GFAN1
CLBLM_R_X3Y81.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y46.IMUX_L45.GFAN1
CLBLL_L_X2Y46.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y51.BYP_ALT1.GFAN0
INT_L_X2Y51.BYP_L1.BYP_ALT1
CLBLL_L_X2Y51.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y51.IMUX_L32.GFAN0
CLBLL_L_X2Y51.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y51.GFAN0.GND_WIRE
INT_L_X2Y51.IMUX_L40.GFAN0
CLBLL_L_X2Y51.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y52.IMUX_L7.GFAN1
CLBLL_L_X2Y52.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y52.IMUX_L15.GFAN1
CLBLL_L_X2Y52.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y52.IMUX_L29.GFAN1
CLBLL_L_X2Y52.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y52.GFAN1.GND_WIRE
INT_L_X2Y52.IMUX_L38.GFAN1
CLBLL_L_X2Y52.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y53.IMUX_L2.GFAN0
CLBLL_L_X2Y53.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y53.IMUX_L17.GFAN0
CLBLL_L_X2Y53.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y53.IMUX_L32.GFAN0
CLBLL_L_X2Y53.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y53.GFAN0.GND_WIRE
INT_L_X2Y53.IMUX_L40.GFAN0
CLBLL_L_X2Y53.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y54.IMUX_L7.GFAN1
CLBLL_L_X2Y54.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y54.IMUX_L15.GFAN1
CLBLL_L_X2Y54.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y54.IMUX_L22.GFAN1
CLBLL_L_X2Y54.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y54.GFAN1.GND_WIRE
INT_L_X2Y54.IMUX_L47.GFAN1
CLBLL_L_X2Y54.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y72.IMUX_L27.GFAN0
CLBLL_L_X4Y72.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X3Y55.IMUX47.GFAN1
CLBLM_R_X3Y55.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y79.BYP_ALT1.GFAN0
INT_R_X3Y79.BYP1.BYP_ALT1
CLBLM_R_X3Y79.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y79.IMUX32.GFAN0
CLBLM_R_X3Y79.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y48.IMUX31.GFAN1
CLBLM_R_X3Y48.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y76.IMUX7.GFAN1
CLBLM_R_X3Y76.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y79.IMUX40.GFAN0
CLBLM_R_X3Y79.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y76.IMUX15.GFAN1
CLBLM_R_X3Y76.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y76.IMUX31.GFAN1
CLBLM_R_X3Y76.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y76.GFAN1.GND_WIRE
INT_R_X3Y76.IMUX38.GFAN1
CLBLM_R_X3Y76.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X5Y53.GFAN0.GND_WIRE
INT_R_X5Y53.IMUX2.GFAN0
CLBLM_R_X5Y53.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y74.GFAN1.GND_WIRE
INT_L_X2Y74.CTRL_L1.GFAN1
CLBLL_L_X2Y74.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y72.GFAN0.GND_WIRE
INT_L_X2Y72.CTRL_L1.GFAN0
CLBLL_L_X2Y72.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y46.GFAN1.GND_WIRE
INT_L_X2Y46.CTRL_L1.GFAN1
CLBLL_L_X2Y46.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y69.GFAN1.GND_WIRE
INT_R_X3Y69.IMUX37.GFAN1
CLBLM_R_X3Y69.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y51.GFAN1.GND_WIRE
INT_L_X4Y51.IMUX_L14.GFAN1
CLBLL_L_X4Y51.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y57.GFAN0.GND_WIRE
INT_R_X3Y57.IMUX24.GFAN0
CLBLM_R_X3Y57.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y63.GFAN0.GND_WIRE
INT_L_X4Y63.BYP_ALT1.GFAN0
INT_L_X4Y63.BYP_L1.BYP_ALT1
CLBLL_L_X4Y63.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y63.IMUX_L31.GFAN1
CLBLL_L_X4Y63.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y63.GFAN1.GND_WIRE
INT_L_X4Y63.IMUX_L45.GFAN1
CLBLL_L_X4Y63.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y64.IMUX_L1.GFAN0
CLBLL_L_X4Y64.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y83.GFAN1.GND_WIRE
INT_L_X2Y83.IMUX_L29.GFAN1
CLBLL_L_X2Y83.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y64.IMUX_L24.GFAN0
CLBLL_L_X4Y64.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y64.IMUX_L32.GFAN0
CLBLL_L_X4Y64.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y64.GFAN0.GND_WIRE
INT_L_X4Y64.IMUX_L40.GFAN0
CLBLL_L_X4Y64.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y65.IMUX_L7.GFAN1
CLBLL_L_X4Y65.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y65.IMUX_L15.GFAN1
CLBLL_L_X4Y65.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X4Y65.IMUX_L29.GFAN1
CLBLL_L_X4Y65.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y65.GFAN1.GND_WIRE
INT_L_X4Y65.IMUX_L45.GFAN1
CLBLL_L_X4Y65.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y66.IMUX_L7.GFAN1
CLBLL_L_X4Y66.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y66.IMUX_L15.GFAN1
CLBLL_L_X4Y66.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X4Y66.IMUX_L29.GFAN1
CLBLL_L_X4Y66.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y66.GFAN1.GND_WIRE
INT_L_X4Y66.IMUX_L44.GFAN1
CLBLL_L_X4Y66.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X3Y55.GFAN1.GND_WIRE
INT_R_X3Y55.IMUX31.GFAN1
CLBLM_R_X3Y55.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y72.BYP_ALT1.GFAN0
INT_L_X4Y72.BYP_L1.BYP_ALT1
CLBLL_L_X4Y72.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X4Y72.IMUX_L32.GFAN0
CLBLL_L_X4Y72.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X3Y48.GFAN1.GND_WIRE
INT_R_X3Y48.IMUX47.GFAN1
CLBLM_R_X3Y48.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y79.GFAN0.GND_WIRE
INT_R_X3Y79.IMUX18.GFAN0
CLBLM_R_X3Y79.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y72.GFAN0.GND_WIRE
INT_L_X4Y72.IMUX_L40.GFAN0
CLBLL_L_X4Y72.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y75.GFAN1.GND_WIRE
INT_L_X4Y75.CTRL_L0.GFAN1
CLBLL_L_X4Y75.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y74.GFAN0.GND_WIRE
INT_L_X4Y74.CTRL_L1.GFAN0
CLBLL_L_X4Y74.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y60.GFAN1.GND_WIRE
INT_R_X5Y60.CTRL0.GFAN1
CLBLM_R_X5Y60.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y68.GFAN1.GND_WIRE
INT_R_X5Y68.CTRL1.GFAN1
CLBLM_R_X5Y68.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X9Y59.IMUX15.GFAN1
INT_R_X9Y59.IMUX22.GFAN1
INT_R_X9Y58.CTRL0.GFAN0
INT_R_X9Y59.IMUX14.GFAN1
INT_R_X9Y59.GFAN1.GND_WIRE
INT_R_X9Y59.IMUX23.GFAN1
INT_R_X9Y58.CTRL1.GFAN0
INT_R_X9Y58.IMUX9.GFAN0
INT_R_X9Y58.IMUX8.GFAN0
INT_R_X9Y58.IMUX34.GFAN0
INT_R_X9Y58.IMUX26.GFAN0
INT_R_X9Y58.IMUX11.GFAN0
INT_R_X9Y58.GFAN0.GND_WIRE
INT_R_X9Y58.IMUX19.GFAN0
INT_R_X9Y56.IMUX2.GFAN0
INT_R_X9Y56.IMUX3.GFAN0
INT_R_X9Y56.CTRL0.GFAN0
INT_R_X9Y56.IMUX43.GFAN0
INT_R_X9Y56.IMUX42.GFAN0
INT_R_X9Y56.CTRL1.GFAN0
INT_R_X9Y55.GFAN1.GND_WIRE
INT_R_X9Y55.CTRL0.GFAN1
INT_R_X9Y56.IMUX40.GFAN0
INT_R_X9Y56.GFAN0.GND_WIRE
INT_R_X9Y56.IMUX41.GFAN0
INT_R_X9Y57.IMUX40.GFAN0
INT_R_X9Y57.IMUX0.GFAN0
INT_R_X9Y57.IMUX41.GFAN0
INT_R_X9Y57.IMUX1.GFAN0
INT_R_X9Y57.GFAN0.GND_WIRE
INT_R_X9Y57.IMUX34.GFAN0
INT_R_X9Y79.IMUX15.GFAN1
INT_R_X9Y79.IMUX22.GFAN1
INT_R_X9Y78.CTRL0.GFAN0
INT_R_X9Y79.IMUX14.GFAN1
INT_R_X9Y79.GFAN1.GND_WIRE
INT_R_X9Y79.IMUX23.GFAN1
INT_R_X9Y78.CTRL1.GFAN0
INT_R_X9Y78.IMUX9.GFAN0
INT_R_X9Y78.IMUX8.GFAN0
INT_R_X9Y78.IMUX34.GFAN0
INT_R_X9Y78.IMUX26.GFAN0
INT_R_X9Y78.IMUX11.GFAN0
INT_R_X9Y78.GFAN0.GND_WIRE
INT_R_X9Y78.IMUX19.GFAN0
INT_R_X9Y76.IMUX2.GFAN0
INT_R_X9Y76.IMUX3.GFAN0
INT_R_X9Y76.CTRL0.GFAN0
INT_R_X9Y76.IMUX43.GFAN0
INT_R_X9Y76.IMUX42.GFAN0
INT_R_X9Y76.CTRL1.GFAN0
INT_R_X9Y75.GFAN1.GND_WIRE
INT_R_X9Y75.CTRL0.GFAN1
INT_R_X9Y76.IMUX40.GFAN0
INT_R_X9Y76.GFAN0.GND_WIRE
INT_R_X9Y76.IMUX41.GFAN0
INT_R_X9Y77.IMUX40.GFAN0
INT_R_X9Y77.IMUX0.GFAN0
INT_R_X9Y77.IMUX41.GFAN0
INT_R_X9Y77.IMUX1.GFAN0
INT_R_X9Y77.GFAN0.GND_WIRE
INT_R_X9Y77.IMUX34.GFAN0
INT_R_X9Y89.IMUX15.GFAN1
INT_R_X9Y89.IMUX22.GFAN1
INT_R_X9Y88.CTRL0.GFAN0
INT_R_X9Y89.IMUX14.GFAN1
INT_R_X9Y89.GFAN1.GND_WIRE
INT_R_X9Y89.IMUX23.GFAN1
INT_R_X9Y88.CTRL1.GFAN0
INT_R_X9Y88.IMUX9.GFAN0
INT_R_X9Y88.IMUX8.GFAN0
INT_R_X9Y88.IMUX34.GFAN0
INT_R_X9Y88.IMUX26.GFAN0
INT_R_X9Y88.IMUX11.GFAN0
INT_R_X9Y88.GFAN0.GND_WIRE
INT_R_X9Y88.IMUX19.GFAN0
INT_R_X9Y86.IMUX2.GFAN0
INT_R_X9Y86.IMUX3.GFAN0
INT_R_X9Y86.CTRL0.GFAN0
INT_R_X9Y86.IMUX43.GFAN0
INT_R_X9Y86.IMUX42.GFAN0
INT_R_X9Y86.CTRL1.GFAN0
INT_R_X9Y85.GFAN1.GND_WIRE
INT_R_X9Y85.CTRL0.GFAN1
INT_R_X9Y86.IMUX40.GFAN0
INT_R_X9Y86.GFAN0.GND_WIRE
INT_R_X9Y86.IMUX41.GFAN0
INT_R_X9Y87.IMUX40.GFAN0
INT_R_X9Y87.IMUX0.GFAN0
INT_R_X9Y87.IMUX41.GFAN0
INT_R_X9Y87.IMUX1.GFAN0
INT_R_X9Y87.GFAN0.GND_WIRE
INT_R_X9Y87.IMUX34.GFAN0
INT_R_X9Y99.IMUX15.GFAN1
INT_R_X9Y99.IMUX22.GFAN1
INT_R_X9Y98.CTRL0.GFAN0
INT_R_X9Y99.IMUX14.GFAN1
INT_R_X9Y99.GFAN1.GND_WIRE
INT_R_X9Y99.IMUX23.GFAN1
INT_R_X9Y98.CTRL1.GFAN0
INT_R_X9Y98.IMUX9.GFAN0
INT_R_X9Y98.IMUX8.GFAN0
INT_R_X9Y98.IMUX34.GFAN0
INT_R_X9Y98.IMUX26.GFAN0
INT_R_X9Y98.IMUX11.GFAN0
INT_R_X9Y98.GFAN0.GND_WIRE
INT_R_X9Y98.IMUX19.GFAN0
INT_R_X9Y96.IMUX2.GFAN0
INT_R_X9Y96.IMUX3.GFAN0
INT_R_X9Y96.CTRL0.GFAN0
INT_R_X9Y96.IMUX43.GFAN0
INT_R_X9Y96.IMUX42.GFAN0
INT_R_X9Y96.CTRL1.GFAN0
INT_R_X9Y95.GFAN1.GND_WIRE
INT_R_X9Y95.CTRL0.GFAN1
INT_R_X9Y96.IMUX40.GFAN0
INT_R_X9Y96.GFAN0.GND_WIRE
INT_R_X9Y96.IMUX41.GFAN0
INT_R_X9Y97.IMUX40.GFAN0
INT_R_X9Y97.IMUX0.GFAN0
INT_R_X9Y97.IMUX41.GFAN0
INT_R_X9Y97.IMUX1.GFAN0
INT_R_X9Y97.GFAN0.GND_WIRE
INT_R_X9Y97.IMUX34.GFAN0
INT_R_X9Y42.CTRL1.GFAN0
INT_R_X9Y44.IMUX15.GFAN1
INT_R_X9Y44.IMUX22.GFAN1
INT_R_X9Y43.CTRL0.GFAN0
INT_R_X9Y44.IMUX14.GFAN1
INT_R_X9Y44.GFAN1.GND_WIRE
INT_R_X9Y44.IMUX23.GFAN1
INT_R_X9Y43.CTRL1.GFAN0
INT_R_X9Y44.GFAN0.GND_WIRE
INT_R_X9Y44.CTRL0.GFAN0
INT_R_X9Y43.IMUX9.GFAN0
INT_R_X9Y43.IMUX17.GFAN0
INT_R_X9Y43.IMUX8.GFAN0
INT_R_X9Y43.IMUX34.GFAN0
INT_R_X9Y43.IMUX26.GFAN0
INT_R_X9Y43.IMUX11.GFAN0
INT_R_X9Y43.GFAN0.GND_WIRE
INT_R_X9Y43.IMUX19.GFAN0
INT_R_X9Y42.GFAN0.GND_WIRE
INT_R_X9Y42.IMUX26.GFAN0
INT_R_X9Y52.CTRL1.GFAN0
INT_R_X9Y54.IMUX15.GFAN1
INT_R_X9Y54.IMUX22.GFAN1
INT_R_X9Y53.CTRL0.GFAN0
INT_R_X9Y54.IMUX14.GFAN1
INT_R_X9Y54.GFAN1.GND_WIRE
INT_R_X9Y54.IMUX23.GFAN1
INT_R_X9Y53.CTRL1.GFAN0
INT_R_X9Y54.GFAN0.GND_WIRE
INT_R_X9Y54.CTRL0.GFAN0
INT_R_X9Y53.IMUX9.GFAN0
INT_R_X9Y53.IMUX17.GFAN0
INT_R_X9Y53.IMUX8.GFAN0
INT_R_X9Y53.IMUX34.GFAN0
INT_R_X9Y53.IMUX26.GFAN0
INT_R_X9Y53.IMUX11.GFAN0
INT_R_X9Y53.GFAN0.GND_WIRE
INT_R_X9Y53.IMUX19.GFAN0
INT_R_X9Y52.IMUX26.GFAN0
INT_R_X9Y32.CTRL1.GFAN0
INT_R_X9Y34.IMUX15.GFAN1
INT_R_X9Y34.IMUX22.GFAN1
INT_R_X9Y33.CTRL0.GFAN0
INT_R_X9Y34.IMUX14.GFAN1
INT_R_X9Y34.GFAN1.GND_WIRE
INT_R_X9Y34.IMUX23.GFAN1
INT_R_X9Y33.CTRL1.GFAN0
INT_R_X9Y34.GFAN0.GND_WIRE
INT_R_X9Y34.CTRL0.GFAN0
INT_R_X9Y33.IMUX9.GFAN0
INT_R_X9Y33.IMUX17.GFAN0
INT_R_X9Y33.IMUX8.GFAN0
INT_R_X9Y33.IMUX34.GFAN0
INT_R_X9Y33.IMUX26.GFAN0
INT_R_X9Y33.IMUX11.GFAN0
INT_R_X9Y33.GFAN0.GND_WIRE
INT_R_X9Y33.IMUX19.GFAN0
INT_R_X9Y32.GFAN0.GND_WIRE
INT_R_X9Y32.IMUX26.GFAN0
INT_R_X9Y50.CTRL1.GFAN1
INT_R_X9Y51.IMUX2.GFAN0
INT_R_X9Y51.IMUX3.GFAN0
INT_R_X9Y51.CTRL0.GFAN0
INT_R_X9Y51.IMUX43.GFAN0
INT_R_X9Y51.IMUX42.GFAN0
INT_R_X9Y51.CTRL1.GFAN0
INT_R_X9Y50.GFAN1.GND_WIRE
INT_R_X9Y50.CTRL0.GFAN1
INT_R_X9Y51.IMUX40.GFAN0
INT_R_X9Y51.IMUX0.GFAN0
INT_R_X9Y51.GFAN0.GND_WIRE
INT_R_X9Y51.IMUX41.GFAN0
INT_R_X9Y52.IMUX40.GFAN0
INT_R_X9Y52.IMUX0.GFAN0
INT_R_X9Y52.IMUX41.GFAN0
INT_R_X9Y52.IMUX1.GFAN0
INT_R_X9Y52.GFAN0.GND_WIRE
INT_R_X9Y52.IMUX34.GFAN0

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.genblk1.C[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d[4]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y82.BYP_ALT4.LOGIC_OUTS_L19
INT_L_X4Y82.BYP_L4.BYP_ALT4
CLBLL_L_X4Y82.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[5]$legal1701
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d[3]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y87.FAN_ALT2.LOGIC_OUTS_L19
INT_L_X4Y87.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y87.BYP_ALT0.FAN_BOUNCE2
INT_L_X4Y87.BYP_L0.BYP_ALT0
CLBLL_L_X4Y87.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5280.CO[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d[2]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y84.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y84.BYP_ALT6.NL1BEG_N3
INT_L_X4Y84.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y84.BYP_ALT7.BYP_BOUNCE6
INT_L_X4Y84.BYP_L7.BYP_ALT7
CLBLL_L_X4Y84.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[16]$legal1761
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d[1]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y81.FAN_ALT5.LOGIC_OUTS_L6
INT_L_X4Y81.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y81.BYP_ALT5.FAN_BOUNCE5
INT_L_X4Y81.BYP_L5.BYP_ALT5
CLBLL_L_X4Y81.CLBLL_L_BX.CLBLL_BYP5

# routing for net $PACKER_GND_NET$legal1759
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d[0]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y82.FAN_ALT1.LOGIC_OUTS17
INT_R_X3Y82.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y82.BYP_ALT2.FAN_BOUNCE1
INT_R_X3Y82.BYP2.BYP_ALT2
CLBLM_R_X3Y82.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[15]$legal1757
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[31]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y85.FAN_ALT5.LOGIC_OUTS16
INT_R_X3Y85.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y85.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y85.BYP5.BYP_ALT5
CLBLM_R_X3Y85.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.CO[7]
CLBLL_L_X4Y64.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[30]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y80.FAN_ALT2.LOGIC_OUTS5
INT_R_X3Y80.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y80.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y80.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y80.BYP_ALT1.BYP_BOUNCE0
INT_R_X3Y80.BYP1.BYP_ALT1
CLBLM_R_X3Y80.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[2]$legal2161
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[29]
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y81.BYP_ALT5.LOGIC_OUTS23
INT_R_X3Y81.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y81.FAN_ALT3.BYP_BOUNCE5
INT_R_X3Y81.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y81.BYP_ALT3.FAN_BOUNCE3
INT_R_X3Y81.BYP3.BYP_ALT3
CLBLM_R_X3Y81.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[28]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y86.SW2BEG3.LOGIC_OUTS3
INT_L_X2Y86.NL1BEG_N3.SW2END_N0_3
INT_L_X2Y86.EL1BEG2.NL1BEG_N3
INT_R_X3Y86.BYP_ALT2.EL1END2
INT_R_X3Y86.BYP2.BYP_ALT2
CLBLM_R_X3Y86.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.genblk1.O[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[27]
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y62.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y62.BYP_ALT6.NL1BEG_N3
INT_L_X4Y62.BYP_L6.BYP_ALT6
CLBLL_L_X4Y62.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[26]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y77.FAN_ALT1.LOGIC_OUTS7
INT_R_X3Y77.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y77.BYP_ALT2.FAN_BOUNCE1
INT_R_X3Y77.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y77.BYP_ALT3.BYP_BOUNCE2
INT_R_X3Y77.BYP3.BYP_ALT3
CLBLM_R_X3Y77.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][7]
INT_L_X2Y66.NN2BEG1.NE2END1
INT_L_X2Y68.SR1BEG1.NN2END1
INT_L_X2Y67.SL1BEG1.SR1END1
INT_L_X2Y66.IMUX_L27.SL1END1
CLBLL_L_X2Y66.CLBLL_LL_B4.CLBLL_IMUX27
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y50.SE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y49.NN6BEG1.SE2END1
INT_R_X3Y55.NW6BEG1.NN6END1
INT_R_X1Y59.NN6BEG1.NW6END1
INT_R_X1Y65.NE2BEG1.NN6END1
INT_L_X2Y66.IMUX_L2.NE2END1
CLBLL_L_X2Y66.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[25]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y82.FAN_ALT1.LOGIC_OUTS_L7
INT_L_X4Y82.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y82.FAN_ALT5.FAN_BOUNCE1
INT_L_X4Y82.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y82.BYP_ALT5.FAN_BOUNCE5
INT_L_X4Y82.BYP_L5.BYP_ALT5
CLBLL_L_X4Y82.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[24]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y86.EE2BEG0.LOGIC_OUTS4
INT_R_X5Y86.WR1BEG1.EE2END0
INT_L_X4Y86.WR1BEG2.WR1END1
INT_R_X3Y86.BYP_ALT5.WR1END2
INT_R_X3Y86.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y86.BYP_ALT6.BYP_BOUNCE5
INT_R_X3Y86.BYP6.BYP_ALT6
CLBLM_R_X3Y86.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][6]
INT_R_X1Y63.EL1BEG0.NW6END1
INT_L_X2Y63.IMUX_L9.EL1END0
CLBLL_L_X2Y63.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y53.WL1BEG0.LOGIC_OUTS_L5
INT_R_X1Y53.NN2BEG1.WL1END0
INT_R_X1Y55.NE6BEG1.NN2END1
INT_R_X3Y59.NW6BEG1.NE6END1
INT_R_X1Y63.NE2BEG1.NW6END1
INT_L_X2Y64.IMUX_L19.NE2END1
CLBLL_L_X2Y64.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[23]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y53.SS2BEG2.LOGIC_OUTS6
INT_R_X3Y51.NR1BEG2.SS2END2
INT_R_X3Y52.NR1BEG2.NR1END2
INT_R_X3Y53.BYP_ALT2.NR1END2
INT_R_X3Y53.BYP2.BYP_ALT2
CLBLM_R_X3Y53.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[22]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y79.NL1BEG_N3.LOGIC_OUTS4
INT_R_X3Y79.FAN_ALT1.NL1BEG_N3
INT_R_X3Y79.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y79.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y79.BYP4.BYP_ALT4
CLBLM_R_X3Y79.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][3]
INT_L_X2Y54.IMUX_L6.NR1END3
CLBLL_L_X2Y54.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y53.NR1BEG3.LOGIC_OUTS_L7
INT_L_X2Y54.NW2BEG3.NR1END3
INT_R_X1Y55.NE2BEG3.NW2END3
INT_L_X2Y56.WW4BEG3.NE2END3
INT_R_X1Y56.ER1BEG_S0.EE4END3
INT_L_X2Y57.IMUX_L9.ER1END0
CLBLL_L_X2Y57.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d[4]
CLBLM_R_X7Y75.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y75.FAN_ALT5.LOGIC_OUTS6
INT_R_X7Y75.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y75.BYP_ALT1.FAN_BOUNCE5
INT_R_X7Y75.BYP_BOUNCE1.BYP_ALT1
INT_R_X7Y75.BYP_ALT4.BYP_BOUNCE1
INT_R_X7Y75.BYP4.BYP_ALT4
CLBLM_R_X7Y75.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[21]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y71.FAN_ALT2.LOGIC_OUTS19
INT_R_X3Y71.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y71.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y71.BYP0.BYP_ALT0
CLBLM_R_X3Y71.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d[3]
CLBLM_R_X7Y77.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y77.FAN_ALT3.LOGIC_OUTS3
INT_R_X7Y77.FAN_BOUNCE3.FAN_ALT3
INT_R_X7Y77.BYP_ALT5.FAN_BOUNCE3
INT_R_X7Y77.BYP5.BYP_ALT5
CLBLM_R_X7Y77.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d[2]
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y78.NR1BEG3.LOGIC_OUTS3
INT_R_X7Y79.BYP_ALT7.NR1END3
INT_R_X7Y79.BYP_BOUNCE7.BYP_ALT7
INT_R_X7Y80.BYP_ALT0.BYP_BOUNCE_N3_7
INT_R_X7Y80.BYP0.BYP_ALT0
CLBLM_R_X7Y80.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[20]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y86.FAN_ALT3.LOGIC_OUTS_L3
INT_L_X4Y86.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y86.FAN_ALT1.FAN_BOUNCE3
INT_L_X4Y86.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y86.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y86.BYP_L2.BYP_ALT2
CLBLL_L_X4Y86.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d[1]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y90.SW6BEG0.LOGIC_OUTS4
INT_R_X3Y86.ER1BEG1.SW6END0
INT_L_X4Y86.SE2BEG1.ER1END1
INT_R_X5Y85.BYP_ALT5.SE2END1
INT_R_X5Y85.BYP5.BYP_ALT5
CLBLM_R_X5Y85.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][2]
INT_L_X2Y55.NL1BEG1.NN2END2
INT_L_X2Y56.IMUX_L26.NL1END1
CLBLL_L_X2Y56.CLBLL_L_B4.CLBLL_IMUX26
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y53.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y55.NN2BEG2.NN2END2
INT_L_X2Y57.NL1BEG1.NN2END2
INT_L_X2Y58.IMUX_L26.NL1END1
CLBLL_L_X2Y58.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d[0]
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y69.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X4Y69.FAN_ALT5.NL1BEG_N3
INT_L_X4Y69.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y69.BYP_ALT5.FAN_BOUNCE5
INT_L_X4Y69.BYP_L5.BYP_ALT5
CLBLL_L_X4Y69.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[19]
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y53.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X2Y53.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y53.BYP_ALT2.FAN_BOUNCE1
INT_L_X2Y53.BYP_L2.BYP_ALT2
CLBLL_L_X2Y53.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[31]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y80.SR1BEG_S0.LOGIC_OUTS17
INT_R_X7Y80.BYP_ALT4.SR1BEG_S0
INT_R_X7Y80.BYP4.BYP_ALT4
CLBLM_R_X7Y80.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[30]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y90.FAN_ALT1.LOGIC_OUTS7
INT_R_X5Y90.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y90.BYP_ALT2.FAN_BOUNCE1
INT_R_X5Y90.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y90.BYP_ALT3.BYP_BOUNCE2
INT_R_X5Y90.BYP3.BYP_ALT3
CLBLM_R_X5Y90.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[18]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y60.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y60.FAN_ALT1.NL1BEG_N3
INT_R_X5Y60.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y60.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y60.BYP4.BYP_ALT4
CLBLM_R_X5Y60.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[29]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y83.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y84.FAN_ALT4.NL1END1
INT_L_X4Y84.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y83.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X4Y83.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y83.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y83.BYP_L4.BYP_ALT4
CLBLL_L_X4Y83.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][1]
INT_L_X2Y55.IMUX_L25.NE2END1
CLBLL_L_X2Y55.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y50.NW6BEG2.LOGIC_OUTS_L6
INT_L_X0Y54.EL1BEG1.NW6END2
INT_R_X1Y54.NE2BEG1.EL1END1
INT_L_X2Y55.NN2BEG1.NE2END1
INT_L_X2Y57.IMUX_L33.NN2END1
CLBLL_L_X2Y57.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[28]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y77.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y78.FAN_ALT0.NL1END0
INT_L_X8Y78.FAN_BOUNCE0.FAN_ALT0
INT_L_X8Y77.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X8Y77.BYP_L2.BYP_ALT2
CLBLM_L_X8Y77.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[17]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y76.FAN_ALT1.LOGIC_OUTS_L7
INT_L_X2Y76.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y76.BYP_ALT4.FAN_BOUNCE1
INT_L_X2Y76.BYP_L4.BYP_ALT4
CLBLL_L_X2Y76.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[27]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y80.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X4Y80.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y80.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y80.BYP_L1.BYP_ALT1
CLBLL_L_X4Y80.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[26]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y80.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X4Y80.FAN_ALT1.NL1BEG_N3
INT_L_X4Y80.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y80.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y80.BYP_L4.BYP_ALT4
CLBLL_L_X4Y80.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[16]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y82.EL1BEG0.LOGIC_OUTS1
INT_L_X4Y82.SS2BEG0.EL1END0
INT_L_X4Y80.WL1BEG_N3.SS2END0
INT_R_X3Y80.NN2BEG0.WL1END_N1_3
INT_R_X3Y82.BYP_ALT0.NN2END0
INT_R_X3Y82.BYP0.BYP_ALT0
CLBLM_R_X3Y82.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[25]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y76.NL1BEG0.LOGIC_OUTS19
INT_R_X3Y77.FAN_ALT0.NL1END0
INT_R_X3Y77.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y76.BYP_ALT6.FAN_BOUNCE_S3_0
INT_R_X3Y76.BYP6.BYP_ALT6
CLBLM_R_X3Y76.CLBLM_M_DX.CLBLM_BYP6

# routing for net $PACKER_GND_NET$legal2159
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[24]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y77.BYP_ALT3.LOGIC_OUTS_L16
INT_L_X8Y77.BYP_L3.BYP_ALT3
CLBLM_L_X8Y77.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[15]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y60.NL1BEG1.LOGIC_OUTS_L2
INT_L_X4Y61.FAN_ALT4.NL1END1
INT_L_X4Y61.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y60.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y60.BYP_L7.BYP_ALT7
CLBLL_L_X4Y60.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[23]
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y73.NL1BEG0.LOGIC_OUTS5
INT_R_X3Y74.NL1BEG_N3.NL1END0
INT_R_X3Y74.BYP_ALT3.NL1BEG_N3
INT_R_X3Y74.BYP3.BYP_ALT3
CLBLM_R_X3Y74.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe11.out_act[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[22]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y81.NR1BEG1.LOGIC_OUTS_L5
INT_L_X4Y82.FAN_ALT2.NR1END1
INT_L_X4Y82.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y81.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y81.BYP_L6.BYP_ALT6
CLBLL_L_X4Y81.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[14]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y61.SW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y60.ER1BEG1.SW2END0
INT_L_X4Y60.NR1BEG1.ER1END1
INT_L_X4Y61.BYP_ALT5.NR1END1
INT_L_X4Y61.BYP_L5.BYP_ALT5
CLBLL_L_X4Y61.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[21]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y76.ER1BEG1.LOGIC_OUTS_L4
INT_R_X3Y76.BYP_ALT4.ER1END1
INT_R_X3Y76.BYP4.BYP_ALT4
CLBLM_R_X3Y76.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.genblk1.O[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[20]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y80.NR1BEG1.LOGIC_OUTS_L1
INT_L_X4Y81.FAN_ALT2.NR1END1
INT_L_X4Y81.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y80.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y80.BYP_L6.BYP_ALT6
CLBLL_L_X4Y80.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[13]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y54.BYP_ALT1.LOGIC_OUTS_L18
INT_L_X2Y54.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y54.GFAN0.BYP_BOUNCE1
INT_L_X2Y54.BYP_ALT0.GFAN0
INT_L_X2Y54.BYP_L0.BYP_ALT0
CLBLL_L_X2Y54.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[19]
CLBLM_R_X7Y76.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y76.FAN_ALT1.LOGIC_OUTS17
INT_R_X7Y76.FAN_BOUNCE1.FAN_ALT1
INT_R_X7Y76.BYP_ALT2.FAN_BOUNCE1
INT_R_X7Y76.BYP2.BYP_ALT2
CLBLM_R_X7Y76.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[18]
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y78.NL1BEG0.LOGIC_OUTS1
INT_R_X7Y79.FAN_ALT0.NL1END0
INT_R_X7Y79.FAN_BOUNCE0.FAN_ALT0
INT_R_X7Y78.BYP_ALT2.FAN_BOUNCE_S3_0
INT_R_X7Y78.BYP2.BYP_ALT2
CLBLM_R_X7Y78.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[12]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y59.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y59.BYP_ALT6.NL1BEG_N3
INT_R_X3Y59.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y59.BYP_ALT7.BYP_BOUNCE6
INT_R_X3Y59.BYP7.BYP_ALT7
CLBLM_R_X3Y59.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[17]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y76.NL1BEG_N3.LOGIC_OUTS0
INT_R_X3Y76.FAN_ALT5.NL1BEG_N3
INT_R_X3Y76.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y76.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y76.BYP5.BYP_ALT5
CLBLM_R_X3Y76.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18263$abc$17052$auto$blifparse.cc:536:parse_blif$17070.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y53.NW2BEG0.LOGIC_OUTS18
INT_L_X8Y54.NW2BEG0.NW2END0
INT_R_X7Y55.NW2BEG0.NW2END0
INT_L_X6Y56.WR1BEG1.NW2END0
INT_R_X5Y56.IMUX2.WR1END1
CLBLM_R_X5Y56.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[16]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y75.WR1BEG3.LOGIC_OUTS2
INT_L_X2Y75.FAN_ALT1.WR1END3
INT_L_X2Y75.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y75.BYP_ALT2.FAN_BOUNCE1
INT_L_X2Y75.BYP_L2.BYP_ALT2
CLBLL_L_X2Y75.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[11]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y54.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X4Y54.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y54.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y54.BYP_L2.BYP_ALT2
CLBLL_L_X4Y54.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[15]
CLBLM_R_X7Y69.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y69.NL1BEG1.LOGIC_OUTS6
INT_R_X7Y70.FAN_ALT2.NL1END1
INT_R_X7Y70.FAN_BOUNCE2.FAN_ALT2
INT_R_X7Y69.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X7Y69.BYP6.BYP_ALT6
CLBLM_R_X7Y69.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[14]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y77.NL1BEG1.LOGIC_OUTS16
INT_R_X3Y78.FAN_ALT4.NL1END1
INT_R_X3Y78.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y77.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y77.BYP7.BYP_ALT7
CLBLM_R_X3Y77.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[10]
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y50.NW2BEG0.LOGIC_OUTS_L22
INT_R_X3Y51.NL1BEG_N3.NW2END0
INT_R_X3Y51.BYP_ALT3.NL1BEG_N3
INT_R_X3Y51.BYP3.BYP_ALT3
CLBLM_R_X3Y51.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[13]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y75.SW2BEG0.LOGIC_OUTS18
INT_L_X2Y74.ER1BEG1.SW2END0
INT_R_X3Y74.BYP_ALT4.ER1END1
INT_R_X3Y74.BYP4.BYP_ALT4
CLBLM_R_X3Y74.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18264$abc$17052$auto$blifparse.cc:536:parse_blif$17069.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y53.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y53.NW6BEG2.WW4END2
INT_R_X3Y57.NL1BEG1.NW6END2
INT_R_X3Y58.NN2BEG1.NL1END1
INT_R_X3Y60.NR1BEG1.NN2END1
INT_R_X3Y61.IMUX10.NR1END1
CLBLM_R_X3Y61.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[12]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y71.FAN_ALT5.LOGIC_OUTS6
INT_R_X3Y71.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y71.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y71.BYP5.BYP_ALT5
CLBLM_R_X3Y71.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[9]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y61.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y62.FAN_ALT2.NL1END1
INT_L_X4Y62.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y61.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y61.BYP_L6.BYP_ALT6
CLBLL_L_X4Y61.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[11]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y63.NL1BEG0.LOGIC_OUTS5
INT_R_X5Y63.FAN_ALT3.NL1END_S3_0
INT_R_X5Y63.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y63.BYP_ALT3.FAN_BOUNCE3
INT_R_X5Y63.BYP3.BYP_ALT3
CLBLM_R_X5Y63.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[10]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y62.FAN_ALT1.LOGIC_OUTS7
INT_R_X5Y62.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y62.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y62.BYP4.BYP_ALT4
CLBLM_R_X5Y62.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[8]
CLBLL_L_X2Y47.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y47.EE2BEG1.LOGIC_OUTS_L5
INT_L_X4Y47.ER1BEG2.EE2END1
INT_R_X5Y47.BYP_ALT3.ER1END2
INT_R_X5Y47.BYP3.BYP_ALT3
CLBLM_R_X5Y47.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[9]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y61.NR1BEG1.LOGIC_OUTS_L1
INT_L_X8Y62.GFAN1.NR1END1
INT_L_X8Y62.BYP_ALT7.GFAN1
INT_L_X8Y62.BYP_L7.BYP_ALT7
CLBLM_L_X8Y62.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18265$abc$17052$auto$blifparse.cc:536:parse_blif$17068.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y53.WL1BEG0.LOGIC_OUTS23
INT_L_X8Y53.WW2BEG0.WL1END0
INT_L_X6Y53.NW6BEG1.WW2END0
INT_L_X4Y57.NN2BEG1.NW6END1
INT_L_X4Y59.IMUX_L10.NN2END1
CLBLL_L_X4Y59.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[8]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y54.NE2BEG1.LOGIC_OUTS_L1
INT_R_X5Y55.NR1BEG1.NE2END1
INT_R_X5Y56.NN2BEG1.NR1END1
INT_R_X5Y58.NW2BEG1.NN2END1
INT_L_X4Y59.NL1BEG0.NW2END1
INT_L_X4Y60.EL1BEG_N3.NL1END0
INT_R_X5Y59.BYP_ALT6.EL1END3
INT_R_X5Y59.BYP6.BYP_ALT6
CLBLM_R_X5Y59.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[7]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y63.WR1BEG_S0.LOGIC_OUTS_L3
INT_R_X3Y63.SR1BEG_S0.WR1END_S1_0
INT_R_X3Y63.ER1BEG1.SR1BEG_S0
INT_L_X4Y63.BYP_ALT5.ER1END1
INT_L_X4Y63.BYP_L5.BYP_ALT5
CLBLL_L_X4Y63.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[7]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y70.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y70.FAN_ALT5.NL1BEG_N3
INT_R_X7Y70.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y70.BYP_ALT5.FAN_BOUNCE5
INT_R_X7Y70.BYP5.BYP_ALT5
CLBLM_R_X7Y70.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[6]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y59.BYP_ALT2.LOGIC_OUTS20
INT_R_X5Y59.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y59.FAN_ALT1.BYP_BOUNCE2
INT_R_X5Y59.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y59.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y59.BYP4.BYP_ALT4
CLBLM_R_X5Y59.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[6]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y38.NR1BEG0.LOGIC_OUTS22
INT_R_X5Y39.FAN_ALT4.NR1END0
INT_R_X5Y39.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y38.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X5Y38.BYP7.BYP_ALT7
CLBLM_R_X5Y38.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[5]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y64.NL1BEG_N3.LOGIC_OUTS0
INT_R_X5Y64.FAN_ALT1.NL1BEG_N3
INT_R_X5Y64.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y64.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y64.BYP4.BYP_ALT4
CLBLM_R_X5Y64.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18266$abc$17052$auto$blifparse.cc:536:parse_blif$17067.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y53.NN2BEG3.LOGIC_OUTS21
INT_R_X9Y55.NL1BEG2.NN2END3
INT_R_X9Y56.NW2BEG2.NL1END2
INT_L_X8Y57.NW6BEG2.NW2END2
INT_L_X6Y61.WW2BEG1.NW6END2
INT_L_X4Y61.IMUX_L3.WW2END1
CLBLL_L_X4Y61.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[4]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y60.WW2BEG3.LOGIC_OUTS7
INT_R_X3Y60.ER1BEG_S0.WW2END3
INT_L_X4Y61.EL1BEG_N3.ER1END0
INT_R_X5Y60.BYP_ALT3.EL1END3
INT_R_X5Y60.BYP3.BYP_ALT3
CLBLM_R_X5Y60.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[5]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y59.EL1BEG1.LOGIC_OUTS2
INT_L_X4Y59.EL1BEG0.EL1END1
INT_R_X5Y59.SL1BEG0.EL1END0
INT_R_X5Y58.SW2BEG0.SL1END0
INT_L_X4Y57.SW2BEG0.SW2END0
INT_R_X3Y56.BYP_ALT0.SW2END0
INT_R_X3Y56.BYP0.BYP_ALT0
CLBLM_R_X3Y56.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[3]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y59.WL1BEG1.LOGIC_OUTS6
INT_L_X4Y59.SW2BEG1.WL1END1
INT_R_X3Y58.SE2BEG1.SW2END1
INT_L_X4Y57.SS2BEG1.SE2END1
INT_L_X4Y55.BYP_ALT4.SS2END1
INT_L_X4Y55.BYP_L4.BYP_ALT4
CLBLL_L_X4Y55.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[2]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y64.FAN_ALT5.LOGIC_OUTS6
INT_R_X5Y64.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y64.BYP_ALT1.FAN_BOUNCE5
INT_R_X5Y64.BYP1.BYP_ALT1
CLBLM_R_X5Y64.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[4]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y63.NL1BEG0.LOGIC_OUTS_L19
INT_L_X4Y63.FAN_ALT3.NL1END_S3_0
INT_L_X4Y63.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y63.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y63.BYP_L3.BYP_ALT3
CLBLL_L_X4Y63.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[1]
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y62.EL1BEG0.LOGIC_OUTS_L5
INT_R_X5Y62.BYP_ALT0.EL1END0
INT_R_X5Y62.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y62.BYP_ALT1.BYP_BOUNCE0
INT_R_X5Y62.BYP1.BYP_ALT1
CLBLM_R_X5Y62.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18267$abc$17052$auto$blifparse.cc:536:parse_blif$17066.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y52.WW2BEG0.LOGIC_OUTS18
INT_R_X7Y52.NW2BEG1.WW2END0
INT_L_X6Y53.NE6BEG1.NW2END1
INT_L_X8Y57.NW6BEG1.NE6END1
INT_L_X6Y61.WW2BEG0.NW6END1
INT_L_X4Y61.IMUX_L25.WW2END0
CLBLL_L_X4Y61.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d[0]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y61.WR1BEG1.LOGIC_OUTS4
INT_L_X4Y61.BYP_ALT4.WR1END1
INT_L_X4Y61.BYP_L4.BYP_ALT4
CLBLL_L_X4Y61.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[3]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y49.SE2BEG2.LOGIC_OUTS_L6
INT_R_X3Y48.WL1BEG1.SE2END2
INT_L_X2Y48.NL1BEG1.WL1END1
INT_L_X2Y49.BYP_ALT4.NL1END1
INT_L_X2Y49.BYP_L4.BYP_ALT4
CLBLL_L_X2Y49.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[47]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y77.WW4BEG2.LOGIC_OUTS2
INT_R_X5Y77.SR1BEG2.WW4END2
INT_R_X5Y76.SW2BEG2.SR1END2
INT_L_X4Y75.SS2BEG2.SW2END2
INT_L_X4Y73.BYP_ALT3.SS2END2
INT_L_X4Y73.BYP_L3.BYP_ALT3
CLBLL_L_X4Y73.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[46]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y77.NW2BEG1.LOGIC_OUTS5
INT_L_X8Y78.NL1BEG0.NW2END1
INT_L_X8Y78.BYP_ALT7.NL1END_S3_0
INT_L_X8Y78.BYP_L7.BYP_ALT7
CLBLM_L_X8Y78.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[2]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y54.NE2BEG2.LOGIC_OUTS_L2
INT_R_X3Y55.SL1BEG2.NE2END2
INT_R_X3Y54.WL1BEG1.SL1END2
INT_L_X2Y54.BYP_ALT5.WL1END1
INT_L_X2Y54.BYP_L5.BYP_ALT5
CLBLL_L_X2Y54.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[45]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y77.SR1BEG_S0.LOGIC_OUTS7
INT_R_X9Y77.SW2BEG0.SR1BEG_S0
INT_L_X8Y76.BYP_ALT0.SW2END0
INT_L_X8Y76.BYP_L0.BYP_ALT0
CLBLM_L_X8Y76.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18268$abc$17052$auto$blifparse.cc:536:parse_blif$17065.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y52.WW2BEG2.LOGIC_OUTS16
INT_R_X7Y52.NE6BEG3.WW2END2
INT_R_X9Y56.WW4BEG3.NE6END3
INT_R_X5Y56.NW6BEG3.WW4END3
INT_R_X3Y60.NL1BEG2.NW6END3
INT_R_X3Y61.IMUX3.NL1END2
CLBLM_R_X3Y61.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[44]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y76.WW4BEG0.LOGIC_OUTS0
INT_R_X5Y76.NW2BEG0.WW4END0
INT_L_X4Y76.FAN_ALT3.NW2END_S0_0
INT_L_X4Y76.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y76.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y76.BYP_L3.BYP_ALT3
CLBLL_L_X4Y76.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[1]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y56.WW4BEG2.LOGIC_OUTS_L16
INT_R_X1Y56.ER1BEG3.EE4END2
INT_L_X2Y56.BYP_ALT7.ER1END3
INT_L_X2Y56.BYP_L7.BYP_ALT7
CLBLL_L_X2Y56.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[43]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y76.WL1BEG1.LOGIC_OUTS2
INT_L_X8Y76.SR1BEG2.WL1END1
INT_L_X8Y75.BYP_ALT6.SR1END2
INT_L_X8Y75.BYP_L6.BYP_ALT6
CLBLM_L_X8Y75.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[42]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y76.WL1BEG0.LOGIC_OUTS5
INT_L_X8Y76.NL1BEG0.WL1END0
INT_L_X8Y76.BYP_ALT7.NL1END_S3_0
INT_L_X8Y76.BYP_L7.BYP_ALT7
CLBLM_L_X8Y76.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d[0]
CLBLL_L_X4Y51.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y51.NR1BEG2.LOGIC_OUTS_L6
INT_L_X4Y52.BYP_ALT3.NR1END2
INT_L_X4Y52.BYP_L3.BYP_ALT3
CLBLL_L_X4Y52.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[41]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y76.SW2BEG3.LOGIC_OUTS7
INT_L_X8Y76.NL1BEG_N3.SW2END_N0_3
INT_L_X8Y76.BYP_ALT6.NL1BEG_N3
INT_L_X8Y76.BYP_L6.BYP_ALT6
CLBLM_L_X8Y76.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18269$abc$17052$auto$blifparse.cc:536:parse_blif$17064.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y52.WW2BEG1.LOGIC_OUTS23
INT_R_X7Y52.WW4BEG2.WW2END1
INT_R_X3Y52.NE6BEG2.WW4END2
INT_R_X5Y56.NW6BEG2.NE6END2
INT_R_X3Y60.NE2BEG2.NW6END2
INT_L_X4Y61.FAN_ALT5.NE2END2
INT_L_X4Y61.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y61.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X4Y61.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[40]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y75.NR1BEG0.LOGIC_OUTS0
INT_R_X9Y76.WR1BEG1.NR1END0
INT_L_X8Y76.BYP_ALT4.WR1END1
INT_L_X8Y76.BYP_L4.BYP_ALT4
CLBLM_L_X8Y76.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[47]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y97.WW4BEG2.LOGIC_OUTS2
INT_R_X5Y97.SS2BEG1.WW4END2
INT_R_X5Y95.SW6BEG1.SS2END1
INT_R_X3Y91.SR1BEG2.SW6END1
INT_R_X3Y90.ER1BEG3.SR1END2
INT_L_X4Y90.SS2BEG3.ER1END3
INT_L_X4Y88.BYP_ALT6.SS2END3
INT_L_X4Y88.BYP_L6.BYP_ALT6
CLBLL_L_X4Y88.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[39]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y75.WR1BEG3.LOGIC_OUTS2
INT_L_X8Y75.BYP_ALT3.WR1END3
INT_L_X8Y75.BYP_L3.BYP_ALT3
CLBLM_L_X8Y75.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[38]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y75.WL1BEG0.LOGIC_OUTS5
INT_L_X8Y75.BYP_ALT0.WL1END0
INT_L_X8Y75.BYP_L0.BYP_ALT0
CLBLM_L_X8Y75.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[46]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y97.WW2BEG1.LOGIC_OUTS5
INT_R_X7Y97.SW6BEG1.WW2END1
INT_R_X5Y93.EE4BEG1.SW6END1
INT_R_X9Y93.NE2BEG1.EE4END1
INT_L_X10Y94.WW4BEG1.NE2END1
INT_L_X6Y94.SW6BEG0.WW4END1
INT_L_X4Y90.SL1BEG0.SW6END0
INT_L_X4Y89.BYP_ALT0.SL1END0
INT_L_X4Y89.BYP_L0.BYP_ALT0
CLBLL_L_X4Y89.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[37]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y75.WL1BEG2.LOGIC_OUTS7
INT_L_X8Y75.FAN_ALT5.WL1END2
INT_L_X8Y75.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y75.BYP_ALT5.FAN_BOUNCE5
INT_L_X8Y75.BYP_L5.BYP_ALT5
CLBLM_L_X8Y75.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18270$abc$17052$auto$blifparse.cc:536:parse_blif$17063.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y52.WW4BEG3.LOGIC_OUTS21
INT_R_X5Y52.NW2BEG3.WW4END3
INT_L_X4Y53.NN6BEG3.NW2END3
INT_L_X4Y59.NL1BEG2.NN6END3
INT_L_X4Y60.IMUX_L3.NL1END2
CLBLL_L_X4Y60.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[36]
INT_INTERFACE_R_X9Y79.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y79.SL1BEG0.LOGIC_OUTS4
INT_R_X9Y78.SW2BEG0.SL1END0
INT_L_X8Y77.BYP_ALT1.SW2END0
INT_L_X8Y77.BYP_L1.BYP_ALT1
CLBLM_L_X8Y77.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[45]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y97.NW2BEG3.LOGIC_OUTS7
INT_L_X8Y98.SW6BEG2.NW2END3
INT_L_X6Y94.SW2BEG2.SW6END2
INT_R_X5Y93.SS6BEG2.SW2END2
INT_R_X5Y87.SS2BEG2.SS6END2
INT_R_X5Y85.BYP_ALT2.SS2END2
INT_R_X5Y85.BYP2.BYP_ALT2
CLBLM_R_X5Y85.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[35]
INT_INTERFACE_R_X9Y79.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y79.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y79.SW2BEG1.WW4END2
INT_L_X4Y78.BYP_ALT5.SW2END1
INT_L_X4Y78.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y78.BYP_ALT6.BYP_BOUNCE5
INT_L_X4Y78.BYP_L6.BYP_ALT6
CLBLL_L_X4Y78.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[34]
INT_INTERFACE_R_X9Y79.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y79.SW2BEG1.LOGIC_OUTS1
INT_L_X8Y78.BYP_ALT4.SW2END1
INT_L_X8Y78.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y78.BYP_ALT3.BYP_BOUNCE4
INT_L_X8Y78.BYP_L3.BYP_ALT3
CLBLM_L_X8Y78.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[44]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y96.SW2BEG0.LOGIC_OUTS0
INT_L_X8Y95.SS2BEG0.SW2END0
INT_L_X8Y93.WW2BEG0.SS2END0
INT_L_X6Y93.SW6BEG0.WW2END0
INT_L_X4Y89.SL1BEG0.SW6END0
INT_L_X4Y88.BYP_ALT0.SL1END0
INT_L_X4Y88.BYP_L0.BYP_ALT0
CLBLL_L_X4Y88.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[33]
INT_INTERFACE_R_X9Y79.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y79.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y75.SR1BEG_S0.SW6END3
INT_R_X7Y75.ER1BEG1.SR1BEG_S0
INT_L_X8Y75.BYP_ALT4.ER1END1
INT_L_X8Y75.BYP_L4.BYP_ALT4
CLBLM_L_X8Y75.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18271$abc$17052$auto$blifparse.cc:536:parse_blif$17062.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y51.SW2BEG0.LOGIC_OUTS18
INT_L_X8Y50.NW6BEG1.SW2END0
INT_L_X6Y54.NN6BEG1.NW6END1
INT_L_X6Y60.WW2BEG0.NN6END1
INT_L_X4Y60.IMUX_L10.WW2END0
CLBLL_L_X4Y60.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[32]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y78.WL1BEG_N3.LOGIC_OUTS4
INT_L_X8Y77.BYP_ALT6.WL1END3
INT_L_X8Y77.BYP_L6.BYP_ALT6
CLBLM_L_X8Y77.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[43]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y96.NW2BEG2.LOGIC_OUTS2
INT_L_X8Y97.WL1BEG0.NW2END2
INT_R_X7Y97.SW2BEG0.WL1END0
INT_L_X6Y96.SW6BEG0.SW2END0
INT_L_X4Y92.SS2BEG0.SW6END0
INT_L_X4Y90.BYP_ALT0.SS2END0
INT_L_X4Y90.BYP_L0.BYP_ALT0
CLBLL_L_X4Y90.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[31]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y78.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y78.SW6BEG1.WW4END2
INT_R_X3Y74.ER1BEG2.SW6END1
INT_L_X4Y74.SL1BEG2.ER1END2
INT_L_X4Y73.BYP_ALT2.SL1END2
INT_L_X4Y73.BYP_L2.BYP_ALT2
CLBLL_L_X4Y73.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[30]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y78.WW2BEG1.LOGIC_OUTS1
INT_R_X7Y78.WW4BEG2.WW2END1
INT_R_X3Y78.ER1BEG2.WW4END2
INT_L_X4Y78.NR1BEG2.ER1END2
INT_L_X4Y79.BYP_ALT3.NR1END2
INT_L_X4Y79.BYP_L3.BYP_ALT3
CLBLL_L_X4Y79.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[42]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y96.SW6BEG1.LOGIC_OUTS5
INT_R_X7Y92.WW4BEG2.SW6END1
INT_R_X3Y92.NL1BEG1.WW4END2
INT_R_X3Y93.EL1BEG0.NL1END1
INT_L_X4Y92.BYP_ALT7.EL1END_S3_0
INT_L_X4Y92.BYP_L7.BYP_ALT7
CLBLL_L_X4Y92.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[29]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y78.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y78.WL1BEG1.WW4END3
INT_L_X4Y78.NL1BEG1.WL1END1
INT_L_X4Y79.BYP_ALT4.NL1END1
INT_L_X4Y79.BYP_L4.BYP_ALT4
CLBLL_L_X4Y79.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18272$abc$17052$auto$blifparse.cc:536:parse_blif$17061.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y51.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y51.NW6BEG2.WW4END2
INT_R_X3Y55.NE6BEG2.NW6END2
INT_R_X5Y59.NW2BEG2.NE6END2
INT_L_X4Y60.IMUX_L19.NW2END2
CLBLL_L_X4Y60.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[28]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y77.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y76.WW2BEG3.WW4END_S0_0
INT_R_X3Y76.ER1BEG_S0.WW2END3
INT_L_X4Y77.NR1BEG0.ER1END0
INT_L_X4Y78.BYP_ALT1.NR1END0
INT_L_X4Y78.BYP_L1.BYP_ALT1
CLBLL_L_X4Y78.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[41]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y96.SW6BEG3.LOGIC_OUTS7
INT_R_X7Y92.WW2BEG3.SW6END3
INT_R_X5Y93.WR1BEG1.WW2END_N0_3
INT_L_X4Y93.SR1BEG1.WR1END1
INT_L_X4Y92.BYP_ALT5.SR1END1
INT_L_X4Y92.BYP_L5.BYP_ALT5
CLBLL_L_X4Y92.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[27]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y77.WW2BEG2.LOGIC_OUTS6
INT_R_X7Y77.WW2BEG2.WW2END2
INT_R_X5Y77.WL1BEG1.WW2END2
INT_L_X4Y77.NL1BEG1.WL1END1
INT_L_X4Y78.BYP_ALT4.NL1END1
INT_L_X4Y78.BYP_L4.BYP_ALT4
CLBLL_L_X4Y78.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[26]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y77.SW2BEG1.LOGIC_OUTS1
INT_L_X8Y76.BYP_ALT5.SW2END1
INT_L_X8Y76.BYP_L5.BYP_ALT5
CLBLM_L_X8Y76.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[40]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y95.WW4BEG0.LOGIC_OUTS0
INT_R_X5Y94.SS2BEG3.WW4END_S0_0
INT_R_X5Y92.WL1BEG2.SS2END3
INT_L_X4Y92.BYP_ALT3.WL1END2
INT_L_X4Y92.BYP_L3.BYP_ALT3
CLBLL_L_X4Y92.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[25]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y77.WW2BEG3.LOGIC_OUTS3
INT_R_X7Y78.WW4BEG0.WW2END_N0_3
INT_R_X3Y77.ER1BEG_S0.WW4END_S0_0
INT_L_X4Y78.NR1BEG0.ER1END0
INT_L_X4Y79.BYP_ALT1.NR1END0
INT_L_X4Y79.BYP_L1.BYP_ALT1
CLBLL_L_X4Y79.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18273$abc$17052$auto$blifparse.cc:536:parse_blif$17060.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y51.SL1BEG1.LOGIC_OUTS23
INT_R_X9Y50.WW2BEG1.SL1END1
INT_R_X7Y50.NN6BEG2.WW2END1
INT_R_X7Y56.NW6BEG2.NN6END2
INT_R_X5Y60.SW2BEG1.NW6END2
INT_L_X4Y59.IMUX_L20.SW2END1
CLBLL_L_X4Y59.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[24]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y76.NW2BEG0.LOGIC_OUTS4
INT_L_X8Y77.FAN_ALT0.NW2END0
INT_L_X8Y77.FAN_BOUNCE0.FAN_ALT0
INT_L_X8Y76.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X8Y76.BYP_L2.BYP_ALT2
CLBLM_L_X8Y76.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[39]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y95.WW4BEG2.LOGIC_OUTS2
INT_R_X5Y95.SW2BEG1.WW4END2
INT_L_X4Y94.SR1BEG2.SW2END1
INT_L_X4Y93.BYP_ALT6.SR1END2
INT_L_X4Y93.BYP_L6.BYP_ALT6
CLBLL_L_X4Y93.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[23]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y76.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y76.WL1BEG0.WW4END2
INT_L_X4Y76.BYP_ALT1.WL1END0
INT_L_X4Y76.BYP_L1.BYP_ALT1
CLBLL_L_X4Y76.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[22]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y76.WW2BEG1.LOGIC_OUTS1
INT_R_X7Y76.ER1BEG2.WW2END1
INT_L_X8Y76.BYP_ALT3.ER1END2
INT_L_X8Y76.BYP_L3.BYP_ALT3
CLBLM_L_X8Y76.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[38]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y95.WW4BEG1.LOGIC_OUTS5
INT_R_X5Y95.SW2BEG0.WW4END1
INT_L_X4Y94.SL1BEG0.SW2END0
INT_L_X4Y93.BYP_ALT1.SL1END0
INT_L_X4Y93.BYP_L1.BYP_ALT1
CLBLL_L_X4Y93.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[21]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y76.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y76.WW2BEG2.WW4END3
INT_R_X3Y76.ER1BEG3.WW2END2
INT_L_X4Y76.BYP_ALT6.ER1END3
INT_L_X4Y76.BYP_L6.BYP_ALT6
CLBLL_L_X4Y76.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18274$abc$17052$auto$blifparse.cc:536:parse_blif$17059.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y51.NW2BEG3.LOGIC_OUTS21
INT_L_X8Y52.SW6BEG2.NW2END3
INT_L_X6Y48.NW6BEG3.SW6END2
INT_L_X4Y52.NN6BEG3.NW6END3
INT_L_X4Y58.NR1BEG3.NN6END3
INT_L_X4Y59.IMUX_L6.NR1END3
CLBLL_L_X4Y59.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[20]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y75.NW2BEG0.LOGIC_OUTS4
INT_L_X8Y75.BYP_ALT7.NW2END_S0_0
INT_L_X8Y75.BYP_L7.BYP_ALT7
CLBLM_L_X8Y75.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[37]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y95.WW2BEG3.LOGIC_OUTS7
INT_R_X7Y95.SW2BEG3.WW2END3
INT_L_X6Y94.WL1BEG2.SW2END3
INT_R_X5Y94.SW2BEG2.WL1END2
INT_L_X4Y93.BYP_ALT3.SW2END2
INT_L_X4Y93.BYP_L3.BYP_ALT3
CLBLL_L_X4Y93.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[19]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y75.NW2BEG2.LOGIC_OUTS6
INT_L_X8Y76.SW2BEG1.NW2END2
INT_R_X7Y75.ER1BEG2.SW2END1
INT_L_X8Y75.BYP_ALT2.ER1END2
INT_L_X8Y75.BYP_L2.BYP_ALT2
CLBLM_L_X8Y75.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[18]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y75.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y71.WL1BEG0.SW6END1
INT_L_X6Y71.NW2BEG1.WL1END0
INT_R_X5Y72.BYP_ALT4.NW2END1
INT_R_X5Y72.BYP4.BYP_ALT4
CLBLM_R_X5Y72.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[36]
INT_INTERFACE_R_X9Y99.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y99.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y98.SS2BEG3.WW4END_S0_0
INT_R_X5Y96.SW6BEG3.SS2END3
INT_R_X3Y92.ER1BEG_S0.SW6END3
INT_L_X4Y93.FAN_ALT2.ER1END0
INT_L_X4Y93.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y92.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y92.BYP_L6.BYP_ALT6
CLBLL_L_X4Y92.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[17]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y75.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y75.WL1BEG1.WW4END3
INT_L_X4Y75.BYP_ALT5.WL1END1
INT_L_X4Y75.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y75.BYP_ALT6.BYP_BOUNCE5
INT_L_X4Y75.BYP_L6.BYP_ALT6
CLBLL_L_X4Y75.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18275$abc$17052$auto$blifparse.cc:536:parse_blif$17058.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y50.WR1BEG1.LOGIC_OUTS18
INT_L_X8Y50.NN2BEG1.WR1END1
INT_L_X8Y52.NN6BEG1.NN2END1
INT_L_X8Y58.NW6BEG1.NN6END1
INT_L_X6Y62.SW6BEG0.NW6END1
INT_L_X4Y58.NW2BEG1.SW6END0
INT_R_X3Y59.IMUX25.NW2END1
CLBLM_R_X3Y59.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[35]
INT_INTERFACE_R_X9Y99.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y99.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y95.SW6BEG2.SW6END2
INT_R_X5Y91.SW2BEG2.SW6END2
INT_L_X4Y90.BYP_ALT3.SW2END2
INT_L_X4Y90.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y91.BYP_ALT0.BYP_BOUNCE_N3_3
INT_L_X4Y91.BYP_L0.BYP_ALT0
CLBLL_L_X4Y91.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[34]
INT_INTERFACE_R_X9Y99.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y99.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y95.SW6BEG1.SW6END1
INT_R_X5Y91.WL1BEG0.SW6END1
INT_L_X4Y91.BYP_ALT1.WL1END0
INT_L_X4Y91.BYP_L1.BYP_ALT1
CLBLL_L_X4Y91.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18276$abc$17052$auto$blifparse.cc:536:parse_blif$17057.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y50.NE2BEG2.LOGIC_OUTS16
INT_L_X10Y51.NW6BEG2.NE2END2
INT_L_X8Y55.NN6BEG2.NW6END2
INT_L_X8Y61.NW6BEG2.NN6END2
INT_L_X6Y65.WW2BEG1.NW6END2
INT_L_X4Y65.IMUX_L19.WW2END1
CLBLL_L_X4Y65.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[33]
INT_INTERFACE_R_X9Y99.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y99.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y95.SW6BEG3.SW6END3
INT_R_X5Y91.SL1BEG3.SW6END3
INT_R_X5Y90.WL1BEG2.SL1END3
INT_L_X4Y90.BYP_ALT2.WL1END2
INT_L_X4Y90.BYP_L2.BYP_ALT2
CLBLL_L_X4Y90.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[32]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y98.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y94.SW6BEG0.SW6END0
INT_R_X5Y90.NW2BEG1.SW6END0
INT_L_X4Y91.FAN_ALT4.NW2END1
INT_L_X4Y91.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y90.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y90.BYP_L7.BYP_ALT7
CLBLL_L_X4Y90.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18277$abc$17052$auto$blifparse.cc:536:parse_blif$17056.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y50.NE2BEG1.LOGIC_OUTS23
INT_L_X10Y51.NW6BEG1.NE2END1
INT_L_X8Y55.NW6BEG1.NW6END1
INT_L_X6Y59.WW2BEG0.NW6END1
INT_L_X4Y59.IMUX_L26.WW2END0
CLBLL_L_X4Y59.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[31]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y98.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y94.SW6BEG2.SW6END2
INT_R_X5Y90.SL1BEG2.SW6END2
INT_R_X5Y89.WL1BEG1.SL1END2
INT_L_X4Y89.BYP_ALT5.WL1END1
INT_L_X4Y89.BYP_L5.BYP_ALT5
CLBLL_L_X4Y89.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$procmux$3345_Y[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[30]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y98.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y94.SW6BEG1.SW6END1
INT_R_X5Y90.WL1BEG0.SW6END1
INT_L_X4Y90.SR1BEG1.WL1END0
INT_L_X4Y89.BYP_ALT2.SR1END1
INT_L_X4Y89.BYP_L2.BYP_ALT2
CLBLL_L_X4Y89.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$techmap18278$abc$17052$auto$blifparse.cc:536:parse_blif$17055.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y50.WW2BEG3.LOGIC_OUTS21
INT_R_X7Y51.WR1BEG1.WW2END_N0_3
INT_L_X6Y51.NW2BEG1.WR1END1
INT_R_X5Y52.NW2BEG1.NW2END1
INT_L_X4Y53.IMUX_L26.NW2END1
CLBLL_L_X4Y53.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[29]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y98.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y94.SW6BEG3.SW6END3
INT_R_X5Y90.SW2BEG3.SW6END3
INT_L_X4Y89.BYP_ALT6.SW2END3
INT_L_X4Y89.BYP_L6.BYP_ALT6
CLBLL_L_X4Y89.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$auto$opt_dff.cc:272:make_patterns_logic$4509
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y53.SE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y52.EE4BEG0.SE2END0
INT_R_X9Y52.SL1BEG0.EE4END0
INT_R_X9Y51.IMUX1.SL1END0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[28]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y97.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y93.SW6BEG0.SW6END0
INT_R_X5Y89.WW2BEG0.SW6END0
INT_R_X3Y89.ER1BEG1.WW2END0
INT_L_X4Y89.BYP_ALT4.ER1END1
INT_L_X4Y89.BYP_L4.BYP_ALT4
CLBLL_L_X4Y89.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe11.$abc$17052$auto$opt_dff.cc:306:combine_resets$4513
INT_R_X3Y50.FAN_ALT1.SL1END3
INT_R_X3Y50.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y50.CTRL1.FAN_BOUNCE1
CLBLM_R_X3Y50.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y51.SL1BEG3.LOGIC_OUTS15
INT_R_X3Y50.SE2BEG3.SL1END3
INT_L_X4Y49.WL1BEG2.SE2END3
INT_R_X3Y49.FAN_ALT1.WL1END2
INT_R_X3Y49.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y49.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y49.CLBLM_L_SR.CLBLM_CTRL0
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X3Y51.NN2BEG3.LOGIC_OUTS15
INT_R_X3Y53.NN2BEG3.NN2END3
INT_R_X3Y55.FAN_ALT1.NN2END3
INT_R_X3Y55.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y55.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y55.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[27]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y97.NL1BEG1.LOGIC_OUTS6
INT_R_X9Y98.NW2BEG1.NL1END1
INT_L_X8Y99.SW6BEG0.NW2END1
INT_L_X6Y95.SW6BEG0.SW6END0
INT_L_X4Y91.SS2BEG0.SW6END0
INT_L_X4Y89.BYP_ALT1.SS2END0
INT_L_X4Y89.BYP_L1.BYP_ALT1
CLBLL_L_X4Y89.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.s1_valid
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y36.SR1BEG3.LOGIC_OUTS_L2
INT_L_X4Y36.BYP_ALT0.SR1END_N3_3
INT_L_X4Y36.BYP_L0.BYP_ALT0
CLBLL_L_X4Y36.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ub_a.rd_ptr[1]$legal2157
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[31]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y80.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y81.FAN_ALT0.NL1END0
INT_R_X7Y81.FAN_BOUNCE0.FAN_ALT0
INT_R_X7Y80.BYP_ALT6.FAN_BOUNCE_S3_0
INT_R_X7Y80.BYP6.BYP_ALT6
CLBLM_R_X7Y80.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[26]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y97.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y93.SW6BEG1.SW6END1
INT_R_X5Y89.WL1BEG0.SW6END1
INT_L_X4Y89.FAN_ALT4.WL1END0
INT_L_X4Y89.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y88.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y88.BYP_L7.BYP_ALT7
CLBLL_L_X4Y88.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[30]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y90.SW6BEG2.LOGIC_OUTS6
INT_R_X3Y86.SE2BEG2.SW6END2
INT_L_X4Y85.ER1BEG3.SE2END2
INT_R_X5Y85.BYP_ALT7.ER1END3
INT_R_X5Y85.BYP7.BYP_ALT7
CLBLM_R_X5Y85.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[3]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y63.SR1BEG2.LOGIC_OUTS_L23
INT_L_X4Y62.SS2BEG2.SR1END2
INT_L_X4Y60.SW2BEG2.SS2END2
INT_R_X3Y59.SS6BEG2.SW2END2
INT_R_X3Y53.SL1BEG2.SS6END2
INT_R_X3Y52.BYP_ALT3.SL1END2
INT_R_X3Y52.BYP3.BYP_ALT3
CLBLM_R_X3Y52.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[29]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y83.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y84.EL1BEG0.NW2END1
INT_L_X4Y84.SL1BEG0.EL1END0
INT_L_X4Y83.BYP_ALT1.SL1END0
INT_L_X4Y83.BYP_L1.BYP_ALT1
CLBLL_L_X4Y83.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[25]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y97.SW6BEG3.LOGIC_OUTS3
INT_R_X7Y93.SW6BEG3.SW6END3
INT_R_X5Y89.SL1BEG3.SW6END3
INT_R_X5Y88.WL1BEG2.SL1END3
INT_L_X4Y88.BYP_ALT2.WL1END2
INT_L_X4Y88.BYP_L2.BYP_ALT2
CLBLL_L_X4Y88.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[28]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y77.ER1BEG3.LOGIC_OUTS_L2
INT_R_X9Y77.SL1BEG3.ER1END3
INT_R_X9Y76.WL1BEG2.SL1END3
INT_L_X8Y76.NL1BEG2.WL1END2
INT_L_X8Y77.BYP_ALT5.NL1END2
INT_L_X8Y77.BYP_L5.BYP_ALT5
CLBLM_L_X8Y77.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[2]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y63.SL1BEG0.LOGIC_OUTS_L22
INT_L_X4Y62.SL1BEG0.SL1END0
INT_L_X4Y61.SR1BEG1.SL1END0
INT_L_X4Y60.SS2BEG1.SR1END1
INT_L_X4Y58.SE2BEG1.SS2END1
INT_R_X5Y57.SW6BEG1.SE2END1
INT_R_X3Y53.SL1BEG1.SW6END1
INT_R_X3Y52.BYP_ALT4.SL1END1
INT_R_X3Y52.BYP4.BYP_ALT4
CLBLM_R_X3Y52.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[27]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y80.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y79.NE2BEG3.EL1END3
INT_L_X6Y80.EL1BEG2.NE2END3
INT_R_X7Y80.BYP_ALT2.EL1END2
INT_R_X7Y80.BYP2.BYP_ALT2
CLBLM_R_X7Y80.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[24]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y96.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y92.SW6BEG0.SW6END0
INT_R_X5Y88.WL1BEG_N3.SW6END0
INT_L_X4Y88.NL1BEG_N3.WL1END_N1_3
INT_L_X4Y88.BYP_ALT3.NL1BEG_N3
INT_L_X4Y88.BYP_L3.BYP_ALT3
CLBLL_L_X4Y88.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[26]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y80.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y80.BYP_ALT7.NL1END_S3_0
INT_L_X4Y80.BYP_L7.BYP_ALT7
CLBLL_L_X4Y80.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[1]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y63.WW2BEG3.LOGIC_OUTS_L21
INT_L_X2Y63.SS6BEG3.WW2END3
INT_L_X2Y57.SE6BEG3.SS6END3
INT_L_X4Y53.SS2BEG3.SE6END3
INT_L_X4Y51.BYP_ALT7.SS2END3
INT_L_X4Y51.BYP_L7.BYP_ALT7
CLBLL_L_X4Y51.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[25]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y76.FAN_ALT1.LOGIC_OUTS7
INT_R_X3Y76.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y76.BYP_ALT2.FAN_BOUNCE1
INT_R_X3Y76.BYP2.BYP_ALT2
CLBLM_R_X3Y76.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[23]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y96.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y92.SW6BEG2.SW6END2
INT_R_X5Y88.WL1BEG1.SW6END2
INT_L_X4Y88.SR1BEG2.WL1END1
INT_L_X4Y87.BYP_ALT6.SR1END2
INT_L_X4Y87.BYP_L6.BYP_ALT6
CLBLL_L_X4Y87.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[24]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y77.SE2BEG2.LOGIC_OUTS_L6
INT_R_X9Y76.NR1BEG2.SE2END2
INT_R_X9Y77.WR1BEG3.NR1END2
INT_L_X8Y77.FAN_ALT1.WR1END3
INT_L_X8Y77.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y77.BYP_ALT4.FAN_BOUNCE1
INT_L_X8Y77.BYP_L4.BYP_ALT4
CLBLM_L_X8Y77.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5277.genblk1.C[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[23]
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y74.NN2BEG0.LOGIC_OUTS22
INT_R_X3Y75.BYP_ALT7.NN2END_S2_0
INT_R_X3Y75.BYP7.BYP_ALT7
CLBLM_R_X3Y75.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[22]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y96.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y96.SW6BEG0.WW4END1
INT_R_X3Y92.SR1BEG1.SW6END0
INT_R_X3Y91.SE2BEG1.SR1END1
INT_L_X4Y90.SS2BEG1.SE2END1
INT_L_X4Y88.BYP_ALT5.SS2END1
INT_L_X4Y88.BYP_L5.BYP_ALT5
CLBLL_L_X4Y88.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[22]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y81.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X4Y81.BYP_ALT1.SR1BEG_S0
INT_L_X4Y81.BYP_L1.BYP_ALT1
CLBLL_L_X4Y81.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.genblk1.C[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[21]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y76.NE6BEG1.LOGIC_OUTS5
INT_R_X5Y80.WR1BEG2.NE6END1
INT_L_X4Y80.WR1BEG3.WR1END2
INT_R_X3Y80.BYP_ALT3.WR1END3
INT_R_X3Y80.BYP3.BYP_ALT3
CLBLM_R_X3Y80.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[21]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y96.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y96.SS2BEG2.WW4END3
INT_R_X5Y94.EE4BEG2.SS2END2
INT_R_X9Y94.WR1BEG3.EE4END2
INT_L_X8Y94.WL1BEG1.WR1END3
INT_R_X7Y94.SW2BEG1.WL1END1
INT_L_X6Y93.SW6BEG1.SW2END1
INT_L_X4Y89.SL1BEG1.SW6END1
INT_L_X4Y88.BYP_ALT4.SL1END1
INT_L_X4Y88.BYP_L4.BYP_ALT4
CLBLL_L_X4Y88.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[20]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y80.SW2BEG3.LOGIC_OUTS_L7
INT_R_X3Y79.ER1BEG_S0.SW2END3
INT_L_X4Y80.NR1BEG0.ER1END0
INT_L_X4Y81.FAN_ALT4.NR1END0
INT_L_X4Y81.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y80.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X4Y80.BYP_L3.BYP_ALT3
CLBLL_L_X4Y80.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[17]$legal2095
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[19]
CLBLM_R_X7Y76.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y76.FAN_ALT4.LOGIC_OUTS18
INT_R_X7Y76.FAN_BOUNCE4.FAN_ALT4
INT_R_X7Y75.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X7Y75.BYP_BOUNCE7.BYP_ALT7
INT_R_X7Y76.BYP_ALT0.BYP_BOUNCE_N3_7
INT_R_X7Y76.BYP0.BYP_ALT0
CLBLM_R_X7Y76.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[20]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y95.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y91.SW6BEG0.SW6END0
INT_R_X5Y87.WL1BEG_N3.SW6END0
INT_L_X4Y87.NL1BEG_N3.WL1END_N1_3
INT_L_X4Y87.BYP_ALT3.NL1BEG_N3
INT_L_X4Y87.BYP_L3.BYP_ALT3
CLBLL_L_X4Y87.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[18]
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y78.FAN_ALT4.LOGIC_OUTS18
INT_R_X7Y78.FAN_BOUNCE4.FAN_ALT4
INT_R_X7Y77.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X7Y77.BYP_BOUNCE3.BYP_ALT3
INT_R_X7Y78.BYP_ALT0.BYP_BOUNCE_N3_3
INT_R_X7Y78.BYP0.BYP_ALT0
CLBLM_R_X7Y78.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2093
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[17]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y76.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y78.NE2BEG3.NN2END3
INT_L_X4Y79.BYP_ALT6.NE2END3
INT_L_X4Y79.BYP_L6.BYP_ALT6
CLBLL_L_X4Y79.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[19]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y95.NW2BEG2.LOGIC_OUTS6
INT_L_X8Y96.SW6BEG1.NW2END2
INT_L_X6Y92.SW6BEG1.SW6END1
INT_L_X4Y88.SS2BEG1.SW6END1
INT_L_X4Y86.BYP_ALT5.SS2END1
INT_L_X4Y86.BYP_L5.BYP_ALT5
CLBLL_L_X4Y86.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[16]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y75.WR1BEG1.LOGIC_OUTS_L18
INT_R_X1Y75.SR1BEG1.WR1END1
INT_R_X1Y74.SE2BEG1.SR1END1
INT_L_X2Y73.BYP_ALT4.SE2END1
INT_L_X2Y73.BYP_L4.BYP_ALT4
CLBLL_L_X2Y73.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[16]$legal2091
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[15]
CLBLM_R_X7Y69.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y69.SR1BEG_S0.LOGIC_OUTS7
INT_R_X7Y69.BYP_ALT4.SR1BEG_S0
INT_R_X7Y69.BYP_BOUNCE4.BYP_ALT4
INT_R_X7Y69.BYP_ALT5.BYP_BOUNCE4
INT_R_X7Y69.BYP5.BYP_ALT5
CLBLM_R_X7Y69.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[18]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y95.SW6BEG1.LOGIC_OUTS1
INT_R_X7Y91.SW6BEG1.SW6END1
INT_R_X5Y87.SW2BEG1.SW6END1
INT_L_X4Y86.BYP_ALT4.SW2END1
INT_L_X4Y86.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y86.BYP_ALT3.BYP_BOUNCE4
INT_L_X4Y86.BYP_L3.BYP_ALT3
CLBLL_L_X4Y86.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[14]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y77.NE2BEG3.LOGIC_OUTS3
INT_L_X4Y78.BYP_ALT3.NE2END3
INT_L_X4Y78.BYP_L3.BYP_ALT3
CLBLL_L_X4Y78.CLBLL_LL_CX.CLBLL_BYP3

# routing for net $PACKER_GND_NET$legal1755
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[13]
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y74.NR1BEG1.LOGIC_OUTS5
INT_R_X3Y75.FAN_ALT2.NR1END1
INT_R_X3Y75.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y74.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X3Y74.BYP6.BYP_ALT6
CLBLM_R_X3Y74.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[17]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y95.SR1BEG_S0.LOGIC_OUTS3
INT_R_X9Y95.SW2BEG0.SR1BEG_S0
INT_L_X8Y94.SW6BEG0.SW2END0
INT_L_X6Y90.SW6BEG0.SW6END0
INT_L_X4Y86.SS2BEG0.SW6END0
INT_L_X4Y84.BYP_ALT0.SS2END0
INT_L_X4Y84.BYP_L0.BYP_ALT0
CLBLL_L_X4Y84.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[12]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y71.ER1BEG2.LOGIC_OUTS1
INT_L_X4Y71.NR1BEG2.ER1END2
INT_L_X4Y72.NE2BEG2.NR1END2
INT_R_X5Y73.NN2BEG2.NE2END2
INT_R_X5Y75.BYP_ALT2.NN2END2
INT_R_X5Y75.BYP2.BYP_ALT2
CLBLM_R_X5Y75.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[14]$legal1753
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[11]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y63.NR1BEG2.LOGIC_OUTS6
INT_R_X5Y64.BYP_ALT2.NR1END2
INT_R_X5Y64.BYP2.BYP_ALT2
CLBLM_R_X5Y64.CLBLM_L_CX.CLBLM_BYP2

# routing for net $PACKER_GND_NET$legal1751
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[10]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y62.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y64.NL1BEG0.NN2END1
INT_R_X5Y64.BYP_ALT7.NL1END_S3_0
INT_R_X5Y64.BYP7.BYP_ALT7
CLBLM_R_X5Y64.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[0]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y63.SS6BEG2.LOGIC_OUTS_L20
INT_L_X4Y57.SL1BEG2.SS6END2
INT_L_X4Y56.BYP_ALT3.SL1END2
INT_L_X4Y56.BYP_L3.BYP_ALT3
CLBLL_L_X4Y56.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[9]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y62.NN2BEG1.LOGIC_OUTS_L19
INT_L_X8Y64.NL1BEG0.NN2END1
INT_L_X8Y64.BYP_ALT7.NL1END_S3_0
INT_L_X8Y64.BYP_L7.BYP_ALT7
CLBLM_L_X8Y64.CLBLM_L_DX.CLBLM_BYP7

# routing for net $PACKER_GND_NET$legal1699
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[8]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y59.NN2BEG3.LOGIC_OUTS7
INT_R_X5Y61.BYP_ALT6.NN2END3
INT_R_X5Y61.BYP6.BYP_ALT6
CLBLM_R_X5Y61.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.CO[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[7]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y70.NL1BEG0.LOGIC_OUTS1
INT_R_X7Y71.FAN_ALT0.NL1END0
INT_R_X7Y71.FAN_BOUNCE0.FAN_ALT0
INT_R_X7Y70.BYP_ALT2.FAN_BOUNCE_S3_0
INT_R_X7Y70.BYP2.BYP_ALT2
CLBLM_R_X7Y70.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.CO[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[6]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y59.NW2BEG1.LOGIC_OUTS5
INT_L_X4Y60.NE6BEG1.NW2END1
INT_L_X6Y64.NW2BEG1.NE6END1
INT_R_X5Y65.BYP_ALT4.NW2END1
INT_R_X5Y65.BYP4.BYP_ALT4
CLBLM_R_X5Y65.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2089
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[5]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y64.NW2BEG1.LOGIC_OUTS5
INT_L_X4Y65.EL1BEG0.NW2END1
INT_R_X5Y65.NR1BEG0.EL1END0
INT_R_X5Y66.BYP_ALT1.NR1END0
INT_R_X5Y66.BYP1.BYP_ALT1
CLBLM_R_X5Y66.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[15]$legal2087
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[4]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y60.NR1BEG2.LOGIC_OUTS6
INT_R_X5Y61.BYP_ALT3.NR1END2
INT_R_X5Y61.BYP3.BYP_ALT3
CLBLM_R_X5Y61.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[14]$legal2085
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[3]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y55.NE6BEG1.LOGIC_OUTS_L5
INT_L_X6Y59.WR1BEG2.NE6END1
INT_R_X5Y59.NN2BEG2.WR1END2
INT_R_X5Y61.NR1BEG2.NN2END2
INT_R_X5Y62.BYP_ALT3.NR1END2
INT_R_X5Y62.BYP3.BYP_ALT3
CLBLM_R_X5Y62.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[1]$legal2173
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[2]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y64.NR1BEG0.LOGIC_OUTS4
INT_R_X5Y65.NL1BEG_N3.NR1END0
INT_R_X5Y65.BYP_ALT3.NL1BEG_N3
INT_R_X5Y65.BYP3.BYP_ALT3
CLBLM_R_X5Y65.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[0]$legal2171
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[1]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y62.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y62.NL1BEG2.NL1BEG_N3
INT_R_X5Y63.NL1BEG1.NL1END2
INT_R_X5Y64.NN2BEG1.NL1END1
INT_R_X5Y66.BYP_ALT4.NN2END1
INT_R_X5Y66.BYP4.BYP_ALT4
CLBLM_R_X5Y66.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[0]$legal2169
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d1[0]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y61.NE6BEG1.LOGIC_OUTS_L5
INT_L_X6Y65.WR1BEG2.NE6END1
INT_R_X5Y65.NN2BEG2.WR1END2
INT_R_X5Y67.SR1BEG2.NN2END2
INT_R_X5Y66.BYP_ALT3.SR1END2
INT_R_X5Y66.BYP3.BYP_ALT3
CLBLM_R_X5Y66.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5274.CO[15]
# routing for net $PACKER_GND_NET$legal1695
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.CO[3]
CLBLM_R_X3Y97.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[14]$legal2083
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[13]$legal2081
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[13]$legal2079
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.s1_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y85.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X2Y85.BYP_ALT4.SR1BEG_S0
INT_L_X2Y85.BYP_L4.BYP_ALT4
CLBLL_L_X2Y85.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[3]$legal1693
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[31]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y85.NL1BEG0.LOGIC_OUTS1
INT_R_X3Y86.FAN_ALT0.NL1END0
INT_R_X3Y86.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y85.BYP_ALT2.FAN_BOUNCE_S3_0
INT_R_X3Y85.BYP2.BYP_ALT2
CLBLM_R_X3Y85.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[30]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y80.NL1BEG_N3.LOGIC_OUTS4
INT_R_X3Y80.BYP_ALT6.NL1BEG_N3
INT_R_X3Y80.BYP6.BYP_ALT6
CLBLM_R_X3Y80.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[0]
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y95.NE2BEG1.LOGIC_OUTS5
INT_L_X4Y96.NW2BEG1.NE2END1
INT_R_X3Y97.IMUX2.NW2END1
CLBLM_R_X3Y97.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[29]
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y81.SR1BEG3.LOGIC_OUTS6
INT_R_X3Y80.BYP_ALT7.SR1END3
INT_R_X3Y80.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y81.BYP_ALT4.BYP_BOUNCE_N3_7
INT_R_X3Y81.BYP4.BYP_ALT4
CLBLM_R_X3Y81.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[28]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y86.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y86.BYP_ALT3.NL1BEG_N3
INT_R_X3Y86.BYP3.BYP_ALT3
CLBLM_R_X3Y86.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[27]
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y62.FAN_ALT1.LOGIC_OUTS_L7
INT_L_X4Y62.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y62.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y62.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y62.BYP_ALT3.BYP_BOUNCE2
INT_L_X4Y62.BYP_L3.BYP_ALT3
CLBLL_L_X4Y62.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[26]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y77.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y77.FAN_ALT5.NL1BEG_N3
INT_R_X3Y77.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y77.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y77.BYP5.BYP_ALT5
CLBLM_R_X3Y77.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[25]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y82.NW2BEG1.LOGIC_OUTS_L1
INT_R_X3Y83.EL1BEG0.NW2END1
INT_L_X4Y83.SL1BEG0.EL1END0
INT_L_X4Y82.BYP_ALT1.SL1END0
INT_L_X4Y82.BYP_L1.BYP_ALT1
CLBLL_L_X4Y82.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[24]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y86.NR1BEG3.LOGIC_OUTS7
INT_R_X3Y87.FAN_ALT1.NR1END3
INT_R_X3Y87.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y87.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y87.BYP4.BYP_ALT4
CLBLM_R_X3Y87.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[23]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y53.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y53.NR1BEG3.NL1BEG_N3
INT_R_X3Y54.EL1BEG2.NR1END3
INT_L_X4Y54.NE2BEG2.EL1END2
INT_R_X5Y55.NW6BEG2.NE2END2
INT_R_X3Y59.NN2BEG2.NW6END2
INT_R_X3Y61.BYP_ALT2.NN2END2
INT_R_X3Y61.BYP2.BYP_ALT2
CLBLM_R_X3Y61.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[22]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y79.NL1BEG0.LOGIC_OUTS5
INT_R_X3Y80.FAN_ALT0.NL1END0
INT_R_X3Y80.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y79.BYP_ALT6.FAN_BOUNCE_S3_0
INT_R_X3Y79.BYP6.BYP_ALT6
CLBLM_R_X3Y79.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[21]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y71.NR1BEG2.LOGIC_OUTS16
INT_R_X3Y72.BYP_ALT3.NR1END2
INT_R_X3Y72.BYP3.BYP_ALT3
CLBLM_R_X3Y72.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4541.Y[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[20]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y86.BYP_ALT1.LOGIC_OUTS_L18
INT_L_X4Y86.BYP_L1.BYP_ALT1
CLBLL_L_X4Y86.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[19]
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y53.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y54.NL1BEG0.NL1END1
INT_L_X2Y54.BYP_ALT7.NL1END_S3_0
INT_L_X2Y54.BYP_L7.BYP_ALT7
CLBLL_L_X2Y54.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.s2_valid
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y36.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X4Y36.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y36.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y36.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y36.GFAN1.BYP_BOUNCE1
INT_L_X4Y36.BYP_ALT7.GFAN1
INT_L_X4Y36.BYP_L7.BYP_ALT7
CLBLL_L_X4Y36.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][7]
CLBLM_R_X7Y74.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y74.WW2BEG0.LOGIC_OUTS4
INT_R_X5Y74.IMUX9.WW2END0
CLBLM_R_X5Y74.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.s3_valid
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y36.FAN_ALT3.LOGIC_OUTS_L3
INT_L_X4Y36.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y36.BYP_ALT5.FAN_BOUNCE3
INT_L_X4Y36.BYP_L5.BYP_ALT5
CLBLL_L_X4Y36.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[18]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y60.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y62.NW2BEG1.NN2END1
INT_L_X4Y63.BYP_ALT4.NW2END1
INT_L_X4Y63.BYP_L4.BYP_ALT4
CLBLL_L_X4Y63.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][7]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y77.SE2BEG2.LOGIC_OUTS16
INT_L_X6Y76.SW2BEG2.SE2END2
INT_R_X5Y75.SL1BEG2.SW2END2
INT_R_X5Y74.SR1BEG3.SL1END2
INT_R_X5Y74.IMUX0.SR1END_N3_3
CLBLM_R_X5Y74.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[17]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y76.WW4BEG1.LOGIC_OUTS_L5
INT_R_X1Y76.ER1BEG2.EE4END1
INT_L_X2Y76.BYP_ALT3.ER1END2
INT_L_X2Y76.BYP_L3.BYP_ALT3
CLBLL_L_X2Y76.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][7]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y79.SL1BEG2.LOGIC_OUTS16
INT_R_X5Y78.SS2BEG2.SL1END2
INT_R_X5Y76.SS2BEG2.SS2END2
INT_R_X5Y74.IMUX6.SS2END2
CLBLM_R_X5Y74.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[16]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y82.NR1BEG0.LOGIC_OUTS0
INT_R_X3Y83.NW2BEG0.NR1END0
INT_L_X2Y83.SR1BEG_S0.NW2END_S0_0
INT_L_X2Y83.ER1BEG1.SR1BEG_S0
INT_R_X3Y83.SL1BEG1.ER1END1
INT_R_X3Y82.BYP_ALT4.SL1END1
INT_R_X3Y82.BYP4.BYP_ALT4
CLBLM_R_X3Y82.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][7]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y59.NN6BEG2.LOGIC_OUTS16
INT_R_X5Y65.NW2BEG2.NN6END2
INT_L_X4Y66.NE6BEG2.NW2END2
INT_L_X6Y70.NW6BEG2.NE6END2
INT_L_X4Y74.EL1BEG1.NW6END2
INT_R_X5Y74.IMUX10.EL1END1
CLBLM_R_X5Y74.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[15]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y60.NL1BEG2.LOGIC_OUTS_L3
INT_L_X4Y61.BYP_ALT2.NL1END2
INT_L_X4Y61.BYP_L2.BYP_ALT2
CLBLL_L_X4Y61.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[14]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y61.NW2BEG1.LOGIC_OUTS_L1
INT_R_X3Y62.FAN_ALT4.NW2END1
INT_R_X3Y62.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y61.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y61.BYP7.BYP_ALT7
CLBLM_R_X3Y61.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][6]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y61.NN2BEG0.LOGIC_OUTS0
INT_R_X5Y63.NN2BEG0.NN2END0
INT_R_X5Y65.NN2BEG0.NN2END0
INT_R_X5Y67.IMUX1.NN2END0
CLBLM_R_X5Y67.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[13]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y54.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y54.BYP_ALT7.ER1END3
INT_R_X3Y54.BYP7.BYP_ALT7
CLBLM_R_X3Y54.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][6]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y67.IMUX8.LOGIC_OUTS0
CLBLM_R_X5Y67.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[12]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y59.EL1BEG0.LOGIC_OUTS19
INT_L_X4Y59.SS2BEG0.EL1END0
INT_L_X4Y57.WL1BEG_N3.SS2END0
INT_R_X3Y56.BYP_ALT7.WL1END3
INT_R_X3Y56.BYP7.BYP_ALT7
CLBLM_R_X3Y56.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[31]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[11]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y54.WR1BEG1.LOGIC_OUTS_L18
INT_R_X3Y54.FAN_ALT2.WR1END1
INT_R_X3Y54.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y54.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y54.BYP0.BYP_ALT0
CLBLM_R_X3Y54.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[30]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[10]
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y51.NW6BEG2.LOGIC_OUTS6
INT_R_X1Y55.NE2BEG2.NW6END2
INT_L_X2Y56.BYP_ALT5.NE2END2
INT_L_X2Y56.BYP_L5.BYP_ALT5
CLBLL_L_X2Y56.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[29]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[9]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y61.NN2BEG3.LOGIC_OUTS_L7
INT_L_X4Y63.FAN_ALT1.NN2END3
INT_L_X4Y63.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y63.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y63.BYP_L2.BYP_ALT2
CLBLL_L_X4Y63.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[28]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[8]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y47.WW2BEG2.LOGIC_OUTS6
INT_R_X3Y47.NE6BEG3.WW2END2
INT_R_X5Y51.NW2BEG3.NE6END3
INT_L_X4Y52.NW6BEG3.NW2END3
INT_L_X2Y56.NL1BEG2.NW6END3
INT_L_X2Y57.BYP_ALT5.NL1END2
INT_L_X2Y57.BYP_L5.BYP_ALT5
CLBLL_L_X2Y57.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[27]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[7]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y63.NR1BEG1.LOGIC_OUTS_L1
INT_L_X4Y64.FAN_ALT2.NR1END1
INT_L_X4Y64.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y63.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y63.BYP_L6.BYP_ALT6
CLBLL_L_X4Y63.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[26]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[6]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y38.NE6BEG3.LOGIC_OUTS3
INT_R_X7Y42.NN2BEG3.NE6END3
INT_R_X7Y44.WR1BEG_S0.NN2END3
INT_L_X6Y45.WR1BEG1.WR1END0
INT_R_X5Y45.BYP_ALT1.WR1END1
INT_R_X5Y45.BYP1.BYP_ALT1
CLBLM_R_X5Y45.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[25]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[5]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y56.NR1BEG2.LOGIC_OUTS16
INT_R_X3Y57.NN2BEG2.NR1END2
INT_R_X3Y59.NN6BEG2.NN2END2
INT_R_X3Y65.SR1BEG2.NN6END2
INT_R_X3Y64.BYP_ALT3.SR1END2
INT_R_X3Y64.BYP3.BYP_ALT3
CLBLM_R_X3Y64.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[24]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[4]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y63.SR1BEG3.LOGIC_OUTS_L6
INT_L_X4Y63.BYP_ALT0.SR1END_N3_3
INT_L_X4Y63.BYP_L0.BYP_ALT0
CLBLL_L_X4Y63.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[23]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[3]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y49.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y53.NW6BEG1.NE6END1
INT_L_X2Y57.NN6BEG1.NW6END1
INT_L_X2Y63.NE2BEG1.NN6END1
INT_R_X3Y64.BYP_ALT4.NE2END1
INT_R_X3Y64.BYP4.BYP_ALT4
CLBLM_R_X3Y64.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[22]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[2]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y54.WL1BEG0.LOGIC_OUTS_L1
INT_R_X1Y54.NN2BEG1.WL1END0
INT_R_X1Y56.NE2BEG1.NN2END1
INT_L_X2Y57.NL1BEG0.NE2END1
INT_L_X2Y57.BYP_ALT7.NL1END_S3_0
INT_L_X2Y57.BYP_L7.BYP_ALT7
CLBLL_L_X2Y57.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[16]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y75.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y75.FAN_ALT3.NL1END_S3_0
INT_L_X4Y75.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y75.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y75.BYP_L3.BYP_ALT3
CLBLL_L_X4Y75.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[16]
INT_INTERFACE_R_X9Y79.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y79.WW4BEG3.LOGIC_OUTS21
INT_R_X5Y79.SW6BEG2.WW4END3
INT_R_X3Y75.SL1BEG2.SW6END2
INT_R_X3Y74.ER1BEG3.SL1END2
INT_L_X4Y74.BYP_ALT7.ER1END3
INT_L_X4Y74.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y75.BYP_ALT4.BYP_BOUNCE_N3_7
INT_L_X4Y75.BYP_L4.BYP_ALT4
CLBLL_L_X4Y75.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[21]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[15]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y66.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y66.BYP_ALT6.NL1BEG_N3
INT_L_X4Y66.BYP_L6.BYP_ALT6
CLBLL_L_X4Y66.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[15]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y78.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y77.SW6BEG3.WW4END_S0_0
INT_R_X3Y73.SE6BEG3.SW6END3
INT_R_X5Y69.SW6BEG3.SE6END3
INT_R_X3Y65.ER1BEG_S0.SW6END3
INT_L_X4Y66.BYP_ALT1.ER1END0
INT_L_X4Y66.BYP_L1.BYP_ALT1
CLBLL_L_X4Y66.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[1]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y56.NL1BEG0.LOGIC_OUTS_L19
INT_L_X2Y57.BYP_ALT0.NL1END0
INT_L_X2Y57.BYP_L0.BYP_ALT0
CLBLL_L_X2Y57.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[14]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y65.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y65.FAN_ALT3.NL1END_S3_0
INT_L_X4Y65.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y65.BYP_ALT5.FAN_BOUNCE3
INT_L_X4Y65.BYP_L5.BYP_ALT5
CLBLL_L_X4Y65.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[14]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y78.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y74.SW6BEG2.SW6END2
INT_R_X5Y70.EE4BEG2.SW6END2
INT_R_X9Y70.NE2BEG2.EE4END2
INT_L_X10Y71.WW4BEG2.NE2END2
INT_L_X6Y71.SW6BEG1.WW4END2
INT_L_X4Y67.SS2BEG1.SW6END1
INT_L_X4Y65.BYP_ALT4.SS2END1
INT_L_X4Y65.BYP_L4.BYP_ALT4
CLBLL_L_X4Y65.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[20]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[13]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y66.NN2BEG3.LOGIC_OUTS7
INT_R_X5Y68.NL1BEG2.NN2END3
INT_R_X5Y69.BYP_ALT2.NL1END2
INT_R_X5Y69.BYP2.BYP_ALT2
CLBLM_R_X5Y69.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[13]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y78.SW6BEG1.LOGIC_OUTS23
INT_R_X7Y74.SW6BEG1.SW6END1
INT_R_X5Y70.SR1BEG2.SW6END1
INT_R_X5Y69.SR1BEG3.SR1END2
INT_R_X5Y68.SS2BEG3.SR1END3
INT_R_X5Y66.BYP_ALT6.SS2END3
INT_R_X5Y66.BYP6.BYP_ALT6
CLBLM_R_X5Y66.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d1[0]
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y52.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y53.NN2BEG1.NL1END1
INT_L_X4Y55.NN6BEG1.NN2END1
INT_L_X4Y61.NR1BEG1.NN6END1
INT_L_X4Y62.NN2BEG1.NR1END1
INT_L_X4Y64.BYP_ALT1.NN2END1
INT_L_X4Y64.BYP_L1.BYP_ALT1
CLBLL_L_X4Y64.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[12]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y70.WW2BEG2.LOGIC_OUTS_L6
INT_L_X2Y70.ER1BEG3.WW2END2
INT_R_X3Y70.EL1BEG2.ER1END3
INT_L_X4Y70.BYP_ALT2.EL1END2
INT_L_X4Y70.BYP_L2.BYP_ALT2
CLBLL_L_X4Y70.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[12]
INT_INTERFACE_R_X9Y78.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y78.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y74.SW6BEG3.SW6END3
INT_R_X5Y70.WL1BEG2.SW6END3
INT_L_X4Y70.BYP_ALT3.WL1END2
INT_L_X4Y70.BYP_L3.BYP_ALT3
CLBLL_L_X4Y70.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[19]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[11]
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y70.FAN_ALT1.LOGIC_OUTS17
INT_R_X5Y70.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y70.BYP_ALT2.FAN_BOUNCE1
INT_R_X5Y70.BYP2.BYP_ALT2
CLBLM_R_X5Y70.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[11]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y77.SW6BEG0.LOGIC_OUTS18
INT_R_X7Y73.SS6BEG0.SW6END0
INT_R_X7Y67.NW6BEG1.SS6END0
INT_R_X5Y71.SR1BEG1.NW6END1
INT_R_X5Y70.BYP_ALT5.SR1END1
INT_R_X5Y70.BYP5.BYP_ALT5
CLBLM_R_X5Y70.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[18]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[10]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y64.BYP_ALT6.LOGIC_OUTS17
INT_R_X5Y64.BYP6.BYP_ALT6
CLBLM_R_X5Y64.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[10]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y77.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y73.LVB12.SW6END2
INT_R_X7Y73.NW6BEG2.LVB12
INT_R_X5Y77.SS6BEG1.NW6END2
INT_R_X5Y71.SS6BEG1.SS6END1
INT_R_X5Y65.SL1BEG1.SS6END1
INT_R_X5Y64.BYP_ALT5.SL1END1
INT_R_X5Y64.BYP5.BYP_ALT5
CLBLM_R_X5Y64.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[17]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[9]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y70.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X4Y70.FAN_ALT2.SR1BEG_S0
INT_L_X4Y70.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y70.BYP_ALT0.FAN_BOUNCE2
INT_L_X4Y70.BYP_L0.BYP_ALT0
CLBLL_L_X4Y70.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[9]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y77.WW4BEG1.LOGIC_OUTS23
INT_R_X5Y77.SW6BEG0.WW4END1
INT_R_X3Y73.EE4BEG0.SW6END0
INT_R_X7Y73.NN2BEG0.EE4END0
INT_R_X7Y75.NW2BEG0.NN2END0
INT_L_X6Y75.SW6BEG3.NW2END_S0_0
INT_L_X4Y71.SL1BEG3.SW6END3
INT_L_X4Y70.BYP_ALT7.SL1END3
INT_L_X4Y70.BYP_L7.BYP_ALT7
CLBLL_L_X4Y70.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[16]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[8]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y70.BYP_ALT5.LOGIC_OUTS_L23
INT_L_X4Y70.BYP_L5.BYP_ALT5
CLBLL_L_X4Y70.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[8]
INT_INTERFACE_R_X9Y77.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y77.SW2BEG3.LOGIC_OUTS21
INT_L_X8Y76.WW2BEG3.SW2END3
INT_L_X6Y76.SW6BEG3.WW2END3
INT_L_X4Y72.SS2BEG3.SW6END3
INT_L_X4Y70.BYP_ALT6.SS2END3
INT_L_X4Y70.BYP_L6.BYP_ALT6
CLBLL_L_X4Y70.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[7]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y68.WR1BEG_S0.LOGIC_OUTS_L3
INT_R_X3Y68.SR1BEG_S0.WR1END_S1_0
INT_R_X3Y68.SE2BEG0.SR1BEG_S0
INT_L_X4Y67.NR1BEG0.SE2END0
INT_L_X4Y68.BYP_ALT0.NR1END0
INT_L_X4Y68.BYP_L0.BYP_ALT0
CLBLL_L_X4Y68.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[7]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y76.SW6BEG0.LOGIC_OUTS18
INT_R_X7Y72.SW6BEG0.SW6END0
INT_R_X5Y68.NW2BEG1.SW6END0
INT_L_X4Y69.FAN_ALT4.NW2END1
INT_L_X4Y69.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y68.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y68.BYP_L7.BYP_ALT7
CLBLL_L_X4Y68.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[6]
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y69.EE2BEG2.LOGIC_OUTS_L2
INT_L_X6Y69.EL1BEG1.EE2END2
INT_R_X7Y69.BYP_ALT1.EL1END1
INT_R_X7Y69.BYP1.BYP_ALT1
CLBLM_R_X7Y69.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[6]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y76.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y72.WW2BEG2.SW6END2
INT_R_X5Y72.SW2BEG2.WW2END2
INT_L_X4Y71.SS2BEG2.SW2END2
INT_L_X4Y69.BYP_ALT2.SS2END2
INT_L_X4Y69.BYP_L2.BYP_ALT2
CLBLL_L_X4Y69.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[5]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y68.BYP_ALT1.LOGIC_OUTS_L18
INT_L_X4Y68.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y68.GFAN0.BYP_BOUNCE1
INT_L_X4Y68.BYP_ALT5.GFAN0
INT_L_X4Y68.BYP_L5.BYP_ALT5
CLBLL_L_X4Y68.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[5]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y76.SR1BEG2.LOGIC_OUTS23
INT_R_X9Y75.SW2BEG2.SR1END2
INT_L_X8Y74.WW2BEG2.SW2END2
INT_L_X6Y74.SW6BEG2.WW2END2
INT_L_X4Y70.SS2BEG2.SW6END2
INT_L_X4Y68.BYP_ALT2.SS2END2
INT_L_X4Y68.BYP_L2.BYP_ALT2
CLBLL_L_X4Y68.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[4]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y63.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y63.BYP_ALT6.NL1BEG_N3
INT_R_X5Y63.BYP6.BYP_ALT6
CLBLM_R_X5Y63.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[4]
INT_INTERFACE_R_X9Y76.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y76.SS6BEG3.LOGIC_OUTS21
INT_R_X9Y70.WW2BEG3.SS6END3
INT_R_X7Y70.SW6BEG3.WW2END3
INT_R_X5Y66.SS2BEG3.SW6END3
INT_R_X5Y64.SR1BEG_S0.SS2END3
INT_R_X5Y64.SL1BEG0.SR1BEG_S0
INT_R_X5Y63.BYP_ALT1.SL1END0
INT_R_X5Y63.BYP1.BYP_ALT1
CLBLM_R_X5Y63.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[3]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y66.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y66.FAN_ALT3.NL1END_S3_0
INT_L_X4Y66.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y66.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y66.BYP_L3.BYP_ALT3
CLBLL_L_X4Y66.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[3]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y75.SW6BEG0.LOGIC_OUTS18
INT_R_X7Y71.SW6BEG0.SW6END0
INT_R_X5Y67.WL1BEG_N3.SW6END0
INT_L_X4Y66.SR1BEG_S0.WL1END3
INT_L_X4Y66.BYP_ALT4.SR1BEG_S0
INT_L_X4Y66.BYP_L4.BYP_ALT4
CLBLL_L_X4Y66.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[2]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y70.SR1BEG2.LOGIC_OUTS_L5
INT_L_X4Y69.BYP_ALT6.SR1END2
INT_L_X4Y69.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y70.BYP_ALT1.BYP_BOUNCE_N3_6
INT_L_X4Y70.BYP_L1.BYP_ALT1
CLBLL_L_X4Y70.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[2]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y75.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y75.SW6BEG1.WW4END2
INT_R_X3Y71.SE2BEG1.SW6END1
INT_L_X4Y70.BYP_ALT4.SE2END1
INT_L_X4Y70.BYP_L4.BYP_ALT4
CLBLL_L_X4Y70.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[1]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y65.SR1BEG_S0.LOGIC_OUTS7
INT_R_X5Y65.BYP_ALT1.SR1BEG_S0
INT_R_X5Y65.BYP1.BYP_ALT1
CLBLM_R_X5Y65.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[1]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y75.SR1BEG2.LOGIC_OUTS23
INT_R_X9Y74.ER1BEG3.SR1END2
INT_L_X10Y74.SS2BEG3.ER1END3
INT_L_X10Y73.WW4BEG0.SS2END_N0_3
INT_L_X6Y73.NW2BEG0.WW4END0
INT_R_X5Y73.SS6BEG3.NW2END_S0_0
INT_R_X5Y67.SS2BEG3.SS6END3
INT_R_X5Y65.BYP_ALT6.SS2END3
INT_R_X5Y65.BYP6.BYP_ALT6
CLBLM_R_X5Y65.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_raw[0]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y65.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y66.FAN_ALT4.NL1END1
INT_L_X4Y66.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y65.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X4Y65.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y65.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y65.BYP_L2.BYP_ALT2
CLBLL_L_X4Y65.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[0]
INT_INTERFACE_R_X9Y75.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y75.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y71.SW6BEG3.SW6END3
INT_R_X5Y67.SE2BEG3.SW6END3
INT_L_X6Y66.WL1BEG2.SE2END3
INT_R_X5Y66.WL1BEG1.WL1END2
INT_L_X4Y66.SR1BEG2.WL1END1
INT_L_X4Y65.BYP_ALT3.SR1END2
INT_L_X4Y65.BYP_L3.BYP_ALT3
CLBLL_L_X4Y65.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[31]
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y83.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y82.SW6BEG1.SW2END1
INT_R_X5Y78.SS2BEG1.SW6END1
INT_R_X5Y76.BYP_ALT4.SS2END1
INT_R_X5Y76.BYP4.BYP_ALT4
CLBLM_R_X5Y76.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[30]
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y83.WW4BEG0.LOGIC_OUTS_L22
INT_L_X4Y83.NL1BEG_N3.WW4END0
INT_L_X4Y83.BYP_ALT6.NL1BEG_N3
INT_L_X4Y83.BYP_L6.BYP_ALT6
CLBLL_L_X4Y83.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[29]
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y83.WW4BEG3.LOGIC_OUTS_L21
INT_L_X4Y83.SW2BEG2.WW4END3
INT_R_X3Y82.SL1BEG2.SW2END2
INT_R_X3Y81.ER1BEG3.SL1END2
INT_L_X4Y81.BYP_ALT7.ER1END3
INT_L_X4Y81.BYP_L7.BYP_ALT7
CLBLL_L_X4Y81.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[28]
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y83.WW4BEG2.LOGIC_OUTS_L20
INT_L_X4Y83.SR1BEG2.WW4END2
INT_L_X4Y82.BYP_ALT3.SR1END2
INT_L_X4Y82.BYP_L3.BYP_ALT3
CLBLL_L_X4Y82.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[31]
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[0]$legal2029
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[0]$legal2027
# routing for net $PACKER_GND_NET$legal2025
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[27]
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y82.EL1BEG0.LOGIC_OUTS_L23
INT_R_X9Y82.SS2BEG0.EL1END0
INT_R_X9Y80.SL1BEG0.SS2END0
INT_R_X9Y79.SW2BEG0.SL1END0
INT_L_X8Y78.SS6BEG0.SW2END0
INT_L_X8Y72.SS2BEG0.SS6END0
INT_L_X8Y70.BYP_ALT1.SS2END0
INT_L_X8Y70.BYP_L1.BYP_ALT1
CLBLM_L_X8Y70.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[26]
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y82.WW2BEG0.LOGIC_OUTS_L22
INT_L_X6Y82.SR1BEG1.WW2END0
INT_L_X6Y81.SL1BEG1.SR1END1
INT_L_X6Y80.WW2BEG1.SL1END1
INT_L_X4Y80.BYP_ALT2.WW2END1
INT_L_X4Y80.BYP_L2.BYP_ALT2
CLBLL_L_X4Y80.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[25]
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y82.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X9Y83.LV18.ER1END0
INT_R_X9Y74.SW6BEG1.LV9
INT_R_X7Y70.SE2BEG1.SW6END1
INT_L_X8Y69.BYP_ALT5.SE2END1
INT_L_X8Y69.BYP_L5.BYP_ALT5
CLBLM_L_X8Y69.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[24]
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y82.SE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y81.SW6BEG2.SE2END2
INT_R_X7Y77.ER1BEG3.SW6END2
INT_L_X8Y77.LH12.ER1END3
INT_L_X8Y77.SS6BEG0.LH12
INT_L_X8Y71.SS2BEG0.SS6END0
INT_L_X8Y69.BYP_ALT0.SS2END0
INT_L_X8Y69.BYP_L0.BYP_ALT0
CLBLM_L_X8Y69.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[27]
CLBLM_L_X8Y82.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal2023
# routing for net $PACKER_GND_NET$legal2021
# routing for net $PACKER_GND_NET$legal2019
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[23]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y81.SE2BEG1.LOGIC_OUTS_L23
INT_R_X9Y80.SW6BEG1.SE2END1
INT_R_X7Y76.SS6BEG1.SW6END1
INT_R_X7Y70.SE6BEG1.SS6END1
INT_R_X9Y66.WL1BEG0.SE6END1
INT_L_X8Y66.BYP_ALT0.WL1END0
INT_L_X8Y66.BYP_L0.BYP_ALT0
CLBLM_L_X8Y66.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[22]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y81.NW6BEG0.LOGIC_OUTS_L22
INT_L_X6Y84.SS6BEG3.NW6END_S0_0
INT_L_X6Y78.SE6BEG3.SS6END3
INT_L_X8Y74.SS6BEG3.SE6END3
INT_L_X8Y68.SS2BEG3.SS6END3
INT_L_X8Y66.BYP_ALT7.SS2END3
INT_L_X8Y66.BYP_L7.BYP_ALT7
CLBLM_L_X8Y66.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[21]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y81.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X9Y82.LV18.ER1END0
INT_R_X9Y73.SW6BEG1.LV9
INT_R_X7Y69.SS2BEG1.SW6END1
INT_R_X7Y67.ER1BEG2.SS2END1
INT_L_X8Y67.SS2BEG2.ER1END2
INT_L_X8Y65.BYP_ALT2.SS2END2
INT_L_X8Y65.BYP_L2.BYP_ALT2
CLBLM_L_X8Y65.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[20]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y81.SE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y80.SW6BEG2.SE2END2
INT_R_X7Y76.SS6BEG2.SW6END2
INT_R_X7Y70.SR1BEG3.SS6END2
INT_R_X7Y69.ER1BEG_S0.SR1END3
INT_L_X8Y70.SL1BEG0.ER1END0
INT_L_X8Y69.BYP_ALT1.SL1END0
INT_L_X8Y69.BYP_L1.BYP_ALT1
CLBLM_L_X8Y69.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[23]
CLBLM_L_X8Y81.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal2017
# routing for net $PACKER_GND_NET$legal2015
# routing for net tpu_inst.mlp_u.ub_a.count[4]$legal2013
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[19]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y80.SS2BEG1.LOGIC_OUTS_L23
INT_L_X8Y78.ER1BEG2.SS2END1
INT_R_X9Y78.SS2BEG2.ER1END2
INT_R_X9Y76.SW2BEG2.SS2END2
INT_L_X8Y75.SS6BEG2.SW2END2
INT_L_X8Y69.SS2BEG2.SS6END2
INT_L_X8Y67.BYP_ALT3.SS2END2
INT_L_X8Y67.BYP_L3.BYP_ALT3
CLBLM_L_X8Y67.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[18]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y80.SR1BEG1.LOGIC_OUTS_L22
INT_L_X8Y79.SS2BEG1.SR1END1
INT_L_X8Y77.SS2BEG1.SS2END1
INT_L_X8Y75.SS2BEG1.SS2END1
INT_L_X8Y73.SS6BEG1.SS2END1
INT_L_X8Y67.SR1BEG2.SS6END1
INT_L_X8Y66.BYP_ALT6.SR1END2
INT_L_X8Y66.BYP_L6.BYP_ALT6
CLBLM_L_X8Y66.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[17]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y80.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X9Y81.LV18.ER1END0
INT_R_X9Y63.NW6BEG0.LV0
INT_R_X7Y66.SR1BEG_S0.NW6END_S0_0
INT_R_X7Y66.ER1BEG1.SR1BEG_S0
INT_L_X8Y66.BYP_ALT5.ER1END1
INT_L_X8Y66.BYP_L5.BYP_ALT5
CLBLM_L_X8Y66.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[16]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y80.SW2BEG2.LOGIC_OUTS_L20
INT_R_X7Y79.WL1BEG1.SW2END2
INT_L_X6Y79.SW2BEG1.WL1END1
INT_R_X5Y78.SL1BEG1.SW2END1
INT_R_X5Y77.SS2BEG1.SL1END1
INT_R_X5Y75.BYP_ALT5.SS2END1
INT_R_X5Y75.BYP5.BYP_ALT5
CLBLM_R_X5Y75.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[19]
CLBLM_L_X8Y80.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[4]$legal2011
# routing for net tpu_inst.mlp_u.ub_a.count[3]$legal2009
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[3]$legal2007
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[15]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y79.WW4BEG1.LOGIC_OUTS_L23
INT_L_X4Y79.SS6BEG0.WW4END1
INT_L_X4Y73.SE6BEG0.SS6END0
INT_L_X6Y69.WL1BEG_N3.SE6END0
INT_R_X5Y68.SW2BEG3.WL1END3
INT_L_X4Y67.SS2BEG3.SW2END3
INT_L_X4Y65.BYP_ALT6.SS2END3
INT_L_X4Y65.BYP_L6.BYP_ALT6
CLBLL_L_X4Y65.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[14]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y79.WW4BEG0.LOGIC_OUTS_L22
INT_L_X4Y79.LV_L18.WW4END0
INT_L_X4Y61.NW6BEG0.LV_L0
INT_L_X2Y65.EL1BEG_N3.NW6END0
INT_R_X3Y64.EL1BEG2.EL1END3
INT_L_X4Y64.BYP_ALT5.EL1END2
INT_L_X4Y64.BYP_L5.BYP_ALT5
CLBLL_L_X4Y64.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[13]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y79.SW2BEG3.LOGIC_OUTS_L21
INT_R_X7Y78.SW6BEG3.SW2END3
INT_R_X5Y74.SS2BEG3.SW6END3
INT_R_X5Y72.SR1BEG_S0.SS2END3
INT_R_X5Y72.SS2BEG0.SR1BEG_S0
INT_R_X5Y70.BYP_ALT0.SS2END0
INT_R_X5Y70.BYP0.BYP_ALT0
CLBLM_R_X5Y70.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[12]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y79.NW2BEG2.LOGIC_OUTS_L20
INT_R_X7Y80.WR1BEG3.NW2END2
INT_L_X6Y80.SR1BEG3.WR1END3
INT_L_X6Y79.SS2BEG3.SR1END3
INT_L_X6Y77.SE6BEG3.SS2END3
INT_L_X8Y73.SW6BEG3.SE6END3
INT_L_X6Y70.NW2BEG0.SW6END_N0_3
INT_R_X5Y70.BYP_ALT7.NW2END_S0_0
INT_R_X5Y70.BYP7.BYP_ALT7
CLBLM_R_X5Y70.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[15]
CLBLM_L_X8Y79.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ub_a.count[2]$legal2005
# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[2]$legal2003
# routing for net tpu_inst.mlp_u.ub_a.count[1]$legal2001
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[11]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y78.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y77.SE2BEG1.SW2END1
INT_L_X8Y76.WL1BEG0.SE2END1
INT_R_X7Y76.SW2BEG0.WL1END0
INT_L_X6Y75.SE6BEG0.SW2END0
INT_L_X8Y71.SS6BEG0.SE6END0
INT_L_X8Y65.SS2BEG0.SS6END0
INT_L_X8Y63.BYP_ALT1.SS2END0
INT_L_X8Y63.BYP_L1.BYP_ALT1
CLBLM_L_X8Y63.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[10]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y78.SE2BEG0.LOGIC_OUTS_L22
INT_R_X9Y77.WL1BEG_N3.SE2END0
INT_L_X8Y76.WL1BEG2.WL1END3
INT_R_X7Y76.SW2BEG2.WL1END2
INT_L_X6Y75.SE6BEG2.SW2END2
INT_L_X8Y71.SS6BEG2.SE6END2
INT_L_X8Y65.SS2BEG2.SS6END2
INT_L_X8Y63.BYP_ALT3.SS2END2
INT_L_X8Y63.BYP_L3.BYP_ALT3
CLBLM_L_X8Y63.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[9]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y78.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X9Y79.LV18.ER1END0
INT_R_X9Y61.NW6BEG0.LV0
INT_R_X7Y65.EL1BEG_N3.NW6END0
INT_L_X8Y64.SL1BEG3.EL1END3
INT_L_X8Y63.BYP_ALT6.SL1END3
INT_L_X8Y63.BYP_L6.BYP_ALT6
CLBLM_L_X8Y63.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[8]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y78.WW2BEG2.LOGIC_OUTS_L20
INT_L_X6Y78.SW2BEG2.WW2END2
INT_R_X5Y77.SL1BEG2.SW2END2
INT_R_X5Y76.SR1BEG3.SL1END2
INT_R_X5Y75.BYP_ALT7.SR1END3
INT_R_X5Y75.BYP7.BYP_ALT7
CLBLM_R_X5Y75.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[11]
CLBLM_L_X8Y78.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ub_a.$auto$alumacc.cc:512:replace_alu$5262.X[1]$legal1999
# routing for net tpu_inst.mlp_u.ub_a.count[0]$legal1997
# routing for net tpu_inst.mlp_u.ub_a.count[0]$legal1995
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[7]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y77.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y76.SW6BEG1.SW2END1
INT_R_X5Y72.SL1BEG1.SW6END1
INT_R_X5Y71.SS2BEG1.SL1END1
INT_R_X5Y69.SS6BEG1.SS2END1
INT_R_X5Y63.SS2BEG1.SS6END1
INT_R_X5Y61.BYP_ALT4.SS2END1
INT_R_X5Y61.BYP4.BYP_ALT4
CLBLM_R_X5Y61.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[6]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y77.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y76.SS2BEG0.SL1END0
INT_L_X8Y74.SR1BEG1.SS2END0
INT_L_X8Y73.SS2BEG1.SR1END1
INT_L_X8Y71.SS6BEG1.SS2END1
INT_L_X8Y65.SS2BEG1.SS6END1
INT_L_X8Y63.BYP_ALT4.SS2END1
INT_L_X8Y63.BYP_L4.BYP_ALT4
CLBLM_L_X8Y63.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[5]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y77.SS6BEG3.LOGIC_OUTS_L21
INT_L_X8Y71.SS6BEG3.SS6END3
INT_L_X8Y65.SS2BEG3.SS6END3
INT_L_X8Y63.BYP_ALT7.SS2END3
INT_L_X8Y63.BYP_L7.BYP_ALT7
CLBLM_L_X8Y63.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[4]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y77.NW2BEG2.LOGIC_OUTS_L20
INT_R_X7Y78.SW2BEG1.NW2END2
INT_L_X6Y77.SE6BEG1.SW2END1
INT_L_X8Y73.SW6BEG1.SE6END1
INT_L_X6Y69.WL1BEG0.SW6END1
INT_R_X5Y69.BYP_ALT0.WL1END0
INT_R_X5Y69.BYP0.BYP_ALT0
CLBLM_R_X5Y69.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[7]
CLBLM_L_X8Y77.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[31]$legal1993
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[30]$legal1991
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[29]$legal1989
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[3]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y76.SS6BEG1.LOGIC_OUTS_L23
INT_L_X8Y70.WW2BEG1.SS6END1
INT_L_X6Y70.WL1BEG0.WW2END1
INT_R_X5Y70.FAN_ALT4.WL1END0
INT_R_X5Y70.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y69.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X5Y69.BYP7.BYP_ALT7
CLBLM_R_X5Y69.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[2]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y76.NW6BEG0.LOGIC_OUTS_L22
INT_L_X6Y79.SS6BEG3.NW6END_S0_0
INT_L_X6Y73.SE6BEG3.SS6END3
INT_L_X8Y69.SS6BEG3.SE6END3
INT_L_X8Y63.SS2BEG3.SS6END3
INT_L_X8Y61.BYP_ALT7.SS2END3
INT_L_X8Y61.BYP_L7.BYP_ALT7
CLBLM_L_X8Y61.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[1]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y76.SS6BEG3.LOGIC_OUTS_L21
INT_L_X8Y70.SS6BEG3.SS6END3
INT_L_X8Y64.SS2BEG3.SS6END3
INT_L_X8Y62.FAN_ALT3.SS2END3
INT_L_X8Y62.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y62.BYP_ALT5.FAN_BOUNCE3
INT_L_X8Y62.BYP_L5.BYP_ALT5
CLBLM_L_X8Y62.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[0]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y76.WW4BEG2.LOGIC_OUTS_L20
INT_L_X4Y76.SS6BEG1.WW4END2
INT_L_X4Y70.SE2BEG1.SS6END1
INT_R_X5Y69.BYP_ALT5.SE2END1
INT_R_X5Y69.BYP5.BYP_ALT5
CLBLM_R_X5Y69.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][6]
CLBLM_R_X5Y73.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y73.SE6BEG2.LOGIC_OUTS16
INT_R_X7Y69.SW2BEG2.SE6END2
INT_L_X6Y68.SW2BEG2.SW2END2
INT_R_X5Y67.BYP_ALT3.SW2END2
INT_R_X5Y67.BYP_BOUNCE3.BYP_ALT3
INT_R_X5Y67.IMUX7.BYP_BOUNCE3
CLBLM_R_X5Y67.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[3]
CLBLM_L_X8Y76.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[28]$legal1987
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[27]$legal1985
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[26]$legal1983
# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][6]
CLBLM_R_X5Y58.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y58.NN6BEG2.LOGIC_OUTS20
INT_R_X5Y64.NN2BEG2.NN6END2
INT_R_X5Y66.NR1BEG2.NN2END2
INT_R_X5Y67.FAN_ALT5.NR1END2
INT_R_X5Y67.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y67.IMUX11.FAN_BOUNCE5
CLBLM_R_X5Y67.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[31]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[30]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[29]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[28]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[27]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[26]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[25]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[24]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[23]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18327$abc$16892$auto$blifparse.cc:536:parse_blif$17042.A[1]
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y86.SS2BEG0.LOGIC_OUTS_L18
INT_L_X8Y84.IMUX_L2.SS2END0
CLBLM_L_X8Y84.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[22]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18331$abc$16892$auto$blifparse.cc:536:parse_blif$17039.A[1]
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y88.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X8Y88.IMUX_L1.SR1BEG_S0
CLBLM_L_X8Y88.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18293$abc$16892$auto$blifparse.cc:536:parse_blif$17050.A[1]
INT_R_X7Y88.FAN_ALT5.LOGIC_OUTS16
INT_R_X7Y88.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y88.IMUX11.FAN_BOUNCE5
CLBLM_R_X7Y88.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X7Y88.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y88.EL1BEG1.LOGIC_OUTS16
INT_L_X8Y88.IMUX_L11.EL1END1
CLBLM_L_X8Y88.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[21]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18335$abc$16892$auto$blifparse.cc:536:parse_blif$17036.A[1]
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y89.IMUX_L2.LOGIC_OUTS_L19
CLBLM_L_X8Y89.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18301$abc$16892$auto$blifparse.cc:536:parse_blif$17049.A[1]
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y89.NL1BEG1.LOGIC_OUTS_L16
INT_L_X8Y90.IMUX_L2.NL1END1
CLBLM_L_X8Y90.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_L_X8Y89.IMUX_L1.LOGIC_OUTS_L8
CLBLM_L_X8Y89.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18307$abc$16892$auto$blifparse.cc:536:parse_blif$17048.A[1]
INT_R_X7Y77.SE2BEG3.SR1END3
INT_L_X8Y76.ER1BEG_S0.SE2END3
INT_R_X9Y77.SL1BEG0.ER1END0
INT_R_X9Y76.WL1BEG_N3.SL1END0
INT_L_X8Y76.IMUX_L0.WL1END_N1_3
CLBLM_L_X8Y76.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y78.SR1BEG3.LOGIC_OUTS20
INT_R_X7Y77.ER1BEG_S0.SR1END3
INT_L_X8Y78.IMUX_L25.ER1END0
CLBLM_L_X8Y78.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[20]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18339$abc$16892$auto$blifparse.cc:536:parse_blif$17033.A[2]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y78.SL1BEG3.LOGIC_OUTS_L17
INT_L_X8Y77.SS2BEG3.SL1END3
INT_L_X8Y75.IMUX_L7.SS2END3
CLBLM_L_X8Y75.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[19]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18342$abc$16892$auto$blifparse.cc:536:parse_blif$17031.A[2]
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y85.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y84.SS2BEG3.SR1END3
INT_L_X8Y82.SL1BEG3.SS2END3
INT_L_X8Y81.IMUX_L6.SL1END3
CLBLM_L_X8Y81.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[18]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[1]
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y87.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y86.SS2BEG1.SW2END1
INT_R_X7Y84.SS2BEG1.SS2END1
INT_R_X7Y82.IMUX11.SS2END1
CLBLM_R_X7Y82.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18314$abc$16892$auto$blifparse.cc:536:parse_blif$17046.A[1]
INT_R_X7Y87.IMUX1.LOGIC_OUTS8
CLBLM_R_X7Y87.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y87.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X7Y87.SL1BEG0.LOGIC_OUTS8
INT_R_X7Y86.SS2BEG0.SL1END0
INT_R_X7Y84.SS2BEG0.SS2END0
INT_R_X7Y82.IMUX1.SS2END0
CLBLM_R_X7Y82.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18295$abc$16892$auto$blifparse.cc:536:parse_blif$17038.A[1]
INT_L_X8Y89.IMUX_L0.NL1END0
CLBLM_L_X8Y89.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y88.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y89.IMUX_L40.NL1END0
CLBLM_L_X8Y89.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[17]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18351$abc$16892$auto$blifparse.cc:536:parse_blif$17024.A[1]
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y89.NN2BEG3.LOGIC_OUTS_L11
INT_L_X8Y91.NL1BEG2.NN2END3
INT_L_X8Y92.IMUX_L11.NL1END2
CLBLM_L_X8Y92.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18318$abc$16892$auto$blifparse.cc:536:parse_blif$17045.A[1]
INT_L_X8Y91.IMUX_L7.NL1END_S3_0
CLBLM_L_X8Y91.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y89.NN2BEG1.LOGIC_OUTS_L23
INT_L_X8Y91.NL1BEG0.NN2END1
INT_L_X8Y92.IMUX_L8.NL1END0
CLBLM_L_X8Y92.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[47]
INT_L_X6Y85.ER1BEG_S0.SW6END3
INT_R_X7Y86.IMUX1.ER1END0
CLBLM_R_X7Y86.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X7Y88.IMUX1.EL1END0
CLBLM_R_X7Y88.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y89.SW6BEG3.EE2END3
INT_L_X6Y85.WW2BEG3.SW6END3
INT_L_X4Y86.NE6BEG0.WW2END_N0_3
INT_L_X6Y90.EE2BEG0.NE6END0
INT_L_X8Y90.IMUX_L8.EE2END0
CLBLM_L_X8Y90.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y76.IMUX_L10.NE2END1
CLBLM_L_X8Y76.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y81.NE2BEG0.NE6END0
INT_R_X5Y82.EE4BEG0.NE2END0
INT_R_X9Y82.WR1BEG1.EE4END0
INT_L_X8Y82.IMUX_L10.WR1END1
CLBLM_L_X8Y82.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y87.IMUX8.SL1END0
CLBLM_R_X7Y87.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y81.NN6BEG0.NE6END0
INT_L_X4Y87.NE6BEG0.NN6END0
INT_L_X6Y91.EE2BEG0.NE6END0
INT_L_X8Y91.IMUX_L1.EE2END0
CLBLM_L_X8Y91.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y73.EL1BEG2.NL1BEG_N3
INT_R_X5Y73.EL1BEG1.EL1END2
INT_L_X6Y73.NE2BEG1.EL1END1
INT_R_X7Y74.SE2BEG1.NE2END1
INT_L_X8Y73.IMUX_L2.SE2END1
CLBLM_L_X8Y73.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y84.IMUX_L7.ER1END3
CLBLM_L_X8Y84.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y74.NN6BEG3.NE2END3
INT_R_X5Y80.NW6BEG3.NN6END3
INT_R_X3Y84.NE6BEG3.NW6END3
INT_R_X5Y88.EE2BEG3.NE6END3
INT_R_X7Y88.IMUX6.EE2END3
CLBLM_R_X7Y88.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y89.IMUX_L6.EE2END3
CLBLM_L_X8Y89.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y74.NL1BEG1.NE2END2
INT_R_X7Y75.NE2BEG1.NL1END1
INT_L_X8Y76.NR1BEG1.NE2END1
INT_L_X8Y77.NW2BEG1.NR1END1
INT_R_X7Y78.IMUX2.NW2END1
CLBLM_R_X7Y78.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y73.NW6BEG0.LOGIC_OUTS_L22
INT_L_X2Y77.NE6BEG0.NW6END0
INT_L_X4Y81.SE6BEG0.NE6END0
INT_L_X6Y77.NE2BEG0.SE6END0
INT_R_X7Y78.IMUX24.NE2END0
CLBLM_R_X7Y78.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y82.NR1BEG2.NE2END2
INT_R_X7Y83.NE2BEG2.NR1END2
INT_L_X8Y84.WW4BEG2.NE2END2
INT_L_X4Y84.ER1BEG2.WW4END2
INT_R_X5Y84.EE2BEG2.ER1END2
INT_R_X7Y84.ER1BEG3.EE2END2
INT_L_X8Y85.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y85.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y73.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y72.ER1BEG_S0.EL1END3
INT_L_X6Y73.LV_L0.ER1END0
INT_L_X6Y82.NN6BEG1.LV_L9
INT_L_X6Y88.EL1BEG0.NN6END1
INT_R_X7Y88.SL1BEG0.EL1END0
INT_R_X7Y87.IMUX0.SL1END0
CLBLM_R_X7Y87.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y73.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y73.NE2BEG3.NL1BEG_N3
INT_R_X5Y74.NW2BEG3.NE2END3
INT_L_X4Y75.NN6BEG3.NW2END3
INT_L_X4Y81.NW6BEG3.NN6END3
INT_L_X2Y85.NE6BEG3.NW6END3
INT_L_X4Y89.EE2BEG3.NE6END3
INT_L_X6Y89.EE2BEG3.EE2END3
INT_L_X8Y89.SL1BEG3.EE2END3
INT_L_X8Y88.IMUX_L39.SL1END3
CLBLM_L_X8Y88.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y73.ER1BEG1.LOGIC_OUTS_L22
INT_R_X5Y73.ER1BEG2.ER1END1
INT_L_X6Y73.NE2BEG2.ER1END2
INT_R_X7Y74.NW2BEG2.NE2END2
INT_L_X6Y75.NN6BEG2.NW2END2
INT_L_X6Y81.NE2BEG2.NN6END2
INT_R_X7Y82.IMUX21.NE2END2
CLBLM_R_X7Y82.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18320$abc$16892$auto$blifparse.cc:536:parse_blif$17022.A[0]
CLBLM_R_X7Y82.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X7Y82.ER1BEG3.LOGIC_OUTS10
INT_L_X8Y82.IMUX_L23.ER1END3
CLBLM_L_X8Y82.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[16]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18355$abc$16892$auto$blifparse.cc:536:parse_blif$17020.A[1]
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y75.SE2BEG2.LOGIC_OUTS_L16
INT_R_X9Y74.WL1BEG1.SE2END2
INT_L_X8Y74.IMUX_L11.WL1END1
CLBLM_L_X8Y74.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18323$abc$16892$auto$blifparse.cc:536:parse_blif$17044.A[1]
INT_L_X8Y73.IMUX_L1.SW2END0
CLBLM_L_X8Y73.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y82.SR1BEG3.LOGIC_OUTS_L10
INT_L_X8Y81.LH12.SR1END3
INT_L_X8Y81.SS6BEG0.LH12
INT_L_X8Y75.SE2BEG0.SS6END0
INT_R_X9Y74.SW2BEG0.SE2END0
INT_L_X8Y73.NL1BEG0.SW2END0
INT_L_X8Y74.BYP_ALT0.NL1END0
INT_L_X8Y74.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y74.IMUX_L2.BYP_BOUNCE0
CLBLM_L_X8Y74.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[46]
INT_L_X8Y88.WL1BEG1.NW2END3
INT_R_X7Y88.IMUX3.WL1END1
CLBLM_R_X7Y88.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y78.WL1BEG2.LOGIC_OUTS_L3
INT_R_X7Y78.FAN_ALT5.WL1END2
INT_R_X7Y78.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y78.IMUX11.FAN_BOUNCE5
CLBLM_R_X7Y78.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y86.WR1BEG_S0.NW2END3
INT_R_X7Y87.IMUX9.WR1END0
CLBLM_R_X7Y87.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X9Y85.NN2BEG3.NE6END3
INT_R_X9Y87.NW2BEG3.NN2END3
INT_L_X8Y88.IMUX_L46.NW2END3
CLBLM_L_X8Y88.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X7Y81.NL1BEG2.NN2END3
INT_R_X7Y82.IMUX20.NL1END2
CLBLM_R_X7Y82.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y78.NW2BEG3.LOGIC_OUTS_L3
INT_R_X7Y79.NN2BEG3.NW2END3
INT_R_X7Y81.NE6BEG3.NN2END3
INT_R_X9Y85.NW2BEG3.NE6END3
INT_L_X8Y86.IMUX_L38.NW2END3
CLBLM_L_X8Y86.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[1]
INT_L_X8Y86.SE2BEG1.LOGIC_OUTS_L23
INT_R_X9Y85.SW2BEG1.SE2END1
INT_L_X8Y84.SS2BEG1.SW2END1
INT_L_X8Y82.IMUX_L3.SS2END1
CLBLM_L_X8Y82.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y86.IMUX_L33.FAN_BOUNCE6
CLBLM_L_X8Y86.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y85.IMUX_L7.FAN_BOUNCE_S3_6
CLBLM_L_X8Y85.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y86.FAN_ALT6.LOGIC_OUTS_L23
INT_L_X8Y86.FAN_BOUNCE6.FAN_ALT6
INT_L_X8Y86.BYP_ALT1.FAN_BOUNCE6
INT_L_X8Y86.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y86.IMUX_L29.BYP_BOUNCE1
CLBLM_L_X8Y86.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18358$abc$16892$auto$blifparse.cc:536:parse_blif$17016.A[1]
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y84.WL1BEG_N3.LOGIC_OUTS_L18
INT_R_X7Y83.IMUX7.WL1END3
CLBLM_R_X7Y83.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18286$abc$16892$auto$blifparse.cc:536:parse_blif$17051.A[1]
INT_L_X8Y86.WR1BEG1.LOGIC_OUTS_L22
INT_R_X7Y86.IMUX2.WR1END1
CLBLM_R_X7Y86.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y86.SW2BEG0.LOGIC_OUTS_L22
INT_R_X7Y85.SS2BEG0.SW2END0
INT_R_X7Y83.IMUX2.SS2END0
CLBLM_R_X7Y83.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[45]
INT_L_X8Y76.WR1BEG1.LOGIC_OUTS_L0
INT_R_X7Y76.NN2BEG1.WR1END1
INT_R_X7Y78.IMUX18.NN2END1
CLBLM_R_X7Y78.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X8Y88.FAN_ALT5.NL1BEG_N3
INT_L_X8Y88.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y88.IMUX_L41.FAN_BOUNCE5
CLBLM_L_X8Y88.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y82.WR1BEG1.NN6END0
INT_R_X7Y82.BYP_ALT4.WR1END1
INT_R_X7Y82.BYP_BOUNCE4.BYP_ALT4
INT_R_X7Y82.IMUX30.BYP_BOUNCE4
CLBLM_R_X7Y82.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y88.EL1BEG_N3.NN6END0
INT_R_X9Y87.SL1BEG3.EL1END3
INT_R_X9Y86.WL1BEG2.SL1END3
INT_L_X8Y86.IMUX_L45.WL1END2
CLBLM_L_X8Y86.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y76.NN6BEG0.LOGIC_OUTS_L0
INT_L_X8Y82.NN6BEG0.NN6END0
INT_L_X8Y88.NL1BEG_N3.NN6END0
INT_L_X8Y88.IMUX_L14.NL1BEG_N3
CLBLM_L_X8Y88.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[0]
INT_L_X8Y88.IMUX_L40.FAN_BOUNCE2
CLBLM_L_X8Y88.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y88.SW2BEG1.LOGIC_OUTS_L9
INT_R_X7Y87.IMUX3.SW2END1
CLBLM_R_X7Y87.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y88.FAN_ALT2.LOGIC_OUTS_L9
INT_L_X8Y88.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y87.IMUX_L30.FAN_BOUNCE_S3_2
CLBLM_L_X8Y87.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18361$abc$16892$auto$blifparse.cc:536:parse_blif$17012.A[1]
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_L_X8Y85.NL1BEG1.LOGIC_OUTS_L14
INT_L_X8Y86.IMUX_L2.NL1END1
CLBLM_L_X8Y86.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18293$abc$16892$auto$blifparse.cc:536:parse_blif$17050.A[2]
INT_L_X8Y87.NW2BEG0.LOGIC_OUTS_L18
INT_R_X7Y88.IMUX8.NW2END0
CLBLM_R_X7Y88.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y87.SL1BEG0.LOGIC_OUTS_L18
INT_L_X8Y86.IMUX_L8.SL1END0
CLBLM_L_X8Y86.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[44]
INT_L_X6Y77.NE2BEG1.NE2END1
INT_R_X7Y78.SL1BEG1.NE2END1
INT_R_X7Y77.WW2BEG1.SL1END1
INT_R_X5Y77.ER1BEG2.WW2END1
INT_L_X6Y77.NE2BEG2.ER1END2
INT_R_X7Y78.IMUX27.NE2END2
CLBLM_R_X7Y78.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X7Y81.NL1BEG1.WR1END2
INT_R_X7Y82.IMUX33.NL1END1
CLBLM_R_X7Y82.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X7Y85.NE2BEG2.NN2END2
INT_L_X8Y86.IMUX_L44.NE2END2
CLBLM_L_X8Y86.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y76.EL1BEG1.LOGIC_OUTS_L6
INT_R_X5Y76.NE2BEG1.EL1END1
INT_L_X6Y77.NE6BEG1.NE2END1
INT_L_X8Y81.WR1BEG2.NE6END1
INT_R_X7Y81.NN2BEG2.WR1END2
INT_R_X7Y83.NN2BEG2.NN2END2
INT_R_X7Y85.NL1BEG1.NN2END2
INT_R_X7Y86.NN2BEG1.NL1END1
INT_R_X7Y88.EL1BEG0.NN2END1
INT_L_X8Y88.IMUX_L16.EL1END0
CLBLM_L_X8Y88.CLBLM_L_B3.CLBLM_IMUX16
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y76.NE6BEG2.LOGIC_OUTS_L6
INT_L_X6Y80.NN6BEG2.NE6END2
INT_L_X6Y86.NE2BEG2.NN6END2
INT_R_X7Y87.NE2BEG2.NE2END2
INT_L_X8Y88.IMUX_L21.NE2END2
CLBLM_L_X8Y88.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[0]
INT_L_X8Y89.IMUX_L41.NR1END0
CLBLM_L_X8Y89.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y89.NL1BEG_N3.NR1END0
INT_L_X8Y89.IMUX_L45.NL1BEG_N3
CLBLM_L_X8Y89.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y88.NR1BEG0.LOGIC_OUTS_L18
INT_L_X8Y89.IMUX_L24.NR1END0
CLBLM_L_X8Y89.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18364$abc$16892$auto$blifparse.cc:536:parse_blif$17008.A[1]
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y84.IMUX_L18.LOGIC_OUTS_L9
CLBLM_L_X8Y84.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18301$abc$16892$auto$blifparse.cc:536:parse_blif$17049.A[2]
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y89.NL1BEG2.LOGIC_OUTS_L21
INT_L_X8Y90.IMUX_L11.NL1END2
CLBLM_L_X8Y90.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_L_X8Y89.SW2BEG1.LOGIC_OUTS_L13
INT_R_X7Y88.SE6BEG1.SW2END1
INT_R_X9Y84.WL1BEG0.SE6END1
INT_L_X8Y84.IMUX_L17.WL1END0
CLBLM_L_X8Y84.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[43]
INT_L_X8Y86.BYP_ALT3.WR1END3
INT_L_X8Y86.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y86.IMUX_L47.BYP_BOUNCE3
CLBLM_L_X8Y86.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X8Y88.FAN_ALT1.NE2END3
INT_L_X8Y88.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y88.IMUX_L26.FAN_BOUNCE1
CLBLM_L_X8Y88.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X7Y80.SL1BEG1.NE2END1
INT_R_X7Y79.ER1BEG2.SL1END1
INT_L_X8Y79.NE2BEG2.ER1END2
INT_R_X9Y80.NN6BEG2.NE2END2
INT_R_X9Y86.WR1BEG3.NN6END2
INT_L_X8Y86.NW2BEG3.WR1END3
INT_R_X7Y87.NE2BEG3.NW2END3
INT_L_X8Y88.IMUX_L30.NE2END3
CLBLM_L_X8Y88.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y75.NW6BEG1.LOGIC_OUTS_L23
INT_L_X6Y79.NE2BEG1.NW6END1
INT_R_X7Y80.NN2BEG1.NE2END1
INT_R_X7Y82.EL1BEG0.NN2END1
INT_L_X8Y82.BYP_ALT0.EL1END0
INT_L_X8Y82.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y82.IMUX_L26.BYP_BOUNCE0
CLBLM_L_X8Y82.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[0]
INT_L_X8Y79.SL1BEG1.SS2END1
INT_L_X8Y78.FAN_ALT2.SL1END1
INT_L_X8Y78.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y78.IMUX_L16.FAN_BOUNCE2
CLBLM_L_X8Y78.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y82.IMUX_L30.LOGIC_OUTS_L17
CLBLM_L_X8Y82.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y82.SL1BEG1.LOGIC_OUTS_L9
INT_L_X8Y81.SS2BEG1.SL1END1
INT_L_X8Y79.SR1BEG2.SS2END1
INT_L_X8Y78.IMUX_L21.SR1END2
CLBLM_L_X8Y78.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18367$abc$16892$auto$blifparse.cc:536:parse_blif$17004.A[1]
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y75.IMUX_L2.LOGIC_OUTS_L9
CLBLM_L_X8Y75.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18307$abc$16892$auto$blifparse.cc:536:parse_blif$17048.A[2]
INT_L_X8Y76.IMUX_L9.SS2END0
CLBLM_L_X8Y76.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y78.SS2BEG0.LOGIC_OUTS_L18
INT_L_X8Y76.SL1BEG0.SS2END0
INT_L_X8Y75.IMUX_L8.SL1END0
CLBLM_L_X8Y75.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[42]
INT_L_X8Y88.IMUX_L25.BYP_BOUNCE_N3_7
CLBLM_L_X8Y88.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y87.BYP_ALT7.NR1END3
INT_L_X8Y87.BYP_BOUNCE7.BYP_ALT7
INT_L_X8Y88.IMUX_L33.BYP_BOUNCE_N3_7
CLBLM_L_X8Y88.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y80.EL1BEG2.NW2END3
INT_R_X9Y80.NR1BEG2.EL1END2
INT_R_X9Y81.NW2BEG2.NR1END2
INT_L_X8Y82.IMUX_L19.NW2END2
CLBLM_L_X8Y82.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y76.NE2BEG3.LOGIC_OUTS_L3
INT_R_X9Y77.NN2BEG3.NE2END3
INT_R_X9Y79.NW2BEG3.NN2END3
INT_L_X8Y80.NN6BEG3.NW2END3
INT_L_X8Y86.NR1BEG3.NN6END3
INT_L_X8Y87.IMUX_L15.NR1END3
CLBLM_L_X8Y87.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[2]
INT_L_X8Y86.IMUX_L23.SL1END3
CLBLM_L_X8Y86.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X8Y85.IMUX_L1.SS2END0
CLBLM_L_X8Y85.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y87.SL1BEG3.LOGIC_OUTS_L21
INT_L_X8Y86.IMUX_L31.SL1END3
CLBLM_L_X8Y86.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y87.SW2BEG3.LOGIC_OUTS_L21
INT_R_X7Y86.ER1BEG_S0.SW2END3
INT_L_X8Y87.SS2BEG0.ER1END0
INT_L_X8Y85.IMUX_L9.SS2END0
CLBLM_L_X8Y85.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18310$abc$16892$auto$blifparse.cc:536:parse_blif$17047.A[1]
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_L_X8Y85.SS2BEG0.LOGIC_OUTS_L8
INT_L_X8Y83.SL1BEG0.SS2END0
INT_L_X8Y82.IMUX_L0.SL1END0
CLBLM_L_X8Y82.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y85.SW2BEG2.LOGIC_OUTS_L16
INT_R_X7Y84.SE6BEG2.SW2END2
INT_R_X9Y80.WL1BEG1.SE6END2
INT_L_X8Y80.IMUX_L3.WL1END1
CLBLM_L_X8Y80.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18371$abc$16892$auto$blifparse.cc:536:parse_blif$17000.A[0]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y81.SL1BEG0.LOGIC_OUTS_L18
INT_L_X8Y80.IMUX_L9.SL1END0
CLBLM_L_X8Y80.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[41]
INT_L_X8Y88.BYP_ALT4.WR1END1
INT_L_X8Y88.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y88.BYP_ALT3.BYP_BOUNCE4
INT_L_X8Y88.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y88.IMUX_L23.BYP_BOUNCE3
CLBLM_L_X8Y88.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X8Y76.SE2BEG3.LOGIC_OUTS_L7
INT_R_X9Y75.NN6BEG3.SE2END3
INT_R_X9Y81.WR1BEG_S0.NN6END3
INT_L_X8Y82.IMUX_L16.WR1END0
CLBLM_L_X8Y82.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X8Y87.IMUX_L24.NL1END0
CLBLM_L_X8Y87.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_L_X8Y76.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X8Y76.WW2BEG0.SR1BEG_S0
INT_L_X6Y76.NE6BEG1.WW2END0
INT_L_X8Y80.NN6BEG1.NE6END1
INT_L_X8Y86.NL1BEG0.NN6END1
INT_L_X8Y87.NE2BEG0.NL1END0
INT_R_X9Y88.WR1BEG1.NE2END0
INT_L_X8Y88.IMUX_L18.WR1END1
CLBLM_L_X8Y88.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[1]
INT_L_X8Y88.IMUX_L47.LOGIC_OUTS_L21
CLBLM_L_X8Y88.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X8Y87.IMUX_L47.SL1END3
CLBLM_L_X8Y87.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X8Y87.IMUX_L23.SL1END3
CLBLM_L_X8Y87.CLBLM_L_C3.CLBLM_IMUX23
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y88.SL1BEG3.LOGIC_OUTS_L21
INT_L_X8Y87.IMUX_L31.SL1END3
CLBLM_L_X8Y87.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18314$abc$16892$auto$blifparse.cc:536:parse_blif$17046.A[2]
INT_L_X8Y87.WL1BEG1.LOGIC_OUTS_L14
INT_R_X7Y87.IMUX11.WL1END1
CLBLM_R_X7Y87.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_L_X8Y87.SS2BEG2.LOGIC_OUTS_L14
INT_L_X8Y85.SS6BEG2.SS2END2
INT_L_X8Y79.SR1BEG3.SS6END2
INT_L_X8Y79.IMUX_L0.SR1END_N3_3
CLBLM_L_X8Y79.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[40]
INT_L_X8Y76.SE2BEG1.LOGIC_OUTS_L5
INT_R_X9Y75.NN6BEG1.SE2END1
INT_R_X9Y81.NW2BEG1.NN6END1
INT_L_X8Y82.IMUX_L25.NW2END1
CLBLM_L_X8Y82.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y87.IMUX_L27.SR1END1
CLBLM_L_X8Y87.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X8Y88.NW2BEG1.NN6END1
INT_R_X7Y89.EL1BEG0.NW2END1
INT_L_X8Y89.FAN_ALT4.EL1END0
INT_L_X8Y89.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y88.IMUX_L15.FAN_BOUNCE_S3_4
CLBLM_L_X8Y88.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y76.NN6BEG1.LOGIC_OUTS_L5
INT_L_X8Y82.NN6BEG1.NN6END1
INT_L_X8Y88.SR1BEG1.NN6END1
INT_L_X8Y87.BYP_ALT2.SR1END1
INT_L_X8Y87.BYP_BOUNCE2.BYP_ALT2
INT_L_X8Y88.IMUX_L0.BYP_BOUNCE_N3_2
CLBLM_L_X8Y88.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[1]
INT_L_X8Y89.NL1BEG0.NL1END1
INT_L_X8Y89.IMUX_L39.NL1END_S3_0
CLBLM_L_X8Y89.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X8Y88.NL1BEG1.LOGIC_OUTS_L16
INT_L_X8Y89.IMUX_L17.NL1END1
CLBLM_L_X8Y89.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y88.IMUX_L29.LOGIC_OUTS_L16
CLBLM_L_X8Y88.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18377$abc$16892$auto$blifparse.cc:536:parse_blif$16993.A[1]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y78.IMUX_L10.LOGIC_OUTS_L19
CLBLM_L_X8Y78.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18318$abc$16892$auto$blifparse.cc:536:parse_blif$17045.A[2]
INT_L_X8Y88.NN2BEG0.LOGIC_OUTS_L22
INT_L_X8Y90.NL1BEG_N3.NN2END0
INT_L_X8Y90.NL1BEG2.NL1BEG_N3
INT_L_X8Y91.IMUX_L11.NL1END2
CLBLM_L_X8Y91.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y88.SE2BEG0.LOGIC_OUTS_L22
INT_R_X9Y87.SW2BEG0.SE2END0
INT_L_X8Y86.SS6BEG0.SW2END0
INT_L_X8Y80.SS2BEG0.SS6END0
INT_L_X8Y78.IMUX_L9.SS2END0
CLBLM_L_X8Y78.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[39]
INT_R_X9Y87.WR1BEG1.NN6END0
INT_L_X8Y87.IMUX_L18.WR1END1
CLBLM_L_X8Y87.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X9Y81.NN6BEG0.NE6END0
INT_R_X9Y87.NL1BEG_N3.NN6END0
INT_R_X9Y87.WR1BEG_S0.NL1BEG_N3
INT_L_X8Y88.IMUX_L17.WR1END0
CLBLM_L_X8Y88.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y77.NN6BEG0.NW2END0
INT_R_X7Y83.NN6BEG0.NN6END0
INT_R_X7Y89.EL1BEG_N3.NN6END0
INT_L_X8Y88.IMUX_L6.EL1END3
CLBLM_L_X8Y88.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y75.NR1BEG0.LOGIC_OUTS_L22
INT_L_X8Y76.NW2BEG0.NR1END0
INT_R_X7Y77.NE6BEG0.NW2END0
INT_R_X9Y81.NN2BEG0.NE6END0
INT_R_X9Y83.WR1BEG1.NN2END0
INT_L_X8Y83.IMUX_L10.WR1END1
CLBLM_L_X8Y83.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[1]
INT_L_X8Y78.FAN_ALT5.NR1END2
INT_L_X8Y78.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y78.IMUX_L19.FAN_BOUNCE5
CLBLM_L_X8Y78.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y75.IMUX_L6.SS2END2
CLBLM_L_X8Y75.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y77.NR1BEG2.SS6END2
INT_L_X8Y78.IMUX_L20.NR1END2
CLBLM_L_X8Y78.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y83.SS6BEG2.LOGIC_OUTS_L16
INT_L_X8Y77.SS2BEG2.SS6END2
INT_L_X8Y75.IMUX_L37.SS2END2
CLBLM_L_X8Y75.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18323$abc$16892$auto$blifparse.cc:536:parse_blif$17044.A[2]
INT_L_X8Y74.SS2BEG3.SL1END3
INT_L_X8Y73.IMUX_L8.SS2END_N0_3
CLBLM_L_X8Y73.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y75.SL1BEG3.LOGIC_OUTS_L11
INT_L_X8Y74.SR1BEG_S0.SL1END3
INT_L_X8Y74.SE2BEG0.SR1BEG_S0
INT_R_X9Y73.SW2BEG0.SE2END0
INT_L_X8Y72.IMUX_L2.SW2END0
CLBLM_L_X8Y72.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18381$abc$16892$auto$blifparse.cc:536:parse_blif$16988.A[1]
CLBLM_L_X8Y72.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y72.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X8Y72.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y72.IMUX_L11.FAN_BOUNCE5
CLBLM_L_X8Y72.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18381$abc$16892$auto$blifparse.cc:536:parse_blif$16988.A[0]
CLBLM_L_X8Y74.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y74.SL1BEG3.LOGIC_OUTS_L17
INT_L_X8Y73.SW2BEG3.SL1END3
INT_R_X7Y72.ER1BEG_S0.SW2END3
INT_L_X8Y73.SL1BEG0.ER1END0
INT_L_X8Y72.IMUX_L1.SL1END0
CLBLM_L_X8Y72.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[38]
INT_L_X8Y88.IMUX_L24.NR1END0
CLBLM_L_X8Y88.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X8Y87.NR1BEG0.NN6END0
INT_L_X8Y88.BYP_ALT1.NR1END0
INT_L_X8Y88.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y88.IMUX_L3.BYP_BOUNCE1
CLBLM_L_X8Y88.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y81.NN2BEG0.NN6END0
INT_L_X8Y83.IMUX_L0.NN2END0
CLBLM_L_X8Y83.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y75.NN6BEG0.LOGIC_OUTS_L0
INT_L_X8Y81.NN6BEG0.NN6END0
INT_L_X8Y86.SR1BEG_S0.NN6END_S1_0
INT_L_X8Y86.BYP_ALT4.SR1BEG_S0
INT_L_X8Y86.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y86.IMUX_L36.BYP_BOUNCE4
CLBLM_L_X8Y86.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[3]
INT_L_X8Y85.IMUX_L11.SL1END1
CLBLM_L_X8Y85.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y86.FAN_ALT2.LOGIC_OUTS_L19
INT_L_X8Y86.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y86.IMUX_L32.FAN_BOUNCE2
CLBLM_L_X8Y86.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y86.SL1BEG1.LOGIC_OUTS_L19
INT_L_X8Y85.IMUX_L10.SL1END1
CLBLM_L_X8Y85.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y86.SS2BEG1.LOGIC_OUTS_L19
INT_L_X8Y84.IMUX_L3.SS2END1
CLBLM_L_X8Y84.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18384$abc$16892$auto$blifparse.cc:536:parse_blif$16984.A[1]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y77.SR1BEG_S0.LOGIC_OUTS_L11
INT_L_X8Y77.IMUX_L9.SR1BEG_S0
CLBLM_L_X8Y77.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18327$abc$16892$auto$blifparse.cc:536:parse_blif$17042.A[2]
INT_L_X8Y84.IMUX_L1.LOGIC_OUTS_L8
CLBLM_L_X8Y84.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_L_X8Y84.SS6BEG0.LOGIC_OUTS_L8
INT_L_X8Y78.SL1BEG0.SS6END0
INT_L_X8Y77.IMUX_L0.SL1END0
CLBLM_L_X8Y77.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[37]
INT_L_X8Y88.IMUX_L9.NN2END0
CLBLM_L_X8Y88.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y75.NW2BEG1.LOGIC_OUTS_L1
INT_R_X7Y76.NN6BEG1.NW2END1
INT_R_X7Y82.NE2BEG1.NN6END1
INT_L_X8Y83.IMUX_L3.NE2END1
CLBLM_L_X8Y83.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y87.FAN_ALT4.SR1BEG_S0
INT_L_X8Y87.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y86.IMUX_L37.FAN_BOUNCE_S3_4
CLBLM_L_X8Y86.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y75.NN6BEG1.LOGIC_OUTS_L1
INT_L_X8Y81.NW6BEG1.NN6END1
INT_L_X6Y85.EL1BEG0.NW6END1
INT_R_X7Y85.NE2BEG0.EL1END0
INT_L_X8Y86.NN2BEG0.NE2END0
INT_L_X8Y87.SR1BEG_S0.NN2END_S2_0
INT_L_X8Y87.BYP_ALT1.SR1BEG_S0
INT_L_X8Y87.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y87.GFAN1.BYP_BOUNCE1
INT_L_X8Y87.IMUX_L7.GFAN1
CLBLM_L_X8Y87.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[2]
INT_L_X8Y87.IMUX_L40.LOGIC_OUTS_L12
CLBLM_L_X8Y87.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y87.NL1BEG_N3.LOGIC_OUTS_L12
INT_L_X8Y87.IMUX_L21.NL1BEG_N3
CLBLM_L_X8Y87.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X8Y87.IMUX_L32.LOGIC_OUTS_L12
CLBLM_L_X8Y87.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_L_X8Y87.IMUX_L0.LOGIC_OUTS_L12
CLBLM_L_X8Y87.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18387$abc$16892$auto$blifparse.cc:536:parse_blif$16980.A[1]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y80.IMUX_L26.LOGIC_OUTS_L19
CLBLM_L_X8Y80.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18331$abc$16892$auto$blifparse.cc:536:parse_blif$17039.A[2]
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y87.BYP_ALT3.LOGIC_OUTS_L16
INT_L_X8Y87.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y87.BYP_ALT6.BYP_BOUNCE3
INT_L_X8Y87.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y88.IMUX_L8.BYP_BOUNCE_N3_6
CLBLM_L_X8Y88.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_L_X8Y87.SS6BEG0.LOGIC_OUTS_L8
INT_L_X8Y81.SR1BEG1.SS6END0
INT_L_X8Y80.IMUX_L19.SR1END1
CLBLM_L_X8Y80.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[36]
INT_L_X8Y83.NL1BEG_N3.NN6END0
INT_L_X8Y83.IMUX_L6.NL1BEG_N3
CLBLM_L_X8Y83.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y86.IMUX_L39.NN2END_S2_0
CLBLM_L_X8Y86.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X8Y87.IMUX_L8.NN2END0
CLBLM_L_X8Y87.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y77.NN6BEG0.LOGIC_OUTS_L4
INT_L_X8Y83.NN2BEG0.NN6END0
INT_L_X8Y85.NN2BEG0.NN2END0
INT_L_X8Y87.IMUX_L16.NN2END0
CLBLM_L_X8Y87.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[2]
INT_L_X8Y89.IMUX_L46.NN2END3
CLBLM_L_X8Y89.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y89.IMUX_L15.NN2END3
CLBLM_L_X8Y89.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y87.NL1BEG2.LOGIC_OUTS_L17
INT_L_X8Y88.IMUX_L28.NL1END2
CLBLM_L_X8Y88.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_L_X8Y87.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y87.NN2BEG3.LOGIC_OUTS_L17
INT_L_X8Y89.IMUX_L14.NN2END3
CLBLM_L_X8Y89.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18390$abc$16892$auto$blifparse.cc:536:parse_blif$16976.A[1]
CLBLM_L_X8Y74.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y74.IMUX_L17.LOGIC_OUTS_L18
CLBLM_L_X8Y74.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18335$abc$16892$auto$blifparse.cc:536:parse_blif$17036.A[2]
INT_L_X8Y89.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X8Y89.BYP_ALT1.SR1BEG_S0
INT_L_X8Y89.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y89.IMUX_L11.BYP_BOUNCE1
CLBLM_L_X8Y89.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y89.ER1BEG_S0.LOGIC_OUTS_L17
INT_R_X9Y90.LV18.ER1END0
INT_R_X9Y72.NW6BEG0.LV0
INT_R_X7Y75.SW2BEG3.NW6END_S0_0
INT_L_X6Y74.ER1BEG_S0.SW2END3
INT_R_X7Y75.SE2BEG0.ER1END0
INT_L_X8Y74.IMUX_L24.SE2END0
CLBLM_L_X8Y74.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[35]
INT_L_X4Y78.SE2BEG3.LOGIC_OUTS_L7
INT_R_X5Y77.NN6BEG3.SE2END3
INT_R_X5Y83.NE6BEG3.NN6END3
INT_R_X7Y87.SE2BEG3.NE6END3
INT_L_X8Y86.IMUX_L46.SE2END3
CLBLM_L_X8Y86.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y87.IMUX_L11.EE2END1
CLBLM_L_X8Y87.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y79.NE2BEG0.ER1END0
INT_L_X6Y80.SL1BEG0.NE2END0
INT_L_X6Y79.WW2BEG0.SL1END0
INT_L_X4Y79.NN2BEG1.WW2END0
INT_L_X4Y81.NN2BEG1.NN2END1
INT_L_X4Y83.NE6BEG1.NN2END1
INT_L_X6Y87.EE2BEG1.NE6END1
INT_L_X8Y87.IMUX_L26.EE2END1
CLBLM_L_X8Y87.CLBLM_L_B4.CLBLM_IMUX26
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y78.ER1BEG_S0.LOGIC_OUTS_L7
INT_R_X5Y79.ER1BEG1.ER1END0
INT_L_X6Y79.EE2BEG1.ER1END1
INT_L_X8Y79.IMUX_L26.EE2END1
CLBLM_L_X8Y79.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[2]
INT_L_X8Y75.IMUX_L3.SW2END1
CLBLM_L_X8Y75.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y79.SL1BEG3.LOGIC_OUTS_L17
INT_L_X8Y78.IMUX_L23.SL1END3
CLBLM_L_X8Y78.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X9Y78.SS2BEG1.SE2END1
INT_R_X9Y76.SW2BEG1.SS2END1
INT_L_X8Y75.SR1BEG2.SW2END1
INT_L_X8Y74.BYP_ALT3.SR1END2
INT_L_X8Y74.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y75.IMUX_L41.BYP_BOUNCE_N3_3
CLBLM_L_X8Y75.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y79.SE2BEG1.LOGIC_OUTS_L9
INT_R_X9Y78.SW2BEG1.SE2END1
INT_L_X8Y77.SR1BEG2.SW2END1
INT_L_X8Y76.IMUX_L21.SR1END2
CLBLM_L_X8Y76.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18393$abc$16892$auto$blifparse.cc:536:parse_blif$16972.A[1]
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y71.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y70.IMUX_L1.SL1END0
CLBLM_L_X8Y70.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18339$abc$16892$auto$blifparse.cc:536:parse_blif$17033.A[1]
INT_L_X8Y76.SE2BEG2.LOGIC_OUTS_L10
INT_R_X9Y75.WL1BEG1.SE2END2
INT_L_X8Y75.IMUX_L11.WL1END1
CLBLM_L_X8Y75.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y76.SS6BEG2.LOGIC_OUTS_L10
INT_L_X8Y70.SR1BEG3.SS6END2
INT_L_X8Y70.IMUX_L8.SR1END_N3_3
CLBLM_L_X8Y70.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[34]
INT_L_X8Y87.IMUX_L2.NE2END1
CLBLM_L_X8Y87.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y86.NE2BEG1.NN6END1
INT_L_X8Y87.IMUX_L19.NE2END1
CLBLM_L_X8Y87.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y79.FAN_ALT2.NL1END1
INT_L_X8Y79.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y79.IMUX_L16.FAN_BOUNCE2
CLBLM_L_X8Y79.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y78.NL1BEG1.LOGIC_OUTS_L6
INT_L_X8Y79.NW2BEG1.NL1END1
INT_R_X7Y80.NN6BEG1.NW2END1
INT_R_X7Y86.EL1BEG0.NN6END1
INT_L_X8Y86.IMUX_L16.EL1END0
CLBLM_L_X8Y86.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18341$abc$16892$auto$blifparse.cc:536:parse_blif$16967.A[3]
INT_L_X8Y83.NR1BEG3.NN2END3
INT_L_X8Y84.IMUX_L30.NR1END3
CLBLM_L_X8Y84.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y81.IMUX_L30.LOGIC_OUTS_L17
CLBLM_L_X8Y81.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y81.SS2BEG3.LOGIC_OUTS_L17
INT_L_X8Y79.SS2BEG3.SS2END3
INT_L_X8Y77.IMUX_L46.SS2END3
CLBLM_L_X8Y77.CLBLM_L_D5.CLBLM_IMUX46
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y81.NN2BEG3.LOGIC_OUTS_L17
INT_L_X8Y83.BYP_ALT6.NN2END3
INT_L_X8Y83.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y84.IMUX_L40.BYP_BOUNCE_N3_6
CLBLM_L_X8Y84.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18326$abc$16892$auto$blifparse.cc:536:parse_blif$16986.A[3]
INT_L_X8Y84.IMUX_L21.WR1END2
CLBLM_L_X8Y84.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X8Y83.SS2BEG1.LOGIC_OUTS_L9
INT_L_X8Y81.IMUX_L20.SS2END1
CLBLM_L_X8Y81.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X8Y83.NR1BEG1.LOGIC_OUTS_L9
INT_L_X8Y84.IMUX_L10.NR1END1
CLBLM_L_X8Y84.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y83.NE2BEG1.LOGIC_OUTS_L9
INT_R_X9Y84.WR1BEG2.NE2END1
INT_L_X8Y84.IMUX_L44.WR1END2
CLBLM_L_X8Y84.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18309$abc$16892$auto$blifparse.cc:536:parse_blif$17002.A[3]
INT_L_X8Y85.SR1BEG1.SR1BEG_S0
INT_L_X8Y84.IMUX_L20.SR1END1
CLBLM_L_X8Y84.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X8Y85.FAN_ALT3.LOGIC_OUTS_L15
INT_L_X8Y85.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y85.IMUX_L3.FAN_BOUNCE3
CLBLM_L_X8Y85.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y85.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X8Y85.SE2BEG0.SR1BEG_S0
INT_R_X9Y84.WL1BEG_N3.SE2END0
INT_L_X8Y84.IMUX_L0.WL1END_N1_3
CLBLM_L_X8Y84.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y85.SL1BEG3.LOGIC_OUTS_L15
INT_L_X8Y84.IMUX_L38.SL1END3
CLBLM_L_X8Y84.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18285$abc$16892$auto$blifparse.cc:536:parse_blif$17018.A[3]
INT_L_X8Y86.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X8Y86.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y86.IMUX_L28.FAN_BOUNCE1
CLBLM_L_X8Y86.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y85.IMUX_L0.SS2END_N0_3
CLBLM_L_X8Y85.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y84.SL1BEG3.SS2END3
INT_L_X8Y83.BYP_ALT7.SL1END3
INT_L_X8Y83.BYP_BOUNCE7.BYP_ALT7
INT_L_X8Y84.IMUX_L9.BYP_BOUNCE_N3_7
CLBLM_L_X8Y84.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y86.SS2BEG3.LOGIC_OUTS_L17
INT_L_X8Y84.IMUX_L47.SS2END3
CLBLM_L_X8Y84.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18370$abc$16892$auto$blifparse.cc:536:parse_blif$16964.A[1]
INT_R_X9Y75.NN2BEG0.NE2END0
INT_R_X9Y77.WR1BEG1.NN2END0
INT_L_X8Y77.IMUX_L41.WR1END1
CLBLM_L_X8Y77.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_L_X8Y73.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y73.NR1BEG0.LOGIC_OUTS_L18
INT_L_X8Y74.NE2BEG0.NR1END0
INT_R_X9Y75.NW6BEG0.NE2END0
INT_R_X7Y79.NE2BEG0.NW6END0
INT_L_X8Y79.IMUX_L39.NE2END_S3_0
CLBLM_L_X8Y79.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18357$abc$16892$auto$blifparse.cc:536:parse_blif$17017.A[3]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y76.NN2BEG1.LOGIC_OUTS_L19
INT_L_X8Y78.NN2BEG1.NN2END1
INT_L_X8Y80.NN2BEG1.NN2END1
INT_L_X8Y82.NN2BEG1.NN2END1
INT_L_X8Y84.IMUX_L33.NN2END1
CLBLM_L_X8Y84.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y77.IMUX_L39.NR1END3
CLBLM_L_X8Y77.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y76.NR1BEG3.LOGIC_OUTS_L11
INT_L_X8Y77.NL1BEG2.NR1END3
INT_L_X8Y78.NR1BEG2.NL1END2
INT_L_X8Y79.IMUX_L36.NR1END2
CLBLM_L_X8Y79.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18395$abc$16892$auto$blifparse.cc:536:parse_blif$16961.A[1]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y70.ER1BEG_S0.LOGIC_OUTS11
INT_L_X8Y71.IMUX_L25.ER1END0
CLBLM_L_X8Y71.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18383$abc$16892$auto$blifparse.cc:536:parse_blif$16985.A[3]
INT_L_X8Y71.SE2BEG2.LOGIC_OUTS_L16
INT_R_X9Y70.NN6BEG2.SE2END2
INT_R_X9Y76.NW2BEG2.NN6END2
INT_L_X8Y77.IMUX_L36.NW2END2
CLBLM_L_X8Y77.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y71.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X8Y71.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y71.IMUX_L19.FAN_BOUNCE5
CLBLM_L_X8Y71.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18342$abc$16892$auto$blifparse.cc:536:parse_blif$17031.A[1]
INT_L_X8Y82.SL1BEG0.SS2END0
INT_L_X8Y81.IMUX_L9.SL1END0
CLBLM_L_X8Y81.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y84.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X8Y84.SS2BEG0.SR1BEG_S0
INT_L_X8Y82.SS6BEG0.SS2END0
INT_L_X8Y76.SR1BEG1.SS6END0
INT_L_X8Y75.IMUX_L27.SR1END1
CLBLM_L_X8Y75.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18396$abc$16892$auto$blifparse.cc:536:parse_blif$16960.A[1]
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y71.NN2BEG3.LOGIC_OUTS_L17
INT_L_X8Y73.NN2BEG3.NN2END3
INT_L_X8Y75.IMUX_L15.NN2END3
CLBLM_L_X8Y75.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18371$abc$16892$auto$blifparse.cc:536:parse_blif$17000.A[1]
INT_L_X8Y79.NR1BEG3.LOGIC_OUTS_L11
INT_L_X8Y80.IMUX_L6.NR1END3
CLBLM_L_X8Y80.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y79.SR1BEG_S0.LOGIC_OUTS_L11
INT_L_X8Y79.SS2BEG0.SR1BEG_S0
INT_L_X8Y77.SS2BEG0.SS2END0
INT_L_X8Y75.IMUX_L17.SS2END0
CLBLM_L_X8Y75.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[33]
INT_L_X8Y86.NR1BEG0.NN6END0
INT_L_X8Y87.IMUX_L25.NR1END0
CLBLM_L_X8Y87.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y78.NR1BEG0.NN2END0
INT_L_X8Y79.IMUX_L25.NR1END0
CLBLM_L_X8Y79.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y86.IMUX_L14.NL1BEG_N3
CLBLM_L_X8Y86.CLBLM_L_B1.CLBLM_IMUX14
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y75.NL1BEG0.LOGIC_OUTS_L5
INT_L_X8Y76.NN2BEG0.NL1END0
INT_L_X8Y78.NN2BEG0.NN2END0
INT_L_X8Y80.NN6BEG0.NN2END0
INT_L_X8Y86.NL1BEG_N3.NN6END0
INT_L_X8Y86.IMUX_L6.NL1BEG_N3
CLBLM_L_X8Y86.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18313$abc$16892$auto$blifparse.cc:536:parse_blif$16998.A[3]
INT_L_X8Y85.IMUX_L22.LOGIC_OUTS_L11
CLBLM_L_X8Y85.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y87.BYP_ALT4.EL1END1
INT_L_X8Y87.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y87.IMUX_L22.BYP_BOUNCE4
CLBLM_L_X8Y87.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y86.NW2BEG2.NL1END2
INT_R_X7Y87.EL1BEG1.NW2END2
INT_L_X8Y87.IMUX_L10.EL1END1
CLBLM_L_X8Y87.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y85.NL1BEG2.LOGIC_OUTS_L11
INT_L_X8Y86.IMUX_L20.NL1END2
CLBLM_L_X8Y86.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[3]
INT_L_X8Y87.IMUX_L33.NL1END1
CLBLM_L_X8Y87.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y86.NR1BEG2.LOGIC_OUTS_L16
INT_L_X8Y87.IMUX_L29.NR1END2
CLBLM_L_X8Y87.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y86.NL1BEG1.LOGIC_OUTS_L16
INT_L_X8Y87.IMUX_L9.NL1END1
CLBLM_L_X8Y87.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y86.IMUX_L21.LOGIC_OUTS_L16
CLBLM_L_X8Y86.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18346$abc$16892$auto$blifparse.cc:536:parse_blif$16954.A[1]
INT_L_X8Y84.NN2BEG0.NN2END0
INT_L_X8Y85.IMUX_L31.NN2END_S2_0
CLBLM_L_X8Y85.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X8Y81.SR1BEG2.LOGIC_OUTS_L19
INT_L_X8Y80.IMUX_L46.SR1END2
CLBLM_L_X8Y80.CLBLM_L_D5.CLBLM_IMUX46
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y81.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y82.NN2BEG0.NL1END0
INT_L_X8Y84.IMUX_L32.NN2END0
CLBLM_L_X8Y84.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18330$abc$16892$auto$blifparse.cc:536:parse_blif$16982.A[3]
INT_L_X8Y85.IMUX_L29.NN2END3
CLBLM_L_X8Y85.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y83.NN2BEG3.LOGIC_OUTS_L11
INT_L_X8Y85.NN2BEG3.NN2END3
INT_L_X8Y87.IMUX_L6.NN2END3
CLBLM_L_X8Y87.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y83.NL1BEG2.LOGIC_OUTS_L11
INT_L_X8Y84.IMUX_L28.NL1END2
CLBLM_L_X8Y84.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18373$abc$16892$auto$blifparse.cc:536:parse_blif$16951.A[1]
INT_L_X8Y79.NR1BEG0.NN6END0
INT_L_X8Y80.IMUX_L41.NR1END0
CLBLM_L_X8Y80.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_L_X8Y73.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y73.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X8Y73.LV_L0.SR1BEG_S0
INT_L_X8Y73.NN6BEG0.LV_L0
INT_L_X8Y79.NL1BEG_N3.NN6END0
INT_L_X8Y79.IMUX_L46.NL1BEG_N3
CLBLM_L_X8Y79.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18360$abc$16892$auto$blifparse.cc:536:parse_blif$17013.A[3]
INT_R_X7Y75.NR1BEG2.LOGIC_OUTS10
INT_R_X7Y76.NL1BEG1.NR1END2
INT_R_X7Y77.NN2BEG1.NL1END1
INT_R_X7Y79.NN6BEG1.NN2END1
INT_R_X7Y85.EL1BEG0.NN6END1
INT_L_X8Y85.IMUX_L32.EL1END0
CLBLM_L_X8Y85.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y79.NE2BEG1.EL1END1
INT_R_X9Y80.WR1BEG2.NE2END1
INT_L_X8Y80.IMUX_L36.WR1END2
CLBLM_L_X8Y80.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X7Y75.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X7Y75.NN2BEG2.LOGIC_OUTS10
INT_R_X7Y77.NN2BEG2.NN2END2
INT_R_X7Y79.EL1BEG1.NN2END2
INT_L_X8Y79.IMUX_L41.EL1END1
CLBLM_L_X8Y79.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18398$abc$16892$auto$blifparse.cc:536:parse_blif$16948.A[1]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y70.NE2BEG0.LOGIC_OUTS18
INT_L_X8Y71.IMUX_L40.NE2END0
CLBLM_L_X8Y71.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18386$abc$16892$auto$blifparse.cc:536:parse_blif$16981.A[3]
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y70.NN2BEG0.LOGIC_OUTS_L22
INT_L_X8Y72.NN2BEG0.NN2END0
INT_L_X8Y74.NN6BEG0.NN2END0
INT_L_X8Y80.NL1BEG_N3.NN6END0
INT_L_X8Y80.IMUX_L37.NL1BEG_N3
CLBLM_L_X8Y80.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_L_X8Y70.NR1BEG2.LOGIC_OUTS_L14
INT_L_X8Y71.IMUX_L44.NR1END2
CLBLM_L_X8Y71.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18399$abc$16892$auto$blifparse.cc:536:parse_blif$16947.A[3]
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y71.NR1BEG1.LOGIC_OUTS_L23
INT_L_X8Y72.NE2BEG1.NR1END1
INT_R_X9Y73.NN6BEG1.NE2END1
INT_R_X9Y79.WR1BEG2.NN6END1
INT_L_X8Y79.IMUX_L20.WR1END2
CLBLM_L_X8Y79.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18374$abc$16892$auto$blifparse.cc:536:parse_blif$16997.A[1]
INT_L_X8Y79.IMUX_L10.LOGIC_OUTS_L19
CLBLM_L_X8Y79.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y79.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y79.IMUX_L23.NL1END_S3_0
CLBLM_L_X8Y79.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[3]
INT_L_X8Y83.WL1BEG_N3.SL1END0
INT_R_X7Y82.IMUX7.WL1END3
CLBLM_R_X7Y82.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y79.IMUX_L9.SS2END0
CLBLM_L_X8Y79.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y84.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y83.SS2BEG0.SL1END0
INT_L_X8Y81.SS2BEG0.SS2END0
INT_L_X8Y79.IMUX_L33.SS2END0
CLBLM_L_X8Y79.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[2]
INT_R_X7Y84.SS2BEG3.SW2END3
INT_R_X7Y82.SR1BEG_S0.SS2END3
INT_R_X7Y82.IMUX2.SR1BEG_S0
CLBLM_R_X7Y82.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y86.SR1BEG3.LOGIC_OUTS_L10
INT_L_X8Y85.SW2BEG3.SR1END3
INT_R_X7Y84.SE6BEG3.SW2END3
INT_R_X9Y80.SW2BEG3.SE6END3
INT_L_X8Y79.IMUX_L30.SW2END3
CLBLM_L_X8Y79.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[32]
INT_L_X8Y78.NL1BEG2.NR1END3
INT_L_X8Y79.IMUX_L19.NL1END2
CLBLM_L_X8Y79.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y86.IMUX_L26.NR1END1
CLBLM_L_X8Y86.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y85.NR1BEG1.NL1END1
INT_L_X8Y86.IMUX_L10.NR1END1
CLBLM_L_X8Y86.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_L_X8Y77.NR1BEG3.LOGIC_OUTS_L7
INT_L_X8Y78.LVB_L0.NR1END3
INT_L_X8Y78.NN6BEG2.LVB_L0
INT_L_X8Y84.NL1BEG1.NN6END2
INT_L_X8Y85.IMUX_L26.NL1END1
CLBLM_L_X8Y85.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18350$abc$16892$auto$blifparse.cc:536:parse_blif$16942.A[3]
INT_L_X8Y77.SE2BEG1.LOGIC_OUTS_L9
INT_R_X9Y76.NN6BEG1.SE2END1
INT_R_X9Y82.NL1BEG0.NN6END1
INT_R_X9Y83.NW2BEG0.NL1END0
INT_L_X8Y84.IMUX_L16.NW2END0
CLBLM_L_X8Y84.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X8Y78.GFAN1.NR1END1
INT_L_X8Y78.IMUX_L36.GFAN1
CLBLM_L_X8Y78.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X8Y77.EL1BEG0.LOGIC_OUTS_L9
INT_R_X9Y77.SS2BEG0.EL1END0
INT_R_X9Y75.WL1BEG_N3.SS2END0
INT_L_X8Y74.IMUX_L30.WL1END3
CLBLM_L_X8Y74.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y77.NR1BEG1.LOGIC_OUTS_L9
INT_L_X8Y78.NE2BEG1.NR1END1
INT_R_X9Y79.NN6BEG1.NE2END1
INT_R_X9Y85.WR1BEG2.NN6END1
INT_L_X8Y85.IMUX_L20.WR1END2
CLBLM_L_X8Y85.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18334$abc$16892$auto$blifparse.cc:536:parse_blif$16978.A[3]
INT_L_X8Y84.IMUX_L25.NR1END0
CLBLM_L_X8Y84.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y84.EL1BEG_N3.NR1END0
INT_R_X9Y83.SS2BEG3.EL1END3
INT_R_X9Y81.SS2BEG3.SS2END3
INT_R_X9Y79.SW2BEG3.SS2END3
INT_L_X8Y78.IMUX_L39.SW2END3
CLBLM_L_X8Y78.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X8Y83.SE2BEG0.LOGIC_OUTS_L18
INT_R_X9Y82.NN6BEG0.SE2END0
INT_R_X9Y88.NW2BEG0.NN6END0
INT_L_X8Y89.IMUX_L16.NW2END0
CLBLM_L_X8Y89.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_L_X8Y83.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y83.NR1BEG0.LOGIC_OUTS_L18
INT_L_X8Y84.NL1BEG_N3.NR1END0
INT_L_X8Y84.BYP_ALT3.NL1BEG_N3
INT_L_X8Y84.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y85.IMUX_L33.BYP_BOUNCE_N3_3
CLBLM_L_X8Y85.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18317$abc$16892$auto$blifparse.cc:536:parse_blif$16995.A[3]
INT_L_X8Y84.FAN_ALT3.NL1END_S3_0
INT_L_X8Y84.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y84.IMUX_L19.FAN_BOUNCE3
CLBLM_L_X8Y84.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y89.FAN_ALT6.NR1END1
INT_L_X8Y89.FAN_BOUNCE6.FAN_ALT6
INT_L_X8Y88.IMUX_L31.FAN_BOUNCE_S3_6
CLBLM_L_X8Y88.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X8Y84.NN2BEG1.LOGIC_OUTS_L19
INT_L_X8Y86.NN2BEG1.NN2END1
INT_L_X8Y88.NR1BEG1.NN2END1
INT_L_X8Y89.IMUX_L26.NR1END1
CLBLM_L_X8Y89.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y84.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y85.NL1BEG_N3.NL1END0
INT_L_X8Y85.IMUX_L21.NL1BEG_N3
CLBLM_L_X8Y85.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[3]
INT_L_X8Y89.IMUX_L18.NN2END1
CLBLM_L_X8Y89.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X8Y86.NE2BEG0.NL1END0
INT_R_X9Y87.NW2BEG0.NE2END0
INT_L_X8Y88.IMUX_L32.NW2END0
CLBLM_L_X8Y88.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y85.NN2BEG1.LOGIC_OUTS_L9
INT_L_X8Y87.NN2BEG1.NN2END1
INT_L_X8Y89.IMUX_L25.NN2END1
CLBLM_L_X8Y89.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y85.NL1BEG0.LOGIC_OUTS_L9
INT_L_X8Y85.IMUX_L23.NL1END_S3_0
CLBLM_L_X8Y85.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18401$abc$16892$auto$blifparse.cc:536:parse_blif$16937.A[3]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y70.NN2BEG3.LOGIC_OUTS21
INT_R_X7Y72.NE2BEG3.NN2END3
INT_L_X8Y73.IMUX_L22.NE2END3
CLBLM_L_X8Y73.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18389$abc$16892$auto$blifparse.cc:536:parse_blif$16977.A[3]
INT_L_X8Y72.NN2BEG1.NN2END1
INT_L_X8Y74.IMUX_L33.NN2END1
CLBLM_L_X8Y74.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_L_X8Y70.NN2BEG1.LOGIC_OUTS_L13
INT_L_X8Y72.NL1BEG0.NN2END1
INT_L_X8Y73.IMUX_L32.NL1END0
CLBLM_L_X8Y73.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18376$abc$16892$auto$blifparse.cc:536:parse_blif$16994.A[3]
INT_L_X8Y72.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X8Y72.LV_L0.SR1BEG_S0
INT_L_X8Y72.NN6BEG0.LV_L0
INT_L_X8Y78.NL1BEG_N3.NN6END0
INT_L_X8Y78.IMUX_L37.NL1BEG_N3
CLBLM_L_X8Y78.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X8Y73.NR1BEG3.NR1END3
INT_L_X8Y74.IMUX_L23.NR1END3
CLBLM_L_X8Y74.CLBLM_L_C3.CLBLM_IMUX23
CLBLM_L_X8Y72.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y72.NR1BEG3.LOGIC_OUTS_L21
INT_L_X8Y73.IMUX_L31.NR1END3
CLBLM_L_X8Y73.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18363$abc$16892$auto$blifparse.cc:536:parse_blif$17009.A[3]
INT_L_X8Y78.NW2BEG1.NL1END1
INT_R_X7Y79.NE6BEG1.NW2END1
INT_R_X9Y83.NW2BEG1.NE6END1
INT_L_X8Y84.IMUX_L26.NW2END1
CLBLM_L_X8Y84.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y75.NN2BEG2.LOGIC_OUTS_L14
INT_L_X8Y77.NL1BEG1.NN2END2
INT_L_X8Y78.IMUX_L41.NL1END1
CLBLM_L_X8Y78.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y74.IMUX_L20.SL1END2
CLBLM_L_X8Y74.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_L_X8Y75.SL1BEG2.LOGIC_OUTS_L14
INT_L_X8Y74.SL1BEG2.SL1END2
INT_L_X8Y73.IMUX_L28.SL1END2
CLBLM_L_X8Y73.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18402$abc$16892$auto$blifparse.cc:536:parse_blif$16936.A[1]
CLBLM_L_X8Y73.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y73.IMUX_L24.LOGIC_OUTS_L22
CLBLM_L_X8Y73.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18351$abc$16892$auto$blifparse.cc:536:parse_blif$17024.A[2]
INT_L_X8Y85.NN6BEG0.LOGIC_OUTS_L18
INT_L_X8Y91.NR1BEG0.NN6END0
INT_L_X8Y92.IMUX_L1.NR1END0
CLBLM_L_X8Y92.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y85.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y85.SL1BEG0.LOGIC_OUTS_L18
INT_L_X8Y84.WW2BEG0.SL1END0
INT_L_X6Y84.SS6BEG0.WW2END0
INT_L_X6Y78.SE6BEG0.SS6END0
INT_L_X8Y74.SL1BEG0.SE6END0
INT_L_X8Y73.IMUX_L17.SL1END0
CLBLM_L_X8Y73.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[29]
INT_L_X8Y85.IMUX_L44.ER1END2
CLBLM_L_X8Y85.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X8Y85.IMUX_L37.ER1END2
CLBLM_L_X8Y85.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X6Y78.NE6BEG0.SE2END0
INT_L_X8Y82.NR1BEG0.NE6END0
INT_L_X8Y83.WR1BEG1.NR1END0
INT_R_X7Y83.WW2BEG0.WR1END1
INT_R_X5Y83.NN6BEG1.WW2END0
INT_R_X5Y89.SE6BEG1.NN6END1
INT_R_X7Y85.ER1BEG2.SE6END1
INT_L_X8Y85.FAN_ALT5.ER1END2
INT_L_X8Y85.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y85.IMUX_L19.FAN_BOUNCE5
CLBLM_L_X8Y85.CLBLM_L_B2.CLBLM_IMUX19
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y79.EL1BEG0.LOGIC_OUTS_L5
INT_R_X5Y79.SE2BEG0.EL1END0
INT_L_X6Y78.NR1BEG0.SE2END0
INT_L_X6Y79.NW2BEG0.NR1END0
INT_R_X5Y79.SW2BEG3.NW2END_S0_0
INT_L_X4Y78.EE4BEG3.SW2END3
INT_L_X8Y78.NN2BEG3.EE4END3
INT_L_X8Y80.IMUX_L30.NN2END3
CLBLM_L_X8Y80.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[31]
INT_L_X8Y86.IMUX_L19.NW2END2
CLBLM_L_X8Y86.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X9Y85.NW2BEG2.NE6END2
INT_L_X8Y86.IMUX_L3.NW2END2
CLBLM_L_X8Y86.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X6Y80.NE2BEG2.NN6END2
INT_R_X7Y81.NE6BEG2.NE2END2
INT_R_X9Y85.WR1BEG3.NE6END2
INT_L_X8Y85.IMUX_L14.WR1END3
CLBLM_L_X8Y85.CLBLM_L_B1.CLBLM_IMUX14
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y73.NR1BEG2.LOGIC_OUTS_L2
INT_L_X4Y74.EE2BEG2.NR1END2
INT_L_X6Y74.NN6BEG2.EE2END2
INT_L_X6Y80.EE2BEG2.NN6END2
INT_L_X8Y80.IMUX_L21.EE2END2
CLBLM_L_X8Y80.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[28]
INT_L_X8Y85.IMUX_L47.SE2END3
CLBLM_L_X8Y85.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X7Y85.NW2BEG3.NE6END3
INT_L_X6Y86.WW2BEG2.NW2END3
INT_L_X4Y86.ER1BEG3.WW2END2
INT_R_X5Y86.EE2BEG3.ER1END3
INT_R_X7Y86.SE2BEG3.EE2END3
INT_L_X8Y85.IMUX_L39.SE2END3
CLBLM_L_X8Y85.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X6Y78.NW2BEG3.NE2END3
INT_R_X5Y79.NN2BEG3.NW2END3
INT_R_X5Y81.NE6BEG3.NN2END3
INT_R_X7Y85.SE2BEG3.NE6END3
INT_L_X8Y84.IMUX_L39.SE2END3
CLBLM_L_X8Y84.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y78.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y77.NE2BEG3.EL1END3
INT_L_X6Y78.NN2BEG3.NE2END3
INT_L_X6Y80.EE2BEG3.NN2END3
INT_L_X8Y80.IMUX_L23.EE2END3
CLBLM_L_X8Y80.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[30]
INT_L_X4Y79.NR1BEG2.LOGIC_OUTS_L6
INT_L_X4Y80.EE2BEG2.NR1END2
INT_L_X6Y80.NE6BEG2.EE2END2
INT_L_X8Y84.NR1BEG2.NE6END2
INT_L_X8Y85.IMUX_L45.NR1END2
CLBLM_L_X8Y85.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y85.NR1BEG0.EE2END0
INT_L_X8Y86.IMUX_L0.NR1END0
CLBLM_L_X8Y86.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y79.EL1BEG1.LOGIC_OUTS_L6
INT_R_X5Y79.NE2BEG1.EL1END1
INT_L_X6Y80.NL1BEG0.NE2END1
INT_L_X6Y81.NN2BEG0.NL1END0
INT_L_X6Y83.NN2BEG0.NN2END0
INT_L_X6Y85.EE2BEG0.NN2END0
INT_L_X8Y85.IMUX_L16.EE2END0
CLBLM_L_X8Y85.CLBLM_L_B3.CLBLM_IMUX16
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y79.EE4BEG2.LOGIC_OUTS_L6
INT_L_X8Y79.NR1BEG2.EE4END2
INT_L_X8Y80.IMUX_L20.NR1END2
CLBLM_L_X8Y80.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[25]
INT_L_X8Y83.IMUX_L26.NR1END1
CLBLM_L_X8Y83.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y82.SS2BEG0.EE2END0
INT_L_X8Y80.WW4BEG1.SS2END0
INT_L_X4Y80.NW2BEG1.WW4END1
INT_R_X3Y81.NE2BEG1.NW2END1
INT_L_X4Y82.EE4BEG1.NE2END1
INT_L_X8Y82.NR1BEG1.EE4END1
INT_L_X8Y83.GFAN1.NR1END1
INT_L_X8Y83.IMUX_L46.GFAN1
CLBLM_L_X8Y83.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y82.ER1BEG1.EE2END0
INT_R_X9Y82.SS2BEG1.ER1END1
INT_R_X9Y80.WW4BEG2.SS2END1
INT_R_X5Y80.SR1BEG2.WW4END2
INT_R_X5Y79.SE2BEG2.SR1END2
INT_L_X6Y78.NN6BEG2.SE2END2
INT_L_X6Y84.EE2BEG2.NN6END2
INT_L_X8Y84.IMUX_L36.EE2END2
CLBLM_L_X8Y84.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y79.NR1BEG0.LOGIC_OUTS_L4
INT_L_X4Y80.NN2BEG0.NR1END0
INT_L_X4Y82.EE2BEG0.NN2END0
INT_L_X6Y82.EE2BEG0.EE2END0
INT_L_X8Y82.IMUX_L41.EE2END0
CLBLM_L_X8Y82.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[27]
INT_L_X8Y85.IMUX_L38.EL1END3
CLBLM_L_X8Y85.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X7Y85.NR1BEG0.NE6END0
INT_R_X7Y86.EL1BEG_N3.NR1END0
INT_L_X8Y85.IMUX_L46.EL1END3
CLBLM_L_X8Y85.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y84.IMUX_L41.SE2END0
CLBLM_L_X8Y84.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y78.EL1BEG0.LOGIC_OUTS_L5
INT_R_X5Y78.NE2BEG0.EL1END0
INT_L_X6Y79.NR1BEG0.NE2END0
INT_L_X6Y80.NW2BEG0.NR1END0
INT_R_X5Y81.NE6BEG0.NW2END0
INT_R_X7Y85.SE2BEG0.NE6END0
INT_L_X8Y84.SE2BEG0.SE2END0
INT_R_X9Y83.WL1BEG_N3.SE2END0
INT_L_X8Y82.IMUX_L46.WL1END3
CLBLM_L_X8Y82.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[24]
INT_L_X8Y83.IMUX_L25.NL1END1
CLBLM_L_X8Y83.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y83.IMUX_L41.NL1END1
CLBLM_L_X8Y83.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y76.NN6BEG2.LOGIC_OUTS_L2
INT_L_X8Y82.NL1BEG1.NN6END2
INT_L_X8Y83.IMUX_L33.NL1END1
CLBLM_L_X8Y83.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y76.NE2BEG2.LOGIC_OUTS_L2
INT_R_X9Y77.NW6BEG2.NE2END2
INT_R_X7Y81.NE2BEG2.NW6END2
INT_L_X8Y82.IMUX_L36.NE2END2
CLBLM_L_X8Y82.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[26]
INT_L_X8Y76.NN6BEG3.LOGIC_OUTS_L17
INT_L_X8Y82.NL1BEG2.NN6END3
INT_L_X8Y83.IMUX_L19.NL1END2
CLBLM_L_X8Y83.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y84.NL1BEG2.NE2END3
INT_L_X8Y85.IMUX_L36.NL1END2
CLBLM_L_X8Y85.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X7Y83.NE2BEG3.NW6END3
INT_L_X8Y84.IMUX_L37.NE2END3
CLBLM_L_X8Y84.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y76.NN2BEG3.LOGIC_OUTS_L17
INT_L_X8Y78.NE2BEG3.NN2END3
INT_R_X9Y79.NW6BEG3.NE2END3
INT_R_X7Y83.EL1BEG2.NW6END3
INT_L_X8Y83.SL1BEG2.EL1END2
INT_L_X8Y82.IMUX_L37.SL1END2
CLBLM_L_X8Y82.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[21]
INT_L_X8Y81.IMUX_L26.SR1BEG_S0
CLBLM_L_X8Y81.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y83.SS2BEG3.EE2END3
INT_L_X8Y81.SR1BEG_S0.SS2END3
INT_L_X8Y81.BYP_ALT4.SR1BEG_S0
INT_L_X8Y81.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y81.IMUX_L36.BYP_BOUNCE4
CLBLM_L_X8Y81.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y76.EE4BEG3.LOGIC_OUTS_L7
INT_L_X8Y76.LH0.EE4END3
INT_R_X3Y76.NN6BEG3.LH0
INT_R_X3Y82.NE2BEG3.NN6END3
INT_L_X4Y83.EE2BEG3.NE2END3
INT_L_X6Y83.EE2BEG3.EE2END3
INT_L_X8Y83.IMUX_L30.EE2END3
CLBLM_L_X8Y83.CLBLM_L_C5.CLBLM_IMUX30
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y76.EE2BEG3.LOGIC_OUTS_L7
INT_L_X6Y76.ER1BEG_S0.EE2END3
INT_R_X7Y77.SE2BEG0.ER1END0
INT_L_X8Y76.IMUX_L16.SE2END0
CLBLM_L_X8Y76.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[23]
INT_L_X8Y83.IMUX_L14.NR1END3
CLBLM_L_X8Y83.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y83.IMUX_L39.NR1END3
CLBLM_L_X8Y83.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X6Y76.NN2BEG3.NE2END3
INT_L_X6Y78.NE6BEG3.NN2END3
INT_L_X8Y82.NR1BEG3.NE6END3
INT_L_X8Y83.IMUX_L23.NR1END3
CLBLM_L_X8Y83.CLBLM_L_C3.CLBLM_IMUX23
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y76.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y75.NE2BEG3.EL1END3
INT_L_X6Y76.NL1BEG2.NE2END3
INT_L_X6Y77.NL1BEG1.NL1END2
INT_L_X6Y78.EE2BEG1.NL1END1
INT_L_X8Y78.SS2BEG1.EE2END1
INT_L_X8Y76.IMUX_L26.SS2END1
CLBLM_L_X8Y76.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[20]
INT_L_X8Y81.IMUX_L14.NN2END3
CLBLM_L_X8Y81.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y77.NN2BEG3.NN2END3
INT_L_X8Y79.NN2BEG3.NN2END3
INT_L_X8Y81.IMUX_L37.NN2END3
CLBLM_L_X8Y81.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X8Y77.IMUX_L14.NN2END3
CLBLM_L_X8Y77.CLBLM_L_B1.CLBLM_IMUX14
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y75.NN2BEG3.LOGIC_OUTS_L3
INT_L_X8Y77.SR1BEG3.NN2END3
INT_L_X8Y76.FAN_ALT3.SR1END3
INT_L_X8Y76.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y76.IMUX_L19.FAN_BOUNCE3
CLBLM_L_X8Y76.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[22]
INT_L_X8Y83.SE2BEG2.NE2END2
INT_R_X9Y82.SW2BEG2.SE2END2
INT_L_X8Y81.FAN_ALT5.SW2END2
INT_L_X8Y81.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y81.IMUX_L25.FAN_BOUNCE5
CLBLM_L_X8Y81.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y83.IMUX_L36.NE2END2
CLBLM_L_X8Y83.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X8Y76.WR1BEG3.LOGIC_OUTS_L6
INT_R_X7Y76.LVB0.WR1END3
INT_R_X7Y76.NN6BEG2.LVB0
INT_R_X7Y82.NE2BEG2.NN6END2
INT_L_X8Y83.IMUX_L20.NE2END2
CLBLM_L_X8Y83.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y76.FAN_ALT5.LOGIC_OUTS_L6
INT_L_X8Y76.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y76.IMUX_L25.FAN_BOUNCE5
CLBLM_L_X8Y76.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[17]
INT_L_X8Y77.FAN_ALT2.NE2END1
INT_L_X8Y77.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y76.IMUX_L46.FAN_BOUNCE_S3_2
CLBLM_L_X8Y76.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X6Y75.EL1BEG2.EE2END3
INT_R_X7Y75.IMUX20.EL1END2
CLBLM_R_X7Y75.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y75.EL1BEG2.LOGIC_OUTS_L7
INT_R_X5Y75.NE2BEG2.EL1END2
INT_L_X6Y76.EL1BEG1.NE2END2
INT_R_X7Y76.NE2BEG1.EL1END1
INT_L_X8Y77.IMUX_L25.NE2END1
CLBLM_L_X8Y77.CLBLM_L_B5.CLBLM_IMUX25
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y75.EE2BEG3.LOGIC_OUTS_L7
INT_L_X6Y75.SE2BEG3.EE2END3
INT_R_X7Y74.NE2BEG3.SE2END3
INT_L_X8Y75.IMUX_L38.NE2END3
CLBLM_L_X8Y75.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[19]
INT_L_X8Y81.FAN_ALT2.NW2END1
INT_L_X8Y81.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y81.IMUX_L16.FAN_BOUNCE2
CLBLM_L_X8Y81.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X9Y76.NN2BEG1.NR1END1
INT_R_X9Y78.NN2BEG1.NN2END1
INT_R_X9Y80.NW2BEG1.NN2END1
INT_L_X8Y81.IMUX_L41.NW2END1
CLBLM_L_X8Y81.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y75.EL1BEG1.LOGIC_OUTS_L2
INT_R_X9Y75.NR1BEG1.EL1END1
INT_R_X9Y76.NW2BEG1.NR1END1
INT_L_X8Y77.IMUX_L26.NW2END1
CLBLM_L_X8Y77.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y75.SR1BEG3.LOGIC_OUTS_L2
INT_L_X8Y75.IMUX_L40.SR1END_N3_3
CLBLM_L_X8Y75.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[16]
INT_R_X3Y75.SE6BEG1.LH6
INT_R_X5Y71.EE2BEG1.SE6END1
INT_R_X7Y71.NE6BEG1.EE2END1
INT_R_X9Y75.NW2BEG1.NE6END1
INT_L_X8Y76.IMUX_L41.NW2END1
CLBLM_L_X8Y76.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X7Y75.IMUX30.EL1END3
CLBLM_R_X7Y75.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y75.ER1BEG3.EL1END2
INT_R_X9Y75.LH0.ER1END3
INT_L_X2Y75.EE4BEG3.LH0
INT_L_X6Y75.ER1BEG_S0.EE4END3
INT_R_X7Y76.SE2BEG0.ER1END0
INT_L_X8Y75.IMUX_L32.SE2END0
CLBLM_L_X8Y75.CLBLM_M_C1.CLBLM_IMUX32
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y75.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y75.ER1BEG_S0.ER1END3
INT_L_X6Y76.EL1BEG_N3.ER1END0
INT_R_X7Y75.EL1BEG2.EL1END3
INT_L_X8Y75.IMUX_L44.EL1END2
CLBLM_L_X8Y75.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[18]
INT_L_X8Y77.FAN_ALT4.NR1END0
INT_L_X8Y77.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y76.IMUX_L37.FAN_BOUNCE_S3_4
CLBLM_L_X8Y76.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X6Y73.NN2BEG3.NE2END3
INT_L_X6Y75.NN6BEG3.NN2END3
INT_L_X6Y81.EL1BEG2.NN6END3
INT_R_X7Y81.ER1BEG3.EL1END2
INT_L_X8Y81.IMUX_L39.ER1END3
CLBLM_L_X8Y81.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X6Y73.SL1BEG3.NE2END3
INT_L_X6Y72.WW2BEG3.SL1END3
INT_L_X4Y72.ER1BEG_S0.WW2END3
INT_R_X5Y73.SE2BEG0.ER1END0
INT_L_X6Y72.NE6BEG0.SE2END0
INT_L_X8Y76.NR1BEG0.NE6END0
INT_L_X8Y77.IMUX_L16.NR1END0
CLBLM_L_X8Y77.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y72.NE2BEG3.LOGIC_OUTS21
INT_L_X6Y73.LH12.NE2END3
INT_L_X6Y73.SE6BEG0.LH12
INT_L_X8Y69.NN6BEG0.SE6END0
INT_L_X8Y75.NL1BEG_N3.NN6END0
INT_L_X8Y75.IMUX_L45.NL1BEG_N3
CLBLM_L_X8Y75.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18354$abc$16892$auto$blifparse.cc:536:parse_blif$16931.A[3]
INT_L_X8Y75.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X8Y75.IMUX_L25.SR1BEG_S0
CLBLM_L_X8Y75.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y74.IMUX_L16.SW2END_N0_3
CLBLM_L_X8Y74.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X8Y75.SE2BEG3.LOGIC_OUTS_L15
INT_R_X9Y74.SW2BEG3.SE2END3
INT_L_X8Y73.ER1BEG_S0.SW2END3
INT_R_X9Y74.SS2BEG0.ER1END0
INT_R_X9Y72.SW2BEG0.SS2END0
INT_L_X8Y71.IMUX_L32.SW2END0
CLBLM_L_X8Y71.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y75.IMUX_L23.LOGIC_OUTS_L15
CLBLM_L_X8Y75.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18338$abc$16892$auto$blifparse.cc:536:parse_blif$16974.A[3]
INT_L_X8Y75.IMUX_L26.NR1END1
CLBLM_L_X8Y75.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y74.IMUX_L19.SS2END1
CLBLM_L_X8Y74.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y75.NR1BEG1.NR1END1
INT_L_X8Y76.GFAN1.NR1END1
INT_L_X8Y76.IMUX_L23.GFAN1
CLBLM_L_X8Y76.CLBLM_L_C3.CLBLM_IMUX23
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y76.SS2BEG1.LOGIC_OUTS_L9
INT_L_X8Y74.NR1BEG1.SS2END1
INT_L_X8Y75.GFAN0.NR1END1
INT_L_X8Y75.IMUX_L33.GFAN0
CLBLM_L_X8Y75.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18322$abc$16892$auto$blifparse.cc:536:parse_blif$16991.A[3]
INT_L_X8Y75.IMUX_L14.SL1END3
CLBLM_L_X8Y75.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y75.IMUX_L39.SL1END3
CLBLM_L_X8Y75.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X8Y76.IMUX_L30.SS2END3
CLBLM_L_X8Y76.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y82.SS2BEG3.LOGIC_OUTS_L11
INT_L_X8Y80.SS2BEG3.SS2END3
INT_L_X8Y78.SS2BEG3.SS2END3
INT_L_X8Y76.SL1BEG3.SS2END3
INT_L_X8Y75.IMUX_L30.SL1END3
CLBLM_L_X8Y75.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[3]
INT_L_X8Y80.EL1BEG1.LOGIC_OUTS_L10
INT_R_X9Y80.SS2BEG1.EL1END1
INT_R_X9Y78.WL1BEG0.SS2END1
INT_L_X8Y78.IMUX_L33.WL1END0
CLBLM_L_X8Y78.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y76.FAN_ALT2.EL1END1
INT_L_X8Y76.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y75.IMUX_L46.FAN_BOUNCE_S3_2
CLBLM_L_X8Y75.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y75.NW2BEG2.NR1END2
INT_R_X7Y76.EL1BEG1.NW2END2
INT_L_X8Y76.IMUX_L33.EL1END1
CLBLM_L_X8Y76.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y80.SS6BEG2.LOGIC_OUTS_L10
INT_L_X8Y74.NR1BEG2.SS6END2
INT_L_X8Y75.IMUX_L21.NR1END2
CLBLM_L_X8Y75.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[13]
INT_L_X8Y72.NR1BEG2.SE2END2
INT_L_X8Y73.IMUX_L21.NR1END2
CLBLM_L_X8Y73.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X7Y73.ER1BEG3.SE2END2
INT_L_X8Y73.IMUX_L47.ER1END3
CLBLM_L_X8Y73.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X6Y74.NR1BEG2.NE6END2
INT_L_X6Y75.EE2BEG2.NR1END2
INT_L_X8Y75.IMUX_L28.EE2END2
CLBLM_L_X8Y75.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y69.SE2BEG2.LOGIC_OUTS2
INT_L_X6Y68.EE2BEG2.SE2END2
INT_L_X8Y68.NN2BEG2.EE2END2
INT_L_X8Y70.WW4BEG2.NN2END2
INT_L_X4Y70.NE6BEG2.WW4END2
INT_L_X6Y74.SE2BEG2.NE6END2
INT_R_X7Y73.SE2BEG2.SE2END2
INT_L_X8Y72.IMUX_L45.SE2END2
CLBLM_L_X8Y72.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[15]
INT_L_X6Y76.EE2BEG3.NE6END3
INT_L_X8Y76.IMUX_L39.EE2END3
CLBLM_L_X8Y76.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X6Y66.WR1BEG_S0.EE2END3
INT_R_X5Y67.NN2BEG0.WR1END0
INT_R_X5Y69.NN6BEG0.NN2END0
INT_R_X5Y75.EE2BEG0.NN6END0
INT_R_X7Y75.IMUX33.EE2END0
CLBLM_R_X7Y75.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y66.NN6BEG3.LOGIC_OUTS_L7
INT_L_X4Y72.NE6BEG3.NN6END3
INT_L_X6Y76.EL1BEG2.NE6END3
INT_R_X7Y76.SE2BEG2.EL1END2
INT_L_X8Y75.IMUX_L29.SE2END2
CLBLM_L_X8Y75.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y66.EE2BEG3.LOGIC_OUTS_L7
INT_L_X6Y66.NN6BEG3.EE2END3
INT_L_X6Y72.EE2BEG3.NN6END3
INT_L_X8Y72.IMUX_L38.EE2END3
CLBLM_L_X8Y72.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[12]
INT_L_X8Y73.IMUX_L23.WR1END3
CLBLM_L_X8Y73.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X9Y71.NN2BEG2.NE2END2
INT_R_X9Y73.WR1BEG3.NN2END2
INT_L_X8Y73.IMUX_L38.WR1END3
CLBLM_L_X8Y73.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X8Y72.IMUX_L27.NW2END2
CLBLM_L_X8Y72.CLBLM_M_B4.CLBLM_IMUX27
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y70.EE4BEG2.LOGIC_OUTS_L2
INT_L_X8Y70.NE2BEG2.EE4END2
INT_R_X9Y71.NW2BEG2.NE2END2
INT_L_X8Y72.IMUX_L44.NW2END2
CLBLM_L_X8Y72.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[14]
INT_L_X8Y73.IMUX_L20.SE2END2
CLBLM_L_X8Y73.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X7Y75.IMUX21.EE2END2
CLBLM_R_X7Y75.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X7Y75.ER1BEG3.EE2END2
INT_L_X8Y75.IMUX_L31.ER1END3
CLBLM_L_X8Y75.CLBLM_M_C5.CLBLM_IMUX31
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y65.ER1BEG2.LOGIC_OUTS_L1
INT_R_X5Y65.NE2BEG2.ER1END2
INT_L_X6Y66.NN2BEG2.NE2END2
INT_L_X6Y68.NW2BEG2.NN2END2
INT_R_X5Y69.NN6BEG2.NW2END2
INT_R_X5Y75.EE2BEG2.NN6END2
INT_R_X7Y75.SL1BEG2.EE2END2
INT_R_X7Y74.SE2BEG2.SL1END2
INT_L_X8Y73.SS6BEG2.SE2END2
INT_L_X8Y67.WW2BEG2.SS6END2
INT_L_X6Y67.NE6BEG3.WW2END2
INT_L_X8Y71.NR1BEG3.NE6END3
INT_L_X8Y72.IMUX_L47.NR1END3
CLBLM_L_X8Y72.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[9]
INT_L_X4Y70.NL1BEG1.LOGIC_OUTS_L16
INT_L_X4Y71.EE2BEG1.NL1END1
INT_L_X6Y71.EE2BEG1.EE2END1
INT_L_X8Y71.IMUX_L3.EE2END1
CLBLM_L_X8Y71.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y71.SL1BEG2.EE2END2
INT_L_X8Y70.IMUX_L28.SL1END2
CLBLM_L_X8Y70.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y71.BYP_ALT3.EE2END2
INT_L_X8Y71.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y72.IMUX_L17.BYP_BOUNCE_N3_3
CLBLM_L_X8Y72.CLBLM_M_B3.CLBLM_IMUX17
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y70.NR1BEG2.LOGIC_OUTS_L16
INT_L_X4Y71.EE2BEG2.NR1END2
INT_L_X6Y71.EE2BEG2.EE2END2
INT_L_X8Y71.IMUX_L21.EE2END2
CLBLM_L_X8Y71.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[11]
INT_L_X8Y73.IMUX_L33.NR1END0
CLBLM_L_X8Y73.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y72.NR1BEG0.EE2END0
INT_L_X8Y73.IMUX_L40.NR1END0
CLBLM_L_X8Y73.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X6Y71.NR1BEG0.NE2END0
INT_L_X6Y72.EE2BEG0.NR1END0
INT_L_X8Y72.IMUX_L24.EE2END0
CLBLM_L_X8Y72.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y70.NE2BEG0.LOGIC_OUTS18
INT_L_X6Y71.EE2BEG0.NE2END0
INT_L_X8Y71.IMUX_L33.EE2END0
CLBLM_L_X8Y71.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[8]
INT_L_X8Y71.IMUX_L6.EE2END3
CLBLM_L_X8Y71.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y70.BYP_ALT5.EE2END1
INT_L_X8Y70.BYP_BOUNCE5.BYP_ALT5
INT_L_X8Y70.IMUX_L31.BYP_BOUNCE5
CLBLM_L_X8Y70.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y70.EL1BEG2.LOGIC_OUTS_L17
INT_R_X5Y70.EL1BEG1.EL1END2
INT_L_X6Y70.EE2BEG1.EL1END1
INT_L_X8Y70.IMUX_L18.EE2END1
CLBLM_L_X8Y70.CLBLM_M_B2.CLBLM_IMUX18
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y70.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y71.EE2BEG3.NR1END3
INT_L_X6Y71.EE2BEG3.EE2END3
INT_L_X8Y71.IMUX_L30.EE2END3
CLBLM_L_X8Y71.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[10]
INT_L_X8Y71.IMUX_L10.SL1END1
CLBLM_L_X8Y71.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y73.ER1BEG2.EL1END1
INT_L_X8Y73.IMUX_L45.ER1END2
CLBLM_L_X8Y73.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y72.IMUX_L18.SE2END1
CLBLM_L_X8Y72.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y64.EL1BEG2.LOGIC_OUTS7
INT_L_X6Y64.NR1BEG2.EL1END2
INT_L_X6Y65.NN2BEG2.NR1END2
INT_L_X6Y67.NN6BEG2.NN2END2
INT_L_X6Y73.EL1BEG1.NN6END2
INT_R_X7Y73.SE2BEG1.EL1END1
INT_L_X8Y72.SL1BEG1.SE2END1
INT_L_X8Y71.BYP_ALT5.SL1END1
INT_L_X8Y71.BYP_BOUNCE5.BYP_ALT5
INT_L_X8Y71.IMUX_L23.BYP_BOUNCE5
CLBLM_L_X8Y71.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[5]
INT_L_X4Y68.EE2BEG3.LOGIC_OUTS_L17
INT_L_X6Y68.NE2BEG3.EE2END3
INT_R_X7Y69.NR1BEG3.NE2END3
INT_R_X7Y70.IMUX39.NR1END3
CLBLM_R_X7Y70.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y69.EE2BEG3.NR1END3
INT_L_X6Y69.ER1BEG_S0.EE2END3
INT_R_X7Y70.IMUX33.ER1END0
CLBLM_R_X7Y70.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X8Y70.IMUX_L24.EE2END0
CLBLM_L_X8Y70.CLBLM_M_B5.CLBLM_IMUX24
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y68.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y69.NL1BEG2.NR1END3
INT_L_X4Y70.EL1BEG1.NL1END2
INT_R_X5Y70.EL1BEG0.EL1END1
INT_L_X6Y70.EE2BEG0.EL1END0
INT_L_X8Y70.IMUX_L41.EE2END0
CLBLM_L_X8Y70.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[7]
INT_L_X8Y71.IMUX_L9.BYP_BOUNCE_N3_3
CLBLM_L_X8Y71.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y70.IMUX_L29.EE2END2
CLBLM_L_X8Y70.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y70.BYP_ALT3.EE2END2
INT_L_X8Y70.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y70.IMUX_L15.BYP_BOUNCE3
CLBLM_L_X8Y70.CLBLM_M_B1.CLBLM_IMUX15
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y68.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y70.EE2BEG2.NN2END2
INT_L_X6Y70.EE2BEG2.EE2END2
INT_L_X8Y70.IMUX_L37.EE2END2
CLBLM_L_X8Y70.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[4]
INT_R_X7Y70.IMUX36.NE2END2
CLBLM_R_X7Y70.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X7Y70.IMUX21.NE2END2
CLBLM_R_X7Y70.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y63.NE2BEG3.LOGIC_OUTS7
INT_L_X6Y64.NN2BEG3.NE2END3
INT_L_X6Y66.NN2BEG3.NN2END3
INT_L_X6Y68.NL1BEG2.NN2END3
INT_L_X6Y69.NE2BEG2.NL1END2
INT_R_X7Y70.IMUX27.NE2END2
CLBLM_R_X7Y70.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y63.ER1BEG_S0.LOGIC_OUTS7
INT_L_X6Y64.EE2BEG0.ER1END0
INT_L_X8Y64.NN6BEG0.EE2END0
INT_L_X8Y70.NL1BEG_N3.NN6END0
INT_L_X8Y70.IMUX_L46.NL1BEG_N3
CLBLM_L_X8Y70.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[6]
INT_L_X8Y70.WR1BEG3.NE2END2
INT_R_X7Y70.IMUX46.WR1END3
CLBLM_R_X7Y70.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X7Y69.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y69.NR1BEG3.ER1END3
INT_L_X8Y70.IMUX_L22.NR1END3
CLBLM_L_X8Y70.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y70.IMUX_L27.NE2END2
CLBLM_L_X8Y70.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_R_X7Y69.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y69.NE2BEG2.LOGIC_OUTS20
INT_L_X8Y70.IMUX_L36.NE2END2
CLBLM_L_X8Y70.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d1[1]
INT_R_X7Y87.NR1BEG1.NE2END1
INT_R_X7Y88.IMUX10.NR1END1
CLBLM_R_X7Y88.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y85.NL1BEG0.LOGIC_OUTS1
INT_R_X5Y86.EE2BEG0.NL1END0
INT_R_X7Y86.SS6BEG0.EE2END0
INT_R_X7Y80.SS2BEG0.SS6END0
INT_R_X7Y78.BYP_ALT1.SS2END0
INT_R_X7Y78.BYP1.BYP_ALT1
CLBLM_R_X7Y78.CLBLM_M_AX.CLBLM_BYP1
INT_L_X6Y86.NE2BEG1.NR1END1
INT_R_X7Y87.IMUX10.NE2END1
CLBLM_R_X7Y87.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y88.IMUX_L37.NR1END2
CLBLM_L_X8Y88.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X6Y83.SE2BEG1.SS2END1
INT_R_X7Y82.IMUX34.SE2END1
CLBLM_R_X7Y82.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y86.IMUX_L43.EE2END1
CLBLM_L_X8Y86.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y88.IMUX_L13.NR1END2
CLBLM_L_X8Y88.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X6Y86.NN2BEG1.NR1END1
INT_L_X6Y88.EE2BEG1.NN2END1
INT_L_X8Y88.IMUX_L34.EE2END1
CLBLM_L_X8Y88.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X6Y82.EE2BEG2.SS2END2
INT_L_X8Y82.IMUX_L13.EE2END2
CLBLM_L_X8Y82.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y87.IMUX_L12.NN2END2
CLBLM_L_X8Y87.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y88.IMUX_L12.NR1END2
CLBLM_L_X8Y88.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y87.NR1BEG2.NN2END2
INT_L_X8Y88.IMUX_L5.NR1END2
CLBLM_L_X8Y88.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y83.IMUX_L5.EE2END2
CLBLM_L_X8Y83.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X6Y85.NR1BEG1.EL1END1
INT_L_X6Y86.EE2BEG1.NR1END1
INT_L_X8Y86.IMUX_L42.EE2END1
CLBLM_L_X8Y86.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y87.IMUX_L4.NN2END2
CLBLM_L_X8Y87.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y85.NN2BEG2.EE2END2
INT_L_X8Y87.IMUX_L13.NN2END2
CLBLM_L_X8Y87.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y85.SS6BEG1.LOGIC_OUTS1
INT_R_X5Y79.ER1BEG2.SS6END1
INT_L_X6Y79.EE2BEG2.ER1END2
INT_L_X8Y79.IMUX_L13.EE2END2
CLBLM_L_X8Y79.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y86.IMUX_L13.EE2END2
CLBLM_L_X8Y86.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y85.IMUX_L43.EE2END1
CLBLM_L_X8Y85.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X6Y83.EE2BEG2.SS2END2
INT_L_X8Y83.IMUX_L13.EE2END2
CLBLM_L_X8Y83.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X6Y83.SS2BEG2.SS2END2
INT_L_X6Y81.EE2BEG2.SS2END2
INT_L_X8Y81.IMUX_L13.EE2END2
CLBLM_L_X8Y81.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y81.SW2BEG1.SS2END1
INT_L_X4Y80.SE6BEG1.SW2END1
INT_L_X6Y76.EE2BEG1.SE6END1
INT_L_X8Y76.IMUX_L42.EE2END1
CLBLM_L_X8Y76.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y73.IMUX_L34.EE2END1
CLBLM_L_X8Y73.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y72.SR1BEG2.SS2END1
INT_L_X8Y71.IMUX_L5.SR1END2
CLBLM_L_X8Y71.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y70.IMUX42.SE2END1
CLBLM_R_X7Y70.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y85.NE2BEG2.NW2END2
INT_L_X6Y86.EE2BEG2.NE2END2
INT_L_X8Y86.IMUX_L5.EE2END2
CLBLM_L_X8Y86.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X6Y85.EE2BEG1.EL1END1
INT_L_X8Y85.IMUX_L42.EE2END1
CLBLM_L_X8Y85.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y83.IMUX_L42.EE2END1
CLBLM_L_X8Y83.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X6Y83.SS2BEG1.SS2END1
INT_L_X6Y81.EE2BEG1.SS2END1
INT_L_X8Y81.IMUX_L42.EE2END1
CLBLM_L_X8Y81.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y85.SS2BEG1.LOGIC_OUTS1
INT_R_X5Y83.SS2BEG1.SS2END1
INT_R_X5Y81.SE6BEG1.SS2END1
INT_R_X7Y77.SS2BEG1.SE6END1
INT_R_X7Y75.IMUX34.SS2END1
CLBLM_R_X7Y75.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y84.SW2BEG1.SL1END1
INT_L_X4Y83.SE6BEG1.SW2END1
INT_L_X6Y79.SS6BEG1.SE6END1
INT_L_X6Y73.EE2BEG1.SS6END1
INT_L_X8Y73.IMUX_L43.EE2END1
CLBLM_L_X8Y73.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y70.IMUX_L35.SS2END1
CLBLM_L_X8Y70.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y70.IMUX34.SE2END1
CLBLM_R_X7Y70.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X6Y85.EE2BEG2.ER1END2
INT_L_X8Y85.IMUX_L13.EE2END2
CLBLM_L_X8Y85.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X6Y84.EE2BEG1.SE2END1
INT_L_X8Y84.IMUX_L42.EE2END1
CLBLM_L_X8Y84.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X6Y83.EE2BEG1.SS2END1
INT_L_X8Y83.IMUX_L34.EE2END1
CLBLM_L_X8Y83.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X6Y77.EE2BEG2.SS6END2
INT_L_X8Y77.IMUX_L13.EE2END2
CLBLM_L_X8Y77.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y75.IMUX_L35.EE2END1
CLBLM_L_X8Y75.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X6Y78.SE6BEG1.SS6END1
INT_L_X8Y74.SS2BEG1.SE6END1
INT_L_X8Y72.IMUX_L12.SS2END1
CLBLM_L_X8Y72.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y70.IMUX_L12.SS2END1
CLBLM_L_X8Y70.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X6Y83.SS6BEG2.SS2END2
INT_L_X6Y77.SS6BEG2.SS6END2
INT_L_X6Y71.SE2BEG2.SS6END2
INT_R_X7Y70.IMUX12.SE2END2
CLBLM_R_X7Y70.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y85.SW2BEG1.NW2END2
INT_L_X4Y84.SE6BEG1.SW2END1
INT_L_X6Y80.EE2BEG1.SE6END1
INT_L_X8Y80.IMUX_L34.EE2END1
CLBLM_L_X8Y80.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X6Y84.SS2BEG1.SE2END1
INT_L_X6Y82.EE2BEG1.SS2END1
INT_L_X8Y82.IMUX_L42.EE2END1
CLBLM_L_X8Y82.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y85.SL1BEG1.LOGIC_OUTS1
INT_R_X5Y84.ER1BEG2.SL1END1
INT_L_X6Y84.SS2BEG2.ER1END2
INT_L_X6Y82.SE6BEG2.SS2END2
INT_L_X8Y78.SS2BEG2.SE6END2
INT_L_X8Y76.IMUX_L13.SS2END2
CLBLM_L_X8Y76.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X6Y83.SW6BEG1.SS2END1
INT_L_X4Y79.SE6BEG1.SW6END1
INT_L_X6Y75.EE2BEG1.SE6END1
INT_L_X8Y75.IMUX_L43.EE2END1
CLBLM_L_X8Y75.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y72.IMUX_L43.EE2END1
CLBLM_L_X8Y72.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y70.NR1BEG1.SS2END1
INT_L_X8Y71.IMUX_L34.NR1END1
CLBLM_L_X8Y71.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y85.SE2BEG1.LOGIC_OUTS1
INT_L_X6Y84.SS6BEG1.SE2END1
INT_L_X6Y78.SS6BEG1.SS6END1
INT_L_X6Y72.EE2BEG1.SS6END1
INT_L_X8Y72.SS2BEG1.EE2END1
INT_L_X8Y70.IMUX_L42.SS2END1
CLBLM_L_X8Y70.CLBLM_L_D6.CLBLM_IMUX42
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y85.ER1BEG2.LOGIC_OUTS1
INT_L_X6Y85.SS2BEG2.ER1END2
INT_L_X6Y83.NR1BEG2.SS2END2
INT_L_X6Y84.NW2BEG2.NR1END2
INT_R_X5Y85.EL1BEG1.NW2END2
INT_L_X6Y85.SS2BEG1.EL1END1
INT_L_X6Y83.SS6BEG1.SS2END1
INT_L_X6Y77.SS6BEG1.SS6END1
INT_L_X6Y71.SE2BEG1.SS6END1
INT_R_X7Y70.IMUX43.SE2END1
CLBLM_R_X7Y70.CLBLM_M_D6.CLBLM_IMUX43

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d1[0]
INT_R_X7Y88.IMUX9.EE2END0
CLBLM_R_X7Y88.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y78.IMUX1.EL1END0
CLBLM_R_X7Y78.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y74.NE6BEG1.NN2END1
INT_L_X6Y78.EL1BEG0.NE6END1
INT_R_X7Y78.IMUX17.EL1END0
CLBLM_R_X7Y78.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y82.NN6BEG0.NN6END0
INT_L_X4Y88.EL1BEG_N3.NN6END0
INT_R_X5Y87.EE2BEG3.EL1END3
INT_R_X7Y87.IMUX6.EE2END3
CLBLM_R_X7Y87.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y88.IMUX_L36.EE2END2
CLBLM_L_X8Y88.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X9Y82.WW2BEG3.SL1END3
INT_R_X7Y82.IMUX23.WW2END3
CLBLM_R_X7Y82.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X8Y86.IMUX_L40.EE2END0
CLBLM_L_X8Y86.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y88.IMUX_L19.NR1END1
CLBLM_L_X8Y88.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X6Y70.LVB_L0.NR1END3
INT_L_X6Y82.NN6BEG2.LVB_L12
INT_L_X6Y88.EE2BEG2.NN6END2
INT_L_X8Y88.IMUX_L20.EE2END2
CLBLM_L_X8Y88.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X8Y82.IMUX_L14.EE2END3
CLBLM_L_X8Y82.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y87.IMUX_L17.SE2END0
CLBLM_L_X8Y87.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X8Y88.IMUX_L27.NR1END1
CLBLM_L_X8Y88.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X6Y77.NN6BEG1.NE6END1
INT_L_X6Y83.NE6BEG1.NN6END1
INT_L_X8Y87.NR1BEG1.NE6END1
INT_L_X8Y88.IMUX_L10.NR1END1
CLBLM_L_X8Y88.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y83.IMUX_L9.EE2END0
CLBLM_L_X8Y83.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y86.IMUX_L41.EE2END0
CLBLM_L_X8Y86.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X7Y88.SE2BEG0.EE2END0
INT_L_X8Y87.IMUX_L1.SE2END0
CLBLM_L_X8Y87.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X7Y88.EL1BEG_N3.EE2END0
INT_L_X8Y87.IMUX_L14.EL1END3
CLBLM_L_X8Y87.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X6Y73.NN6BEG3.EE2END3
INT_L_X6Y79.EE2BEG3.NN6END3
INT_L_X8Y79.IMUX_L14.EE2END3
CLBLM_L_X8Y79.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y86.IMUX_L25.EE2END0
CLBLM_L_X8Y86.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y85.IMUX_L40.SE2END0
CLBLM_L_X8Y85.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y73.NE6BEG0.NN2END0
INT_L_X6Y77.NN6BEG0.NE6END0
INT_L_X6Y83.EE2BEG0.NN6END0
INT_L_X8Y83.IMUX_L16.EE2END0
CLBLM_L_X8Y83.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y70.NN2BEG1.NR1END1
INT_L_X4Y72.NN2BEG1.NN2END1
INT_L_X4Y74.NN6BEG1.NN2END1
INT_L_X4Y80.EE4BEG1.NN6END1
INT_L_X8Y80.NR1BEG1.EE4END1
INT_L_X8Y81.IMUX_L19.NR1END1
CLBLM_L_X8Y81.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y69.ER1BEG2.LOGIC_OUTS_L1
INT_R_X5Y69.NR1BEG2.ER1END2
INT_R_X5Y70.NE2BEG2.NR1END2
INT_L_X6Y71.NE6BEG2.NE2END2
INT_L_X8Y75.NR1BEG2.NE6END2
INT_L_X8Y76.IMUX_L36.NR1END2
CLBLM_L_X8Y76.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y73.EE2BEG3.NR1END3
INT_L_X6Y73.EE2BEG3.EE2END3
INT_L_X8Y73.IMUX_L30.EE2END3
CLBLM_L_X8Y73.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y71.IMUX_L0.ER1END_N3_3
CLBLM_L_X8Y71.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X7Y70.IMUX41.EE2END0
CLBLM_R_X7Y70.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y76.NN6BEG0.NE6END0
INT_L_X4Y82.NE6BEG0.NN6END0
INT_L_X6Y86.EE2BEG0.NE6END0
INT_L_X8Y86.IMUX_L9.EE2END0
CLBLM_L_X8Y86.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y85.IMUX_L41.SE2END0
CLBLM_L_X8Y85.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X8Y83.IMUX_L37.WL1END2
CLBLM_L_X8Y83.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X9Y83.SL1BEG3.SE2END3
INT_R_X9Y82.SW2BEG3.SL1END3
INT_L_X8Y81.IMUX_L46.SW2END3
CLBLM_L_X8Y81.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y72.NR1BEG3.NN2END3
INT_L_X4Y73.NR1BEG3.NR1END3
INT_L_X4Y74.NE2BEG3.NR1END3
INT_R_X5Y75.EE2BEG3.NE2END3
INT_R_X7Y75.IMUX23.EE2END3
CLBLM_R_X7Y75.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X4Y72.SE6BEG3.NN2END3
INT_L_X6Y68.NE6BEG3.SE6END3
INT_L_X8Y72.NL1BEG2.NE6END3
INT_L_X8Y73.IMUX_L44.NL1END2
CLBLM_L_X8Y73.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X8Y70.IMUX_L32.NR1END0
CLBLM_L_X8Y70.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X6Y70.ER1BEG1.EE2END0
INT_R_X7Y70.IMUX20.ER1END1
CLBLM_R_X7Y70.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y70.NL1BEG0.NR1END1
INT_L_X4Y71.NN2BEG0.NL1END0
INT_L_X4Y73.NE2BEG0.NN2END0
INT_R_X5Y74.NW6BEG0.NE2END0
INT_R_X3Y78.NE6BEG0.NW6END0
INT_R_X5Y82.NN6BEG0.NE6END0
INT_R_X5Y88.EE2BEG0.NN6END0
INT_R_X7Y88.SS2BEG0.EE2END0
INT_R_X7Y86.SE2BEG0.SS2END0
INT_L_X8Y85.IMUX_L25.SE2END0
CLBLM_L_X8Y85.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y84.IMUX_L46.EE2END3
CLBLM_L_X8Y84.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y72.NW6BEG3.NN2END3
INT_L_X2Y76.NE6BEG3.NW6END3
INT_L_X4Y80.NE6BEG3.NE6END3
INT_L_X6Y84.EE2BEG3.NE6END3
INT_L_X8Y84.SE2BEG3.EE2END3
INT_R_X9Y83.WL1BEG2.SE2END3
INT_L_X8Y83.IMUX_L21.WL1END2
CLBLM_L_X8Y83.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y70.NR1BEG1.NR1END1
INT_L_X4Y71.NN2BEG1.NR1END1
INT_L_X4Y73.NE6BEG1.NN2END1
INT_L_X6Y77.EE2BEG1.NE6END1
INT_L_X8Y77.IMUX_L19.EE2END1
CLBLM_L_X8Y77.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y75.IMUX_L22.EE2END3
CLBLM_L_X8Y75.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y71.NL1BEG2.NL1BEG_N3
INT_R_X5Y72.EE2BEG2.NL1END2
INT_R_X7Y72.ER1BEG3.EE2END2
INT_L_X8Y72.IMUX_L15.ER1END3
CLBLM_L_X8Y72.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y69.ER1BEG_S0.SW2END3
INT_R_X3Y70.SE2BEG0.ER1END0
INT_L_X4Y69.EE4BEG0.SE2END0
INT_L_X8Y69.NR1BEG0.EE4END0
INT_L_X8Y70.IMUX_L17.NR1END0
CLBLM_L_X8Y70.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y70.IMUX17.EE2END0
CLBLM_R_X7Y70.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y71.NW2BEG0.WR1END0
INT_L_X2Y72.NE6BEG0.NW2END0
INT_L_X4Y76.NE6BEG0.NE6END0
INT_L_X6Y80.EE2BEG0.NE6END0
INT_L_X8Y80.IMUX_L33.EE2END0
CLBLM_L_X8Y80.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y70.NN2BEG3.NL1BEG_N3
INT_L_X4Y72.NN6BEG3.NN2END3
INT_L_X4Y78.NE6BEG3.NN6END3
INT_L_X6Y82.EE2BEG3.NE6END3
INT_L_X8Y82.IMUX_L39.EE2END3
CLBLM_L_X8Y82.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y70.EE2BEG3.NL1BEG_N3
INT_L_X6Y70.NE6BEG3.EE2END3
INT_L_X8Y74.NN2BEG3.NE6END3
INT_L_X8Y76.IMUX_L14.NN2END3
CLBLM_L_X8Y76.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X6Y69.NN6BEG3.EE4END3
INT_L_X6Y75.EE2BEG3.NN6END3
INT_L_X8Y75.IMUX_L47.EE2END3
CLBLM_L_X8Y75.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y69.NR1BEG1.LOGIC_OUTS_L1
INT_L_X4Y70.EL1BEG0.NR1END1
INT_R_X5Y70.EE2BEG0.EL1END0
INT_R_X7Y70.NR1BEG0.EE2END0
INT_R_X7Y71.NE2BEG0.NR1END0
INT_L_X8Y72.IMUX_L40.NE2END0
CLBLM_L_X8Y72.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y70.NE2BEG0.NL1END0
INT_R_X5Y71.NL1BEG_N3.NE2END0
INT_R_X5Y71.EE2BEG3.NL1BEG_N3
INT_R_X7Y71.EL1BEG2.EE2END3
INT_L_X8Y71.IMUX_L20.EL1END2
CLBLM_L_X8Y71.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y70.NL1BEG_N3.NL1END0
INT_L_X4Y70.WR1BEG_S0.NL1BEG_N3
INT_R_X3Y70.SW2BEG3.WR1END_S1_0
INT_L_X2Y69.EE4BEG3.SW2END3
INT_L_X6Y69.NR1BEG3.EE4END3
INT_L_X6Y70.EL1BEG2.NR1END3
INT_R_X7Y70.ER1BEG3.EL1END2
INT_L_X8Y70.IMUX_L39.ER1END3
CLBLM_L_X8Y70.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y69.NL1BEG0.LOGIC_OUTS_L1
INT_L_X4Y70.EE2BEG0.NL1END0
INT_L_X6Y70.NE2BEG0.EE2END0
INT_R_X7Y70.IMUX47.NE2END_S3_0
CLBLM_R_X7Y70.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[0]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y65.EL1BEG1.LOGIC_OUTS_L2
INT_R_X5Y65.NE2BEG1.EL1END1
INT_L_X6Y66.NL1BEG0.NE2END1
INT_L_X6Y67.NN2BEG0.NL1END0
INT_L_X6Y69.NE2BEG0.NN2END0
INT_R_X7Y70.IMUX40.NE2END0
CLBLM_R_X7Y70.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[1]
INT_R_X7Y70.IMUX18.NE2END1
CLBLM_R_X7Y70.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y65.NE2BEG0.LOGIC_OUTS4
INT_L_X6Y66.SL1BEG0.NE2END0
INT_L_X6Y65.WW2BEG0.SL1END0
INT_L_X4Y65.NE6BEG1.WW2END0
INT_L_X6Y69.NE2BEG1.NE6END1
INT_R_X7Y70.BYP_ALT4.NE2END1
INT_R_X7Y70.BYP_BOUNCE4.BYP_ALT4
INT_R_X7Y70.IMUX44.BYP_BOUNCE4
CLBLM_R_X7Y70.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[3]
INT_R_X7Y70.IMUX37.NR1END2
CLBLM_R_X7Y70.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X6Y70.ER1BEG3.ER1END2
INT_R_X7Y70.IMUX23.ER1END3
CLBLM_R_X7Y70.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X7Y69.BYP_ALT2.SE2END2
INT_R_X7Y69.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y70.IMUX24.BYP_BOUNCE_N3_2
CLBLM_R_X7Y70.CLBLM_M_B5.CLBLM_IMUX24
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y66.EE4BEG2.LOGIC_OUTS_L6
INT_L_X8Y66.NR1BEG2.EE4END2
INT_L_X8Y67.NW2BEG2.NR1END2
INT_R_X7Y68.NN2BEG2.NW2END2
INT_R_X7Y70.WW2BEG1.NN2END2
INT_R_X5Y70.ER1BEG2.WW2END1
INT_L_X6Y70.SE2BEG2.ER1END2
INT_R_X7Y69.NR1BEG2.SE2END2
INT_R_X7Y70.IMUX45.NR1END2
CLBLM_R_X7Y70.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.mult_res[2]
INT_R_X7Y70.IMUX30.EE2END3
CLBLM_R_X7Y70.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X7Y70.IMUX15.EE2END3
CLBLM_R_X7Y70.CLBLM_M_B1.CLBLM_IMUX15
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y70.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y70.EE2BEG3.ER1END3
INT_R_X7Y70.IMUX38.EE2END3
CLBLM_R_X7Y70.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d1[3]
INT_L_X8Y80.NW2BEG2.NE2END2
INT_R_X7Y81.NN6BEG2.NW2END2
INT_R_X7Y87.NL1BEG1.NN6END2
INT_R_X7Y88.IMUX2.NL1END1
CLBLM_R_X7Y88.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y90.IMUX_L1.BYP_BOUNCE_N3_3
CLBLM_L_X8Y90.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y76.IMUX_L3.ER1END1
CLBLM_L_X8Y76.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y79.NL1BEG0.NL1END1
INT_R_X7Y80.NR1BEG0.NL1END0
INT_R_X7Y81.NE2BEG0.NR1END0
INT_L_X8Y82.IMUX_L9.NE2END0
CLBLM_L_X8Y82.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y86.NL1BEG1.NW6END2
INT_R_X7Y87.IMUX2.NL1END1
CLBLM_R_X7Y87.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y79.NW2BEG1.NL1END1
INT_L_X6Y80.NE6BEG1.NW2END1
INT_L_X8Y84.NN6BEG1.NE6END1
INT_L_X8Y90.NR1BEG1.NN6END1
INT_L_X8Y91.IMUX_L2.NR1END1
CLBLM_L_X8Y91.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y73.IMUX_L11.SL1END1
CLBLM_L_X8Y73.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y84.IMUX_L11.FAN_BOUNCE5
CLBLM_L_X8Y84.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y81.NN6BEG1.NN2END1
INT_R_X7Y87.NE2BEG1.NN6END1
INT_L_X8Y88.IMUX_L2.NE2END1
CLBLM_L_X8Y88.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y89.BYP_ALT3.NR1END2
INT_L_X8Y89.BYP_BOUNCE3.BYP_ALT3
INT_L_X8Y89.IMUX_L7.BYP_BOUNCE3
CLBLM_L_X8Y89.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y78.IMUX_L26.EL1END1
CLBLM_L_X8Y78.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X8Y85.IMUX_L4.NW2END2
CLBLM_L_X8Y85.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y78.NL1BEG1.NL1END2
INT_R_X7Y79.NN2BEG1.NL1END1
INT_R_X7Y81.NL1BEG0.NN2END1
INT_R_X7Y82.IMUX8.NL1END0
CLBLM_R_X7Y82.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y89.NN2BEG2.NR1END2
INT_L_X8Y91.NL1BEG1.NN2END2
INT_L_X8Y92.IMUX_L2.NL1END1
CLBLM_L_X8Y92.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y74.IMUX_L8.SS2END_N0_3
CLBLM_L_X8Y74.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y86.EL1BEG2.NN6END3
INT_L_X8Y86.IMUX_L35.EL1END2
CLBLM_L_X8Y86.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y83.NL1BEG1.NE6END2
INT_L_X8Y84.IMUX_L34.NL1END1
CLBLM_L_X8Y84.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y78.NN2BEG3.NR1END3
INT_R_X7Y80.NN6BEG3.NN2END3
INT_R_X7Y86.NE2BEG3.NN6END3
INT_L_X8Y87.FAN_ALT1.NE2END3
INT_L_X8Y87.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y87.IMUX_L34.FAN_BOUNCE1
CLBLM_L_X8Y87.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y78.EE2BEG2.NL1END2
INT_R_X9Y78.NN6BEG2.EE2END2
INT_R_X9Y84.NW2BEG2.NN6END2
INT_L_X8Y85.IMUX_L35.NW2END2
CLBLM_L_X8Y85.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y89.IMUX_L12.NR1END2
CLBLM_L_X8Y89.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X8Y84.IMUX_L13.ER1END2
CLBLM_L_X8Y84.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y78.IMUX_L34.EL1END1
CLBLM_L_X8Y78.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y77.SS2BEG3.LOGIC_OUTS17
INT_R_X7Y75.ER1BEG_S0.SS2END3
INT_L_X8Y76.FAN_ALT4.ER1END0
INT_L_X8Y76.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y75.IMUX_L13.FAN_BOUNCE_S3_4
CLBLM_L_X8Y75.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X7Y78.NW2BEG2.NL1END2
INT_L_X6Y79.NE6BEG2.NW2END2
INT_L_X8Y83.NN2BEG2.NE6END2
INT_L_X8Y85.IMUX_L5.NN2END2
CLBLM_L_X8Y85.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y80.IMUX_L10.NL1END1
CLBLM_L_X8Y80.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y77.NR1BEG3.LOGIC_OUTS17
INT_R_X7Y78.LVB0.NR1END3
INT_R_X7Y78.NE6BEG2.LVB0
INT_R_X9Y82.NW6BEG2.NE6END2
INT_R_X7Y86.NE2BEG2.NW6END2
INT_L_X8Y87.IMUX_L35.NE2END2
CLBLM_L_X8Y87.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y78.NR1BEG1.EL1END1
INT_L_X8Y79.IMUX_L3.NR1END1
CLBLM_L_X8Y79.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y80.NL1BEG1.NE2END2
INT_L_X8Y81.NE2BEG1.NL1END1
INT_R_X9Y82.NN6BEG1.NE2END1
INT_R_X9Y88.WR1BEG2.NN6END1
INT_L_X8Y88.IMUX_L35.WR1END2
CLBLM_L_X8Y88.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y78.IMUX_L42.EL1END1
CLBLM_L_X8Y78.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y75.IMUX_L42.SL1END1
CLBLM_L_X8Y75.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X8Y72.IMUX_L8.SS2END_N0_3
CLBLM_L_X8Y72.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y84.IMUX_L5.ER1END2
CLBLM_L_X8Y84.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y78.EL1BEG1.NL1END2
INT_L_X8Y78.SL1BEG1.EL1END1
INT_L_X8Y77.IMUX_L42.SL1END1
CLBLM_L_X8Y77.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X7Y79.NR1BEG2.NR1END2
INT_R_X7Y80.NW2BEG2.NR1END2
INT_L_X6Y81.NN6BEG2.NW2END2
INT_L_X6Y87.EE2BEG2.NN6END2
INT_L_X8Y87.IMUX_L5.EE2END2
CLBLM_L_X8Y87.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y79.NL1BEG1.NE2END2
INT_L_X8Y80.IMUX_L42.NL1END1
CLBLM_L_X8Y80.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X6Y84.NE6BEG2.NW6END2
INT_L_X8Y88.NR1BEG2.NE6END2
INT_L_X8Y89.IMUX_L13.NR1END2
CLBLM_L_X8Y89.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y74.IMUX_L34.SL1END1
CLBLM_L_X8Y74.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y76.IMUX_L34.ER1END1
CLBLM_L_X8Y76.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y71.FAN_ALT3.SS2END3
INT_L_X8Y71.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y71.IMUX_L35.FAN_BOUNCE3
CLBLM_L_X8Y71.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y84.ER1BEG2.EL1END1
INT_L_X8Y84.FAN_ALT5.ER1END2
INT_L_X8Y84.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y84.IMUX_L43.FAN_BOUNCE5
CLBLM_L_X8Y84.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X8Y75.IMUX_L18.SL1END1
CLBLM_L_X8Y75.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X8Y71.IMUX_L38.SS2END3
CLBLM_L_X8Y71.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X7Y78.NE2BEG2.NL1END2
INT_L_X8Y79.IMUX_L21.NE2END2
CLBLM_L_X8Y79.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X7Y77.NL1BEG2.LOGIC_OUTS17
INT_R_X7Y78.NR1BEG2.NL1END2
INT_R_X7Y79.NE2BEG2.NR1END2
INT_L_X8Y80.NW6BEG2.NE2END2
INT_L_X6Y84.EL1BEG1.NW6END2
INT_R_X7Y84.NE2BEG1.EL1END1
INT_L_X8Y85.IMUX_L34.NE2END1
CLBLM_L_X8Y85.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y75.SL1BEG1.SL1END1
INT_L_X8Y74.SL1BEG1.SL1END1
INT_L_X8Y73.IMUX_L35.SL1END1
CLBLM_L_X8Y73.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y76.SR1BEG_S0.SL1END3
INT_R_X7Y76.ER1BEG1.SR1BEG_S0
INT_L_X8Y76.SL1BEG1.ER1END1
INT_L_X8Y75.IMUX_L34.SL1END1
CLBLM_L_X8Y75.CLBLM_L_C6.CLBLM_IMUX34
CLBLM_R_X7Y77.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y77.SL1BEG3.LOGIC_OUTS17
INT_R_X7Y76.SE2BEG3.SL1END3
INT_L_X8Y75.SS2BEG3.SE2END3
INT_L_X8Y73.SS2BEG3.SS2END3
INT_L_X8Y72.FAN_ALT0.SS2END_N0_3
INT_L_X8Y72.FAN_BOUNCE0.FAN_ALT0
INT_L_X8Y71.IMUX_L12.FAN_BOUNCE_S3_0
CLBLM_L_X8Y71.CLBLM_M_B6.CLBLM_IMUX12

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d1[2]
INT_L_X8Y82.IMUX_L6.NW2END3
CLBLM_L_X8Y82.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y86.IMUX_L30.NN2END3
CLBLM_L_X8Y86.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X7Y87.BYP_ALT2.NR1END2
INT_R_X7Y87.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y88.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X7Y88.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y88.IMUX_L38.EE2END3
CLBLM_L_X8Y88.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X8Y89.IMUX_L3.NL1END2
CLBLM_L_X8Y89.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y89.IMUX_L36.NL1END2
CLBLM_L_X8Y89.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X7Y78.IMUX7.SR1END3
CLBLM_R_X7Y78.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y79.SR1BEG3.SL1END2
INT_R_X7Y78.IMUX15.SR1END3
CLBLM_R_X7Y78.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y78.IMUX_L14.SE2END3
CLBLM_L_X8Y78.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y85.IMUX_L2.FAN_BOUNCE1
CLBLM_L_X8Y85.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y80.NN6BEG2.LOGIC_OUTS16
INT_R_X7Y86.NR1BEG2.NN6END2
INT_R_X7Y87.IMUX5.NR1END2
CLBLM_R_X7Y87.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y87.IMUX_L44.NL1END2
CLBLM_L_X8Y87.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X8Y89.IMUX_L44.NL1END2
CLBLM_L_X8Y89.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X8Y82.IMUX_L21.NW2END3
CLBLM_L_X8Y82.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X8Y75.IMUX_L9.NR1END0
CLBLM_L_X8Y75.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y86.IMUX_L22.NN2END3
CLBLM_L_X8Y86.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y84.IMUX_L23.NN2END3
CLBLM_L_X8Y84.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X8Y87.IMUX_L20.NL1END2
CLBLM_L_X8Y87.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X8Y85.FAN_ALT1.NR1END3
INT_L_X8Y85.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y85.IMUX_L28.FAN_BOUNCE1
CLBLM_L_X8Y85.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y89.IMUX_L27.NL1END2
CLBLM_L_X8Y89.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X8Y84.IMUX_L14.NN2END3
CLBLM_L_X8Y84.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y78.IMUX_L30.SE2END3
CLBLM_L_X8Y78.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y74.NR1BEG0.SS6END0
INT_L_X8Y75.IMUX_L16.NR1END0
CLBLM_L_X8Y75.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X8Y85.IMUX_L6.NR1END3
CLBLM_L_X8Y85.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y80.NR1BEG3.ER1END3
INT_L_X8Y81.IMUX_L23.NR1END3
CLBLM_L_X8Y81.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X8Y87.IMUX_L28.NL1END2
CLBLM_L_X8Y87.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y82.WW2BEG2.NW2END3
INT_L_X6Y82.NN6BEG3.WW2END2
INT_L_X6Y88.EE2BEG3.NN6END3
INT_L_X8Y88.IMUX_L22.EE2END3
CLBLM_L_X8Y88.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X7Y80.SR1BEG3.LOGIC_OUTS16
INT_R_X7Y79.SE2BEG3.SR1END3
INT_L_X8Y78.IMUX_L46.SE2END3
CLBLM_L_X8Y78.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X8Y75.IMUX_L36.SL1END2
CLBLM_L_X8Y75.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X8Y74.IMUX_L14.SS2END2
CLBLM_L_X8Y74.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y72.IMUX_L10.SS2END0
CLBLM_L_X8Y72.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y84.IMUX_L6.NN2END3
CLBLM_L_X8Y84.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y79.SS2BEG2.SE2END2
INT_L_X8Y77.IMUX_L37.SS2END2
CLBLM_L_X8Y77.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X8Y84.NN2BEG3.NN2END3
INT_L_X8Y86.NL1BEG2.NN2END3
INT_L_X8Y87.IMUX_L3.NL1END2
CLBLM_L_X8Y87.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y80.IMUX_L39.ER1END3
CLBLM_L_X8Y80.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X8Y82.NN6BEG3.NW2END3
INT_L_X8Y88.NL1BEG2.NN6END3
INT_L_X8Y89.IMUX_L19.NL1END2
CLBLM_L_X8Y89.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y76.SS2BEG2.SE2END2
INT_L_X8Y74.IMUX_L21.SS2END2
CLBLM_L_X8Y74.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X8Y76.IMUX_L20.SE2END2
CLBLM_L_X8Y76.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X8Y71.IMUX_L28.SS2END2
CLBLM_L_X8Y71.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y84.IMUX_L45.NN2END3
CLBLM_L_X8Y84.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y71.IMUX_L14.SS2END2
CLBLM_L_X8Y71.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y84.IMUX_L29.NN2END3
CLBLM_L_X8Y84.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y79.IMUX_L37.SE2END2
CLBLM_L_X8Y79.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X7Y80.SE2BEG2.LOGIC_OUTS16
INT_L_X8Y79.SS6BEG2.SE2END2
INT_L_X8Y73.SS2BEG2.SS6END2
INT_L_X8Y71.IMUX_L45.SS2END2
CLBLM_L_X8Y71.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y80.NE2BEG3.ER1END3
INT_R_X9Y81.NW2BEG3.NE2END3
INT_L_X8Y82.NN2BEG3.NW2END3
INT_L_X8Y84.NR1BEG3.NN2END3
INT_L_X8Y85.IMUX_L30.NR1END3
CLBLM_L_X8Y85.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X8Y75.SS2BEG2.SL1END2
INT_L_X8Y73.IMUX_L29.SS2END2
CLBLM_L_X8Y73.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X7Y80.SL1BEG2.LOGIC_OUTS16
INT_R_X7Y79.SS2BEG2.SL1END2
INT_R_X7Y77.SE2BEG2.SS2END2
INT_L_X8Y76.SL1BEG2.SE2END2
INT_L_X8Y75.IMUX_L20.SL1END2
CLBLM_L_X8Y75.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y80.ER1BEG3.LOGIC_OUTS16
INT_L_X8Y80.LH12.ER1END3
INT_L_X8Y80.SS6BEG0.LH12
INT_L_X8Y74.SS2BEG0.SS6END0
INT_L_X8Y72.SR1BEG1.SS2END0
INT_L_X8Y71.IMUX_L27.SR1END1
CLBLM_L_X8Y71.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18404$abc$16892$auto$blifparse.cc:536:parse_blif$16926.A[3]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y70.NE2BEG1.LOGIC_OUTS23
INT_L_X8Y71.IMUX_L18.NE2END1
CLBLM_L_X8Y71.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18392$abc$16892$auto$blifparse.cc:536:parse_blif$16973.A[3]
INT_L_X8Y71.IMUX_L22.NR1END3
CLBLM_L_X8Y71.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y70.NR1BEG3.LOGIC_OUTS_L11
INT_L_X8Y71.IMUX_L15.NR1END3
CLBLM_L_X8Y71.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18380$abc$16892$auto$blifparse.cc:536:parse_blif$16989.A[1]
INT_L_X8Y71.NL1BEG1.LOGIC_OUTS_L10
INT_L_X8Y72.IMUX_L9.NL1END1
CLBLM_L_X8Y72.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y71.IMUX_L29.LOGIC_OUTS_L10
CLBLM_L_X8Y71.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y71.IMUX_L17.LOGIC_OUTS_L18
CLBLM_L_X8Y71.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18366$abc$16892$auto$blifparse.cc:536:parse_blif$17005.A[3]
INT_L_X8Y72.NN2BEG3.LOGIC_OUTS_L15
INT_L_X8Y74.NL1BEG2.NN2END3
INT_L_X8Y75.IMUX_L19.NL1END2
CLBLM_L_X8Y75.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y72.FAN_ALT3.LOGIC_OUTS_L15
INT_L_X8Y72.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y72.IMUX_L3.FAN_BOUNCE3
CLBLM_L_X8Y72.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y71.IMUX_L31.SL1END3
CLBLM_L_X8Y71.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y72.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_L_X8Y72.SL1BEG3.LOGIC_OUTS_L15
INT_L_X8Y71.SR1BEG_S0.SL1END3
INT_L_X8Y71.FAN_ALT2.SR1BEG_S0
INT_L_X8Y71.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y71.IMUX_L24.FAN_BOUNCE2
CLBLM_L_X8Y71.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shift_d1[4]
INT_L_X8Y85.WR1BEG_S0.NE6END3
INT_R_X7Y86.IMUX8.WR1END0
CLBLM_R_X7Y86.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y87.NR1BEG3.NN6END3
INT_R_X7Y88.IMUX7.NR1END3
CLBLM_R_X7Y88.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y90.IMUX_L7.SR1END3
CLBLM_L_X8Y90.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y75.NE2BEG3.LOGIC_OUTS21
INT_L_X8Y76.IMUX_L6.NE2END3
CLBLM_L_X8Y76.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y81.NR1BEG3.NN6END3
INT_R_X7Y82.EL1BEG2.NR1END3
INT_L_X8Y82.IMUX_L5.EL1END2
CLBLM_L_X8Y82.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y88.SW2BEG3.SS2END3
INT_R_X7Y87.IMUX7.SW2END3
CLBLM_R_X7Y87.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y91.IMUX_L8.SR1END_N3_3
CLBLM_L_X8Y91.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y73.IMUX_L7.SE2END3
CLBLM_L_X8Y73.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y84.IMUX_L8.SR1END_N3_3
CLBLM_L_X8Y84.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y88.IMUX_L7.SS2END3
CLBLM_L_X8Y88.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y91.SR1BEG3.NN6END3
INT_L_X8Y90.SS2BEG3.SR1END3
INT_L_X8Y89.IMUX_L8.SS2END_N0_3
CLBLM_L_X8Y89.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y77.NE2BEG2.NL1END2
INT_L_X8Y78.IMUX_L13.NE2END2
CLBLM_L_X8Y78.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y78.LH12.NE2END3
INT_L_X8Y78.NN6BEG0.LH12
INT_L_X8Y84.NR1BEG0.NN6END0
INT_L_X8Y85.BYP_ALT1.NR1END0
INT_L_X8Y85.BYP_L1.BYP_ALT1
CLBLM_L_X8Y85.CLBLM_M_AX.CLBLM_BYP1
INT_L_X8Y74.NN6BEG3.SE2END3
INT_L_X8Y80.NL1BEG2.NN6END3
INT_L_X8Y81.IMUX_L3.NL1END2
CLBLM_L_X8Y81.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y82.IMUX4.NR1END2
CLBLM_R_X7Y82.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y85.NN6BEG3.NE6END3
INT_L_X8Y91.NR1BEG3.NN6END3
INT_L_X8Y92.IMUX_L7.NR1END3
CLBLM_L_X8Y92.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y74.IMUX_L7.SE2END3
CLBLM_L_X8Y74.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y75.NN6BEG3.LOGIC_OUTS21
INT_R_X7Y81.NN6BEG3.NN6END3
INT_R_X7Y87.LVB12.NN6END3
INT_R_X7Y75.NN6BEG2.LVB0
INT_R_X7Y81.NR1BEG2.NN6END2
INT_R_X7Y82.NL1BEG1.NR1END2
INT_R_X7Y83.IMUX1.NL1END1
CLBLM_R_X7Y83.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y77.NW6BEG3.NE2END3
INT_L_X6Y81.NE6BEG3.NW6END3
INT_L_X8Y85.NR1BEG3.NE6END3
INT_L_X8Y86.IMUX_L7.NR1END3
CLBLM_L_X8Y86.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X8Y78.NN6BEG3.NE2END3
INT_L_X8Y84.SR1BEG3.NN6END3
INT_L_X8Y84.IMUX_L24.SR1END_N3_3
CLBLM_L_X8Y84.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X8Y75.IMUX_L1.ER1END0
CLBLM_L_X8Y75.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y80.IMUX_L0.WR1END0
CLBLM_L_X8Y80.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y78.NR1BEG3.NE2END3
INT_L_X8Y79.IMUX_L6.NR1END3
CLBLM_L_X8Y79.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y75.NN2BEG3.LOGIC_OUTS21
INT_R_X7Y77.NE2BEG3.NN2END3
INT_L_X8Y78.IMUX_L6.NE2END3
CLBLM_L_X8Y78.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y72.IMUX_L7.SL1END3
CLBLM_L_X8Y72.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y76.NE2BEG3.NR1END3
INT_L_X8Y77.IMUX_L6.NE2END3
CLBLM_L_X8Y77.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y75.NE6BEG3.LOGIC_OUTS21
INT_R_X9Y79.WR1BEG_S0.NE6END3
INT_L_X8Y80.IMUX_L16.WR1END0
CLBLM_L_X8Y80.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y75.SE2BEG3.LOGIC_OUTS21
INT_L_X8Y74.IMUX_L15.SE2END3
CLBLM_L_X8Y74.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X8Y70.IMUX_L7.SS2END3
CLBLM_L_X8Y70.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y74.ER1BEG_S0.SL1END3
INT_L_X8Y75.IMUX_L24.ER1END0
CLBLM_L_X8Y75.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y75.NR1BEG3.LOGIC_OUTS21
INT_R_X7Y76.NL1BEG2.NR1END3
INT_R_X7Y77.NL1BEG1.NL1END2
INT_R_X7Y78.NE2BEG1.NL1END1
INT_L_X8Y79.IMUX_L34.NE2END1
CLBLM_L_X8Y79.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y73.IMUX_L15.SE2END3
CLBLM_L_X8Y73.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y75.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y75.SL1BEG3.LOGIC_OUTS21
INT_R_X7Y74.SE2BEG3.SL1END3
INT_L_X8Y73.SL1BEG3.SE2END3
INT_L_X8Y72.SS2BEG3.SL1END3
INT_L_X8Y71.IMUX_L8.SS2END_N0_3
CLBLM_L_X8Y71.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18405$abc$16892$auto$blifparse.cc:536:parse_blif$16925.A[1]
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y71.IMUX_L7.LOGIC_OUTS_L21
CLBLM_L_X8Y71.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$techmap18355$abc$16892$auto$blifparse.cc:536:parse_blif$17020.A[2]
INT_L_X8Y75.SL1BEG0.LOGIC_OUTS_L18
INT_L_X8Y74.IMUX_L1.SL1END0
CLBLM_L_X8Y74.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y75.SS2BEG0.LOGIC_OUTS_L18
INT_L_X8Y73.SS2BEG0.SS2END0
INT_L_X8Y71.IMUX_L2.SS2END0
CLBLM_L_X8Y71.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[31]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[31]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y80.NN2BEG3.LOGIC_OUTS7
INT_R_X7Y82.NE2BEG3.NN2END3
INT_L_X8Y83.IMUX_L38.NE2END3
CLBLM_L_X8Y83.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[31]
CLBLM_R_X7Y86.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y86.SS2BEG2.LOGIC_OUTS20
INT_R_X7Y84.SE2BEG2.SS2END2
INT_L_X8Y83.IMUX_L45.SE2END2
CLBLM_L_X8Y83.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[30]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[30]
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y85.NE2BEG1.LOGIC_OUTS19
INT_L_X6Y86.SL1BEG1.NE2END1
INT_L_X6Y85.SE2BEG1.SL1END1
INT_R_X7Y84.EL1BEG0.SE2END1
INT_L_X8Y83.IMUX_L31.EL1END_S3_0
CLBLM_L_X8Y83.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[30]
CLBLM_R_X7Y88.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y88.SS2BEG2.LOGIC_OUTS20
INT_R_X7Y86.SE2BEG2.SS2END2
INT_L_X8Y85.SS2BEG2.SE2END2
INT_L_X8Y83.IMUX_L29.SS2END2
CLBLM_L_X8Y83.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[29]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[29]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y83.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y82.ER1BEG_S0.EL1END3
INT_L_X6Y83.ER1BEG1.ER1END0
INT_R_X7Y83.EL1BEG0.ER1END1
INT_L_X8Y83.IMUX_L24.EL1END0
CLBLM_L_X8Y83.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[29]
CLBLM_L_X8Y90.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y90.SS2BEG2.LOGIC_OUTS_L20
INT_L_X8Y88.SR1BEG3.SS2END2
INT_L_X8Y87.SS2BEG3.SR1END3
INT_L_X8Y85.SS2BEG3.SS2END3
INT_L_X8Y83.IMUX_L15.SS2END3
CLBLM_L_X8Y83.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[28]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[28]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y77.NN6BEG1.LOGIC_OUTS_L1
INT_L_X8Y83.NL1BEG0.NN6END1
INT_L_X8Y83.IMUX_L7.NL1END_S3_0
CLBLM_L_X8Y83.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[28]
CLBLM_L_X8Y76.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y76.NN2BEG2.LOGIC_OUTS_L16
INT_L_X8Y78.NE2BEG2.NN2END2
INT_R_X9Y79.NW6BEG2.NE2END2
INT_R_X7Y83.EL1BEG1.NW6END2
INT_L_X8Y83.IMUX_L11.EL1END1
CLBLM_L_X8Y83.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[27]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[27]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y80.NE2BEG0.LOGIC_OUTS18
INT_L_X8Y81.NR1BEG0.NE2END0
INT_L_X8Y82.IMUX_L40.NR1END0
CLBLM_L_X8Y82.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[27]
CLBLM_L_X8Y82.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y82.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X8Y82.IMUX_L38.NL1BEG_N3
CLBLM_L_X8Y82.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[26]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[26]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y80.ER1BEG2.LOGIC_OUTS_L19
INT_R_X5Y80.NE2BEG2.ER1END2
INT_L_X6Y81.EL1BEG1.NE2END2
INT_R_X7Y81.ER1BEG2.EL1END1
INT_L_X8Y81.NR1BEG2.ER1END2
INT_L_X8Y82.IMUX_L29.NR1END2
CLBLM_L_X8Y82.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[26]
CLBLM_R_X7Y87.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y87.SS2BEG2.LOGIC_OUTS20
INT_R_X7Y85.SE2BEG2.SS2END2
INT_L_X8Y84.SS2BEG2.SE2END2
INT_L_X8Y82.IMUX_L22.SS2END2
CLBLM_L_X8Y82.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[25]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[25]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y76.NE2BEG0.LOGIC_OUTS18
INT_L_X4Y77.EL1BEG_N3.NE2END0
INT_R_X5Y76.NE2BEG3.EL1END3
INT_L_X6Y77.NE6BEG3.NE2END3
INT_L_X8Y81.NL1BEG2.NE6END3
INT_L_X8Y82.IMUX_L27.NL1END2
CLBLM_L_X8Y82.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[25]
CLBLM_L_X8Y91.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y91.SS2BEG2.LOGIC_OUTS_L20
INT_L_X8Y89.SS6BEG2.SS2END2
INT_L_X8Y83.SR1BEG3.SS6END2
INT_L_X8Y82.IMUX_L15.SR1END3
CLBLM_L_X8Y82.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[24]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[24]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y77.NN2BEG1.LOGIC_OUTS_L5
INT_L_X8Y79.NN2BEG1.NN2END1
INT_L_X8Y81.NR1BEG1.NN2END1
INT_L_X8Y82.IMUX_L11.NR1END1
CLBLM_L_X8Y82.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[24]
CLBLM_L_X8Y73.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y73.NN2BEG2.LOGIC_OUTS_L20
INT_L_X8Y75.NN6BEG2.NN2END2
INT_L_X8Y81.NL1BEG1.NN6END2
INT_L_X8Y82.IMUX_L1.NL1END1
CLBLM_L_X8Y82.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[23]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[23]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y75.ER1BEG_S0.LOGIC_OUTS3
INT_L_X4Y76.SL1BEG0.ER1END0
INT_L_X4Y75.ER1BEG1.SL1END0
INT_R_X5Y75.SE2BEG1.ER1END1
INT_L_X6Y74.EE2BEG1.SE2END1
INT_L_X8Y74.NN6BEG1.EE2END1
INT_L_X8Y80.NL1BEG0.NN6END1
INT_L_X8Y81.IMUX_L40.NL1END0
CLBLM_L_X8Y81.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[23]
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y84.SL1BEG2.LOGIC_OUTS_L20
INT_L_X8Y83.SS2BEG2.SL1END2
INT_L_X8Y81.IMUX_L45.SS2END2
CLBLM_L_X8Y81.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[22]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[22]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y81.EE2BEG0.LOGIC_OUTS_L4
INT_L_X6Y81.NE2BEG0.EE2END0
INT_R_X7Y82.EL1BEG_N3.NE2END0
INT_L_X8Y81.IMUX_L22.EL1END3
CLBLM_L_X8Y81.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[22]
CLBLM_L_X8Y88.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y88.SS6BEG2.LOGIC_OUTS_L20
INT_L_X8Y82.SL1BEG2.SS6END2
INT_L_X8Y81.IMUX_L29.SL1END2
CLBLM_L_X8Y81.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[21]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[21]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y80.ER1BEG3.LOGIC_OUTS6
INT_L_X4Y80.LH12.ER1END3
INT_L_X4Y80.EE4BEG0.LH12
INT_L_X8Y80.NR1BEG0.EE4END0
INT_L_X8Y81.IMUX_L24.NR1END0
CLBLM_L_X8Y81.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[21]
CLBLM_L_X8Y89.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y89.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y88.LH12.SR1END3
INT_L_X8Y88.SS6BEG0.LH12
INT_L_X8Y82.SR1BEG1.SS6END0
INT_L_X8Y81.IMUX_L27.SR1END1
CLBLM_L_X8Y81.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[20]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[20]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y80.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y80.ER1BEG_S0.ER1END3
INT_L_X6Y81.EE2BEG0.ER1END0
INT_L_X8Y81.IMUX_L1.EE2END0
CLBLM_L_X8Y81.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[20]
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y75.NE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y76.NN2BEG2.NE2END2
INT_R_X9Y78.NN2BEG2.NN2END2
INT_R_X9Y80.NW2BEG2.NN2END2
INT_L_X8Y81.IMUX_L11.NW2END2
CLBLM_L_X8Y81.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[19]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[19]
CLBLM_R_X7Y76.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y76.NE2BEG2.LOGIC_OUTS16
INT_L_X8Y77.NN2BEG2.NE2END2
INT_L_X8Y79.BYP_ALT2.NN2END2
INT_L_X8Y79.BYP_BOUNCE2.BYP_ALT2
INT_L_X8Y80.IMUX_L40.BYP_BOUNCE_N3_2
CLBLM_L_X8Y80.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[19]
CLBLM_L_X8Y81.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y81.SL1BEG2.LOGIC_OUTS_L16
INT_L_X8Y80.IMUX_L44.SL1END2
CLBLM_L_X8Y80.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[18]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[18]
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y78.NN2BEG2.LOGIC_OUTS16
INT_R_X7Y80.EL1BEG1.NN2END2
INT_L_X8Y80.FAN_ALT2.EL1END1
INT_L_X8Y80.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y80.IMUX_L32.FAN_BOUNCE2
CLBLM_L_X8Y80.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[18]
CLBLM_R_X7Y82.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y82.SE2BEG0.LOGIC_OUTS4
INT_L_X8Y81.FAN_ALT4.SE2END0
INT_L_X8Y81.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y80.IMUX_L31.FAN_BOUNCE_S3_4
CLBLM_L_X8Y80.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[17]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[17]
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y79.EL1BEG2.LOGIC_OUTS_L7
INT_R_X5Y79.NE2BEG2.EL1END2
INT_L_X6Y80.EL1BEG1.NE2END2
INT_R_X7Y80.EL1BEG0.EL1END1
INT_L_X8Y80.IMUX_L24.EL1END0
CLBLM_L_X8Y80.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[17]
CLBLM_L_X8Y92.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y92.SS2BEG2.LOGIC_OUTS_L20
INT_L_X8Y90.SR1BEG3.SS2END2
INT_L_X8Y89.SS2BEG3.SR1END3
INT_L_X8Y87.SS6BEG3.SS2END3
INT_L_X8Y81.SL1BEG3.SS6END3
INT_L_X8Y80.IMUX_L15.SL1END3
CLBLM_L_X8Y80.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[16]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[16]
CLBLL_L_X2Y73.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y73.EE2BEG1.LOGIC_OUTS_L5
INT_L_X4Y73.EE2BEG1.EE2END1
INT_L_X6Y73.NE6BEG1.EE2END1
INT_L_X8Y77.NE2BEG1.NE6END1
INT_R_X9Y78.NL1BEG0.NE2END1
INT_R_X9Y79.NW2BEG0.NL1END0
INT_L_X8Y80.IMUX_L8.NW2END0
CLBLM_L_X8Y80.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[16]
CLBLM_L_X8Y74.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y74.ER1BEG3.LOGIC_OUTS_L20
INT_R_X9Y74.LH12.ER1END3
INT_R_X9Y74.NN6BEG0.LH12
INT_R_X9Y80.WR1BEG1.NN6END0
INT_L_X8Y80.IMUX_L2.WR1END1
CLBLM_L_X8Y80.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[15]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[15]
CLBLM_R_X7Y69.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y69.NN2BEG1.LOGIC_OUTS1
INT_R_X7Y71.NN2BEG1.NN2END1
INT_R_X7Y73.NN6BEG1.NN2END1
INT_R_X7Y79.EL1BEG0.NN6END1
INT_L_X8Y79.IMUX_L40.EL1END0
CLBLM_L_X8Y79.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[15]
CLBLM_R_X7Y83.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y83.SL1BEG2.LOGIC_OUTS20
INT_R_X7Y82.SE2BEG2.SL1END2
INT_L_X8Y81.SS2BEG2.SE2END2
INT_L_X8Y79.IMUX_L44.SS2END2
CLBLM_L_X8Y79.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[14]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[14]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y78.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y78.SE2BEG3.ER1END3
INT_L_X6Y77.ER1BEG_S0.SE2END3
INT_R_X7Y78.NE2BEG0.ER1END0
INT_L_X8Y79.IMUX_L32.NE2END0
CLBLM_L_X8Y79.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[14]
CLBLM_L_X8Y86.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y86.ER1BEG3.LOGIC_OUTS_L20
INT_R_X9Y86.LH12.ER1END3
INT_R_X9Y86.SS6BEG0.LH12
INT_R_X9Y80.WL1BEG_N3.SS6END0
INT_L_X8Y79.IMUX_L31.WL1END3
CLBLM_L_X8Y79.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[13]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[13]
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y74.NE2BEG1.LOGIC_OUTS23
INT_L_X4Y75.EL1BEG0.NE2END1
INT_R_X5Y75.NE2BEG0.EL1END0
INT_L_X6Y76.NR1BEG0.NE2END0
INT_L_X6Y77.NN2BEG0.NR1END0
INT_L_X6Y79.EE2BEG0.NN2END0
INT_L_X8Y79.IMUX_L24.EE2END0
CLBLM_L_X8Y79.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[13]
CLBLM_L_X8Y84.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y84.SW6BEG3.LOGIC_OUTS_L21
INT_L_X6Y80.SE2BEG3.SW6END3
INT_R_X7Y79.EL1BEG2.SE2END3
INT_L_X8Y79.IMUX_L27.EL1END2
CLBLM_L_X8Y79.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[12]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[12]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y75.NR1BEG2.LOGIC_OUTS2
INT_R_X5Y76.NE2BEG2.NR1END2
INT_L_X6Y77.WR1BEG3.NE2END2
INT_R_X5Y77.NL1BEG2.WR1END3
INT_R_X5Y78.EE2BEG2.NL1END2
INT_R_X7Y78.ER1BEG3.EE2END2
INT_L_X8Y79.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y79.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[12]
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y75.NN2BEG0.LOGIC_OUTS_L4
INT_L_X8Y77.NN2BEG0.NN2END0
INT_L_X8Y79.IMUX_L1.NN2END0
CLBLM_L_X8Y79.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[11]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[11]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y64.WR1BEG3.LOGIC_OUTS2
INT_L_X4Y64.NN2BEG3.WR1END3
INT_L_X4Y66.NN2BEG3.NN2END3
INT_L_X4Y68.NE6BEG3.NN2END3
INT_L_X6Y72.NN6BEG3.NE6END3
INT_L_X6Y78.EE2BEG3.NN6END3
INT_L_X8Y78.IMUX_L38.EE2END3
CLBLM_L_X8Y78.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[11]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y80.SS2BEG2.LOGIC_OUTS_L16
INT_L_X8Y78.IMUX_L45.SS2END2
CLBLM_L_X8Y78.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[10]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[10]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y64.NE2BEG1.LOGIC_OUTS19
INT_L_X6Y65.NN2BEG1.NE2END1
INT_L_X6Y67.SR1BEG1.NN2END1
INT_L_X6Y66.WW2BEG1.SR1END1
INT_L_X4Y66.NN6BEG2.WW2END1
INT_L_X4Y72.EE2BEG2.NN6END2
INT_L_X6Y72.NN6BEG2.EE2END2
INT_L_X6Y78.EE2BEG2.NN6END2
INT_L_X8Y78.IMUX_L28.EE2END2
CLBLM_L_X8Y78.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[10]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y79.SL1BEG2.LOGIC_OUTS_L16
INT_L_X8Y78.IMUX_L29.SL1END2
CLBLM_L_X8Y78.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[9]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[9]
CLBLM_L_X8Y64.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y64.NW2BEG1.LOGIC_OUTS_L19
INT_R_X7Y65.WL1BEG_N3.NW2END1
INT_L_X6Y65.NN2BEG0.WL1END_N1_3
INT_L_X6Y67.NN6BEG0.NN2END0
INT_L_X6Y73.NE6BEG0.NN6END0
INT_L_X8Y77.NR1BEG0.NE6END0
INT_L_X8Y78.IMUX_L17.NR1END0
CLBLM_L_X8Y78.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[9]
CLBLM_L_X8Y78.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y78.SR1BEG3.LOGIC_OUTS_L16
INT_L_X8Y78.IMUX_L24.SR1END_N3_3
CLBLM_L_X8Y78.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[8]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[8]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y61.NE2BEG3.LOGIC_OUTS7
INT_L_X6Y62.EL1BEG2.NE2END3
INT_R_X7Y62.NE2BEG2.EL1END2
INT_L_X8Y63.LVB_L0.NE2END2
INT_L_X8Y75.NW6BEG2.LVB_L12
INT_L_X6Y79.EL1BEG1.NW6END2
INT_R_X7Y79.SE2BEG1.EL1END1
INT_L_X8Y78.IMUX_L2.SE2END1
CLBLM_L_X8Y78.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[8]
CLBLM_L_X8Y72.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y72.NL1BEG1.LOGIC_OUTS_L20
INT_L_X8Y73.NE2BEG1.NL1END1
INT_R_X9Y74.NW6BEG1.NE2END1
INT_R_X7Y78.EL1BEG0.NW6END1
INT_L_X8Y78.IMUX_L8.EL1END0
CLBLM_L_X8Y78.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[7]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[7]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y70.NN2BEG2.LOGIC_OUTS2
INT_R_X7Y72.NN2BEG2.NN2END2
INT_R_X7Y74.NR1BEG2.NN2END2
INT_R_X7Y75.NE2BEG2.NR1END2
INT_L_X8Y76.NR1BEG2.NE2END2
INT_L_X8Y77.IMUX_L45.NR1END2
CLBLM_L_X8Y77.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[7]
CLBLM_L_X8Y77.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y77.IMUX_L40.LOGIC_OUTS_L0
CLBLM_L_X8Y77.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[6]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[6]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y65.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y67.NE2BEG1.NN2END1
INT_L_X6Y68.NE2BEG1.NE2END1
INT_R_X7Y69.NL1BEG0.NE2END1
INT_R_X7Y70.NN2BEG0.NL1END0
INT_R_X7Y71.WW2BEG3.NN2END_S2_0
INT_R_X5Y72.NN6BEG0.WW2END_N0_3
INT_R_X5Y78.EE2BEG0.NN6END0
INT_R_X7Y78.SE2BEG0.EE2END0
INT_L_X8Y77.IMUX_L32.SE2END0
CLBLM_L_X8Y77.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[6]
CLBLM_L_X8Y80.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y80.SL1BEG3.LOGIC_OUTS_L17
INT_L_X8Y79.SE2BEG3.SL1END3
INT_R_X9Y78.SW2BEG3.SE2END3
INT_L_X8Y77.IMUX_L31.SW2END3
CLBLM_L_X8Y77.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[5]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[5]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y66.NE2BEG0.LOGIC_OUTS4
INT_L_X6Y67.EL1BEG_N3.NE2END0
INT_R_X7Y66.NE2BEG3.EL1END3
INT_L_X8Y67.WW4BEG3.NE2END3
INT_L_X4Y67.NE6BEG3.WW4END3
INT_L_X6Y71.NN6BEG3.NE6END3
INT_L_X6Y77.EE2BEG3.NN6END3
INT_L_X8Y77.IMUX_L15.EE2END3
CLBLM_L_X8Y77.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[5]
CLBLM_L_X8Y74.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y74.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X9Y75.SS2BEG0.ER1END0
INT_R_X9Y73.NW6BEG1.SS2END0
INT_R_X7Y77.EL1BEG0.NW6END1
INT_L_X8Y77.IMUX_L24.EL1END0
CLBLM_L_X8Y77.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[4]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[4]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y61.NL1BEG1.LOGIC_OUTS6
INT_R_X5Y62.EL1BEG0.NL1END1
INT_L_X6Y62.NR1BEG0.EL1END0
INT_L_X6Y63.NN2BEG0.NR1END0
INT_L_X6Y65.NN6BEG0.NN2END0
INT_L_X6Y71.NN6BEG0.NN6END0
INT_L_X6Y77.EE2BEG0.NN6END0
INT_L_X8Y77.IMUX_L8.EE2END0
CLBLM_L_X8Y77.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[4]
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y70.NL1BEG1.LOGIC_OUTS_L20
INT_L_X8Y71.NN2BEG1.NL1END1
INT_L_X8Y73.NN2BEG1.NN2END1
INT_L_X8Y75.NN2BEG1.NN2END1
INT_L_X8Y77.IMUX_L2.NN2END1
CLBLM_L_X8Y77.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[3]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[3]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y62.SE2BEG2.LOGIC_OUTS6
INT_L_X6Y61.EE2BEG2.SE2END2
INT_L_X8Y61.WR1BEG3.EE2END2
INT_R_X7Y61.WR1BEG_S0.WR1END3
INT_L_X6Y62.NN2BEG0.WR1END0
INT_L_X6Y64.NN6BEG0.NN2END0
INT_L_X6Y70.NE6BEG0.NN6END0
INT_L_X8Y74.NN2BEG0.NE6END0
INT_L_X8Y76.IMUX_L40.NN2END0
CLBLM_L_X8Y76.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[3]
CLBLM_L_X8Y75.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y75.NR1BEG3.LOGIC_OUTS_L21
INT_L_X8Y76.IMUX_L47.NR1END3
CLBLM_L_X8Y76.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[2]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[2]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y65.SE2BEG2.LOGIC_OUTS6
INT_L_X6Y64.NE6BEG2.SE2END2
INT_L_X8Y68.NN6BEG2.NE6END2
INT_L_X8Y74.NN2BEG2.NN6END2
INT_L_X8Y76.IMUX_L28.NN2END2
CLBLM_L_X8Y76.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[2]
CLBLM_L_X8Y79.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y79.SW2BEG2.LOGIC_OUTS_L2
INT_R_X7Y78.SS2BEG2.SW2END2
INT_R_X7Y76.ER1BEG3.SS2END2
INT_L_X8Y76.IMUX_L31.ER1END3
CLBLM_L_X8Y76.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[1]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[1]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y66.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y67.NL1BEG0.NE2END1
INT_L_X6Y68.NN2BEG0.NL1END0
INT_L_X6Y70.NN6BEG0.NN2END0
INT_L_X6Y76.EE2BEG0.NN6END0
INT_L_X8Y76.IMUX_L17.EE2END0
CLBLM_L_X8Y76.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[1]
CLBLM_L_X8Y73.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y73.NE2BEG3.LOGIC_OUTS_L21
INT_R_X9Y74.NW2BEG3.NE2END3
INT_L_X8Y75.NL1BEG2.NW2END3
INT_L_X8Y76.IMUX_L27.NL1END2
CLBLM_L_X8Y76.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[0]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.bias_d2[0]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y66.SE2BEG2.LOGIC_OUTS6
INT_L_X6Y65.NE6BEG2.SE2END2
INT_L_X8Y69.NN6BEG2.NE6END2
INT_L_X8Y75.NL1BEG1.NN6END2
INT_L_X8Y76.IMUX_L2.NL1END1
CLBLM_L_X8Y76.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[0]
CLBLM_L_X8Y71.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y71.NN2BEG2.LOGIC_OUTS_L20
INT_L_X8Y73.NL1BEG1.NN2END2
INT_L_X8Y74.NN2BEG1.NL1END1
INT_L_X8Y76.IMUX_L11.NN2END1
CLBLM_L_X8Y76.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][5]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y82.EE2BEG2.LOGIC_OUTS16
INT_R_X7Y82.SW6BEG2.EE2END2
INT_R_X5Y78.SR1BEG3.SW6END2
INT_R_X5Y78.IMUX0.SR1END_N3_3
CLBLM_R_X5Y78.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][5]
CLBLM_R_X7Y78.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y78.WW2BEG0.LOGIC_OUTS22
INT_R_X5Y78.IMUX9.WW2END0
CLBLM_R_X5Y78.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][5]
CLBLM_R_X7Y79.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y79.SW2BEG3.LOGIC_OUTS21
INT_L_X6Y78.WL1BEG2.SW2END3
INT_R_X5Y78.IMUX6.WL1END2
CLBLM_R_X5Y78.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][5]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y65.NR1BEG2.LOGIC_OUTS16
INT_R_X5Y66.NW2BEG2.NR1END2
INT_L_X4Y67.NE6BEG2.NW2END2
INT_L_X6Y71.NN6BEG2.NE6END2
INT_L_X6Y77.NW2BEG2.NN6END2
INT_R_X5Y78.IMUX3.NW2END2
CLBLM_R_X5Y78.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[4]
# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][4]
CLBLM_R_X7Y81.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y81.WW2BEG2.LOGIC_OUTS20
INT_R_X5Y81.IMUX6.WW2END2
CLBLM_R_X5Y81.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][4]
CLBLM_R_X7Y79.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y79.NN2BEG2.LOGIC_OUTS20
INT_R_X7Y81.WW2BEG1.NN2END2
INT_R_X5Y81.IMUX3.WW2END1
CLBLM_R_X5Y81.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][4]
CLBLM_R_X7Y81.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y81.WW2BEG0.LOGIC_OUTS22
INT_R_X5Y81.IMUX9.WW2END0
CLBLM_R_X5Y81.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][4]
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y76.NN2BEG2.LOGIC_OUTS16
INT_R_X5Y78.NN2BEG2.NN2END2
INT_R_X5Y80.BYP_ALT2.NN2END2
INT_R_X5Y80.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y81.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X5Y81.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.s2_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y85.NL1BEG0.LOGIC_OUTS_L5
INT_L_X2Y86.FAN_ALT0.NL1END0
INT_L_X2Y86.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y85.BYP_ALT6.FAN_BOUNCE_S3_0
INT_L_X2Y85.BYP_L6.BYP_ALT6
CLBLL_L_X2Y85.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][3]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y61.NN2BEG3.LOGIC_OUTS17
INT_R_X5Y63.IMUX6.NN2END3
CLBLM_R_X5Y63.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.s3_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y85.SW2BEG3.LOGIC_OUTS_L7
INT_R_X1Y84.ER1BEG_S0.SW2END3
INT_L_X2Y85.BYP_ALT1.ER1END0
INT_L_X2Y85.BYP_L1.BYP_ALT1
CLBLL_L_X2Y85.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][3]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y61.NN2BEG2.LOGIC_OUTS16
INT_R_X5Y63.FAN_ALT5.NN2END2
INT_R_X5Y63.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y63.IMUX3.FAN_BOUNCE5
CLBLM_R_X5Y63.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][3]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y67.SS2BEG2.LOGIC_OUTS16
INT_R_X5Y65.SR1BEG3.SS2END2
INT_R_X5Y64.SL1BEG3.SR1END3
INT_R_X5Y63.FAN_ALT1.SL1END3
INT_R_X5Y63.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y63.IMUX10.FAN_BOUNCE1
CLBLM_R_X5Y63.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][3]
CLBLM_R_X5Y57.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y57.NE6BEG2.LOGIC_OUTS20
INT_R_X7Y61.NR1BEG2.NE6END2
INT_R_X7Y62.NW2BEG2.NR1END2
INT_L_X6Y63.WL1BEG0.NW2END2
INT_R_X5Y63.IMUX9.WL1END0
CLBLM_R_X5Y63.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[2]
# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][2]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y67.SL1BEG0.LOGIC_OUTS18
INT_R_X5Y66.IMUX25.SL1END0
CLBLM_R_X5Y66.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][2]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y67.SL1BEG3.LOGIC_OUTS17
INT_R_X5Y66.IMUX14.SL1END3
CLBLM_R_X5Y66.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][2]
CLBLM_R_X5Y58.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y58.NN2BEG2.LOGIC_OUTS16
INT_R_X5Y60.NE6BEG2.NN2END2
INT_R_X7Y64.NW2BEG2.NE6END2
INT_L_X6Y65.WL1BEG0.NW2END2
INT_R_X5Y65.NL1BEG0.WL1END0
INT_R_X5Y66.IMUX16.NL1END0
CLBLM_R_X5Y66.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][2]
CLBLM_R_X5Y58.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y58.NN2BEG3.LOGIC_OUTS21
INT_R_X5Y60.NE6BEG3.NN2END3
INT_R_X7Y64.NW2BEG3.NE6END3
INT_L_X6Y65.WR1BEG_S0.NW2END3
INT_R_X5Y66.BYP_ALT0.WR1END0
INT_R_X5Y66.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y66.IMUX26.BYP_BOUNCE0
CLBLM_R_X5Y66.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[1]
# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][1]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y70.WR1BEG1.LOGIC_OUTS4
INT_L_X6Y70.WR1BEG2.WR1END1
INT_R_X5Y70.IMUX28.WR1END2
CLBLM_R_X5Y70.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][1]
CLBLM_R_X5Y67.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y67.NL1BEG0.LOGIC_OUTS1
INT_R_X5Y68.NN2BEG0.NL1END0
INT_R_X5Y70.IMUX32.NN2END0
CLBLM_R_X5Y70.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][1]
CLBLM_R_X7Y70.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y70.WW2BEG2.LOGIC_OUTS20
INT_R_X5Y70.IMUX29.WW2END2
CLBLM_R_X5Y70.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][1]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y59.NE2BEG3.LOGIC_OUTS17
INT_L_X6Y60.NR1BEG3.NE2END3
INT_L_X6Y61.NN2BEG3.NR1END3
INT_L_X6Y63.NN6BEG3.NN2END3
INT_L_X6Y69.NW2BEG3.NN6END3
INT_R_X5Y70.IMUX22.NW2END3
CLBLM_R_X5Y70.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.uart_ctrl_u.$auto$pmux2shiftx.cc:714:execute$4535.Y[0]
# routing for net tpu_inst.uart_ctrl_u.resp_buffer[3][0]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y61.NN2BEG1.LOGIC_OUTS1
INT_R_X5Y63.NN2BEG1.NN2END1
INT_R_X5Y65.NR1BEG1.NN2END1
INT_R_X5Y66.IMUX10.NR1END1
CLBLM_R_X5Y66.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[2][0]
CLBLM_R_X7Y66.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y66.WR1BEG3.LOGIC_OUTS20
INT_L_X6Y66.WL1BEG1.WR1END3
INT_R_X5Y66.IMUX3.WL1END1
CLBLM_R_X5Y66.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[1][0]
CLBLM_R_X5Y71.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y71.SE2BEG2.LOGIC_OUTS16
INT_L_X6Y70.SW2BEG2.SE2END2
INT_R_X5Y69.SL1BEG2.SW2END2
INT_R_X5Y68.SS2BEG2.SL1END2
INT_R_X5Y66.IMUX6.SS2END2
CLBLM_R_X5Y66.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.resp_buffer[0][0]
CLBLM_R_X5Y58.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y58.NN6BEG0.LOGIC_OUTS22
INT_R_X5Y64.NN2BEG0.NN6END0
INT_R_X5Y66.IMUX0.NN2END0
CLBLM_R_X5Y66.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$techmap19295$abc$15846$auto$blifparse.cc:536:parse_blif$16008.A[2]
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y66.NR1BEG1.LOGIC_OUTS_L9
INT_L_X2Y67.GFAN0.NR1END1
INT_L_X2Y67.FAN_ALT0.GFAN0
INT_L_X2Y67.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y66.IMUX_L4.FAN_BOUNCE_S3_0
CLBLL_L_X2Y66.CLBLL_LL_A6.CLBLL_IMUX4

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][7]
INT_L_X2Y66.IMUX_L15.SR1END3
CLBLL_L_X2Y66.CLBLL_LL_B1.CLBLL_IMUX15
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y55.NN6BEG3.LOGIC_OUTS_L7
INT_L_X2Y61.NN6BEG3.NN6END3
INT_L_X2Y67.SR1BEG3.NN6END3
INT_L_X2Y66.FAN_ALT3.SR1END3
INT_L_X2Y66.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y66.IMUX_L13.FAN_BOUNCE3
CLBLL_L_X2Y66.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][7]
INT_L_X2Y65.NR1BEG3.NN6END3
INT_L_X2Y66.NR1BEG3.NR1END3
INT_L_X2Y67.IMUX_L7.NR1END3
CLBLL_L_X2Y67.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y57.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y59.NN6BEG3.NN2END3
INT_L_X2Y65.NL1BEG2.NN6END3
INT_L_X2Y66.IMUX_L19.NL1END2
CLBLL_L_X2Y66.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[25]$legal1981
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[24]$legal1979
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[23]$legal1977
# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][7]
INT_L_X2Y66.NR1BEG0.NR1END0
INT_L_X2Y67.IMUX_L8.NR1END0
CLBLL_L_X2Y67.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y65.NR1BEG0.LOGIC_OUTS_L0
INT_L_X2Y66.IMUX_L25.NR1END0
CLBLL_L_X2Y66.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[27]
CLBLM_R_X7Y63.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[22]$legal1975
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[21]$legal1973
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[20]$legal1971
# routing for net tpu_inst.uart_ctrl_u.$techmap19293$abc$15846$auto$blifparse.cc:536:parse_blif$16006.A[2]
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X2Y64.FAN_ALT3.LOGIC_OUTS_L15
INT_L_X2Y64.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y64.IMUX_L13.FAN_BOUNCE3
CLBLL_L_X2Y64.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[23]
CLBLM_R_X7Y62.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[19]$legal1969
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[18]$legal1967
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[17]$legal1965
# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][6]
INT_R_X1Y56.NE2BEG0.NL1END0
INT_L_X2Y57.NW2BEG0.NE2END0
INT_R_X1Y58.NN6BEG0.NW2END0
INT_R_X1Y64.EL1BEG_N3.NN6END0
INT_L_X2Y63.IMUX_L6.EL1END3
CLBLL_L_X2Y63.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y55.WL1BEG0.LOGIC_OUTS_L5
INT_R_X1Y55.NL1BEG0.WL1END0
INT_R_X1Y56.NL1BEG_N3.NL1END0
INT_R_X1Y56.NN2BEG3.NL1BEG_N3
INT_R_X1Y58.NN6BEG3.NN2END3
INT_R_X1Y64.EL1BEG2.NN6END3
INT_L_X2Y64.IMUX_L43.EL1END2
CLBLL_L_X2Y64.CLBLL_LL_D6.CLBLL_IMUX43

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[19]
CLBLM_R_X7Y61.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[16]$legal1963
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[15]$legal1961
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[14]$legal1959
# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][6]
INT_L_X2Y63.NN2BEG1.NR1END1
INT_L_X2Y65.NL1BEG0.NN2END1
INT_L_X2Y65.IMUX_L31.NL1END_S3_0
CLBLL_L_X2Y65.CLBLL_LL_C5.CLBLL_IMUX31
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y57.WL1BEG0.LOGIC_OUTS_L5
INT_R_X1Y57.NN2BEG1.WL1END0
INT_R_X1Y59.NN2BEG1.NN2END1
INT_R_X1Y61.NE2BEG1.NN2END1
INT_L_X2Y62.NR1BEG1.NE2END1
INT_L_X2Y63.NL1BEG0.NR1END1
INT_L_X2Y64.IMUX_L40.NL1END0
CLBLL_L_X2Y64.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[15]
CLBLM_R_X7Y60.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[13]$legal1957
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[12]$legal1955
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[11]$legal1953
# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][6]
INT_L_X2Y64.WW4BEG0.LOGIC_OUTS_L4
INT_R_X1Y64.NE2BEG0.EE4END0
INT_L_X2Y65.IMUX_L32.NE2END0
CLBLL_L_X2Y65.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y64.BYP_ALT1.LOGIC_OUTS_L4
INT_L_X2Y64.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y64.IMUX_L45.BYP_BOUNCE1
CLBLL_L_X2Y64.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[11]
CLBLM_R_X7Y59.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[10]$legal1951
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[9]$legal1949
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[8]$legal1947
# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][5]
INT_L_X2Y49.NE6BEG3.LOGIC_OUTS_L3
INT_L_X4Y53.WR1BEG_S0.NE6END3
INT_R_X3Y54.FAN_ALT0.WR1END0
INT_R_X3Y54.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y53.IMUX30.FAN_BOUNCE_S3_0
CLBLM_R_X3Y53.CLBLM_L_C5.CLBLM_IMUX30
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y49.NL1BEG2.LOGIC_OUTS_L3
BRKH_INT_X2Y49.BRKH_INT_NL1BEG2_SLOW.BRKH_INT_NL1BEG2
INT_L_X2Y50.NN2BEG2.NL1END2
INT_L_X2Y52.NL1BEG1.NN2END2
INT_L_X2Y53.IMUX_L33.NL1END1
CLBLL_L_X2Y53.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[7]
CLBLM_R_X7Y58.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[7]$legal1945
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[6]$legal1943
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[5]$legal1941
# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][5]
INT_L_X2Y57.FAN_ALT0.SR1END_N3_3
INT_L_X2Y57.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y56.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y56.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y57.SR1BEG3.LOGIC_OUTS_L6
INT_L_X2Y56.SW2BEG3.SR1END3
INT_R_X1Y55.SL1BEG3.SW2END3
INT_R_X1Y54.SE2BEG3.SL1END3
INT_L_X2Y53.IMUX_L30.SE2END3
CLBLL_L_X2Y53.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[3]
CLBLM_R_X7Y57.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[4]$legal1939
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[3]$legal1937
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[2]$legal1935
# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][5]
INT_L_X2Y52.SR1BEG2.NN6END2
INT_L_X2Y51.ER1BEG3.SR1END2
INT_R_X3Y51.NR1BEG3.ER1END3
INT_R_X3Y52.NR1BEG3.NR1END3
INT_R_X3Y53.IMUX23.NR1END3
CLBLM_R_X3Y53.CLBLM_L_C3.CLBLM_IMUX23
CLBLM_R_X3Y37.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y37.NN6BEG1.LOGIC_OUTS5
INT_R_X3Y43.EE2BEG1.NN6END1
INT_R_X5Y43.SW6BEG1.EE2END1
INT_R_X3Y39.NW2BEG2.SW6END1
INT_L_X2Y40.NN6BEG2.NW2END2
INT_L_X2Y46.NN6BEG2.NN6END2
INT_L_X2Y52.NR1BEG2.NN6END2
INT_L_X2Y53.IMUX_L20.NR1END2
CLBLL_L_X2Y53.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[31]
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y65.WL1BEG0.LOGIC_OUTS_L23
INT_R_X7Y65.NL1BEG0.WL1END0
INT_R_X7Y66.EL1BEG_N3.NL1END0
INT_L_X8Y65.FAN_ALT1.EL1END3
INT_L_X8Y65.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y65.BYP_ALT4.FAN_BOUNCE1
INT_L_X8Y65.BYP_L4.BYP_ALT4
CLBLM_L_X8Y65.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$procmux$1982.Y[5]
# routing for net tpu_inst.uart_ctrl_u.$techmap19291$abc$15846$auto$blifparse.cc:536:parse_blif$16004.A[2]
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y53.FAN_ALT4.LOGIC_OUTS_L18
INT_L_X2Y53.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y52.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X2Y52.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y52.FAN_ALT5.FAN_BOUNCE1
INT_L_X2Y52.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y52.IMUX_L3.FAN_BOUNCE5
CLBLL_L_X2Y52.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][5]
INT_R_X3Y58.SW2BEG0.SE2END0
INT_L_X2Y57.WW4BEG1.SW2END0
INT_R_X1Y57.SE2BEG1.EE4END1
INT_L_X2Y56.IMUX_L3.SE2END1
CLBLL_L_X2Y56.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y60.SL1BEG0.LOGIC_OUTS_L0
INT_L_X2Y59.SE2BEG0.SL1END0
INT_R_X3Y58.SW6BEG0.SE2END0
INT_R_X1Y54.SE2BEG0.SW6END0
INT_L_X2Y53.SS2BEG0.SE2END0
INT_L_X2Y51.NR1BEG0.SS2END0
INT_L_X2Y52.IMUX_L9.NR1END0
CLBLL_L_X2Y52.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][4]
INT_L_X2Y53.IMUX_L6.NN2END3
CLBLL_L_X2Y53.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y49.NW2BEG3.LOGIC_OUTS_L17
INT_R_X1Y50.NE2BEG3.NW2END3
INT_L_X2Y51.NN2BEG3.NE2END3
INT_L_X2Y53.IMUX_L46.NN2END3
CLBLL_L_X2Y53.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[16]
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y71.NE2BEG3.LOGIC_OUTS_L7
INT_R_X5Y72.SL1BEG3.NE2END3
INT_R_X5Y71.WL1BEG2.SL1END3
INT_L_X4Y71.BYP_ALT3.WL1END2
INT_L_X4Y71.BYP_L3.BYP_ALT3
CLBLL_L_X4Y71.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[1]$legal1933
# routing for net tpu_inst.mlp_u.ap_col1.scaled_reg[0]$legal1931
# routing for net $PACKER_GND_NET$legal1929
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[16]
INT_INTERFACE_R_X9Y99.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y99.WW4BEG3.LOGIC_OUTS21
INT_R_X5Y99.LVB12.WW4END3
INT_R_X5Y87.SE6BEG2.LVB0
INT_R_X7Y83.SW6BEG2.SE6END2
INT_R_X5Y79.SS6BEG2.SW6END2
INT_R_X5Y73.SR1BEG3.SS6END2
INT_R_X5Y72.SW2BEG3.SR1END3
INT_L_X4Y71.BYP_ALT6.SW2END3
INT_L_X4Y71.BYP_L6.BYP_ALT6
CLBLL_L_X4Y71.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][4]
INT_L_X2Y53.NW2BEG1.WR1END1
INT_R_X1Y54.EL1BEG0.NW2END1
INT_L_X2Y54.NR1BEG0.EL1END0
INT_L_X2Y55.IMUX_L9.NR1END0
CLBLL_L_X2Y55.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y52.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X2Y52.EE2BEG3.NL1BEG_N3
INT_L_X4Y52.WR1BEG_S0.EE2END3
INT_R_X3Y53.WR1BEG1.WR1END0
INT_L_X2Y53.IMUX_L41.WR1END1
CLBLL_L_X2Y53.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[15]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y77.NE2BEG1.LOGIC_OUTS5
INT_L_X4Y78.SL1BEG1.NE2END1
INT_L_X4Y77.WL1BEG0.SL1END1
INT_R_X3Y77.BYP_ALT1.WL1END0
INT_R_X3Y77.BYP1.BYP_ALT1
CLBLM_R_X3Y77.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[15]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y98.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y97.SW6BEG3.WW4END_S0_0
INT_R_X3Y93.EE4BEG3.SW6END3
INT_R_X7Y93.EL1BEG2.EE4END3
INT_L_X8Y93.SS2BEG2.EL1END2
INT_L_X8Y91.SS6BEG2.SS2END2
INT_L_X8Y85.SW6BEG2.SS6END2
INT_L_X6Y81.SW6BEG2.SW6END2
INT_L_X4Y77.WL1BEG1.SW6END2
INT_R_X3Y77.BYP_ALT4.WL1END1
INT_R_X3Y77.BYP4.BYP_ALT4
CLBLM_R_X3Y77.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][4]
INT_L_X2Y53.FAN_ALT3.EL1END3
INT_L_X2Y53.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y53.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y53.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y50.WR1BEG_S0.LOGIC_OUTS_L7
INT_R_X1Y51.NN2BEG0.WR1END0
INT_R_X1Y53.NE2BEG0.NN2END0
INT_L_X2Y54.WW4BEG0.NE2END0
INT_R_X1Y54.EL1BEG_N3.EE4END0
INT_L_X2Y53.IMUX_L37.EL1END3
CLBLL_L_X2Y53.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[27]
CLBLM_L_X8Y64.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[15]$legal1927
# routing for net $PACKER_GND_NET$legal1925
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[14]$legal1923
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[14]
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y76.SL1BEG1.LOGIC_OUTS_L5
INT_L_X4Y75.SR1BEG2.SL1END1
INT_L_X4Y74.SR1BEG3.SR1END2
INT_L_X4Y73.BYP_ALT7.SR1END3
INT_L_X4Y73.BYP_L7.BYP_ALT7
CLBLL_L_X4Y73.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[14]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y98.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y98.WR1BEG3.WW4END2
INT_L_X4Y98.LVB_L12.WR1END3
INT_L_X4Y86.SW6BEG2.LVB_L0
INT_L_X2Y82.SE6BEG2.SW6END2
INT_L_X4Y78.SS2BEG2.SE6END2
INT_L_X4Y76.FAN_ALT1.SS2END2
INT_L_X4Y76.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y76.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y76.BYP_L4.BYP_ALT4
CLBLL_L_X4Y76.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$procmux$1982.Y[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[13]
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y73.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y73.BYP_ALT0.SR1END_N3_3
INT_L_X4Y73.BYP_L0.BYP_ALT0
CLBLL_L_X4Y73.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[13]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y98.WW4BEG1.LOGIC_OUTS23
INT_R_X5Y98.SW6BEG0.WW4END1
INT_R_X3Y94.EE4BEG0.SW6END0
INT_R_X7Y94.SE6BEG0.EE4END0
INT_R_X9Y90.SW2BEG0.SE6END0
INT_L_X8Y89.SW6BEG0.SW2END0
INT_L_X6Y85.SS6BEG0.SW6END0
INT_L_X6Y79.SW6BEG0.SS6END0
INT_L_X4Y75.SS2BEG0.SW6END0
INT_L_X4Y73.BYP_ALT1.SS2END0
INT_L_X4Y73.BYP_L1.BYP_ALT1
CLBLL_L_X4Y73.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[23]
CLBLM_L_X8Y63.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1921
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[13]$legal1919
# routing for net $PACKER_GND_NET$legal1917
# routing for net tpu_inst.uart_ctrl_u.$techmap19289$abc$15846$auto$blifparse.cc:536:parse_blif$16002.A[2]
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y53.SL1BEG1.LOGIC_OUTS_L19
INT_L_X2Y52.IMUX_L10.SL1END1
CLBLL_L_X2Y52.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[12]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y72.SR1BEG_S0.LOGIC_OUTS7
INT_R_X3Y72.BYP_ALT4.SR1BEG_S0
INT_R_X3Y72.BYP4.BYP_ALT4
CLBLM_R_X3Y72.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[12]
INT_INTERFACE_R_X9Y98.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y98.WW4BEG3.LOGIC_OUTS21
INT_R_X5Y98.LVB12.WW4END3
INT_R_X5Y86.SE6BEG2.LVB0
INT_R_X7Y82.SW2BEG2.SE6END2
INT_L_X6Y81.SW2BEG2.SW2END2
INT_R_X5Y80.SW6BEG2.SW2END2
INT_R_X3Y76.SE6BEG2.SW6END2
INT_R_X5Y72.WL1BEG1.SE6END2
INT_L_X4Y72.WR1BEG3.WL1END1
INT_R_X3Y72.BYP_ALT6.WR1END3
INT_R_X3Y72.BYP6.BYP_ALT6
CLBLM_R_X3Y72.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][4]
INT_L_X2Y55.IMUX_L10.SW2END0
CLBLL_L_X2Y55.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y60.SE6BEG1.LOGIC_OUTS_L1
INT_L_X4Y56.WL1BEG0.SE6END1
INT_R_X3Y56.SW2BEG0.WL1END0
INT_L_X2Y55.SW2BEG0.SW2END0
INT_R_X1Y54.SL1BEG0.SW2END0
INT_R_X1Y53.SE2BEG0.SL1END0
INT_L_X2Y52.NR1BEG0.SE2END0
INT_L_X2Y53.FAN_ALT0.NR1END0
INT_L_X2Y53.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y52.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y52.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[11]
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y73.SW2BEG3.LOGIC_OUTS_L21
INT_R_X3Y72.ER1BEG_S0.SW2END3
INT_L_X4Y73.NR1BEG0.ER1END0
INT_L_X4Y74.FAN_ALT0.NR1END0
INT_L_X4Y74.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y73.BYP_ALT6.FAN_BOUNCE_S3_0
INT_L_X4Y73.BYP_L6.BYP_ALT6
CLBLL_L_X4Y73.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[19]
CLBLM_L_X8Y62.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[12]$legal1915
# routing for net $PACKER_GND_NET$legal1913
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[11]$legal1911
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[11]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y97.SW2BEG0.LOGIC_OUTS18
INT_L_X8Y96.SS6BEG0.SW2END0
INT_L_X8Y90.SW6BEG0.SS6END0
INT_L_X6Y86.SS6BEG0.SW6END0
INT_L_X6Y80.SW6BEG0.SS6END0
INT_L_X4Y76.SR1BEG1.SW6END0
INT_L_X4Y75.SS2BEG1.SR1END1
INT_L_X4Y73.BYP_ALT4.SS2END1
INT_L_X4Y73.BYP_L4.BYP_ALT4
CLBLL_L_X4Y73.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$techmap19287$abc$15846$auto$blifparse.cc:536:parse_blif$16000.A[2]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y57.WW4BEG3.LOGIC_OUTS_L17
INT_R_X1Y57.EL1BEG2.EE4END3
INT_L_X2Y57.IMUX_L5.EL1END2
CLBLL_L_X2Y57.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[10]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y72.NL1BEG0.LOGIC_OUTS_L1
INT_L_X4Y72.BYP_ALT7.NL1END_S3_0
INT_L_X4Y72.BYP_L7.BYP_ALT7
CLBLL_L_X4Y72.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[10]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y97.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y93.LVB12.SW6END2
INT_R_X7Y81.SW6BEG2.LVB0
INT_R_X5Y77.SE6BEG2.SW6END2
INT_R_X7Y73.SW2BEG2.SE6END2
INT_L_X6Y72.WW2BEG2.SW2END2
INT_L_X4Y72.FAN_ALT5.WW2END2
INT_L_X4Y72.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y72.BYP_ALT5.FAN_BOUNCE5
INT_L_X4Y72.BYP_L5.BYP_ALT5
CLBLL_L_X4Y72.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][3]
INT_R_X1Y52.NE2BEG1.NW2END1
INT_L_X2Y53.WW4BEG1.NE2END1
INT_R_X1Y53.NE2BEG1.EE4END1
INT_L_X2Y54.IMUX_L10.NE2END1
CLBLL_L_X2Y54.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y51.NW2BEG1.LOGIC_OUTS_L5
INT_R_X1Y52.NN6BEG1.NW2END1
INT_R_X1Y58.EL1BEG0.NN6END1
INT_L_X2Y58.FAN_ALT4.EL1END0
INT_L_X2Y58.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y57.IMUX_L13.FAN_BOUNCE_S3_4
CLBLL_L_X2Y57.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[15]
CLBLM_L_X8Y61.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1909
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[10]$legal1907
# routing for net $PACKER_GND_NET$legal1905
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[9]
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y73.BYP_ALT5.LOGIC_OUTS23
INT_R_X3Y73.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y73.FAN_ALT3.BYP_BOUNCE5
INT_R_X3Y73.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y73.BYP_ALT3.FAN_BOUNCE3
INT_R_X3Y73.BYP3.BYP_ALT3
CLBLM_R_X3Y73.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[9]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y97.WW4BEG1.LOGIC_OUTS23
INT_R_X5Y97.SW6BEG0.WW4END1
INT_R_X3Y93.SS6BEG0.SW6END0
INT_R_X3Y87.SE6BEG0.SS6END0
INT_R_X5Y83.SW6BEG0.SE6END0
INT_R_X3Y79.SE6BEG0.SW6END0
INT_R_X5Y75.SW2BEG0.SE6END0
INT_L_X4Y74.WL1BEG_N3.SW2END0
INT_R_X3Y73.BYP_ALT6.WL1END3
INT_R_X3Y73.BYP6.BYP_ALT6
CLBLM_R_X3Y73.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][3]
INT_L_X2Y57.NN2BEG1.WL1END0
INT_L_X2Y59.IMUX_L3.NN2END1
CLBLL_L_X2Y59.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y52.NE6BEG2.LOGIC_OUTS_L6
INT_L_X4Y56.NW2BEG2.NE6END2
INT_R_X3Y57.WL1BEG0.NW2END2
INT_L_X2Y57.FAN_ALT2.WL1END0
INT_L_X2Y57.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y57.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y57.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[8]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y72.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X4Y72.BYP_ALT6.NL1BEG_N3
INT_L_X4Y72.BYP_L6.BYP_ALT6
CLBLL_L_X4Y72.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[8]
INT_INTERFACE_R_X9Y97.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y97.SS6BEG3.LOGIC_OUTS21
INT_R_X9Y91.SR1BEG_S0.SS6END3
INT_R_X9Y91.SS2BEG0.SR1BEG_S0
INT_R_X9Y89.SS6BEG0.SS2END0
INT_R_X9Y83.SW2BEG0.SS6END0
INT_L_X8Y82.SW6BEG0.SW2END0
INT_L_X6Y78.SW6BEG0.SW6END0
INT_L_X4Y74.SS2BEG0.SW6END0
INT_L_X4Y72.BYP_ALT0.SS2END0
INT_L_X4Y72.BYP_L0.BYP_ALT0
CLBLL_L_X4Y72.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[11]
CLBLM_L_X8Y60.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[9]$legal1903
# routing for net $PACKER_GND_NET$legal1901
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[8]$legal1899
# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][3]
INT_R_X3Y59.WL1BEG0.SE2END1
INT_L_X2Y59.IMUX_L9.WL1END0
CLBLL_L_X2Y59.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y61.SR1BEG1.LOGIC_OUTS_L0
INT_L_X2Y60.SE2BEG1.SR1END1
INT_R_X3Y59.SW2BEG1.SE2END1
INT_L_X2Y58.SL1BEG1.SW2END1
INT_L_X2Y57.IMUX_L26.SL1END1
CLBLL_L_X2Y57.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[7]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y72.NR1BEG1.LOGIC_OUTS_L5
INT_L_X4Y73.GFAN0.NR1END1
INT_L_X4Y73.FAN_ALT0.GFAN0
INT_L_X4Y73.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y72.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X4Y72.BYP_L2.BYP_ALT2
CLBLL_L_X4Y72.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[7]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y96.WW4BEG0.LOGIC_OUTS18
INT_R_X5Y96.LV18.WW4END0
INT_R_X5Y78.SW6BEG0.LV0
INT_R_X3Y74.ER1BEG1.SW6END0
INT_L_X4Y74.SS2BEG1.ER1END1
INT_L_X4Y72.BYP_ALT4.SS2END1
INT_L_X4Y72.BYP_L4.BYP_ALT4
CLBLL_L_X4Y72.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$techmap19285$abc$15846$auto$blifparse.cc:536:parse_blif$15998.A[2]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y58.WW4BEG3.LOGIC_OUTS_L11
INT_R_X1Y58.EL1BEG2.EE4END3
INT_L_X2Y58.IMUX_L13.EL1END2
CLBLL_L_X2Y58.CLBLL_L_B6.CLBLL_IMUX13

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[6]
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y71.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y71.FAN_ALT1.NL1BEG_N3
INT_L_X4Y71.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y71.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y71.BYP_L4.BYP_ALT4
CLBLL_L_X4Y71.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[7]
CLBLM_L_X8Y59.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1897
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[7]$legal1895
# routing for net $PACKER_GND_NET$legal1893
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[6]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y96.WW4BEG2.LOGIC_OUTS16
INT_R_X5Y96.WR1BEG3.WW4END2
INT_L_X4Y96.LVB_L12.WR1END3
INT_L_X4Y84.SS6BEG2.LVB_L0
INT_L_X4Y78.SS6BEG2.SS6END2
INT_L_X4Y72.SL1BEG2.SS6END2
INT_L_X4Y71.FAN_ALT5.SL1END2
INT_L_X4Y71.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y71.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y71.BYP_L1.BYP_ALT1
CLBLL_L_X4Y71.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][2]
INT_L_X2Y57.SE2BEG1.EL1END1
INT_R_X3Y56.WL1BEG0.SE2END1
INT_L_X2Y56.FAN_ALT2.WL1END0
INT_L_X2Y56.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y56.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y56.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y55.WL1BEG1.LOGIC_OUTS_L6
INT_R_X1Y55.NN2BEG2.WL1END1
INT_R_X1Y57.EL1BEG1.NN2END2
INT_L_X2Y57.NR1BEG1.EL1END1
INT_L_X2Y58.IMUX_L42.NR1END1
CLBLL_L_X2Y58.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[5]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y72.WW2BEG1.LOGIC_OUTS23
INT_R_X3Y72.ER1BEG2.WW2END1
INT_L_X4Y72.BYP_ALT3.ER1END2
INT_L_X4Y72.BYP_L3.BYP_ALT3
CLBLL_L_X4Y72.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[5]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y96.WW2BEG1.LOGIC_OUTS23
INT_R_X7Y96.SW6BEG1.WW2END1
INT_R_X5Y92.SS2BEG1.SW6END1
INT_R_X5Y90.SE6BEG1.SS2END1
INT_R_X7Y86.SW6BEG1.SE6END1
INT_R_X5Y82.SE6BEG1.SW6END1
INT_R_X7Y78.SW6BEG1.SE6END1
INT_R_X5Y74.SE2BEG1.SW6END1
INT_L_X6Y73.WL1BEG0.SE2END1
INT_R_X5Y73.FAN_ALT2.WL1END0
INT_R_X5Y73.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y72.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X5Y72.BYP6.BYP_ALT6
CLBLM_R_X5Y72.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][2]
INT_L_X2Y58.IMUX_L3.NN2END1
CLBLL_L_X2Y58.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y52.NN2BEG1.LOGIC_OUTS_L5
INT_L_X2Y54.NN2BEG1.NN2END1
INT_L_X2Y56.NN2BEG1.NN2END1
INT_L_X2Y58.IMUX_L41.NN2END1
CLBLL_L_X2Y58.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[3]
CLBLM_L_X8Y58.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[6]$legal1891
# routing for net $PACKER_GND_NET$legal1889
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[5]$legal1887
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[4]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y68.FAN_ALT5.LOGIC_OUTS6
INT_R_X3Y68.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y68.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y68.BYP5.BYP_ALT5
CLBLM_R_X3Y68.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[30]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[29]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[28]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[27]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[26]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[25]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[24]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[23]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[22]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[21]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[20]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[19]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[18]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[17]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[16]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[15]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[14]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[13]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[12]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[11]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[10]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[9]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[8]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[7]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[6]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[5]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[4]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[3]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[2]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[1]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[0]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[31]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[30]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[30]
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y65.NR1BEG0.LOGIC_OUTS_L22
INT_L_X8Y66.IMUX_L1.NR1END0
CLBLM_L_X8Y66.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18579$abc$16670$auto$blifparse.cc:536:parse_blif$16766.A
INT_L_X8Y65.IMUX_L29.NL1BEG_N3
CLBLM_L_X8Y65.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y64.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y65.NL1BEG_N3.NE2END0
INT_L_X8Y65.NR1BEG3.NL1BEG_N3
INT_L_X8Y66.IMUX_L7.NR1END3
CLBLM_L_X8Y66.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[29]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[29]
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y65.NN2BEG3.LOGIC_OUTS_L21
INT_L_X8Y67.IMUX_L7.NN2END3
CLBLM_L_X8Y67.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18580$abc$16670$auto$blifparse.cc:536:parse_blif$16765.A
INT_L_X8Y65.IMUX_L17.ER1END0
CLBLM_L_X8Y65.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y64.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y65.NE2BEG0.ER1END0
INT_R_X9Y66.NW2BEG0.NE2END0
INT_L_X8Y67.IMUX_L8.NW2END0
CLBLM_L_X8Y67.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[28]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[28]
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y65.NE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y66.NW2BEG2.NE2END2
INT_L_X8Y67.IMUX_L11.NW2END2
CLBLM_L_X8Y67.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18581$abc$16670$auto$blifparse.cc:536:parse_blif$16764.A
INT_R_X7Y64.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y65.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y65.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y64.NN2BEG2.LOGIC_OUTS20
INT_R_X7Y66.EL1BEG1.NN2END2
INT_L_X8Y66.NR1BEG1.EL1END1
INT_L_X8Y67.IMUX_L2.NR1END1
CLBLM_L_X8Y67.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[27]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[27]
CLBLM_L_X8Y64.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y64.NN2BEG1.LOGIC_OUTS_L23
INT_L_X8Y66.IMUX_L11.NN2END1
CLBLM_L_X8Y66.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18582$abc$16670$auto$blifparse.cc:536:parse_blif$16763.A
INT_L_X8Y64.IMUX_L44.NR1END2
CLBLM_L_X8Y64.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y63.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y63.NR1BEG2.ER1END2
INT_L_X8Y64.NL1BEG1.NR1END2
INT_L_X8Y65.NL1BEG0.NL1END1
INT_L_X8Y66.IMUX_L8.NL1END0
CLBLM_L_X8Y66.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[26]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[26]
CLBLM_L_X8Y64.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y64.IMUX_L0.LOGIC_OUTS_L22
CLBLM_L_X8Y64.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18583$abc$16670$auto$blifparse.cc:536:parse_blif$16762.A
INT_L_X8Y64.BYP_ALT0.NE2END0
INT_L_X8Y64.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y64.IMUX_L28.BYP_BOUNCE0
CLBLM_L_X8Y64.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y63.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y64.IMUX_L9.NE2END0
CLBLM_L_X8Y64.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[25]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[25]
CLBLM_L_X8Y64.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y64.NN2BEG3.LOGIC_OUTS_L21
INT_L_X8Y66.IMUX_L15.NN2END3
CLBLM_L_X8Y66.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18584$abc$16670$auto$blifparse.cc:536:parse_blif$16761.A
INT_L_X8Y64.IMUX_L15.NE2END3
CLBLM_L_X8Y64.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y63.NE2BEG3.LOGIC_OUTS21
INT_L_X8Y64.NR1BEG3.NE2END3
INT_L_X8Y65.NL1BEG2.NR1END3
INT_L_X8Y66.IMUX_L27.NL1END2
CLBLM_L_X8Y66.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[24]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[24]
CLBLM_L_X8Y64.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y64.FAN_ALT7.LOGIC_OUTS_L20
INT_L_X8Y64.FAN_BOUNCE7.FAN_ALT7
INT_L_X8Y64.IMUX_L10.FAN_BOUNCE7
CLBLM_L_X8Y64.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18585$abc$16670$auto$blifparse.cc:536:parse_blif$16760.A
INT_R_X7Y63.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y64.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y64.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y63.NE2BEG2.LOGIC_OUTS20
INT_L_X8Y64.FAN_ALT5.NE2END2
INT_L_X8Y64.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y64.IMUX_L3.FAN_BOUNCE5
CLBLM_L_X8Y64.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[23]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[23]
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y63.IMUX_L3.LOGIC_OUTS_L23
CLBLM_L_X8Y63.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18586$abc$16670$auto$blifparse.cc:536:parse_blif$16759.A
INT_L_X8Y62.NR1BEG2.ER1END2
INT_L_X8Y63.IMUX_L45.NR1END2
CLBLM_L_X8Y63.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y62.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y62.BYP_ALT2.ER1END2
INT_L_X8Y62.BYP_BOUNCE2.BYP_ALT2
INT_L_X8Y63.IMUX_L0.BYP_BOUNCE_N3_2
CLBLM_L_X8Y63.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[22]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[22]
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y63.NN2BEG0.LOGIC_OUTS_L22
INT_L_X8Y65.IMUX_L9.NN2END0
CLBLM_L_X8Y65.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[22]
INT_L_X8Y63.NL1BEG_N3.NE2END0
INT_L_X8Y63.IMUX_L29.NL1BEG_N3
CLBLM_L_X8Y63.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y62.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y63.NR1BEG0.NE2END0
INT_L_X8Y64.NR1BEG0.NR1END0
INT_L_X8Y65.IMUX_L0.NR1END0
CLBLM_L_X8Y65.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[21]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[21]
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y63.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X8Y63.IMUX_L26.SR1BEG_S0
CLBLM_L_X8Y63.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[21]
INT_L_X8Y63.IMUX_L24.ER1END0
CLBLM_L_X8Y63.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y62.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y63.IMUX_L25.ER1END0
CLBLM_L_X8Y63.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[20]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[20]
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y63.NL1BEG1.LOGIC_OUTS_L20
INT_L_X8Y64.NR1BEG1.NL1END1
INT_L_X8Y65.IMUX_L3.NR1END1
CLBLM_L_X8Y65.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[20]
INT_L_X8Y63.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y63.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y62.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y62.NR1BEG3.ER1END3
INT_L_X8Y63.NN2BEG3.NR1END3
INT_L_X8Y65.IMUX_L6.NN2END3
CLBLM_L_X8Y65.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[19]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[19]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y62.IMUX_L3.LOGIC_OUTS_L23
CLBLM_L_X8Y62.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[19]
INT_R_X7Y61.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y61.NR1BEG2.ER1END2
INT_L_X8Y62.IMUX_L44.NR1END2
CLBLM_L_X8Y62.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y61.NE2BEG1.LOGIC_OUTS23
INT_L_X8Y62.IMUX_L10.NE2END1
CLBLM_L_X8Y62.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[18]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[18]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y62.IMUX_L0.LOGIC_OUTS_L22
CLBLM_L_X8Y62.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[18]
INT_L_X8Y62.NL1BEG_N3.NE2END0
INT_L_X8Y62.IMUX_L22.NL1BEG_N3
CLBLM_L_X8Y62.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y61.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y62.IMUX_L9.NE2END0
CLBLM_L_X8Y62.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[17]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[17]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y62.NL1BEG2.LOGIC_OUTS_L21
INT_L_X8Y63.BYP_ALT2.NL1END2
INT_L_X8Y63.BYP_BOUNCE2.BYP_ALT2
INT_L_X8Y63.IMUX_L6.BYP_BOUNCE2
CLBLM_L_X8Y63.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[17]
INT_L_X8Y62.IMUX_L18.ER1END0
CLBLM_L_X8Y62.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y61.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y62.NR1BEG0.ER1END0
INT_L_X8Y63.IMUX_L9.NR1END0
CLBLM_L_X8Y63.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[16]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[16]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y62.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y62.IMUX_L16.SR1END_N3_3
CLBLM_L_X8Y62.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[16]
INT_L_X8Y62.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y62.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y61.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y61.BYP_ALT6.ER1END3
INT_L_X8Y61.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y62.IMUX_L26.BYP_BOUNCE_N3_6
CLBLM_L_X8Y62.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[15]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[15]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y61.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y60.IMUX_L3.SL1END1
CLBLM_L_X8Y60.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[15]
INT_L_X8Y60.NR1BEG2.ER1END2
INT_L_X8Y61.IMUX_L45.NR1END2
CLBLM_L_X8Y61.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y60.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y60.FAN_ALT1.ER1END2
INT_L_X8Y60.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y60.IMUX_L10.FAN_BOUNCE1
CLBLM_L_X8Y60.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[14]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[14]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y61.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X8Y61.IMUX_L6.NL1BEG_N3
CLBLM_L_X8Y61.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[14]
INT_L_X8Y61.BYP_ALT0.NE2END0
INT_L_X8Y61.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y61.IMUX_L28.BYP_BOUNCE0
CLBLM_L_X8Y61.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y60.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y61.IMUX_L9.NE2END0
CLBLM_L_X8Y61.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[13]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[13]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y61.SS2BEG3.LOGIC_OUTS_L21
INT_L_X8Y60.IMUX_L0.SS2END_N0_3
CLBLM_L_X8Y60.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[13]
INT_L_X8Y61.IMUX_L17.ER1END0
CLBLM_L_X8Y61.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y60.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y61.SL1BEG0.ER1END0
INT_L_X8Y60.IMUX_L9.SL1END0
CLBLM_L_X8Y60.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[12]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[12]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y61.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y61.IMUX_L0.SR1END_N3_3
CLBLM_L_X8Y61.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[12]
INT_L_X8Y61.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y61.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y60.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y60.BYP_ALT6.ER1END3
INT_L_X8Y60.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y61.IMUX_L10.BYP_BOUNCE_N3_6
CLBLM_L_X8Y61.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[11]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[11]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y60.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y59.IMUX_L10.SL1END1
CLBLM_L_X8Y59.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[11]
INT_L_X8Y59.NR1BEG0.EL1END0
INT_L_X8Y60.IMUX_L40.NR1END0
CLBLM_L_X8Y60.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y59.EL1BEG0.LOGIC_OUTS23
INT_L_X8Y59.IMUX_L9.EL1END0
CLBLM_L_X8Y59.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[10]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[10]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y60.SS2BEG0.LOGIC_OUTS_L22
INT_L_X8Y58.IMUX_L9.SS2END0
CLBLM_L_X8Y58.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[10]
INT_R_X7Y59.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y60.IMUX_L32.NE2END0
CLBLM_L_X8Y60.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y59.EL1BEG_N3.LOGIC_OUTS22
INT_L_X8Y58.FAN_ALT3.EL1END3
INT_L_X8Y58.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y58.IMUX_L3.FAN_BOUNCE3
CLBLM_L_X8Y58.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[9]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[9]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y60.SL1BEG3.LOGIC_OUTS_L21
INT_L_X8Y59.IMUX_L6.SL1END3
CLBLM_L_X8Y59.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[9]
INT_R_X7Y59.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y60.IMUX_L24.ER1END0
CLBLM_L_X8Y60.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y59.EL1BEG2.LOGIC_OUTS21
INT_L_X8Y59.FAN_ALT5.EL1END2
INT_L_X8Y59.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y59.IMUX_L3.FAN_BOUNCE5
CLBLM_L_X8Y59.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[8]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[8]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y60.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y60.IMUX_L16.SR1END_N3_3
CLBLM_L_X8Y60.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[8]
INT_L_X8Y60.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y60.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y59.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y59.BYP_ALT6.ER1END3
INT_L_X8Y59.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y60.IMUX_L26.BYP_BOUNCE_N3_6
CLBLM_L_X8Y60.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[7]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[7]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y59.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y58.IMUX_L10.SL1END1
CLBLM_L_X8Y58.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[7]
INT_L_X8Y58.NR1BEG0.EL1END0
INT_L_X8Y59.IMUX_L40.NR1END0
CLBLM_L_X8Y59.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y58.EL1BEG0.LOGIC_OUTS23
INT_L_X8Y58.IMUX_L0.EL1END0
CLBLM_L_X8Y58.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[6]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[6]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y59.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y58.SR1BEG1.SL1END0
INT_L_X8Y57.SS2BEG1.SR1END1
INT_L_X8Y55.IMUX_L3.SS2END1
CLBLM_L_X8Y55.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[6]
INT_R_X7Y58.NE2BEG0.LOGIC_OUTS22
INT_L_X8Y59.IMUX_L32.NE2END0
CLBLM_L_X8Y59.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y58.SE2BEG0.LOGIC_OUTS22
INT_L_X8Y57.SS2BEG0.SE2END0
INT_L_X8Y55.IMUX_L10.SS2END0
CLBLM_L_X8Y55.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[5]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[5]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y59.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X8Y59.IMUX_L26.SR1BEG_S0
CLBLM_L_X8Y59.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[5]
INT_L_X8Y59.IMUX_L18.ER1END0
CLBLM_L_X8Y59.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y58.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y59.IMUX_L25.ER1END0
CLBLM_L_X8Y59.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[4]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[4]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y59.SL1BEG2.LOGIC_OUTS_L20
INT_L_X8Y58.SS2BEG2.SL1END2
INT_L_X8Y56.IMUX_L6.SS2END2
CLBLM_L_X8Y56.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[4]
INT_R_X7Y58.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y59.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y59.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y58.SR1BEG3.LOGIC_OUTS20
INT_R_X7Y57.SS2BEG3.SR1END3
INT_R_X7Y55.ER1BEG_S0.SS2END3
INT_L_X8Y56.IMUX_L10.ER1END0
CLBLM_L_X8Y56.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[3]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[3]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y58.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y57.IMUX_L10.SL1END1
CLBLM_L_X8Y57.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[3]
INT_R_X7Y57.EL1BEG0.LOGIC_OUTS23
INT_L_X8Y57.NR1BEG0.EL1END0
INT_L_X8Y58.IMUX_L40.NR1END0
CLBLM_L_X8Y58.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y57.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y57.IMUX_L6.ER1END2
CLBLM_L_X8Y57.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[2]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[2]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y58.SS2BEG0.LOGIC_OUTS_L22
INT_L_X8Y56.IMUX_L9.SS2END0
CLBLM_L_X8Y56.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[2]
INT_R_X7Y57.NL1BEG_N3.LOGIC_OUTS22
INT_R_X7Y57.NE2BEG3.NL1BEG_N3
INT_L_X8Y58.IMUX_L22.NE2END3
CLBLM_L_X8Y58.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y57.SE2BEG0.LOGIC_OUTS22
INT_L_X8Y56.IMUX_L0.SE2END0
CLBLM_L_X8Y56.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[1]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[1]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y58.SS2BEG3.LOGIC_OUTS_L21
INT_L_X8Y57.IMUX_L0.SS2END_N0_3
CLBLM_L_X8Y57.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[1]
INT_L_X8Y58.IMUX_L24.ER1END0
CLBLM_L_X8Y58.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y57.ER1BEG_S0.LOGIC_OUTS21
INT_L_X8Y58.SL1BEG0.ER1END0
INT_L_X8Y57.IMUX_L9.SL1END0
CLBLM_L_X8Y57.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.abs_diff[0]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.diff[0]
INT_L_X8Y58.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y58.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y57.ER1BEG3.LOGIC_OUTS20
INT_L_X8Y57.BYP_ALT7.ER1END3
INT_L_X8Y57.BYP_BOUNCE7.BYP_ALT7
INT_L_X8Y58.IMUX_L19.BYP_BOUNCE_N3_7
CLBLM_L_X8Y58.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[0]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y58.SR1BEG3.LOGIC_OUTS_L20
INT_L_X8Y58.IMUX_L16.SR1END_N3_3
CLBLM_L_X8Y58.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$abc$16670$auto$opt_dff.cc:306:combine_resets$4413
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y65.FAN_ALT5.LOGIC_OUTS_L10
INT_L_X8Y65.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y65.BYP_ALT1.FAN_BOUNCE5
INT_L_X8Y65.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y65.GFAN1.BYP_BOUNCE1
INT_L_X8Y65.CTRL_L1.GFAN1
CLBLM_L_X8Y65.CLBLM_M_SR.CLBLM_CTRL1

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$techmap18610$abc$16670$auto$blifparse.cc:536:parse_blif$16735.A
INT_L_X8Y65.IMUX_L45.NR1END2
CLBLM_L_X8Y65.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y65.NR1BEG2.NR1END2
INT_L_X8Y66.NL1BEG1.NR1END2
INT_L_X8Y67.IMUX_L1.NL1END1
CLBLM_L_X8Y67.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X8Y66.IMUX_L2.NL1END1
CLBLM_L_X8Y66.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y65.NL1BEG1.NR1END2
INT_L_X8Y66.IMUX_L18.NL1END1
CLBLM_L_X8Y66.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X8Y64.IMUX_L6.ER1END2
CLBLM_L_X8Y64.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y64.NE2BEG1.LOGIC_OUTS23
INT_L_X8Y65.IMUX_L10.NE2END1
CLBLM_L_X8Y65.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y63.IMUX_L19.SE2END1
CLBLM_L_X8Y63.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X8Y62.IMUX_L6.SS2END2
CLBLM_L_X8Y62.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y64.SE2BEG1.LOGIC_OUTS23
INT_L_X8Y63.IMUX_L10.SE2END1
CLBLM_L_X8Y63.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y62.IMUX_L14.SS2END2
CLBLM_L_X8Y62.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y60.IMUX_L6.SS2END2
CLBLM_L_X8Y60.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y61.IMUX_L3.SE2END1
CLBLM_L_X8Y61.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y59.IMUX_L0.SR1END_N3_3
CLBLM_L_X8Y59.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y60.IMUX_L14.SS2END2
CLBLM_L_X8Y60.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X8Y58.IMUX_L6.FAN_BOUNCE_S3_0
CLBLM_L_X8Y58.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X9Y56.SW2BEG2.SE2END2
INT_L_X8Y55.IMUX_L6.SW2END2
CLBLM_L_X8Y55.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X8Y59.IMUX_L16.SR1END_N3_3
CLBLM_L_X8Y59.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X8Y59.SS2BEG2.SL1END2
INT_L_X8Y57.SE2BEG2.SS2END2
INT_R_X9Y56.WL1BEG1.SE2END2
INT_L_X8Y56.IMUX_L3.WL1END1
CLBLM_L_X8Y56.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y64.SS2BEG1.LOGIC_OUTS23
INT_R_X7Y62.SE2BEG1.SS2END1
INT_L_X8Y61.SS2BEG1.SE2END1
INT_L_X8Y59.SS2BEG1.SS2END1
INT_L_X8Y57.IMUX_L3.SS2END1
CLBLM_L_X8Y57.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y64.SS2BEG2.ER1END2
INT_L_X8Y62.SS2BEG2.SS2END2
INT_L_X8Y60.SL1BEG2.SS2END2
INT_L_X8Y59.SR1BEG3.SL1END2
INT_L_X8Y59.FAN_ALT0.SR1END_N3_3
INT_L_X8Y59.FAN_BOUNCE0.FAN_ALT0
INT_L_X8Y58.IMUX_L14.FAN_BOUNCE_S3_0
CLBLM_L_X8Y58.CLBLM_L_B1.CLBLM_IMUX14
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y64.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y64.NR1BEG2.ER1END2
INT_L_X8Y65.IMUX_L21.NR1END2
CLBLM_L_X8Y65.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[31]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[30]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[29]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[28]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[27]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[26]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[25]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[24]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[23]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[22]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[21]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[20]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[19]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[18]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[17]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[16]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[15]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[14]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[13]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[12]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[11]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[10]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[9]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[8]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[7]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[6]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[5]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[4]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[3]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[2]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[1]
# routing for net tpu_inst.mlp_u.ap_col0.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[0]
# routing for net tpu_inst.mlp_u.ap_col0.loss_valid
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[31]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[30]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[29]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[28]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[27]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[26]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[25]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[24]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[23]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[22]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[21]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[20]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[19]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[18]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[17]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[16]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[15]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[14]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[13]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[12]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[11]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[10]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[9]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[8]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[7]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[6]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[5]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[4]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[3]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[2]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[1]
# routing for net tpu_inst.mlp_u.ap_col0.loss_out[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[4]
INT_INTERFACE_R_X9Y96.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y96.SL1BEG3.LOGIC_OUTS21
INT_R_X9Y95.SW2BEG3.SL1END3
INT_L_X8Y94.SS6BEG3.SW2END3
INT_L_X8Y88.SS6BEG3.SS6END3
INT_L_X8Y82.SS6BEG3.SS6END3
INT_L_X8Y76.SW6BEG3.SS6END3
INT_L_X6Y72.SW6BEG3.SW6END3
INT_L_X4Y68.WL1BEG2.SW6END3
INT_R_X3Y68.BYP_ALT3.WL1END2
INT_R_X3Y68.BYP3.BYP_ALT3
CLBLM_R_X3Y68.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][2]
INT_L_X2Y58.IMUX_L6.SE2END3
CLBLL_L_X2Y58.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y64.SR1BEG2.LOGIC_OUTS_L5
INT_L_X2Y63.SW2BEG2.SR1END2
INT_R_X1Y62.SR1BEG3.SW2END2
INT_R_X1Y61.SS2BEG3.SR1END3
INT_R_X1Y59.SE2BEG3.SS2END3
INT_L_X2Y58.IMUX_L46.SE2END3
CLBLL_L_X2Y58.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[3]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y72.NW2BEG2.LOGIC_OUTS6
INT_L_X4Y73.BYP_ALT5.NW2END2
INT_L_X4Y73.BYP_L5.BYP_ALT5
CLBLL_L_X4Y73.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[3]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y95.WW2BEG0.LOGIC_OUTS18
INT_R_X7Y95.SW6BEG0.WW2END0
INT_R_X5Y91.SS6BEG0.SW6END0
INT_R_X5Y85.SE6BEG0.SS6END0
INT_R_X7Y81.SW6BEG0.SE6END0
INT_R_X5Y77.SE6BEG0.SW6END0
INT_R_X7Y73.WL1BEG_N3.SE6END0
INT_L_X6Y72.WL1BEG2.WL1END3
INT_R_X5Y72.BYP_ALT3.WL1END2
INT_R_X5Y72.BYP3.BYP_ALT3
CLBLM_R_X5Y72.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.$techmap19283$abc$15846$auto$blifparse.cc:536:parse_blif$15996.A[2]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y58.SE2BEG2.LOGIC_OUTS_L10
INT_R_X3Y57.WL1BEG1.SE2END2
INT_L_X2Y57.IMUX_L34.WL1END1
CLBLL_L_X2Y57.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[2]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y64.NR1BEG1.LOGIC_OUTS_L5
INT_L_X4Y65.FAN_ALT2.NR1END1
INT_L_X4Y65.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y64.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y64.BYP_L6.BYP_ALT6
CLBLL_L_X4Y64.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[2]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y95.SR1BEG3.LOGIC_OUTS16
INT_R_X9Y94.SR1BEG_S0.SR1END3
INT_R_X9Y94.SR1BEG1.SR1BEG_S0
INT_R_X9Y93.SW2BEG1.SR1END1
INT_L_X8Y92.SS6BEG1.SW2END1
INT_L_X8Y86.SS6BEG1.SS6END1
INT_L_X8Y80.SS6BEG1.SS6END1
INT_L_X8Y74.SW6BEG1.SS6END1
INT_L_X6Y70.SW6BEG1.SW6END1
INT_L_X4Y66.SS2BEG1.SW6END1
INT_L_X4Y64.BYP_ALT4.SS2END1
INT_L_X4Y64.BYP_L4.BYP_ALT4
CLBLL_L_X4Y64.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][1]
INT_R_X1Y51.NE2BEG3.EE4END3
INT_L_X2Y52.NN2BEG3.NE2END3
INT_L_X2Y54.BYP_ALT6.NN2END3
INT_L_X2Y54.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y55.IMUX_L16.BYP_BOUNCE_N3_6
CLBLL_L_X2Y55.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y51.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y51.NE6BEG3.EE4END3
INT_R_X3Y55.NW6BEG3.NE6END3
INT_R_X1Y59.EL1BEG2.NW6END3
INT_L_X2Y59.SE2BEG2.EL1END2
INT_R_X3Y58.WL1BEG1.SE2END2
INT_L_X2Y58.IMUX_L34.WL1END1
CLBLL_L_X2Y58.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[1]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y75.FAN_ALT5.LOGIC_OUTS16
INT_R_X3Y75.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y75.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y75.BYP5.BYP_ALT5
CLBLM_R_X3Y75.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[1]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y95.SL1BEG1.LOGIC_OUTS23
INT_R_X9Y94.SE2BEG1.SL1END1
INT_L_X10Y93.SW6BEG1.SE2END1
INT_L_X8Y89.SS6BEG1.SW6END1
INT_L_X8Y83.SW6BEG1.SS6END1
INT_L_X6Y79.SW6BEG1.SW6END1
INT_L_X4Y75.WL1BEG0.SW6END1
INT_R_X3Y75.BYP_ALT0.WL1END0
INT_R_X3Y75.BYP0.BYP_ALT0
CLBLM_R_X3Y75.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][1]
INT_R_X3Y55.NN6BEG3.NE2END3
INT_R_X3Y61.NW2BEG3.NN6END3
INT_L_X2Y62.IMUX_L30.NW2END3
CLBLL_L_X2Y62.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y52.NW2BEG3.LOGIC_OUTS_L7
INT_R_X1Y53.NE2BEG3.NW2END3
INT_L_X2Y54.NE2BEG3.NE2END3
INT_R_X3Y55.NW2BEG3.NE2END3
INT_L_X2Y56.NN2BEG3.NW2END3
INT_L_X2Y58.IMUX_L23.NN2END3
CLBLL_L_X2Y58.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_raw[0]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y70.FAN_ALT1.LOGIC_OUTS7
INT_R_X3Y70.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y70.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y70.BYP4.BYP_ALT4
CLBLM_R_X3Y70.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:56$105.Y[0]
INT_INTERFACE_R_X9Y95.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y95.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y91.SW6BEG3.SW6END3
INT_R_X5Y87.SW6BEG3.SW6END3
INT_R_X3Y83.SE6BEG3.SW6END3
INT_R_X5Y79.SS6BEG3.SE6END3
INT_R_X5Y73.SW2BEG3.SS6END3
INT_L_X4Y72.SL1BEG3.SW2END3
INT_L_X4Y71.SW2BEG3.SL1END3
INT_R_X3Y70.BYP_ALT6.SW2END3
INT_R_X3Y70.BYP6.BYP_ALT6
CLBLM_R_X3Y70.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][1]
INT_R_X3Y64.SW2BEG1.SE2END1
INT_L_X2Y63.SR1BEG2.SW2END1
INT_L_X2Y62.IMUX_L21.SR1END2
CLBLL_L_X2Y62.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y65.SE2BEG1.LOGIC_OUTS_L1
INT_R_X3Y64.SS6BEG1.SE2END1
INT_R_X3Y58.WL1BEG0.SS6END1
INT_L_X2Y58.IMUX_L33.WL1END0
CLBLL_L_X2Y58.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[31]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y89.WR1BEG2.LOGIC_OUTS23
INT_L_X2Y89.BYP_ALT5.WR1END2
INT_L_X2Y89.BYP_L5.BYP_ALT5
CLBLL_L_X2Y89.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[30]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y89.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y89.FAN_ALT1.NL1BEG_N3
INT_R_X3Y89.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y89.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y89.BYP4.BYP_ALT4
CLBLM_R_X3Y89.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[29]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y89.BYP_ALT7.LOGIC_OUTS21
INT_R_X3Y89.BYP7.BYP_ALT7
CLBLM_R_X3Y89.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[28]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y89.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y90.FAN_ALT2.NL1END1
INT_R_X3Y90.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y89.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X3Y89.BYP6.BYP_ALT6
CLBLM_R_X3Y89.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.data_buffer[1][0]
INT_L_X2Y51.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y53.FAN_ALT5.NN2END2
INT_L_X2Y53.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y53.FAN_ALT2.FAN_BOUNCE5
INT_L_X2Y53.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y53.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y53.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y51.NE2BEG2.LOGIC_OUTS_L6
INT_R_X3Y52.NL1BEG1.NE2END2
INT_R_X3Y53.NW2BEG1.NL1END1
INT_L_X2Y54.IMUX_L26.NW2END1
CLBLL_L_X2Y54.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[31]
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[12]$legal2077
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[12]$legal2075
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[11]$legal2073
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[27]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y88.BYP_ALT5.LOGIC_OUTS23
INT_R_X3Y88.BYP5.BYP_ALT5
CLBLM_R_X3Y88.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[26]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y88.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y88.BYP_ALT6.NL1BEG_N3
INT_R_X3Y88.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y88.BYP_ALT7.BYP_BOUNCE6
INT_R_X3Y88.BYP7.BYP_ALT7
CLBLM_R_X3Y88.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[25]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y88.WR1BEG_S0.LOGIC_OUTS21
INT_L_X2Y88.BYP_ALT7.WR1END_S1_0
INT_L_X2Y88.BYP_L7.BYP_ALT7
CLBLL_L_X2Y88.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[24]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y88.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y88.BYP_ALT0.SR1END_N3_3
INT_R_X3Y88.BYP0.BYP_ALT0
CLBLM_R_X3Y88.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.uart_ctrl_u.data_buffer[2][0]
INT_L_X2Y56.ER1BEG2.SR1END1
INT_R_X3Y56.FAN_ALT1.ER1END2
INT_R_X3Y56.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y56.IMUX10.FAN_BOUNCE1
CLBLM_R_X3Y56.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y57.SR1BEG1.LOGIC_OUTS_L4
INT_L_X2Y56.SL1BEG1.SR1END1
INT_L_X2Y55.SL1BEG1.SL1END1
INT_L_X2Y54.IMUX_L19.SL1END1
CLBLL_L_X2Y54.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[27]
CLBLM_R_X3Y88.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[11]$legal2071
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[10]$legal2069
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[10]$legal2067
# routing for net tpu_inst.mlp_u.ap_col0.act_u.$abc$16458$auto$opt_dff.cc:306:combine_resets$4374
INT_R_X7Y72.CTRL0.NE6END2
CLBLM_R_X7Y72.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X8Y64.NN6BEG2.EE2END2
INT_L_X8Y70.CTRL_L0.NN6END2
CLBLM_L_X8Y70.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y63.ER1BEG2.SL1END1
INT_L_X6Y63.NE2BEG2.ER1END2
INT_R_X7Y64.NW6BEG2.NE2END2
INT_R_X5Y68.NE6BEG2.NW6END2
INT_R_X7Y72.CTRL1.NE6END2
CLBLM_R_X7Y72.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y67.CTRL0.FAN_BOUNCE1
CLBLM_R_X7Y67.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y64.NN2BEG3.WR1END3
INT_R_X7Y66.NR1BEG3.NN2END3
INT_R_X7Y67.FAN_ALT1.NR1END3
INT_R_X7Y67.FAN_BOUNCE1.FAN_ALT1
INT_R_X7Y67.CTRL1.FAN_BOUNCE1
CLBLM_R_X7Y67.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y64.NW2BEG2.WL1END1
INT_R_X5Y65.SW6BEG1.NW2END2
INT_R_X3Y61.CTRL1.SW6END1
CLBLM_R_X3Y61.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y63.WW2BEG1.SL1END1
INT_R_X3Y63.SR1BEG2.WW2END1
INT_R_X3Y62.CTRL0.SR1END2
CLBLM_R_X3Y62.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y64.SL1BEG1.LOGIC_OUTS9
INT_R_X5Y63.SE2BEG1.SL1END1
INT_L_X6Y62.SW6BEG1.SE2END1
INT_L_X4Y58.CTRL_L1.SW6END1
CLBLL_L_X4Y58.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y59.CTRL_L1.SS6END2
CLBLL_L_X4Y59.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X7Y64.WL1BEG1.WR1END3
INT_L_X6Y64.NN2BEG2.WL1END1
INT_L_X6Y66.SE6BEG2.NN2END2
INT_L_X8Y62.CTRL_L1.SE6END2
CLBLM_L_X8Y62.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y64.EE2BEG2.ER1END2
INT_L_X8Y64.WR1BEG3.EE2END2
INT_R_X7Y64.WW2BEG2.WR1END3
INT_R_X5Y64.NW2BEG3.WW2END2
INT_L_X4Y65.SS6BEG2.NW2END3
INT_L_X4Y59.SS2BEG2.SS6END2
INT_L_X4Y57.FAN_ALT1.SS2END2
INT_L_X4Y57.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y57.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X4Y57.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y64.SW2BEG1.LOGIC_OUTS9
INT_L_X4Y63.NW6BEG2.SW2END1
INT_L_X2Y67.CTRL_L0.NW6END2
CLBLL_L_X2Y67.CLBLL_L_SR.CLBLL_CTRL0
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y64.ER1BEG2.LOGIC_OUTS9
INT_L_X6Y64.NE2BEG2.ER1END2
INT_R_X7Y65.WW4BEG2.NE2END2
INT_R_X3Y65.CTRL1.WW4END2
CLBLM_R_X3Y65.CLBLM_M_SR.CLBLM_CTRL1

# routing for net tpu_inst.mlp_u.ap_col0.s1_valid
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y37.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y37.SR1BEG1.SR1BEG_S0
INT_L_X4Y36.BYP_ALT2.SR1END1
INT_L_X4Y36.BYP_L2.BYP_ALT2
CLBLL_L_X4Y36.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[23]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y87.SW2BEG1.LOGIC_OUTS23
INT_L_X2Y86.ER1BEG2.SW2END1
INT_R_X3Y86.NR1BEG2.ER1END2
INT_R_X3Y87.BYP_ALT3.NR1END2
INT_R_X3Y87.BYP3.BYP_ALT3
CLBLM_R_X3Y87.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[30]
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y62.ER1BEG2.LOGIC_OUTS19
INT_L_X4Y62.ER1BEG3.ER1END2
INT_R_X5Y62.SE2BEG3.ER1END3
INT_L_X6Y61.LVB_L0.SE2END3
INT_L_X6Y73.NE6BEG2.LVB_L12
INT_L_X8Y77.NE2BEG2.NE6END2
INT_R_X9Y78.IMUX5.NE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[29]
CLBLM_R_X7Y72.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y72.NE2BEG2.LOGIC_OUTS16
INT_L_X8Y73.WR1BEG3.NE2END2
INT_R_X7Y73.LVB0.WR1END3
INT_R_X7Y73.NE6BEG2.LVB0
INT_R_X9Y77.NR1BEG2.NE6END2
INT_R_X9Y78.IMUX45.NR1END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[28]
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y62.NE2BEG0.LOGIC_OUTS18
INT_L_X4Y63.NR1BEG0.NE2END0
INT_L_X4Y64.EE2BEG0.NR1END0
INT_L_X6Y64.NN2BEG0.EE2END0
INT_L_X6Y66.NE6BEG0.NN2END0
INT_L_X8Y70.NN6BEG0.NE6END0
INT_L_X8Y76.NE2BEG0.NN6END0
INT_R_X9Y77.IMUX9.NE2END0

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[27]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y58.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y58.NW2BEG3.NL1BEG_N3
INT_R_X3Y59.NN6BEG3.NW2END3
INT_R_X3Y65.LVB0.NN6END3
INT_R_X3Y77.EE4BEG2.LVB12
INT_R_X7Y77.EE2BEG2.EE4END2
INT_R_X9Y77.IMUX13.EE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[26]
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y62.NE2BEG2.LOGIC_OUTS16
INT_L_X4Y63.LVB_L0.NE2END2
INT_L_X4Y75.NE6BEG2.LVB_L12
INT_L_X6Y79.SE2BEG2.NE6END2
INT_R_X7Y78.SE2BEG2.SE2END2
INT_L_X8Y77.EL1BEG1.SE2END2
INT_R_X9Y77.IMUX11.EL1END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[25]
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y70.NE2BEG0.LOGIC_OUTS_L0
INT_R_X9Y71.NN2BEG0.NE2END0
INT_R_X9Y73.NN2BEG0.NN2END0
INT_R_X9Y75.NL1BEG_N3.NN2END0
INT_R_X9Y75.NN2BEG3.NL1BEG_N3
INT_R_X9Y77.IMUX15.NN2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[24]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y65.EL1BEG0.LOGIC_OUTS5
INT_L_X4Y65.NE2BEG0.EL1END0
INT_R_X5Y66.NE6BEG0.NE2END0
INT_R_X7Y70.NE6BEG0.NE6END0
INT_R_X9Y74.NN2BEG0.NE6END0
INT_R_X9Y76.IMUX9.NN2END0

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[23]
CLBLM_R_X7Y72.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y72.ER1BEG2.LOGIC_OUTS23
INT_L_X8Y72.NE2BEG2.ER1END2
INT_R_X9Y73.NR1BEG2.NE2END2
INT_R_X9Y74.NN2BEG2.NR1END2
INT_R_X9Y76.IMUX13.NN2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[22]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y57.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y57.LH12.ER1END3
INT_R_X5Y57.LV0.LH12
INT_R_X5Y66.NN6BEG1.LV9
INT_R_X5Y72.NE6BEG1.NN6END1
INT_R_X7Y76.EE2BEG1.NE6END1
INT_R_X9Y76.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[21]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y59.ER1BEG2.LOGIC_OUTS_L5
INT_R_X5Y59.NE2BEG2.ER1END2
INT_L_X6Y60.SL1BEG2.NE2END2
INT_L_X6Y59.WW2BEG2.SL1END2
INT_L_X4Y59.NN6BEG3.WW2END2
INT_L_X4Y65.NE2BEG3.NN6END3
INT_R_X5Y66.NN6BEG3.NE2END3
INT_R_X5Y72.NE6BEG3.NN6END3
INT_R_X7Y76.EE2BEG3.NE6END3
INT_R_X9Y76.IMUX15.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[20]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y59.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y59.ER1BEG_S0.ER1END3
INT_L_X6Y60.NE2BEG0.ER1END0
INT_R_X7Y61.WW4BEG0.NE2END0
INT_R_X3Y61.NE6BEG0.WW4END0
INT_R_X5Y65.NN6BEG0.NE6END0
INT_R_X5Y71.NE6BEG0.NN6END0
INT_R_X7Y75.EE2BEG0.NE6END0
INT_R_X9Y75.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[19]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y58.NE2BEG2.LOGIC_OUTS_L6
INT_R_X5Y59.LVB0.NE2END2
INT_R_X5Y71.NE6BEG2.LVB12
INT_R_X7Y75.EE2BEG2.NE6END2
INT_R_X9Y75.IMUX13.EE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[18]
CLBLM_R_X7Y67.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y67.NN2BEG2.LOGIC_OUTS16
INT_R_X7Y69.NN2BEG2.NN2END2
INT_R_X7Y71.NN2BEG2.NN2END2
INT_R_X7Y73.EL1BEG1.NN2END2
INT_L_X8Y73.NR1BEG1.EL1END1
INT_L_X8Y74.NE2BEG1.NR1END1
INT_R_X9Y75.IMUX11.NE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[17]
CLBLM_R_X7Y67.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y67.NL1BEG_N3.LOGIC_OUTS22
INT_R_X7Y67.NE2BEG3.NL1BEG_N3
INT_L_X8Y68.NN6BEG3.NE2END3
INT_L_X8Y74.NE2BEG3.NN6END3
INT_R_X9Y75.IMUX15.NE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[16]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y65.ER1BEG3.LOGIC_OUTS6
INT_L_X4Y65.EE2BEG3.ER1END3
INT_L_X6Y65.NR1BEG3.EE2END3
INT_L_X6Y66.NE2BEG3.NR1END3
INT_R_X7Y67.NN6BEG3.NE2END3
INT_R_X7Y73.NN6BEG3.NN6END3
INT_R_X7Y79.EE2BEG3.NN6END3
INT_R_X9Y79.IMUX47.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[15]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y57.EE2BEG1.LOGIC_OUTS_L5
INT_L_X6Y57.NE2BEG1.EE2END1
INT_R_X7Y58.NE2BEG1.NE2END1
INT_L_X8Y59.NN6BEG1.NE2END1
INT_L_X8Y65.NR1BEG1.NN6END1
INT_L_X8Y66.NN2BEG1.NR1END1
INT_L_X8Y68.WW4BEG1.NN2END1
INT_L_X4Y68.NL1BEG0.WW4END1
INT_L_X4Y69.NE2BEG0.NL1END0
INT_R_X5Y70.NE6BEG0.NE2END0
INT_R_X7Y74.NE6BEG0.NE6END0
INT_R_X9Y78.NL1BEG_N3.NE6END0
INT_R_X9Y78.IMUX6.NL1BEG_N3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[14]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y61.EL1BEG0.LOGIC_OUTS23
INT_L_X4Y61.SE2BEG0.EL1END0
INT_R_X5Y60.WL1BEG_N3.SE2END0
INT_L_X4Y59.SR1BEG_S0.WL1END3
INT_L_X4Y59.LV_L0.SR1BEG_S0
INT_L_X4Y77.EE4BEG3.LV_L18
INT_L_X8Y77.NE2BEG3.EE4END3
INT_R_X9Y78.IMUX46.NE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[13]
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y62.NE2BEG1.LOGIC_OUTS1
INT_L_X4Y63.EL1BEG0.NE2END1
INT_R_X5Y63.NE2BEG0.EL1END0
INT_L_X6Y64.NE2BEG0.NE2END0
INT_R_X7Y65.EE2BEG0.NE2END0
INT_R_X9Y65.NN6BEG0.EE2END0
INT_R_X9Y71.NN6BEG0.NN6END0
INT_R_X9Y77.NL1BEG_N3.NN6END0
INT_R_X9Y77.NR1BEG3.NL1BEG_N3
INT_R_X9Y78.IMUX7.NR1END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[12]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y57.ER1BEG_S0.LOGIC_OUTS_L7
INT_R_X5Y58.SE2BEG0.ER1END0
INT_L_X6Y57.WL1BEG_N3.SE2END0
INT_R_X5Y56.SR1BEG_S0.WL1END3
INT_R_X5Y56.LV0.SR1BEG_S0
INT_R_X5Y74.NE6BEG3.LV18
INT_R_X7Y78.EE2BEG3.NE6END3
INT_R_X9Y78.IMUX47.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[11]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y59.EL1BEG2.LOGIC_OUTS_L7
INT_R_X5Y59.SE2BEG2.EL1END2
INT_L_X6Y58.EE2BEG2.SE2END2
INT_L_X8Y58.NN6BEG2.EE2END2
INT_L_X8Y64.NE6BEG2.NN6END2
INT_L_X10Y68.NW2BEG2.NE6END2
INT_R_X9Y69.NN6BEG2.NW2END2
INT_R_X9Y75.NR1BEG2.NN6END2
INT_R_X9Y76.NL1BEG1.NR1END2
INT_R_X9Y77.IMUX17.NL1END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[10]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y58.NE2BEG1.LOGIC_OUTS_L5
INT_R_X5Y59.NE2BEG1.NE2END1
INT_L_X6Y60.EE2BEG1.NE2END1
INT_L_X8Y60.NE6BEG1.EE2END1
INT_L_X10Y64.NW2BEG1.NE6END1
INT_R_X9Y65.NN6BEG1.NW2END1
INT_R_X9Y71.NN6BEG1.NN6END1
INT_R_X9Y77.NL1BEG0.NN6END1
INT_R_X9Y77.FAN_ALT3.NL1END_S3_0
INT_R_X9Y77.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y77.IMUX21.FAN_BOUNCE3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[9]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y67.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y68.WR1BEG2.NL1END1
INT_R_X1Y68.NL1BEG1.WR1END2
INT_R_X1Y69.EE2BEG1.NL1END1
INT_R_X3Y69.NE6BEG1.EE2END1
INT_R_X5Y73.NE6BEG1.NE6END1
INT_R_X7Y77.EE2BEG1.NE6END1
INT_R_X9Y77.IMUX19.EE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[8]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y58.NE2BEG3.LOGIC_OUTS_L7
INT_R_X5Y59.NW6BEG3.NE2END3
INT_R_X3Y63.NE6BEG3.NW6END3
INT_R_X5Y67.NN6BEG3.NE6END3
INT_R_X5Y73.NE6BEG3.NN6END3
INT_R_X7Y77.EE2BEG3.NE6END3
INT_R_X9Y77.IMUX23.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[7]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y67.ER1BEG_S0.LOGIC_OUTS_L3
INT_R_X3Y68.NE2BEG0.ER1END0
INT_L_X4Y69.SE2BEG0.NE2END0
INT_R_X5Y68.NE2BEG0.SE2END0
INT_L_X6Y69.NN2BEG0.NE2END0
INT_L_X6Y71.NW2BEG0.NN2END0
INT_R_X5Y72.NE6BEG0.NW2END0
INT_R_X7Y76.EE2BEG0.NE6END0
INT_R_X9Y76.IMUX17.EE2END0

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[6]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y59.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y58.NE2BEG3.EL1END3
INT_L_X6Y59.SE2BEG3.NE2END3
INT_R_X7Y58.LVB0.SE2END3
INT_R_X7Y70.NN6BEG2.LVB12
INT_R_X7Y76.EE2BEG2.NN6END2
INT_R_X9Y76.IMUX21.EE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[5]
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y62.NL1BEG1.LOGIC_OUTS_L6
INT_L_X8Y63.NN2BEG1.NL1END1
INT_L_X8Y65.NE2BEG1.NN2END1
INT_R_X9Y66.NW6BEG1.NE2END1
INT_R_X7Y70.NE6BEG1.NW6END1
INT_R_X9Y74.NN2BEG1.NE6END1
INT_R_X9Y76.IMUX19.NN2END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[4]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y65.ER1BEG1.LOGIC_OUTS4
INT_L_X4Y65.EE2BEG1.ER1END1
INT_L_X6Y65.ER1BEG2.EE2END1
INT_R_X7Y65.NE2BEG2.ER1END2
INT_L_X8Y66.WR1BEG3.NE2END2
INT_R_X7Y66.WW2BEG2.WR1END3
INT_R_X5Y66.NE6BEG3.WW2END2
INT_R_X7Y70.NE6BEG3.NE6END3
INT_R_X9Y74.NN2BEG3.NE6END3
INT_R_X9Y76.IMUX23.NN2END3

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[3]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y67.NE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y68.NE2BEG2.NE2END2
INT_L_X4Y69.EL1BEG1.NE2END2
INT_R_X5Y69.NE2BEG1.EL1END1
INT_L_X6Y70.NE2BEG1.NE2END1
INT_R_X7Y71.EL1BEG0.NE2END1
INT_L_X8Y71.NE2BEG0.EL1END0
INT_R_X9Y72.NN2BEG0.NE2END0
INT_R_X9Y74.NR1BEG0.NN2END0
INT_R_X9Y75.IMUX17.NR1END0

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[2]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y57.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y56.ER1BEG_S0.EL1END3
INT_L_X6Y57.ER1BEG1.ER1END0
INT_R_X7Y57.NE2BEG1.ER1END1
INT_L_X8Y58.WR1BEG2.NE2END1
INT_R_X7Y58.WR1BEG3.WR1END2
INT_L_X6Y58.LVB_L0.WR1END3
INT_L_X6Y70.NE6BEG2.LVB_L12
INT_L_X8Y74.NE2BEG2.NE6END2
INT_R_X9Y75.IMUX21.NE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[1]
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y67.WW4BEG1.LOGIC_OUTS_L1
INT_R_X1Y67.EE2BEG1.EE4END1
INT_R_X3Y67.NE6BEG1.EE2END1
INT_R_X5Y71.NE6BEG1.NE6END1
INT_R_X7Y75.EE2BEG1.NE6END1
INT_R_X9Y75.IMUX19.EE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s1_data[0]
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y65.NE2BEG3.LOGIC_OUTS7
INT_L_X4Y66.NW2BEG3.NE2END3
INT_R_X3Y67.NE6BEG3.NW2END3
INT_R_X5Y71.NE6BEG3.NE6END3
INT_R_X7Y75.EE2BEG3.NE6END3
INT_R_X9Y75.IMUX23.EE2END3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[22]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y87.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y87.FAN_ALT5.NL1BEG_N3
INT_R_X3Y87.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y87.BYP_ALT5.FAN_BOUNCE5
INT_R_X3Y87.BYP5.BYP_ALT5
CLBLM_R_X3Y87.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[21]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y87.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y87.BYP_ALT1.SR1BEG_S0
INT_R_X3Y87.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y87.BYP_ALT2.BYP_BOUNCE1
INT_R_X3Y87.BYP2.BYP_ALT2
CLBLM_R_X3Y87.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[20]
# routing for net tpu_inst.uart_ctrl_u.data_buffer[0][0]
INT_L_X2Y53.IMUX_L25.LOGIC_OUTS_L4
CLBLL_L_X2Y53.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y53.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y54.IMUX_L25.NR1END0
CLBLL_L_X2Y54.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[23]
CLBLM_R_X3Y87.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[9]$legal2065
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[9]$legal2063
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[8]$legal2061
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[19]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y86.NL1BEG0.LOGIC_OUTS23
INT_R_X3Y86.FAN_ALT3.NL1END_S3_0
INT_R_X3Y86.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y86.FAN_ALT1.FAN_BOUNCE3
INT_R_X3Y86.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y86.BYP_ALT4.FAN_BOUNCE1
INT_R_X3Y86.BYP4.BYP_ALT4
CLBLM_R_X3Y86.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[18]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y86.SW2BEG0.LOGIC_OUTS22
INT_L_X2Y85.SL1BEG0.SW2END0
INT_L_X2Y84.SS2BEG0.SL1END0
INT_L_X2Y82.BYP_ALT1.SS2END0
INT_L_X2Y82.BYP_L1.BYP_ALT1
CLBLL_L_X2Y82.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[17]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y86.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y86.FAN_ALT2.SR1BEG_S0
INT_R_X3Y86.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y86.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y86.BYP0.BYP_ALT0
CLBLM_R_X3Y86.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[16]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y86.EE2BEG2.LOGIC_OUTS20
INT_R_X5Y86.SW6BEG2.EE2END2
INT_R_X3Y82.WL1BEG1.SW6END2
INT_L_X2Y82.BYP_ALT4.WL1END1
INT_L_X2Y82.BYP_L4.BYP_ALT4
CLBLL_L_X2Y82.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.$procmux$1982.Y[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[19]
CLBLM_R_X3Y86.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[8]$legal2059
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[7]$legal2057
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[7]$legal2055
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[15]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y85.SW2BEG1.LOGIC_OUTS23
INT_L_X2Y84.WW4BEG2.SW2END1
INT_R_X1Y84.SE2BEG2.EE4END2
INT_L_X2Y83.SL1BEG2.SE2END2
INT_L_X2Y82.BYP_ALT3.SL1END2
INT_L_X2Y82.BYP_L3.BYP_ALT3
CLBLL_L_X2Y82.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[14]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y85.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y86.FAN_ALT4.NR1END0
INT_R_X3Y86.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y85.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y85.BYP7.BYP_ALT7
CLBLM_R_X3Y85.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[13]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y85.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y85.SS2BEG0.SR1BEG_S0
INT_R_X3Y83.SL1BEG0.SS2END0
INT_R_X3Y82.SW2BEG0.SL1END0
INT_L_X2Y81.BYP_ALT1.SW2END0
INT_L_X2Y81.BYP_L1.BYP_ALT1
CLBLL_L_X2Y81.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[12]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y85.SS2BEG2.LOGIC_OUTS20
INT_R_X3Y83.WL1BEG1.SS2END2
INT_L_X2Y83.SR1BEG2.WL1END1
INT_L_X2Y82.BYP_ALT6.SR1END2
INT_L_X2Y82.BYP_L6.BYP_ALT6
CLBLL_L_X2Y82.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.$techmap19279$abc$15846$auto$blifparse.cc:536:parse_blif$15994.A[2]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y54.EL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y54.SS2BEG2.EL1END2
INT_R_X3Y52.WL1BEG1.SS2END2
INT_L_X2Y52.IMUX_L26.WL1END1
CLBLL_L_X2Y52.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[15]
CLBLM_R_X3Y85.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[6]$legal2053
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[6]$legal2051
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[5]$legal2049
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[11]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y84.NL1BEG0.LOGIC_OUTS23
INT_R_X3Y84.BYP_ALT7.NL1END_S3_0
INT_R_X3Y84.BYP7.BYP_ALT7
CLBLM_R_X3Y84.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[9]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y84.SW2BEG3.LOGIC_OUTS21
INT_L_X2Y83.ER1BEG_S0.SW2END3
INT_R_X3Y84.BYP_ALT0.ER1END0
INT_R_X3Y84.BYP0.BYP_ALT0
CLBLM_R_X3Y84.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[8]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y84.BYP_ALT2.LOGIC_OUTS20
INT_R_X3Y84.BYP2.BYP_ALT2
CLBLM_R_X3Y84.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.uart_ctrl_u.data_buffer[3][0]
INT_R_X5Y56.SW2BEG0.SE6END0
INT_L_X4Y55.NW2BEG1.SW2END0
INT_R_X3Y56.IMUX9.NW2END1
CLBLM_R_X3Y56.CLBLM_L_A5.CLBLM_IMUX9
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y60.ER1BEG3.LOGIC_OUTS_L2
INT_R_X3Y60.LH12.ER1END3
INT_R_X3Y60.SE6BEG0.LH12
INT_R_X5Y56.WL1BEG_N3.SE6END0
INT_L_X4Y55.SW2BEG3.WL1END3
INT_R_X3Y54.SW2BEG3.SW2END3
INT_L_X2Y53.SL1BEG3.SW2END3
INT_L_X2Y52.IMUX_L14.SL1END3
CLBLL_L_X2Y52.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[11]
CLBLM_R_X3Y84.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[5]$legal2047
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[4]$legal2045
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[4]$legal2043
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[7]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y83.BYP_ALT5.LOGIC_OUTS23
INT_R_X3Y83.BYP5.BYP_ALT5
CLBLM_R_X3Y83.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[6]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y83.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y84.FAN_ALT4.NR1END0
INT_R_X3Y84.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y83.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X3Y83.BYP7.BYP_ALT7
CLBLM_R_X3Y83.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[5]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y83.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y83.SR1BEG1.SR1BEG_S0
INT_R_X3Y82.SW2BEG1.SR1END1
INT_L_X2Y81.BYP_ALT4.SW2END1
INT_L_X2Y81.BYP_L4.BYP_ALT4
CLBLL_L_X2Y81.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[4]
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y83.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y84.BYP_ALT4.NL1END1
INT_R_X3Y84.BYP4.BYP_ALT4
CLBLM_R_X3Y84.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2223_Y[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[7]
CLBLM_R_X3Y83.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[3]$legal2041
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[3]$legal2039
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[2]$legal2037
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[3]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y82.WW2BEG1.LOGIC_OUTS23
INT_R_X1Y82.ER1BEG2.WW2END1
INT_L_X2Y82.SL1BEG2.ER1END2
INT_L_X2Y81.BYP_ALT3.SL1END2
INT_L_X2Y81.BYP_L3.BYP_ALT3
CLBLL_L_X2Y81.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[2]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y82.NW2BEG0.LOGIC_OUTS22
INT_L_X2Y83.EL1BEG_N3.NW2END0
INT_R_X3Y82.BYP_ALT6.EL1END3
INT_R_X3Y82.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y82.BYP_ALT7.BYP_BOUNCE6
INT_R_X3Y82.BYP7.BYP_ALT7
CLBLM_R_X3Y82.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[1]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y82.FAN_ALT3.LOGIC_OUTS21
INT_R_X3Y82.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y82.BYP_ALT3.FAN_BOUNCE3
INT_R_X3Y82.BYP3.BYP_ALT3
CLBLM_R_X3Y82.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.Y[0]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y82.SW2BEG2.LOGIC_OUTS20
INT_L_X2Y81.BYP_ALT2.SW2END2
INT_L_X2Y81.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y82.FAN_ALT0.BYP_BOUNCE_N3_2
INT_L_X2Y82.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y81.BYP_ALT6.FAN_BOUNCE_S3_0
INT_L_X2Y81.BYP_L6.BYP_ALT6
CLBLL_L_X2Y81.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[13]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[12]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[11]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[10]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[9]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[8]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[7]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[6]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[5]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[4]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[3]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[2]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[1]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[0]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][33]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][32]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][31]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][30]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][29]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][28]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][27]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][26]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][25]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][24]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][23]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][22]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][21]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][20]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][19]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][18]
# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][17]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.Y[2]
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y85.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y84.SS6BEG0.SE2END0
INT_R_X5Y78.WW2BEG0.SS6END0
INT_R_X3Y78.IMUX2.WW2END0
CLBLM_R_X3Y78.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.CO[3]
CLBLM_R_X3Y82.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[2]$legal2035
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[1]$legal2033
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[1]$legal2031
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2223_Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[31]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[30]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[29]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[28]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[27]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[26]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[25]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[24]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[23]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18327$abc$16892$auto$blifparse.cc:536:parse_blif$17042.A[1]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y87.SL1BEG0.LOGIC_OUTS18
INT_R_X3Y86.IMUX25.SL1END0
CLBLM_R_X3Y86.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[22]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18331$abc$16892$auto$blifparse.cc:536:parse_blif$17039.A[1]
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y92.SS2BEG2.LOGIC_OUTS10
INT_R_X3Y90.SS2BEG2.SS2END2
INT_R_X3Y88.IMUX37.SS2END2
CLBLM_R_X3Y88.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18293$abc$16892$auto$blifparse.cc:536:parse_blif$17050.A[1]
INT_R_X3Y88.IMUX9.LOGIC_OUTS18
CLBLM_R_X3Y88.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y88.IMUX41.LOGIC_OUTS18
CLBLM_R_X3Y88.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[21]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18335$abc$16892$auto$blifparse.cc:536:parse_blif$17036.A[1]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y95.NN2BEG1.LOGIC_OUTS_L19
INT_L_X4Y97.IMUX_L10.NN2END1
CLBLL_L_X4Y97.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18301$abc$16892$auto$blifparse.cc:536:parse_blif$17049.A[1]
INT_L_X4Y95.SE2BEG2.LOGIC_OUTS_L10
INT_R_X5Y94.SW6BEG2.SE2END2
INT_R_X3Y90.SE2BEG2.SW6END2
INT_L_X4Y89.FAN_ALT5.SE2END2
INT_L_X4Y89.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y89.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y89.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y95.NL1BEG1.LOGIC_OUTS_L10
INT_L_X4Y96.NL1BEG0.NL1END1
INT_L_X4Y97.IMUX_L0.NL1END0
CLBLL_L_X4Y97.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18307$abc$16892$auto$blifparse.cc:536:parse_blif$17048.A[1]
INT_R_X3Y89.FAN_ALT2.EL1END1
INT_R_X3Y89.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y89.IMUX0.FAN_BOUNCE2
CLBLM_R_X3Y89.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y83.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y83.WR1BEG3.LOGIC_OUTS16
INT_L_X2Y83.LVB_L0.WR1END3
INT_L_X2Y83.NN6BEG2.LVB_L0
INT_L_X2Y89.EL1BEG1.NN6END2
INT_R_X3Y89.IMUX19.EL1END1
CLBLM_R_X3Y89.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[20]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18339$abc$16892$auto$blifparse.cc:536:parse_blif$17033.A[2]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y89.SS2BEG1.LOGIC_OUTS9
INT_R_X3Y87.IMUX19.SS2END1
CLBLM_R_X3Y87.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.Y[1]
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y85.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y85.SW2BEG0.SR1BEG_S0
INT_R_X3Y84.SS2BEG0.SW2END0
INT_R_X3Y82.SS6BEG0.SS2END0
INT_R_X3Y76.SL1BEG0.SS6END0
INT_R_X3Y75.IMUX8.SL1END0
CLBLM_R_X3Y75.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[19]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18342$abc$16892$auto$blifparse.cc:536:parse_blif$17031.A[2]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y87.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y87.FAN_ALT0.SR1END_N3_3
INT_R_X3Y87.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y86.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X3Y86.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[18]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[1]
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y92.SR1BEG_S0.LOGIC_OUTS21
INT_R_X3Y92.SL1BEG0.SR1BEG_S0
INT_R_X3Y91.IMUX0.SL1END0
CLBLM_R_X3Y91.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18314$abc$16892$auto$blifparse.cc:536:parse_blif$17046.A[1]
INT_R_X3Y93.IMUX0.SS2END_N0_3
CLBLM_R_X3Y93.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y94.SS2BEG3.LOGIC_OUTS17
INT_R_X3Y92.SL1BEG3.SS2END3
INT_R_X3Y91.FAN_ALT3.SL1END3
INT_R_X3Y91.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y91.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y91.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18295$abc$16892$auto$blifparse.cc:536:parse_blif$17038.A[1]
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y94.NR1BEG1.LOGIC_OUTS_L19
INT_L_X4Y95.NL1BEG0.NR1END1
INT_L_X4Y95.IMUX_L23.NL1END_S3_0
CLBLL_L_X4Y95.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[17]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18351$abc$16892$auto$blifparse.cc:536:parse_blif$17024.A[1]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y95.SW2BEG1.LOGIC_OUTS_L9
INT_R_X3Y94.SS2BEG1.SW2END1
INT_R_X3Y92.SE6BEG1.SS2END1
INT_R_X5Y88.SW2BEG1.SE6END1
INT_L_X4Y87.IMUX_L20.SW2END1
CLBLL_L_X4Y87.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18318$abc$16892$auto$blifparse.cc:536:parse_blif$17045.A[1]
INT_L_X4Y89.SR1BEG1.SS6END0
INT_L_X4Y88.IMUX_L20.SR1END1
CLBLL_L_X4Y88.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y95.SS6BEG0.LOGIC_OUTS_L18
INT_L_X4Y89.SS2BEG0.SS6END0
INT_L_X4Y87.IMUX_L33.SS2END0
CLBLL_L_X4Y87.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[47]
INT_R_X3Y88.NN2BEG1.WL1END0
INT_R_X3Y90.IMUX10.NN2END1
CLBLM_R_X3Y90.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y88.IMUX10.WL1END0
CLBLM_R_X3Y88.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y88.SE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y87.WL1BEG0.SE2END1
INT_L_X4Y87.NN2BEG1.WL1END0
INT_L_X4Y89.IMUX_L26.NN2END1
CLBLL_L_X4Y89.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y89.WR1BEG1.NL1END0
INT_R_X3Y89.IMUX3.WR1END1
CLBLM_R_X3Y89.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y88.IMUX25.WL1END0
CLBLM_R_X3Y88.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y94.FAN_ALT2.FAN_BOUNCE5
INT_R_X3Y94.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y93.IMUX6.FAN_BOUNCE_S3_2
CLBLM_R_X3Y93.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y88.IMUX_L23.NL1END_S3_0
CLBLL_L_X4Y88.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y88.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y89.IMUX_L0.NL1END0
CLBLL_L_X4Y89.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y85.NR1BEG1.SS2END1
INT_R_X3Y86.IMUX26.NR1END1
CLBLM_R_X3Y86.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y88.WL1BEG0.LOGIC_OUTS_L23
INT_R_X3Y88.IMUX33.WL1END0
CLBLM_R_X3Y88.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y94.BYP_ALT4.NE2END1
INT_L_X4Y94.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y94.BYP_ALT3.BYP_BOUNCE4
INT_L_X4Y94.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y95.IMUX_L33.BYP_BOUNCE_N3_3
CLBLL_L_X4Y95.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y87.SR1BEG2.SW2END1
INT_R_X3Y86.SL1BEG2.SR1END2
INT_R_X3Y85.SE2BEG2.SL1END2
INT_L_X4Y84.SW2BEG2.SE2END2
INT_R_X3Y83.IMUX6.SW2END2
CLBLM_R_X3Y83.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y87.SS2BEG1.SW2END1
INT_R_X3Y85.SS2BEG1.SS2END1
INT_R_X3Y83.IMUX26.SS2END1
CLBLM_R_X3Y83.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y88.SW2BEG1.LOGIC_OUTS_L23
INT_R_X3Y87.IMUX3.SW2END1
CLBLM_R_X3Y87.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y94.WR1BEG2.NE2END1
INT_R_X3Y94.FAN_ALT5.WR1END2
INT_R_X3Y94.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y94.IMUX25.FAN_BOUNCE5
CLBLM_R_X3Y94.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y93.NE2BEG1.NW6END1
INT_L_X4Y94.IMUX_L41.NE2END1
CLBLL_L_X4Y94.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y88.NE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y89.NW6BEG1.NE2END1
INT_R_X3Y93.SR1BEG1.NW6END1
INT_R_X3Y92.IMUX44.SR1END1
CLBLM_R_X3Y92.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18320$abc$16892$auto$blifparse.cc:536:parse_blif$17022.A[0]
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X3Y92.IMUX23.LOGIC_OUTS15
CLBLM_R_X3Y92.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[16]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18355$abc$16892$auto$blifparse.cc:536:parse_blif$17020.A[1]
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y90.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y89.SE2BEG3.SL1END3
INT_R_X5Y88.SW2BEG3.SE2END3
INT_L_X4Y87.IMUX_L31.SW2END3
CLBLL_L_X4Y87.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18323$abc$16892$auto$blifparse.cc:536:parse_blif$17044.A[1]
INT_L_X4Y90.FAN_ALT0.SS2END_N0_3
INT_L_X4Y90.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y89.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X4Y89.CLBLL_L_A1.CLBLL_IMUX6
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y92.EL1BEG_N3.LOGIC_OUTS18
INT_L_X4Y91.SS2BEG3.EL1END3
INT_L_X4Y89.SS2BEG3.SS2END3
INT_L_X4Y88.FAN_ALT0.SS2END_N0_3
INT_L_X4Y88.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y87.IMUX_L28.FAN_BOUNCE_S3_0
CLBLL_L_X4Y87.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[46]
INT_L_X4Y89.WL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y88.IMUX30.WL1END3
CLBLM_R_X3Y88.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y89.SW6BEG0.LOGIC_OUTS_L0
INT_L_X2Y85.SR1BEG1.SW6END0
INT_L_X2Y84.SE2BEG1.SR1END1
INT_R_X3Y83.IMUX10.SE2END1
CLBLM_R_X3Y83.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y92.NN2BEG3.NW2END3
INT_R_X3Y94.IMUX14.NN2END3
CLBLM_R_X3Y94.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y91.NR1BEG3.NL1BEG_N3
INT_L_X4Y92.NN2BEG3.NR1END3
INT_L_X4Y94.IMUX_L46.NN2END3
CLBLL_L_X4Y94.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y89.NN2BEG0.LOGIC_OUTS_L0
INT_L_X4Y91.NL1BEG_N3.NN2END0
INT_L_X4Y91.NW2BEG3.NL1BEG_N3
INT_R_X3Y92.IMUX45.NW2END3
CLBLM_R_X3Y92.CLBLM_M_D2.CLBLM_IMUX45
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y89.NW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y90.BYP_ALT0.NW2END0
INT_R_X3Y90.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y90.IMUX36.BYP_BOUNCE0
CLBLM_R_X3Y90.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[1]
INT_R_X3Y89.FAN_ALT0.SS2END_N0_3
INT_R_X3Y89.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y88.IMUX14.FAN_BOUNCE_S3_0
CLBLM_R_X3Y88.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y88.SL1BEG3.SS2END3
INT_R_X3Y87.IMUX30.SL1END3
CLBLM_R_X3Y87.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y90.SS2BEG3.LOGIC_OUTS11
INT_R_X3Y88.SW2BEG3.SS2END3
INT_L_X2Y87.ER1BEG_S0.SW2END3
INT_R_X3Y88.SL1BEG0.ER1END0
INT_R_X3Y87.IMUX0.SL1END0
CLBLM_R_X3Y87.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y90.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y90.IMUX22.LOGIC_OUTS11
CLBLM_R_X3Y90.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[15]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18358$abc$16892$auto$blifparse.cc:536:parse_blif$17016.A[1]
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y85.WL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y85.IMUX10.WL1END0
CLBLM_R_X3Y85.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18286$abc$16892$auto$blifparse.cc:536:parse_blif$17051.A[1]
INT_R_X3Y90.BYP_ALT2.LOGIC_OUTS14
INT_R_X3Y90.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y90.IMUX6.BYP_BOUNCE2
CLBLM_R_X3Y90.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X3Y90.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y90.SE6BEG2.LOGIC_OUTS14
INT_R_X5Y86.SL1BEG2.SE6END2
INT_R_X5Y85.WW2BEG2.SL1END2
INT_R_X3Y85.IMUX6.WW2END2
CLBLM_R_X3Y85.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[45]
INT_R_X5Y85.SW2BEG0.LOGIC_OUTS18
INT_L_X4Y84.SR1BEG1.SW2END0
INT_L_X4Y83.WL1BEG0.SR1END1
INT_R_X3Y83.IMUX25.WL1END0
CLBLM_R_X3Y83.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y94.EL1BEG2.NR1END3
INT_L_X4Y94.IMUX_L36.EL1END2
CLBLL_L_X4Y94.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X5Y90.WR1BEG2.WR1END1
INT_L_X4Y90.NW2BEG2.WR1END2
INT_R_X3Y91.BYP_ALT2.NW2END2
INT_R_X3Y91.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y92.IMUX40.BYP_BOUNCE_N3_2
CLBLM_R_X3Y92.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y90.EE2BEG0.NE2END0
INT_L_X6Y90.WR1BEG1.EE2END0
INT_R_X5Y90.WW2BEG0.WR1END1
INT_R_X3Y90.IMUX41.WW2END0
CLBLM_R_X3Y90.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y85.NW6BEG0.LOGIC_OUTS18
INT_R_X3Y89.NE2BEG0.NW6END0
INT_L_X4Y90.NW6BEG0.NE2END0
INT_L_X2Y94.EL1BEG_N3.NW6END0
INT_R_X3Y93.NR1BEG3.EL1END3
INT_R_X3Y94.IMUX22.NR1END3
CLBLM_R_X3Y94.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[0]
INT_R_X3Y92.IMUX20.SL1END2
CLBLM_R_X3Y92.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y94.IMUX16.LOGIC_OUTS22
CLBLM_R_X3Y94.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y94.SL1BEG2.LOGIC_OUTS14
INT_R_X3Y93.SL1BEG2.SL1END2
INT_R_X3Y92.IMUX37.SL1END2
CLBLM_R_X3Y92.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[14]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18361$abc$16892$auto$blifparse.cc:536:parse_blif$17012.A[1]
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y88.IMUX_L10.LOGIC_OUTS_L9
CLBLL_L_X4Y88.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18293$abc$16892$auto$blifparse.cc:536:parse_blif$17050.A[2]
INT_R_X3Y88.IMUX6.SE2END3
CLBLM_R_X3Y88.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y92.SW2BEG3.LOGIC_OUTS11
INT_L_X2Y91.SS2BEG3.SW2END3
INT_L_X2Y89.SE2BEG3.SS2END3
INT_R_X3Y88.NE2BEG3.SE2END3
INT_L_X4Y89.SL1BEG3.NE2END3
INT_L_X4Y88.IMUX_L6.SL1END3
CLBLL_L_X4Y88.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[44]
INT_L_X4Y88.SW6BEG0.LOGIC_OUTS_L0
INT_L_X2Y84.SE2BEG0.SW6END0
INT_R_X3Y83.IMUX16.SE2END0
CLBLM_R_X3Y83.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y92.IMUX47.NE2END_S3_0
CLBLM_R_X3Y92.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y88.NW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y89.NN2BEG0.NW2END0
INT_R_X3Y90.IMUX39.NN2END_S2_0
CLBLM_R_X3Y90.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X3Y94.BYP_ALT1.NR1END0
INT_R_X3Y94.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y94.IMUX29.BYP_BOUNCE1
CLBLM_R_X3Y94.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y88.NW6BEG0.LOGIC_OUTS_L0
INT_L_X2Y92.NE2BEG0.NW6END0
INT_R_X3Y93.NR1BEG0.NE2END0
INT_R_X3Y94.EL1BEG_N3.NR1END0
INT_L_X4Y93.FAN_ALT1.EL1END3
INT_L_X4Y93.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y93.IMUX_L10.FAN_BOUNCE1
CLBLL_L_X4Y93.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[0]
INT_L_X4Y95.IMUX_L36.NN2END2
CLBLL_L_X4Y95.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y93.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y95.IMUX_L20.NN2END2
CLBLL_L_X4Y95.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y93.NR1BEG2.LOGIC_OUTS_L16
INT_L_X4Y94.IMUX_L20.NR1END2
CLBLL_L_X4Y94.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[13]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18364$abc$16892$auto$blifparse.cc:536:parse_blif$17008.A[1]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y87.IMUX_L2.LOGIC_OUTS_L9
CLBLL_L_X4Y87.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18301$abc$16892$auto$blifparse.cc:536:parse_blif$17049.A[2]
INT_L_X4Y89.IMUX_L14.SS2END2
CLBLL_L_X4Y89.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y94.SS2BEG2.LOGIC_OUTS_L10
INT_L_X4Y92.SL1BEG2.SS2END2
INT_L_X4Y91.SS2BEG2.SL1END2
INT_L_X4Y89.SS2BEG2.SS2END2
INT_L_X4Y87.FAN_ALT5.SS2END2
INT_L_X4Y87.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y87.IMUX_L1.FAN_BOUNCE5
CLBLL_L_X4Y87.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[43]
INT_R_X3Y90.IMUX37.NL1BEG_N3
CLBLM_R_X3Y90.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y90.NN6BEG0.LOGIC_OUTS_L0
INT_L_X4Y95.SR1BEG_S0.NN6END_S1_0
INT_L_X4Y95.WL1BEG_N3.SR1BEG_S0
INT_R_X3Y94.IMUX31.WL1END3
CLBLM_R_X3Y94.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y90.NE2BEG0.LOGIC_OUTS_L0
INT_R_X5Y91.NL1BEG_N3.NE2END0
INT_R_X5Y91.NR1BEG3.NL1BEG_N3
INT_R_X5Y92.WR1BEG_S0.NR1END3
INT_L_X4Y93.IMUX_L9.WR1END0
CLBLL_L_X4Y93.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y90.WL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y90.NL1BEG_N3.WL1END_N1_3
INT_R_X3Y90.NN2BEG3.NL1BEG_N3
INT_R_X3Y92.IMUX6.NN2END3
CLBLM_R_X3Y92.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[0]
INT_R_X3Y89.SR1BEG3.SL1END2
INT_R_X3Y89.IMUX16.SR1END_N3_3
CLBLM_R_X3Y89.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y92.IMUX21.LOGIC_OUTS16
CLBLM_R_X3Y92.CLBLM_L_C4.CLBLM_IMUX21
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y92.SE2BEG2.LOGIC_OUTS16
INT_L_X4Y91.SW2BEG2.SE2END2
INT_R_X3Y90.SL1BEG2.SW2END2
INT_R_X3Y89.IMUX37.SL1END2
CLBLM_R_X3Y89.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[12]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18367$abc$16892$auto$blifparse.cc:536:parse_blif$17004.A[1]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y86.SL1BEG3.LOGIC_OUTS11
INT_R_X3Y85.IMUX14.SL1END3
CLBLM_R_X3Y85.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18307$abc$16892$auto$blifparse.cc:536:parse_blif$17048.A[2]
INT_R_X3Y89.WL1BEG2.LOGIC_OUTS11
INT_L_X2Y89.SR1BEG3.WL1END2
INT_L_X2Y88.ER1BEG_S0.SR1END3
INT_R_X3Y89.IMUX10.ER1END0
CLBLM_R_X3Y89.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y89.SL1BEG3.LOGIC_OUTS11
INT_R_X3Y88.SS2BEG3.SL1END3
INT_R_X3Y86.SS2BEG3.SS2END3
INT_R_X3Y85.IMUX16.SS2END_N0_3
CLBLM_R_X3Y85.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[42]
INT_R_X3Y94.IMUX28.NE2END2
CLBLM_R_X3Y94.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y92.NW2BEG2.WR1END2
INT_L_X2Y93.NE2BEG2.NW2END2
INT_R_X3Y94.SE2BEG2.NE2END2
INT_L_X4Y93.SW2BEG2.SE2END2
INT_R_X3Y92.ER1BEG3.SW2END2
INT_L_X4Y93.IMUX_L0.ER1END_N3_3
CLBLL_L_X4Y93.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y92.FAN_ALT1.BYP_BOUNCE2
INT_R_X3Y92.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y92.IMUX10.FAN_BOUNCE1
CLBLM_R_X3Y92.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y92.WR1BEG2.LOGIC_OUTS_L19
INT_R_X3Y92.BYP_ALT2.WR1END2
INT_R_X3Y92.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y93.IMUX32.BYP_BOUNCE_N3_2
CLBLM_R_X3Y93.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[2]
INT_R_X3Y87.IMUX33.SE2END0
CLBLM_R_X3Y87.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y93.SE2BEG0.LOGIC_OUTS22
INT_L_X4Y92.SW6BEG0.SE2END0
INT_L_X2Y88.SE2BEG0.SW6END0
INT_R_X3Y87.IMUX9.SE2END0
CLBLM_R_X3Y87.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y90.IMUX32.SS2END0
CLBLM_R_X3Y90.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y93.SL1BEG0.LOGIC_OUTS22
INT_R_X3Y92.SS2BEG0.SL1END0
INT_R_X3Y90.SE2BEG0.SS2END0
INT_L_X4Y89.FAN_ALT0.SE2END0
INT_L_X4Y89.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y88.IMUX_L38.FAN_BOUNCE_S3_0
CLBLL_L_X4Y88.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[11]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18310$abc$16892$auto$blifparse.cc:536:parse_blif$17047.A[1]
INT_L_X4Y88.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X4Y88.WL1BEG_N3.SR1BEG_S0
INT_R_X3Y88.IMUX16.WL1END_N1_3
CLBLM_R_X3Y88.CLBLM_L_B3.CLBLM_IMUX16
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X4Y88.SW6BEG3.LOGIC_OUTS_L15
INT_L_X2Y84.ER1BEG_S0.SW6END3
INT_R_X3Y85.SE2BEG0.ER1END0
INT_L_X4Y84.IMUX_L0.SE2END0
CLBLL_L_X4Y84.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18371$abc$16892$auto$blifparse.cc:536:parse_blif$17000.A[0]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y84.IMUX_L10.LOGIC_OUTS_L9
CLBLL_L_X4Y84.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[41]
INT_R_X3Y93.EL1BEG2.NW2END3
INT_L_X4Y93.BYP_ALT2.EL1END2
INT_L_X4Y93.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y93.IMUX_L6.BYP_BOUNCE2
CLBLL_L_X4Y93.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y92.SW2BEG3.LOGIC_OUTS_L17
INT_R_X3Y92.IMUX0.SW2END_N0_3
CLBLM_R_X3Y92.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y92.NW2BEG3.LOGIC_OUTS_L17
INT_R_X3Y93.IMUX29.NW2END3
CLBLM_R_X3Y93.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y92.WW2BEG3.LOGIC_OUTS_L17
INT_L_X2Y92.ER1BEG_S0.WW2END3
INT_R_X3Y93.IMUX40.ER1END0
CLBLM_R_X3Y93.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[1]
INT_R_X3Y92.IMUX30.SL1END3
CLBLM_R_X3Y92.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y92.IMUX15.SL1END3
CLBLM_R_X3Y92.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y93.SL1BEG3.LOGIC_OUTS15
INT_R_X3Y92.IMUX39.SL1END3
CLBLM_R_X3Y92.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X3Y93.IMUX15.LOGIC_OUTS15
CLBLM_R_X3Y93.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18314$abc$16892$auto$blifparse.cc:536:parse_blif$17046.A[2]
INT_R_X3Y93.IMUX3.LOGIC_OUTS13
CLBLM_R_X3Y93.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X3Y93.SS6BEG1.LOGIC_OUTS13
INT_R_X3Y87.SE2BEG1.SS6END1
INT_L_X4Y86.SW2BEG1.SE2END1
INT_R_X3Y85.SE2BEG1.SW2END1
INT_L_X4Y84.IMUX_L2.SE2END1
CLBLL_L_X4Y84.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[40]
INT_L_X4Y92.WL1BEG1.LOGIC_OUTS_L6
INT_R_X3Y92.IMUX3.WL1END1
CLBLM_R_X3Y92.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y93.IMUX28.NW2END2
CLBLM_R_X3Y93.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y93.IMUX44.NW2END2
CLBLM_R_X3Y93.CLBLM_M_D4.CLBLM_IMUX44
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y92.NW2BEG2.LOGIC_OUTS_L6
INT_R_X3Y93.IMUX19.NW2END2
CLBLM_R_X3Y93.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[1]
INT_L_X4Y94.NR1BEG3.NE2END3
INT_L_X4Y95.IMUX_L46.NR1END3
CLBLL_L_X4Y95.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y94.BYP_ALT6.NE2END3
INT_L_X4Y94.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y95.IMUX_L26.BYP_BOUNCE_N3_6
CLBLL_L_X4Y95.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y93.NE2BEG3.LOGIC_OUTS17
INT_L_X4Y94.IMUX_L30.NE2END3
CLBLL_L_X4Y94.CLBLL_L_C5.CLBLL_IMUX30
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y93.SE2BEG3.LOGIC_OUTS17
INT_L_X4Y92.IMUX_L30.SE2END3
CLBLL_L_X4Y92.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[9]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18377$abc$16892$auto$blifparse.cc:536:parse_blif$16993.A[1]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y86.SR1BEG3.LOGIC_OUTS_L14
INT_L_X4Y86.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y86.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18318$abc$16892$auto$blifparse.cc:536:parse_blif$17045.A[2]
INT_R_X5Y91.SW2BEG0.SE2END0
INT_L_X4Y90.SE2BEG0.SW2END0
INT_R_X5Y89.SW2BEG0.SE2END0
INT_L_X4Y88.IMUX_L33.SW2END0
CLBLL_L_X4Y88.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y92.SE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y91.SW6BEG0.SE2END0
INT_R_X3Y87.SE2BEG0.SW6END0
INT_L_X4Y86.IMUX_L17.SE2END0
CLBLL_L_X4Y86.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[39]
INT_R_X3Y93.IMUX22.WL1END2
CLBLM_R_X3Y93.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y93.IMUX45.WL1END2
CLBLM_R_X3Y93.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y93.IMUX14.WL1END2
CLBLM_R_X3Y93.CLBLM_L_B1.CLBLM_IMUX14
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y93.WL1BEG2.LOGIC_OUTS_L7
INT_R_X3Y93.IMUX37.WL1END2
CLBLM_R_X3Y93.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[1]
INT_R_X3Y89.SL1BEG2.SS2END2
INT_R_X3Y88.BYP_ALT3.SL1END2
INT_R_X3Y88.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y89.IMUX25.BYP_BOUNCE_N3_3
CLBLM_R_X3Y89.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y91.SE2BEG2.SR1END2
INT_L_X4Y90.FAN_ALT5.SE2END2
INT_L_X4Y90.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y90.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y90.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y92.SS2BEG1.SL1END1
INT_R_X3Y90.SL1BEG1.SS2END1
INT_R_X3Y89.BYP_ALT5.SL1END1
INT_R_X3Y89.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y89.IMUX39.BYP_BOUNCE5
CLBLM_R_X3Y89.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y93.SL1BEG1.LOGIC_OUTS19
INT_R_X3Y92.SR1BEG2.SL1END1
INT_R_X3Y91.SS2BEG2.SR1END2
INT_R_X3Y89.ER1BEG3.SS2END2
INT_L_X4Y89.IMUX_L38.ER1END3
CLBLL_L_X4Y89.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[8]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18323$abc$16892$auto$blifparse.cc:536:parse_blif$17044.A[2]
INT_L_X4Y89.IMUX_L3.LOGIC_OUTS_L23
CLBLL_L_X4Y89.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y89.WL1BEG0.LOGIC_OUTS_L23
INT_R_X3Y89.SR1BEG1.WL1END0
INT_R_X3Y88.SS2BEG1.SR1END1
INT_R_X3Y86.SR1BEG2.SS2END1
INT_R_X3Y85.ER1BEG3.SR1END2
INT_L_X4Y86.IMUX_L8.ER1END_N3_3
CLBLL_L_X4Y86.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18381$abc$16892$auto$blifparse.cc:536:parse_blif$16988.A[1]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y84.NR1BEG2.LOGIC_OUTS_L10
INT_L_X4Y85.NE2BEG2.NR1END2
INT_R_X5Y86.WR1BEG3.NE2END2
INT_L_X4Y86.IMUX_L7.WR1END3
CLBLL_L_X4Y86.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18381$abc$16892$auto$blifparse.cc:536:parse_blif$16988.A[0]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y86.IMUX_L1.LOGIC_OUTS_L8
CLBLL_L_X4Y86.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[38]
INT_R_X3Y93.IMUX47.NW2END_S0_0
CLBLM_R_X3Y93.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y93.WL1BEG_N3.LOGIC_OUTS_L4
INT_R_X3Y93.IMUX16.WL1END_N1_3
CLBLM_R_X3Y93.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y93.NW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y93.IMUX39.NW2END_S0_0
CLBLM_R_X3Y93.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y93.IMUX_L41.LOGIC_OUTS_L4
CLBLL_L_X4Y93.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$abc$16892$auto$blifparse.cc:536:parse_blif$17032.A[3]
INT_L_X4Y88.SW2BEG0.WL1END0
INT_R_X3Y87.IMUX10.SW2END0
CLBLM_R_X3Y87.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y90.BYP_ALT4.SW2END1
INT_R_X3Y90.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y90.IMUX28.BYP_BOUNCE4
CLBLM_R_X3Y90.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y88.IMUX_L40.WL1END0
CLBLL_L_X4Y88.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y93.SS2BEG1.LOGIC_OUTS_L19
INT_L_X4Y91.SW2BEG1.SS2END1
INT_R_X3Y90.SE2BEG1.SW2END1
INT_L_X4Y89.SE2BEG1.SE2END1
INT_R_X5Y88.WL1BEG0.SE2END1
INT_L_X4Y88.FAN_ALT4.WL1END0
INT_L_X4Y88.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y87.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X4Y87.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18384$abc$16892$auto$blifparse.cc:536:parse_blif$16984.A[1]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y83.IMUX_L24.LOGIC_OUTS_L12
CLBLL_L_X4Y83.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18327$abc$16892$auto$blifparse.cc:536:parse_blif$17042.A[2]
INT_L_X4Y87.EL1BEG2.LOGIC_OUTS_L11
INT_R_X5Y87.SL1BEG2.EL1END2
INT_R_X5Y86.WW2BEG2.SL1END2
INT_R_X3Y86.IMUX14.WW2END2
CLBLM_R_X3Y86.CLBLM_L_B1.CLBLM_IMUX14
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y87.SE2BEG3.LOGIC_OUTS_L11
INT_R_X5Y86.SW6BEG3.SE2END3
INT_R_X3Y82.ER1BEG_S0.SW6END3
INT_L_X4Y83.IMUX_L18.ER1END0
CLBLL_L_X4Y83.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[37]
INT_R_X3Y93.SR1BEG2.WL1END1
INT_R_X3Y92.BYP_ALT3.SR1END2
INT_R_X3Y92.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y93.IMUX25.BYP_BOUNCE_N3_3
CLBLM_R_X3Y93.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y93.WL1BEG1.LOGIC_OUTS_L6
INT_R_X3Y93.BYP_ALT4.WL1END1
INT_R_X3Y93.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y93.IMUX36.BYP_BOUNCE4
CLBLM_R_X3Y93.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y93.IMUX_L37.LOGIC_OUTS_L6
CLBLL_L_X4Y93.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y93.FAN_ALT5.LOGIC_OUTS_L6
INT_L_X4Y93.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y93.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y93.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[2]
INT_R_X3Y92.IMUX17.WL1END0
CLBLM_R_X3Y92.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y92.WL1BEG0.SL1END1
INT_R_X3Y92.BYP_ALT0.WL1END0
INT_R_X3Y92.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y92.IMUX36.BYP_BOUNCE0
CLBLM_R_X3Y92.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y93.WR1BEG2.LOGIC_OUTS_L9
INT_R_X3Y93.IMUX27.WR1END2
CLBLM_R_X3Y93.CLBLM_M_B4.CLBLM_IMUX27
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y93.SL1BEG1.LOGIC_OUTS_L9
INT_L_X4Y92.SS2BEG1.SL1END1
INT_L_X4Y90.IMUX_L3.SS2END1
CLBLL_L_X4Y90.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18387$abc$16892$auto$blifparse.cc:536:parse_blif$16980.A[1]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y83.SL1BEG3.LOGIC_OUTS_L11
INT_L_X4Y82.SR1BEG_S0.SL1END3
INT_L_X4Y82.IMUX_L9.SR1BEG_S0
CLBLL_L_X4Y82.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18331$abc$16892$auto$blifparse.cc:536:parse_blif$17039.A[2]
INT_R_X3Y89.SL1BEG0.SW2END0
INT_R_X3Y88.BYP_ALT1.SL1END0
INT_R_X3Y88.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y88.GFAN1.BYP_BOUNCE1
INT_R_X3Y88.IMUX39.GFAN1
CLBLM_R_X3Y88.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y90.SW2BEG0.LOGIC_OUTS_L8
INT_R_X3Y89.SS6BEG0.SW2END0
INT_R_X3Y83.SE2BEG0.SS6END0
INT_L_X4Y82.IMUX_L0.SE2END0
CLBLL_L_X4Y82.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[36]
INT_L_X4Y92.WR1BEG_S0.LOGIC_OUTS_L7
INT_R_X3Y93.NL1BEG_N3.WR1END0
INT_R_X3Y93.IMUX46.NL1BEG_N3
CLBLM_R_X3Y93.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y93.IMUX_L46.NN2END3
CLBLL_L_X4Y93.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y92.SE2BEG3.LOGIC_OUTS_L7
INT_R_X5Y91.WL1BEG2.SE2END3
INT_L_X4Y91.NN2BEG3.WL1END2
INT_L_X4Y93.IMUX_L14.NN2END3
CLBLL_L_X4Y93.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y92.IMUX_L14.LOGIC_OUTS_L7
CLBLL_L_X4Y92.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[2]
INT_L_X4Y93.NR1BEG0.NL1END0
INT_L_X4Y94.NR1BEG0.NR1END0
INT_L_X4Y95.IMUX_L16.NR1END0
CLBLL_L_X4Y95.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y92.NN2BEG1.LOGIC_OUTS_L9
INT_L_X4Y94.IMUX_L33.NN2END1
CLBLL_L_X4Y94.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y92.NL1BEG0.LOGIC_OUTS_L9
INT_L_X4Y92.IMUX_L23.NL1END_S3_0
CLBLL_L_X4Y92.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y92.IMUX_L10.LOGIC_OUTS_L9
CLBLL_L_X4Y92.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18390$abc$16892$auto$blifparse.cc:536:parse_blif$16976.A[1]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y81.IMUX_L9.LOGIC_OUTS_L18
CLBLL_L_X4Y81.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18335$abc$16892$auto$blifparse.cc:536:parse_blif$17036.A[2]
INT_L_X4Y92.NN6BEG0.LOGIC_OUTS_L8
INT_L_X4Y97.SR1BEG_S0.NN6END_S1_0
INT_L_X4Y97.BYP_ALT4.SR1BEG_S0
INT_L_X4Y97.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y97.IMUX_L6.BYP_BOUNCE4
CLBLL_L_X4Y97.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y92.SR1BEG1.LOGIC_OUTS_L8
INT_L_X4Y91.SE2BEG1.SR1END1
INT_R_X5Y90.SW2BEG1.SE2END1
INT_L_X4Y89.SS6BEG1.SW2END1
INT_L_X4Y83.SS2BEG1.SS6END1
INT_L_X4Y81.IMUX_L3.SS2END1
CLBLL_L_X4Y81.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[35]
INT_L_X4Y91.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y93.IMUX_L36.NN2END2
CLBLL_L_X4Y93.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y92.NR1BEG1.NL1END1
INT_L_X4Y93.IMUX_L26.NR1END1
CLBLL_L_X4Y93.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y91.NL1BEG1.LOGIC_OUTS_L16
INT_L_X4Y92.IMUX_L25.NL1END1
CLBLL_L_X4Y92.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y91.IMUX_L21.LOGIC_OUTS_L16
CLBLL_L_X4Y91.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[2]
INT_L_X4Y90.IMUX_L16.SL1END0
CLBLL_L_X4Y90.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y91.SW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y90.SL1BEG0.SW2END0
INT_R_X3Y89.IMUX41.SL1END0
CLBLM_R_X3Y89.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y91.SL1BEG0.LOGIC_OUTS_L18
INT_L_X4Y90.FAN_ALT4.SL1END0
INT_L_X4Y90.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y89.IMUX_L47.FAN_BOUNCE_S3_4
CLBLL_L_X4Y89.CLBLL_LL_D5.CLBLL_IMUX47
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y91.SW6BEG2.LOGIC_OUTS_L10
INT_L_X2Y87.ER1BEG3.SW6END2
INT_R_X3Y87.IMUX39.ER1END3
CLBLM_R_X3Y87.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18393$abc$16892$auto$blifparse.cc:536:parse_blif$16972.A[1]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y84.IMUX14.LOGIC_OUTS11
CLBLM_R_X3Y84.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18339$abc$16892$auto$blifparse.cc:536:parse_blif$17033.A[1]
INT_R_X3Y87.IMUX26.LOGIC_OUTS19
CLBLM_R_X3Y87.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y87.SL1BEG1.LOGIC_OUTS19
INT_R_X3Y86.SW2BEG1.SL1END1
INT_L_X2Y85.SE2BEG1.SW2END1
INT_R_X3Y84.IMUX26.SE2END1
CLBLM_R_X3Y84.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[34]
INT_L_X4Y91.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y93.IMUX_L16.NN2END0
CLBLL_L_X4Y93.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y91.NR1BEG0.LOGIC_OUTS_L4
INT_L_X4Y92.IMUX_L16.NR1END0
CLBLL_L_X4Y92.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y91.IMUX_L33.LOGIC_OUTS_L4
CLBLL_L_X4Y91.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y91.IMUX_L9.LOGIC_OUTS_L4
CLBLL_L_X4Y91.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18341$abc$16892$auto$blifparse.cc:536:parse_blif$16967.A[3]
INT_L_X4Y85.NL1BEG_N3.SW2END_N0_3
INT_L_X4Y85.IMUX_L46.NL1BEG_N3
CLBLL_L_X4Y85.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y84.SR1BEG_S0.SW2END3
INT_L_X4Y84.IMUX_L26.SR1BEG_S0
CLBLL_L_X4Y84.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y86.SE2BEG3.LOGIC_OUTS_L15
INT_R_X5Y85.SW2BEG3.SE2END3
INT_L_X4Y84.SS2BEG3.SW2END3
INT_L_X4Y83.IMUX_L8.SS2END_N0_3
CLBLL_L_X4Y83.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X4Y86.IMUX_L39.LOGIC_OUTS_L15
CLBLL_L_X4Y86.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18326$abc$16892$auto$blifparse.cc:536:parse_blif$16986.A[3]
INT_L_X4Y85.IMUX_L41.SW2END0
CLBLL_L_X4Y85.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y85.FAN_ALT2.SW2END0
INT_L_X4Y85.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y84.IMUX_L14.FAN_BOUNCE_S3_2
CLBLL_L_X4Y84.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y87.SE2BEG0.SL1END0
INT_R_X5Y86.SW2BEG0.SE2END0
INT_L_X4Y85.NW2BEG1.SW2END0
INT_R_X3Y86.NE2BEG1.NW2END1
INT_L_X4Y87.BYP_ALT4.NE2END1
INT_L_X4Y87.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y87.IMUX_L46.BYP_BOUNCE4
CLBLL_L_X4Y87.CLBLL_L_D5.CLBLL_IMUX46
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y88.SL1BEG0.LOGIC_OUTS_L22
INT_L_X4Y87.FAN_ALT0.SL1END0
INT_L_X4Y87.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y86.IMUX_L46.FAN_BOUNCE_S3_0
CLBLL_L_X4Y86.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18309$abc$16892$auto$blifparse.cc:536:parse_blif$17002.A[3]
INT_L_X4Y86.SL1BEG2.SS2END2
INT_L_X4Y85.IMUX_L36.SL1END2
CLBLL_L_X4Y85.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y88.IMUX_L45.SL1END2
CLBLL_L_X4Y88.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y88.SL1BEG2.SL1END2
INT_L_X4Y87.IMUX_L36.SL1END2
CLBLL_L_X4Y87.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y89.SL1BEG2.LOGIC_OUTS_L14
INT_L_X4Y88.SS2BEG2.SL1END2
INT_L_X4Y86.IMUX_L37.SS2END2
CLBLL_L_X4Y86.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18285$abc$16892$auto$blifparse.cc:536:parse_blif$17018.A[3]
INT_L_X4Y91.WL1BEG_N3.LOGIC_OUTS_L8
INT_R_X3Y90.IMUX31.WL1END3
CLBLM_R_X3Y90.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y87.NN2BEG0.NR1END0
INT_L_X4Y88.IMUX_L47.NN2END_S2_0
CLBLL_L_X4Y88.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y86.NR1BEG0.NR1END0
INT_L_X4Y87.IMUX_L41.NR1END0
CLBLL_L_X4Y87.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y91.SS6BEG0.LOGIC_OUTS_L8
INT_L_X4Y85.NR1BEG0.SS6END0
INT_L_X4Y86.IMUX_L41.NR1END0
CLBLL_L_X4Y86.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18370$abc$16892$auto$blifparse.cc:536:parse_blif$16964.A[1]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y78.SE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y77.NN6BEG0.SE2END0
INT_R_X5Y83.WR1BEG1.NN6END0
INT_L_X4Y83.IMUX_L2.WR1END1
CLBLL_L_X4Y83.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y78.NW2BEG2.LOGIC_OUTS_L10
INT_R_X3Y79.NE6BEG2.NW2END2
INT_R_X5Y83.WR1BEG3.NE6END2
INT_L_X4Y83.IMUX_L29.WR1END3
CLBLL_L_X4Y83.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18357$abc$16892$auto$blifparse.cc:536:parse_blif$17017.A[3]
INT_L_X4Y83.NN2BEG3.LOGIC_OUTS_L15
INT_L_X4Y85.IMUX_L37.NN2END3
CLBLL_L_X4Y85.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y83.IMUX_L1.SR1BEG_S0
CLBLL_L_X4Y83.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X4Y83.SR1BEG_S0.LOGIC_OUTS_L15
INT_L_X4Y83.FAN_ALT2.SR1BEG_S0
INT_L_X4Y83.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y83.IMUX_L32.FAN_BOUNCE2
CLBLL_L_X4Y83.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18395$abc$16892$auto$blifparse.cc:536:parse_blif$16961.A[1]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y75.NN6BEG1.LOGIC_OUTS_L19
INT_L_X4Y81.SR1BEG1.NN6END1
INT_L_X4Y80.IMUX_L19.SR1END1
CLBLL_L_X4Y80.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18383$abc$16892$auto$blifparse.cc:536:parse_blif$16985.A[3]
INT_R_X3Y77.NW2BEG3.WL1END2
INT_L_X2Y78.NE6BEG3.NW2END3
INT_L_X4Y82.NL1BEG2.NE6END3
INT_L_X4Y83.IMUX_L11.NL1END2
CLBLL_L_X4Y83.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y77.WL1BEG2.LOGIC_OUTS_L11
INT_R_X3Y77.NN2BEG3.WL1END2
INT_R_X3Y79.EL1BEG2.NN2END3
INT_L_X4Y79.BYP_ALT2.EL1END2
INT_L_X4Y79.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y80.IMUX_L16.BYP_BOUNCE_N3_2
CLBLL_L_X4Y80.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18342$abc$16892$auto$blifparse.cc:536:parse_blif$17031.A[1]
INT_L_X4Y86.WL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y86.IMUX9.WL1END0
CLBLM_R_X3Y86.CLBLM_L_A5.CLBLM_IMUX9
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y86.SL1BEG1.LOGIC_OUTS_L19
INT_L_X4Y85.SS2BEG1.SL1END1
INT_L_X4Y83.SL1BEG1.SS2END1
INT_L_X4Y82.IMUX_L19.SL1END1
CLBLL_L_X4Y82.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18396$abc$16892$auto$blifparse.cc:536:parse_blif$16960.A[1]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y80.NN2BEG1.LOGIC_OUTS_L9
INT_L_X4Y82.IMUX_L25.NN2END1
CLBLL_L_X4Y82.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18371$abc$16892$auto$blifparse.cc:536:parse_blif$17000.A[1]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y83.NR1BEG2.LOGIC_OUTS_L14
INT_L_X4Y84.FAN_ALT5.NR1END2
INT_L_X4Y84.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y84.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X4Y84.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y83.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y82.WL1BEG_N3.SE2END0
INT_L_X4Y82.IMUX_L16.WL1END_N1_3
CLBLL_L_X4Y82.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[33]
INT_L_X4Y92.FAN_ALT5.NN2END2
INT_L_X4Y92.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y92.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y92.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y91.IMUX_L30.SR1END2
CLBLL_L_X4Y91.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y90.NN2BEG2.LOGIC_OUTS_L2
INT_L_X4Y92.SR1BEG2.NN2END2
INT_L_X4Y91.IMUX_L6.SR1END2
CLBLL_L_X4Y91.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y90.IMUX_L36.LOGIC_OUTS_L2
CLBLL_L_X4Y90.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18313$abc$16892$auto$blifparse.cc:536:parse_blif$16998.A[3]
INT_L_X4Y89.SR1BEG2.LOGIC_OUTS_L13
INT_L_X4Y88.FAN_ALT5.SR1END2
INT_L_X4Y88.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y88.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y88.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y90.NN2BEG1.NW2END1
INT_R_X3Y92.NL1BEG0.NN2END1
INT_R_X3Y92.BYP_ALT7.NL1END_S3_0
INT_R_X3Y92.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y93.IMUX17.BYP_BOUNCE_N3_7
CLBLM_R_X3Y93.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y89.NN2BEG1.LOGIC_OUTS_L13
INT_L_X4Y91.FAN_ALT2.NN2END1
INT_L_X4Y91.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y90.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X4Y90.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X4Y89.NW2BEG1.LOGIC_OUTS_L13
INT_R_X3Y90.IMUX26.NW2END1
CLBLM_R_X3Y90.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18292$abc$16892$auto$blifparse.cc:536:parse_blif$17014.A[3]
INT_R_X3Y92.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X3Y92.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y90.NW2BEG1.LOGIC_OUTS_L19
INT_R_X3Y91.NN2BEG1.NW2END1
INT_R_X3Y93.FAN_ALT2.NN2END1
INT_R_X3Y93.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y93.IMUX24.FAN_BOUNCE2
CLBLM_R_X3Y93.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y90.IMUX_L10.LOGIC_OUTS_L19
CLBLL_L_X4Y90.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y90.WL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y90.IMUX25.WL1END0
CLBLM_R_X3Y90.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18346$abc$16892$auto$blifparse.cc:536:parse_blif$16954.A[1]
INT_L_X4Y88.IMUX_L14.NN2END3
CLBLL_L_X4Y88.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y86.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y86.SW2BEG2.WL1END2
INT_L_X2Y85.SE2BEG2.SW2END2
INT_R_X3Y84.SE2BEG2.SE2END2
INT_L_X4Y83.IMUX_L37.SE2END2
CLBLL_L_X4Y83.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y86.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y88.IMUX_L37.NN2END3
CLBLL_L_X4Y88.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18330$abc$16892$auto$blifparse.cc:536:parse_blif$16982.A[3]
INT_L_X4Y88.IMUX_L16.LOGIC_OUTS_L12
CLBLL_L_X4Y88.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y88.NN2BEG0.LOGIC_OUTS_L12
INT_L_X4Y90.IMUX_L0.NN2END0
CLBLL_L_X4Y90.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y88.IMUX_L36.LOGIC_OUTS_L20
CLBLL_L_X4Y88.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18373$abc$16892$auto$blifparse.cc:536:parse_blif$16951.A[1]
INT_L_X4Y83.IMUX_L36.EL1END2
CLBLL_L_X4Y83.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y78.NE2BEG3.LOGIC_OUTS_L11
INT_R_X5Y79.NW6BEG3.NE2END3
INT_R_X3Y83.EL1BEG2.NW6END3
INT_L_X4Y83.IMUX_L21.EL1END2
CLBLL_L_X4Y83.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18360$abc$16892$auto$blifparse.cc:536:parse_blif$17013.A[3]
INT_L_X4Y83.NW6BEG1.LOGIC_OUTS_L9
INT_L_X2Y87.EL1BEG0.NW6END1
INT_R_X3Y87.ER1BEG1.EL1END0
INT_L_X4Y87.NR1BEG1.ER1END1
INT_L_X4Y88.IMUX_L26.NR1END1
CLBLL_L_X4Y88.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y83.IMUX_L46.ER1END3
CLBLL_L_X4Y83.CLBLL_L_D5.CLBLL_IMUX46
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y83.WW2BEG1.LOGIC_OUTS_L9
INT_L_X2Y83.ER1BEG2.WW2END1
INT_R_X3Y83.ER1BEG3.ER1END2
INT_L_X4Y83.IMUX_L30.ER1END3
CLBLL_L_X4Y83.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18398$abc$16892$auto$blifparse.cc:536:parse_blif$16948.A[1]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y75.NL1BEG2.LOGIC_OUTS21
INT_R_X3Y76.NN2BEG2.NL1END2
INT_R_X3Y78.NR1BEG2.NN2END2
INT_R_X3Y79.NL1BEG1.NR1END2
INT_R_X3Y80.IMUX25.NL1END1
CLBLM_R_X3Y80.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18386$abc$16892$auto$blifparse.cc:536:parse_blif$16981.A[3]
INT_R_X3Y80.NE2BEG0.NW2END0
INT_L_X4Y81.NR1BEG0.NE2END0
INT_L_X4Y82.NR1BEG0.NR1END0
INT_L_X4Y83.IMUX_L41.NR1END0
CLBLL_L_X4Y83.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y77.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y79.NW2BEG0.NN2END0
INT_R_X3Y80.IMUX16.NW2END0
CLBLM_R_X3Y80.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18399$abc$16892$auto$blifparse.cc:536:parse_blif$16947.A[3]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y80.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y82.NN2BEG3.NN2END3
INT_R_X3Y84.IMUX6.NN2END3
CLBLM_R_X3Y84.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18374$abc$16892$auto$blifparse.cc:536:parse_blif$16997.A[1]
INT_L_X4Y83.NR1BEG0.LOGIC_OUTS_L18
INT_L_X4Y84.IMUX_L1.NR1END0
CLBLL_L_X4Y84.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y83.NW2BEG0.LOGIC_OUTS_L18
INT_R_X3Y84.IMUX0.NW2END0
CLBLM_R_X3Y84.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[3]
INT_L_X4Y88.NW2BEG3.LOGIC_OUTS_L11
INT_R_X3Y89.NN2BEG3.NW2END3
INT_R_X3Y91.IMUX6.NN2END3
CLBLM_R_X3Y91.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y85.SE2BEG3.SS2END3
INT_L_X4Y84.IMUX_L7.SE2END3
CLBLL_L_X4Y84.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y88.SW2BEG3.LOGIC_OUTS_L11
INT_R_X3Y87.SS2BEG3.SW2END3
INT_R_X3Y85.EE2BEG3.SS2END3
INT_R_X5Y85.WR1BEG_S0.EE2END3
INT_L_X4Y85.WW2BEG3.WR1END_S1_0
INT_L_X2Y85.ER1BEG_S0.WW2END3
INT_R_X3Y86.SS2BEG0.ER1END0
INT_R_X3Y84.IMUX10.SS2END0
CLBLM_R_X3Y84.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18347$abc$16892$auto$blifparse.cc:536:parse_blif$17028.A[2]
INT_R_X3Y90.BYP_ALT6.LOGIC_OUTS17
INT_R_X3Y90.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y91.IMUX10.BYP_BOUNCE_N3_6
CLBLM_R_X3Y91.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_R_X3Y90.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y90.SE6BEG3.LOGIC_OUTS17
INT_R_X5Y86.SW2BEG3.SE6END3
INT_L_X4Y85.SW2BEG3.SW2END3
INT_R_X3Y84.FAN_ALT3.SW2END3
INT_R_X3Y84.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y84.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y84.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[32]
INT_L_X4Y91.IMUX_L20.NL1END2
CLBLL_L_X4Y91.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y90.NL1BEG2.LOGIC_OUTS_L3
INT_L_X4Y91.IMUX_L3.NL1END2
CLBLL_L_X4Y91.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y90.IMUX_L39.LOGIC_OUTS_L3
CLBLL_L_X4Y90.CLBLL_L_D3.CLBLL_IMUX39
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y90.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X4Y90.IMUX_L33.SR1BEG_S0
CLBLL_L_X4Y90.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18350$abc$16892$auto$blifparse.cc:536:parse_blif$16942.A[3]
INT_L_X4Y87.NW2BEG0.NN2END0
INT_R_X3Y88.NE2BEG0.NW2END0
INT_L_X4Y89.SE2BEG0.NE2END0
INT_R_X5Y88.SW2BEG0.SE2END0
INT_L_X4Y87.IMUX_L25.SW2END0
CLBLL_L_X4Y87.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y85.NL1BEG1.LOGIC_OUTS_L10
INT_L_X4Y86.FAN_ALT2.NL1END1
INT_L_X4Y86.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y86.IMUX_L32.FAN_BOUNCE2
CLBLL_L_X4Y86.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y85.SW2BEG2.LOGIC_OUTS_L10
INT_R_X3Y84.SS2BEG2.SW2END2
INT_R_X3Y82.SE2BEG2.SS2END2
INT_L_X4Y81.IMUX_L20.SE2END2
CLBLL_L_X4Y81.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y85.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y87.IMUX_L0.NN2END0
CLBLL_L_X4Y87.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18334$abc$16892$auto$blifparse.cc:536:parse_blif$16978.A[3]
INT_L_X4Y87.IMUX_L16.NE2END0
CLBLL_L_X4Y87.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y88.SL1BEG1.LOGIC_OUTS_L13
INT_L_X4Y87.WW2BEG1.SL1END1
INT_L_X2Y87.ER1BEG2.WW2END1
INT_R_X3Y87.SE2BEG2.ER1END2
INT_L_X4Y86.IMUX_L29.SE2END2
CLBLL_L_X4Y86.CLBLL_LL_C2.CLBLL_IMUX29
INT_R_X3Y92.NE2BEG0.EL1END0
INT_L_X4Y93.FAN_ALT0.NE2END0
INT_L_X4Y93.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y92.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X4Y92.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X4Y88.NW6BEG1.LOGIC_OUTS_L13
INT_L_X2Y92.EL1BEG0.NW6END1
INT_R_X3Y92.SE2BEG0.EL1END0
INT_L_X4Y91.SW6BEG0.SE2END0
INT_L_X2Y87.SE2BEG0.SW6END0
INT_R_X3Y86.NE2BEG0.SE2END0
INT_L_X4Y87.IMUX_L9.NE2END0
CLBLL_L_X4Y87.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18317$abc$16892$auto$blifparse.cc:536:parse_blif$16995.A[3]
INT_L_X4Y87.IMUX_L26.SS2END1
CLBLL_L_X4Y87.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y92.IMUX_L20.NL1END2
CLBLL_L_X4Y92.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y89.NN2BEG3.LOGIC_OUTS_L11
INT_L_X4Y91.NL1BEG2.NN2END3
INT_L_X4Y92.IMUX_L3.NL1END2
CLBLL_L_X4Y92.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y89.SS2BEG1.LOGIC_OUTS_L19
INT_L_X4Y87.IMUX_L3.SS2END1
CLBLL_L_X4Y87.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18300$abc$16892$auto$blifparse.cc:536:parse_blif$17010.A[3]
INT_L_X4Y92.NN2BEG0.NN2END0
INT_L_X4Y94.NL1BEG_N3.NN2END0
INT_L_X4Y94.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y94.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y91.BYP_ALT7.NN2END_S2_0
INT_L_X4Y91.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y92.IMUX_L33.BYP_BOUNCE_N3_7
CLBLL_L_X4Y92.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y90.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y92.IMUX_L9.NN2END0
CLBLL_L_X4Y92.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y90.SL1BEG2.LOGIC_OUTS_L10
INT_L_X4Y89.SE2BEG2.SL1END2
INT_R_X5Y88.SW2BEG2.SE2END2
INT_L_X4Y87.FAN_ALT1.SW2END2
INT_L_X4Y87.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y87.IMUX_L10.FAN_BOUNCE1
CLBLL_L_X4Y87.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18401$abc$16892$auto$blifparse.cc:536:parse_blif$16937.A[3]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y75.NE2BEG2.LOGIC_OUTS14
INT_L_X4Y76.NN2BEG2.NE2END2
INT_L_X4Y78.NN2BEG2.NN2END2
INT_L_X4Y80.IMUX_L36.NN2END2
CLBLL_L_X4Y80.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18389$abc$16892$auto$blifparse.cc:536:parse_blif$16977.A[3]
INT_L_X4Y80.NE2BEG0.NE2END0
INT_R_X5Y81.WR1BEG1.NE2END0
INT_L_X4Y81.IMUX_L33.WR1END1
CLBLL_L_X4Y81.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y76.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y78.NW2BEG0.NN2END0
INT_R_X3Y79.NE2BEG0.NW2END0
INT_L_X4Y79.BYP_ALT7.NE2END_S3_0
INT_L_X4Y79.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y80.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X4Y80.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18376$abc$16892$auto$blifparse.cc:536:parse_blif$16994.A[3]
INT_L_X4Y81.NL1BEG2.NR1END3
INT_L_X4Y82.NN2BEG2.NL1END2
INT_L_X4Y84.NN2BEG2.NN2END2
INT_L_X4Y86.IMUX_L28.NN2END2
CLBLL_L_X4Y86.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X4Y80.NR1BEG3.NN2END3
INT_L_X4Y81.IMUX_L23.NR1END3
CLBLL_L_X4Y81.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y78.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y80.IMUX_L37.NN2END3
CLBLL_L_X4Y80.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18363$abc$16892$auto$blifparse.cc:536:parse_blif$17009.A[3]
INT_R_X5Y86.NW2BEG3.NN6END3
INT_L_X4Y87.IMUX_L14.NW2END3
CLBLL_L_X4Y87.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X5Y80.NN6BEG3.NE2END3
INT_R_X5Y86.WR1BEG_S0.NN6END3
INT_L_X4Y86.IMUX_L31.WR1END_S1_0
CLBLL_L_X4Y86.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y81.NL1BEG_N3.WR1END0
INT_L_X4Y81.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y81.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y79.NE2BEG3.LOGIC_OUTS_L11
INT_R_X5Y80.WR1BEG_S0.NE2END3
INT_L_X4Y80.IMUX_L39.WR1END_S1_0
CLBLL_L_X4Y80.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18402$abc$16892$auto$blifparse.cc:536:parse_blif$16936.A[1]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y80.NN2BEG3.LOGIC_OUTS_L11
INT_L_X4Y82.IMUX_L6.NN2END3
CLBLL_L_X4Y82.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18351$abc$16892$auto$blifparse.cc:536:parse_blif$17024.A[2]
INT_L_X4Y87.BYP_ALT1.LOGIC_OUTS_L8
INT_L_X4Y87.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y87.GFAN1.BYP_BOUNCE1
INT_L_X4Y87.IMUX_L30.GFAN1
CLBLL_L_X4Y87.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y87.SR1BEG1.LOGIC_OUTS_L8
INT_L_X4Y86.SS2BEG1.SR1END1
INT_L_X4Y84.SS2BEG1.SS2END1
INT_L_X4Y82.IMUX_L3.SS2END1
CLBLL_L_X4Y82.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[29]
INT_L_X4Y89.IMUX_L22.LOGIC_OUTS_L7
CLBLL_L_X4Y89.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y89.IMUX_L18.SR1BEG_S0
CLBLL_L_X4Y89.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X4Y89.NR1BEG3.LOGIC_OUTS_L7
INT_L_X4Y90.IMUX_L23.NR1END3
CLBLL_L_X4Y90.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y89.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X4Y89.IMUX_L33.SR1BEG_S0
CLBLL_L_X4Y89.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[31]
INT_L_X4Y90.NL1BEG0.NR1END1
INT_L_X4Y91.IMUX_L0.NL1END0
CLBLL_L_X4Y91.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y90.IMUX_L46.BYP_BOUNCE4
CLBLL_L_X4Y90.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y90.BYP_ALT4.NR1END1
INT_L_X4Y90.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y90.IMUX_L30.BYP_BOUNCE4
CLBLL_L_X4Y90.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y89.NR1BEG1.LOGIC_OUTS_L1
INT_L_X4Y90.FAN_ALT2.NR1END1
INT_L_X4Y90.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y89.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X4Y89.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[28]
INT_L_X4Y89.IMUX_L31.LOGIC_OUTS_L21
CLBLL_L_X4Y89.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y89.IMUX_L15.LOGIC_OUTS_L21
CLBLL_L_X4Y89.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X4Y89.IMUX_L39.LOGIC_OUTS_L21
CLBLL_L_X4Y89.CLBLL_L_D3.CLBLL_IMUX39
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y89.IMUX_L23.LOGIC_OUTS_L21
CLBLL_L_X4Y89.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[30]
INT_L_X4Y89.IMUX_L29.NL1BEG_N3
CLBLL_L_X4Y89.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y90.BYP_ALT5.NL1END2
INT_L_X4Y90.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y90.IMUX_L37.BYP_BOUNCE5
CLBLL_L_X4Y90.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y89.NL1BEG2.NL1BEG_N3
INT_L_X4Y90.IMUX_L20.NL1END2
CLBLL_L_X4Y90.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y89.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X4Y89.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y89.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[25]
INT_L_X4Y88.IMUX_L28.LOGIC_OUTS_L2
CLBLL_L_X4Y88.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X5Y89.SL1BEG2.NE2END2
INT_R_X5Y88.WW2BEG2.SL1END2
INT_R_X3Y88.ER1BEG3.WW2END2
INT_L_X4Y88.IMUX_L7.ER1END3
CLBLL_L_X4Y88.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y89.IMUX_L37.WR1END3
CLBLL_L_X4Y89.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y88.NE2BEG2.LOGIC_OUTS_L2
INT_R_X5Y89.WR1BEG3.NE2END2
INT_L_X4Y89.IMUX_L7.WR1END3
CLBLL_L_X4Y89.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[27]
INT_L_X4Y89.IMUX_L28.LOGIC_OUTS_L20
CLBLL_L_X4Y89.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X4Y89.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y89.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y89.IMUX_L36.LOGIC_OUTS_L20
CLBLL_L_X4Y89.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y89.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y89.IMUX_L8.SR1END_N3_3
CLBLL_L_X4Y89.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[24]
INT_L_X4Y88.IMUX_L29.LOGIC_OUTS_L6
CLBLL_L_X4Y88.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y88.IMUX_L8.SR1END_N3_3
CLBLL_L_X4Y88.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y88.SR1BEG3.LOGIC_OUTS_L6
INT_L_X4Y88.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y88.CLBLL_LL_B5.CLBLL_IMUX24
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y88.NL1BEG1.LOGIC_OUTS_L6
INT_L_X4Y89.IMUX_L2.NL1END1
CLBLL_L_X4Y89.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[26]
INT_L_X4Y89.FAN_ALT2.NR1END1
INT_L_X4Y89.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y88.IMUX_L22.FAN_BOUNCE_S3_2
CLBLL_L_X4Y88.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y89.IMUX_L27.GFAN0
CLBLL_L_X4Y89.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X4Y89.IMUX_L41.GFAN0
CLBLL_L_X4Y89.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y88.NR1BEG1.LOGIC_OUTS_L19
INT_L_X4Y89.GFAN0.NR1END1
INT_L_X4Y89.IMUX_L1.GFAN0
CLBLL_L_X4Y89.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[21]
INT_L_X4Y86.IMUX_L47.SS2END3
CLBLL_L_X4Y86.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y86.SR1BEG_S0.SS2END3
INT_L_X4Y86.IMUX_L26.SR1BEG_S0
CLBLL_L_X4Y86.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y88.IMUX_L15.LOGIC_OUTS_L21
CLBLL_L_X4Y88.CLBLL_LL_B1.CLBLL_IMUX15
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y88.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y86.BYP_ALT6.SS2END3
INT_L_X4Y86.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y87.IMUX_L18.BYP_BOUNCE_N3_6
CLBLL_L_X4Y87.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[23]
INT_L_X4Y88.IMUX_L32.EL1END0
CLBLL_L_X4Y88.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y88.IMUX_L1.EL1END0
CLBLL_L_X4Y88.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y87.WR1BEG2.LOGIC_OUTS_L23
INT_R_X3Y87.NL1BEG1.WR1END2
INT_R_X3Y88.EL1BEG0.NL1END1
INT_L_X4Y88.IMUX_L17.EL1END0
CLBLL_L_X4Y88.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y87.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y87.IMUX_L15.NL1END_S3_0
CLBLL_L_X4Y87.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[20]
INT_L_X4Y86.BYP_ALT0.BYP_BOUNCE_N3_7
INT_L_X4Y86.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y86.IMUX_L44.BYP_BOUNCE0
CLBLL_L_X4Y86.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y85.BYP_ALT7.SL1END3
INT_L_X4Y85.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y86.IMUX_L25.BYP_BOUNCE_N3_7
CLBLL_L_X4Y86.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y86.SL1BEG3.SR1END3
INT_L_X4Y85.IMUX_L23.SL1END3
CLBLL_L_X4Y85.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y87.SR1BEG3.LOGIC_OUTS_L6
INT_L_X4Y87.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y87.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[22]
INT_L_X4Y87.SL1BEG3.SL1END3
INT_L_X4Y86.IMUX_L38.SL1END3
CLBLL_L_X4Y86.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y88.IMUX_L2.FAN_BOUNCE1
CLBLL_L_X4Y88.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y88.FAN_ALT1.LOGIC_OUTS_L17
INT_L_X4Y88.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y88.IMUX_L18.FAN_BOUNCE1
CLBLL_L_X4Y88.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y88.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y87.SR1BEG_S0.SL1END3
INT_L_X4Y87.IMUX_L17.SR1BEG_S0
CLBLL_L_X4Y87.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[17]
INT_L_X4Y83.IMUX_L44.FAN_BOUNCE_S3_0
CLBLL_L_X4Y83.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y84.FAN_ALT0.LOGIC_OUTS_L0
INT_L_X4Y84.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y83.FAN_ALT5.FAN_BOUNCE_S3_0
INT_L_X4Y83.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y83.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y83.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y84.NN2BEG0.LOGIC_OUTS_L0
INT_L_X4Y86.FAN_ALT4.NN2END0
INT_L_X4Y86.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y85.IMUX_L21.FAN_BOUNCE_S3_4
CLBLL_L_X4Y85.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y84.IMUX_L24.LOGIC_OUTS_L0
CLBLL_L_X4Y84.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[19]
INT_L_X4Y85.BYP_ALT6.SR1END2
INT_L_X4Y85.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y86.IMUX_L40.BYP_BOUNCE_N3_6
CLBLL_L_X4Y86.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y86.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X4Y86.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y86.SR1BEG2.LOGIC_OUTS_L1
INT_L_X4Y85.SR1BEG3.SR1END2
INT_L_X4Y85.BYP_ALT0.SR1END_N3_3
INT_L_X4Y85.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y85.IMUX_L20.BYP_BOUNCE0
CLBLL_L_X4Y85.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y86.NW6BEG1.LOGIC_OUTS_L1
INT_L_X2Y90.SS6BEG0.NW6END1
INT_L_X2Y84.EE2BEG0.SS6END0
INT_L_X4Y84.IMUX_L17.EE2END0
CLBLL_L_X4Y84.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[16]
INT_R_X7Y61.IMUX1.SE2END0
CLBLM_R_X7Y61.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y75.NE2BEG1.LOGIC_OUTS1
INT_L_X6Y76.EL1BEG0.NE2END1
INT_R_X7Y76.SL1BEG0.EL1END0
INT_R_X7Y75.SW2BEG0.SL1END0
INT_L_X6Y74.SS6BEG0.SW2END0
INT_L_X6Y68.SS6BEG0.SS6END0
INT_L_X6Y62.SE2BEG0.SS6END0
INT_R_X7Y61.EL1BEG_N3.SE2END0
INT_L_X8Y60.SE2BEG3.EL1END3
INT_R_X9Y59.IMUX47.SE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[15]
INT_R_X5Y66.SE2BEG0.ER1END0
INT_L_X6Y65.SS2BEG0.SE2END0
INT_L_X6Y63.SR1BEG1.SS2END0
INT_L_X6Y62.SW2BEG1.SR1END1
INT_R_X5Y61.ER1BEG2.SW2END1
INT_L_X6Y61.SE2BEG2.ER1END2
INT_R_X7Y60.IMUX45.SE2END2
CLBLM_R_X7Y60.CLBLM_M_D2.CLBLM_IMUX45
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y65.ER1BEG_S0.LOGIC_OUTS_L7
INT_R_X5Y66.EL1BEG_N3.ER1END0
INT_L_X6Y65.SS2BEG3.EL1END3
INT_L_X6Y63.SE6BEG3.SS2END3
INT_L_X8Y59.SE2BEG3.SE6END3
INT_R_X9Y58.IMUX6.SE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[14]
INT_R_X9Y58.NN2BEG3.EE2END3
INT_R_X9Y60.WW2BEG2.NN2END3
INT_R_X7Y60.IMUX29.WW2END2
CLBLM_R_X7Y60.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y64.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y63.SE2BEG3.SL1END3
INT_R_X5Y62.SE6BEG3.SE2END3
INT_R_X7Y58.EE2BEG3.SE6END3
INT_R_X9Y58.IMUX46.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[13]
INT_R_X5Y68.SE2BEG3.SL1END3
INT_L_X6Y67.SS6BEG3.SE2END3
INT_L_X6Y61.SE2BEG3.SS6END3
INT_R_X7Y60.IMUX15.SE2END3
CLBLM_R_X7Y60.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y70.SR1BEG3.LOGIC_OUTS16
INT_R_X5Y69.SL1BEG3.SR1END3
INT_R_X5Y68.SR1BEG_S0.SL1END3
INT_R_X5Y68.SW2BEG0.SR1BEG_S0
INT_L_X4Y67.SE6BEG0.SW2END0
INT_L_X6Y63.SE6BEG0.SE6END0
INT_L_X8Y59.EL1BEG_N3.SE6END0
INT_R_X9Y58.IMUX7.EL1END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[12]
INT_L_X6Y69.SS2BEG1.SE2END1
INT_L_X6Y67.NR1BEG1.SS2END1
INT_L_X6Y68.NW2BEG1.NR1END1
INT_R_X5Y69.EL1BEG0.NW2END1
INT_L_X6Y69.SS2BEG0.EL1END0
INT_L_X6Y67.SS6BEG0.SS2END0
INT_L_X6Y61.SE2BEG0.SS6END0
INT_R_X7Y60.IMUX8.SE2END0
CLBLM_R_X7Y60.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X5Y70.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y70.SE2BEG1.LOGIC_OUTS19
INT_L_X6Y69.SS6BEG1.SE2END1
INT_L_X6Y63.SE6BEG1.SS6END1
INT_L_X8Y59.EL1BEG0.SE6END1
INT_R_X9Y58.IMUX47.EL1END_S3_0

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[11]
INT_L_X8Y62.SW2BEG0.SL1END0
INT_R_X7Y61.SS2BEG0.SW2END0
INT_R_X7Y59.IMUX40.SS2END0
CLBLM_R_X7Y59.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y63.SL1BEG0.LOGIC_OUTS_L4
INT_L_X8Y62.SE2BEG0.SL1END0
INT_R_X9Y61.SS2BEG0.SE2END0
INT_R_X9Y59.SS2BEG0.SS2END0
INT_R_X9Y57.IMUX17.SS2END0

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[10]
INT_L_X8Y61.SW2BEG2.SS2END2
INT_R_X7Y60.SR1BEG3.SW2END2
INT_R_X7Y59.IMUX31.SR1END3
CLBLM_R_X7Y59.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y63.SS2BEG2.LOGIC_OUTS_L6
INT_L_X8Y61.SL1BEG2.SS2END2
INT_L_X8Y60.SS2BEG2.SL1END2
INT_L_X8Y58.SE2BEG2.SS2END2
INT_R_X9Y57.IMUX21.SE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[9]
INT_L_X8Y63.SL1BEG3.LOGIC_OUTS_L7
INT_L_X8Y62.SW2BEG3.SL1END3
INT_R_X7Y61.SS2BEG3.SW2END3
INT_R_X7Y59.IMUX15.SS2END3
CLBLM_R_X7Y59.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_L_X8Y63.SE6BEG3.LOGIC_OUTS_L7
INT_L_X10Y59.SW2BEG3.SE6END3
INT_R_X9Y58.SL1BEG3.SW2END3
INT_R_X9Y57.FAN_ALT3.SL1END3
INT_R_X9Y57.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y57.IMUX19.FAN_BOUNCE3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[8]
INT_R_X7Y59.IMUX8.SE2END0
CLBLM_R_X7Y59.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y75.EL1BEG0.LOGIC_OUTS19
INT_L_X6Y75.SL1BEG0.EL1END0
INT_L_X6Y74.SS2BEG0.SL1END0
INT_L_X6Y72.SS6BEG0.SS2END0
INT_L_X6Y66.SS6BEG0.SS6END0
INT_L_X6Y60.SE2BEG0.SS6END0
INT_R_X7Y59.SE2BEG0.SE2END0
INT_L_X8Y58.EL1BEG_N3.SE2END0
INT_R_X9Y57.IMUX23.EL1END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[7]
INT_R_X5Y61.SS2BEG1.LOGIC_OUTS5
INT_R_X5Y59.ER1BEG2.SS2END1
INT_L_X6Y59.SE2BEG2.ER1END2
INT_R_X7Y58.IMUX44.SE2END2
CLBLM_R_X7Y58.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y61.EL1BEG0.LOGIC_OUTS5
INT_L_X6Y61.SS2BEG0.EL1END0
INT_L_X6Y59.SS2BEG0.SS2END0
INT_L_X6Y57.SE2BEG0.SS2END0
INT_R_X7Y56.EE2BEG0.SE2END0
INT_R_X9Y56.IMUX17.EE2END0

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[6]
INT_L_X8Y58.WL1BEG0.SS2END1
INT_R_X7Y58.IMUX32.WL1END0
CLBLM_R_X7Y58.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y63.SL1BEG1.LOGIC_OUTS_L5
INT_L_X8Y62.SS2BEG1.SL1END1
INT_L_X8Y60.SS2BEG1.SS2END1
INT_L_X8Y58.SE2BEG1.SS2END1
INT_R_X9Y57.SL1BEG1.SE2END1
INT_R_X9Y56.BYP_ALT5.SL1END1
INT_R_X9Y56.BYP_BOUNCE5.BYP_ALT5
INT_R_X9Y56.IMUX21.BYP_BOUNCE5

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[5]
INT_L_X8Y57.NR1BEG1.SS6END1
INT_L_X8Y58.NW2BEG1.NR1END1
INT_R_X7Y59.SR1BEG1.NW2END1
INT_R_X7Y58.IMUX27.SR1END1
CLBLM_R_X7Y58.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_L_X8Y63.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y63.SS6BEG1.LOGIC_OUTS_L19
INT_L_X8Y57.SE2BEG1.SS6END1
INT_R_X9Y56.IMUX19.SE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[4]
INT_R_X7Y56.NR1BEG3.SS6END3
INT_R_X7Y57.NR1BEG3.NR1END3
INT_R_X7Y58.IMUX7.NR1END3
CLBLM_R_X7Y58.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y69.ER1BEG3.LOGIC_OUTS16
INT_L_X6Y69.SE2BEG3.ER1END3
INT_R_X7Y68.SS6BEG3.SE2END3
INT_R_X7Y62.SS6BEG3.SS6END3
INT_R_X7Y56.EE2BEG3.SS6END3
INT_R_X9Y56.IMUX23.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[3]
INT_R_X9Y54.NN2BEG2.NN2END2
INT_R_X9Y56.WR1BEG3.NN2END2
INT_L_X8Y56.WR1BEG_S0.WR1END3
INT_R_X7Y57.IMUX40.WR1END0
CLBLM_R_X7Y57.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y69.SE2BEG3.LOGIC_OUTS3
INT_L_X6Y68.SE2BEG3.SE2END3
INT_R_X7Y67.LVB12.SE2END3
INT_R_X7Y55.SE6BEG2.LVB0
INT_R_X9Y51.NR1BEG2.SE6END2
INT_R_X9Y52.NN2BEG2.NR1END2
INT_R_X9Y54.NL1BEG1.NN2END2
INT_R_X9Y55.IMUX17.NL1END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[2]
INT_R_X9Y57.WL1BEG1.SS2END2
INT_L_X8Y57.WR1BEG3.WL1END1
INT_R_X7Y57.IMUX22.WR1END3
CLBLM_R_X7Y57.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y61.EL1BEG2.LOGIC_OUTS_L3
INT_R_X9Y61.SS2BEG2.EL1END2
INT_R_X9Y59.SS2BEG2.SS2END2
INT_R_X9Y57.SS2BEG2.SS2END2
INT_R_X9Y55.IMUX21.SS2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[1]
INT_L_X8Y56.NR1BEG1.SS6END1
INT_L_X8Y57.WR1BEG2.NR1END1
INT_R_X7Y57.IMUX27.WR1END2
CLBLM_R_X7Y57.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_L_X8Y62.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y62.SS6BEG1.LOGIC_OUTS_L1
INT_L_X8Y56.SE2BEG1.SS6END1
INT_R_X9Y55.IMUX19.SE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[0]
INT_R_X5Y69.ER1BEG_S0.LOGIC_OUTS17
INT_L_X6Y70.LV_L18.ER1END0
INT_L_X6Y61.SE6BEG1.LV_L9
INT_L_X8Y57.WL1BEG0.SE6END1
INT_R_X7Y57.IMUX1.WL1END0
CLBLM_R_X7Y57.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y69.EE2BEG3.LOGIC_OUTS17
INT_R_X7Y69.SS2BEG3.EE2END3
INT_R_X7Y67.SS6BEG3.SS2END3
INT_R_X7Y61.SS6BEG3.SS6END3
INT_R_X7Y55.EE2BEG3.SS6END3
INT_R_X9Y55.IMUX23.EE2END3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[47]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[46]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[45]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[44]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[43]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[42]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[41]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[40]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[39]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[38]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[37]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[36]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[35]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[34]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[33]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[32]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[31]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[30]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[29]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[28]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[27]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[26]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[25]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[24]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[23]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[22]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[21]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[20]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[19]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[18]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[17]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[16]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[15]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[14]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[13]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[12]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[11]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[10]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[9]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[8]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[7]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[6]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[5]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[4]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[3]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[2]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[1]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp_cascade_pm.h:379:block_2$4622[0]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[16]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[15]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[14]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[13]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[12]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[11]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[10]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[9]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[8]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[7]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[6]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[5]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[4]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[3]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[2]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[1]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4620[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[16]
INT_L_X4Y84.NW2BEG1.NE6END1
INT_R_X3Y85.EL1BEG0.NW2END1
INT_L_X4Y85.SS2BEG0.EL1END0
INT_L_X4Y83.IMUX_L40.SS2END0
CLBLL_L_X4Y83.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y83.IMUX_L26.SL1END1
CLBLL_L_X4Y83.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y84.SL1BEG1.NE6END1
INT_L_X4Y83.SW2BEG1.SL1END1
INT_R_X3Y82.SL1BEG1.SW2END1
INT_R_X3Y81.SE2BEG1.SL1END1
INT_L_X4Y80.FAN_ALT2.SE2END1
INT_L_X4Y80.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y79.IMUX_L46.FAN_BOUNCE_S3_2
CLBLL_L_X4Y79.CLBLL_L_D5.CLBLL_IMUX46
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y71.WW2BEG2.LOGIC_OUTS_L6
INT_L_X2Y71.ER1BEG3.WW2END2
INT_R_X3Y71.LH0.ER1END3
INT_L_X2Y71.LV_L0.LH6
INT_L_X2Y80.NE6BEG1.LV_L9
INT_L_X4Y84.NL1BEG0.NE6END1
INT_L_X4Y84.IMUX_L15.NL1END_S3_0
CLBLL_L_X4Y84.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[18]
INT_L_X4Y84.SR1BEG2.SL1END1
INT_L_X4Y83.IMUX_L45.SR1END2
CLBLL_L_X4Y83.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y86.IMUX_L16.LOGIC_OUTS_L22
CLBLL_L_X4Y86.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y86.FAN_ALT0.LOGIC_OUTS_L22
INT_L_X4Y86.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y85.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X4Y85.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y86.SR1BEG1.LOGIC_OUTS_L22
INT_L_X4Y85.SL1BEG1.SR1END1
INT_L_X4Y84.IMUX_L18.SL1END1
CLBLL_L_X4Y84.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18354$abc$16892$auto$blifparse.cc:536:parse_blif$16931.A[3]
INT_R_X3Y86.IMUX36.NR1END2
CLBLM_R_X3Y86.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y84.NW2BEG3.LOGIC_OUTS_L21
INT_R_X3Y85.EL1BEG2.NW2END3
INT_L_X4Y85.BYP_ALT2.EL1END2
INT_L_X4Y85.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y86.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X4Y86.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y84.IMUX37.WL1END2
CLBLM_R_X3Y84.CLBLM_L_D4.CLBLM_IMUX37
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y84.WL1BEG2.LOGIC_OUTS_L21
INT_R_X3Y84.NL1BEG2.WL1END2
INT_R_X3Y85.NR1BEG2.NL1END2
INT_R_X3Y86.IMUX21.NR1END2
CLBLM_R_X3Y86.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18338$abc$16892$auto$blifparse.cc:536:parse_blif$16974.A[3]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y87.SW2BEG3.LOGIC_OUTS_L21
INT_R_X3Y86.IMUX46.SW2END3
CLBLM_R_X3Y86.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y86.IMUX_L6.SR1END2
CLBLL_L_X4Y86.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y86.NL1BEG1.NW2END2
INT_R_X3Y87.IMUX41.NL1END1
CLBLM_R_X3Y87.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X4Y87.SR1BEG2.LOGIC_OUTS_L13
INT_L_X4Y86.SE2BEG2.SR1END2
INT_R_X5Y85.WL1BEG1.SE2END2
INT_L_X4Y85.NW2BEG2.WL1END1
INT_R_X3Y86.IMUX20.NW2END2
CLBLM_R_X3Y86.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18322$abc$16892$auto$blifparse.cc:536:parse_blif$16991.A[3]
INT_R_X3Y86.NR1BEG0.SS2END0
INT_R_X3Y87.FAN_ALT4.NR1END0
INT_R_X3Y87.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y86.IMUX39.FAN_BOUNCE_S3_4
CLBLM_R_X3Y86.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y89.IMUX_L40.LOGIC_OUTS_L12
CLBLL_L_X4Y89.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X3Y88.SR1BEG1.SW2END0
INT_R_X3Y87.IMUX36.SR1END1
CLBLM_R_X3Y87.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y89.SW2BEG0.LOGIC_OUTS_L12
INT_R_X3Y88.SS2BEG0.SW2END0
INT_R_X3Y86.IMUX33.SS2END0
CLBLM_R_X3Y86.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18306$abc$16892$auto$blifparse.cc:536:parse_blif$17006.A[3]
INT_R_X3Y89.IMUX46.WR1END3
CLBLM_R_X3Y89.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y89.IMUX_L45.LOGIC_OUTS_L10
CLBLL_L_X4Y89.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y88.SE2BEG2.SW2END2
INT_R_X3Y87.IMUX37.SE2END2
CLBLM_R_X3Y87.CLBLM_L_D4.CLBLM_IMUX37
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y89.WR1BEG3.LOGIC_OUTS_L10
INT_R_X3Y89.SW2BEG2.WR1END3
INT_L_X2Y88.SR1BEG3.SW2END2
INT_L_X2Y87.SE2BEG3.SR1END3
INT_R_X3Y86.IMUX23.SE2END3
CLBLM_R_X3Y86.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[13]
INT_L_X4Y78.IMUX_L30.SR1END2
CLBLL_L_X4Y78.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y79.SR1BEG2.NN2END2
INT_L_X4Y78.IMUX_L46.SR1END2
CLBLL_L_X4Y78.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y79.IMUX_L36.NN2END2
CLBLL_L_X4Y79.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y73.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y75.NN2BEG2.NN2END2
INT_L_X4Y77.NN2BEG2.NN2END2
INT_L_X4Y79.FAN_ALT5.NN2END2
INT_L_X4Y79.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y79.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y79.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[15]
INT_R_X5Y82.WR1BEG1.NN2END0
INT_L_X4Y82.WL1BEG_N3.WR1END1
INT_R_X3Y82.NN2BEG0.WL1END_N1_3
INT_R_X3Y84.EL1BEG_N3.NN2END0
INT_L_X4Y83.IMUX_L38.EL1END3
CLBLL_L_X4Y83.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y79.NE2BEG0.NE2END0
INT_R_X5Y80.NN2BEG0.NE2END0
INT_R_X5Y82.NW2BEG0.NN2END0
INT_L_X4Y83.IMUX_L16.NW2END0
CLBLL_L_X4Y83.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y79.NL1BEG_N3.NE2END0
INT_L_X4Y79.IMUX_L37.NL1BEG_N3
CLBLL_L_X4Y79.CLBLL_L_D4.CLBLL_IMUX37
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y77.NR1BEG0.LOGIC_OUTS4
INT_R_X3Y78.NE2BEG0.NR1END0
INT_L_X4Y79.IMUX_L16.NE2END0
CLBLL_L_X4Y79.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[12]
INT_L_X4Y78.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y78.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y78.IMUX_L41.FAN_BOUNCE5
CLBLL_L_X4Y78.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X5Y77.NW2BEG0.NE6END0
INT_L_X4Y78.NL1BEG_N3.NW2END0
INT_L_X4Y78.FAN_ALT5.NL1BEG_N3
INT_L_X4Y78.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y78.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y78.CLBLL_L_B2.CLBLL_IMUX19
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y72.NR1BEG1.LOGIC_OUTS5
INT_R_X3Y73.EL1BEG0.NR1END1
INT_L_X4Y73.SS2BEG0.EL1END0
INT_L_X4Y71.NR1BEG0.SS2END0
INT_L_X4Y72.NW2BEG0.NR1END0
INT_R_X3Y73.NE6BEG0.NW2END0
INT_R_X5Y77.NN2BEG0.NE6END0
INT_R_X5Y79.WR1BEG1.NN2END0
INT_L_X4Y79.IMUX_L26.WR1END1
CLBLL_L_X4Y79.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[14]
INT_L_X4Y73.SR1BEG2.LOGIC_OUTS_L19
INT_L_X4Y72.WW2BEG2.SR1END2
INT_L_X2Y72.NN6BEG3.WW2END2
INT_L_X2Y78.EE2BEG3.NN6END3
INT_L_X4Y78.IMUX_L23.EE2END3
CLBLL_L_X4Y78.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y79.NL1BEG0.NE2END1
INT_L_X4Y80.NW2BEG0.NL1END0
INT_R_X3Y81.NW2BEG0.NW2END0
INT_L_X2Y82.EL1BEG_N3.NW2END0
INT_R_X3Y81.NE2BEG3.EL1END3
INT_L_X4Y82.NR1BEG3.NE2END3
INT_L_X4Y83.FAN_ALT3.NR1END3
INT_L_X4Y83.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y83.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X4Y83.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y79.IMUX_L41.NE2END1
CLBLL_L_X4Y79.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y73.NW6BEG1.LOGIC_OUTS_L19
INT_L_X2Y77.NE2BEG1.NW6END1
INT_R_X3Y78.NE2BEG1.NE2END1
INT_L_X4Y79.IMUX_L25.NE2END1
CLBLL_L_X4Y79.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[9]
INT_L_X4Y77.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X4Y77.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y77.IMUX_L20.FAN_BOUNCE1
CLBLL_L_X4Y77.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y78.IMUX_L26.NW2END1
CLBLL_L_X4Y78.CLBLL_L_B4.CLBLL_IMUX26
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y73.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y74.NE2BEG2.NW2END2
INT_R_X3Y75.SE2BEG2.NE2END2
INT_L_X4Y74.WL1BEG1.SE2END2
INT_R_X3Y74.NL1BEG1.WL1END1
INT_R_X3Y75.NE2BEG1.NL1END1
INT_L_X4Y76.NE2BEG1.NE2END1
INT_R_X5Y77.NW2BEG1.NE2END1
INT_L_X4Y78.FAN_ALT4.NW2END1
INT_L_X4Y78.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y77.FAN_ALT1.FAN_BOUNCE_S3_4
INT_L_X4Y77.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y77.IMUX_L26.FAN_BOUNCE1
CLBLL_L_X4Y77.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[11]
INT_L_X4Y78.IMUX_L20.NR1END2
CLBLL_L_X4Y78.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y77.NR1BEG2.NR1END2
INT_L_X4Y78.IMUX_L36.NR1END2
CLBLL_L_X4Y78.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y78.IMUX_L16.BYP_BOUNCE_N3_2
CLBLL_L_X4Y78.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y73.NN2BEG3.LOGIC_OUTS_L7
INT_L_X4Y75.NL1BEG2.NN2END3
INT_L_X4Y76.NR1BEG2.NL1END2
INT_L_X4Y77.BYP_ALT2.NR1END2
INT_L_X4Y77.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y77.IMUX_L14.BYP_BOUNCE2
CLBLL_L_X4Y77.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[8]
INT_L_X4Y77.GFAN1.BYP_BOUNCE1
INT_L_X4Y77.IMUX_L36.GFAN1
CLBLL_L_X4Y77.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y77.BYP_ALT1.NR1END0
INT_L_X4Y77.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y77.IMUX_L21.BYP_BOUNCE1
CLBLL_L_X4Y77.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y76.BYP_ALT0.NN2END0
INT_L_X4Y76.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y76.IMUX_L20.BYP_BOUNCE0
CLBLL_L_X4Y76.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y72.WW2BEG3.LOGIC_OUTS_L7
INT_L_X2Y72.ER1BEG_S0.WW2END3
INT_R_X3Y73.NE2BEG0.ER1END0
INT_L_X4Y74.NN2BEG0.NE2END0
INT_L_X4Y76.NR1BEG0.NN2END0
INT_L_X4Y77.IMUX_L25.NR1END0
CLBLL_L_X4Y77.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[10]
INT_L_X4Y77.BYP_ALT5.NL1END2
INT_L_X4Y77.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y77.IMUX_L37.BYP_BOUNCE5
CLBLL_L_X4Y77.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y78.IMUX_L37.NN2END3
CLBLL_L_X4Y78.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y76.NN2BEG3.NE2END3
INT_L_X4Y78.IMUX_L14.NN2END3
CLBLL_L_X4Y78.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y72.NN2BEG3.LOGIC_OUTS_L3
INT_L_X4Y74.NW2BEG3.NN2END3
INT_R_X3Y75.NE2BEG3.NW2END3
INT_L_X4Y76.NL1BEG2.NE2END3
INT_L_X4Y77.IMUX_L19.NL1END2
CLBLL_L_X4Y77.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[5]
INT_L_X4Y75.IMUX_L37.NR1END2
CLBLL_L_X4Y75.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y74.NW2BEG2.NN2END2
INT_R_X3Y75.IMUX27.NW2END2
CLBLM_R_X3Y75.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y74.NN2BEG2.NN2END2
INT_L_X4Y76.IMUX_L21.NN2END2
CLBLL_L_X4Y76.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y72.NN2BEG2.LOGIC_OUTS_L6
INT_L_X4Y74.NR1BEG2.NN2END2
INT_L_X4Y75.IMUX_L21.NR1END2
CLBLL_L_X4Y75.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[7]
INT_L_X4Y77.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X4Y77.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y76.BYP_ALT7.NR1END3
INT_L_X4Y76.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y77.IMUX_L33.BYP_BOUNCE_N3_7
CLBLL_L_X4Y77.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y75.NR1BEG3.NE2END3
INT_L_X4Y76.IMUX_L23.NR1END3
CLBLL_L_X4Y76.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y72.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X5Y71.NR1BEG3.EL1END3
INT_R_X5Y72.NW2BEG3.NR1END3
INT_L_X4Y73.NW2BEG3.NW2END3
INT_R_X3Y74.NE2BEG3.NW2END3
INT_L_X4Y75.IMUX_L30.NE2END3
CLBLL_L_X4Y75.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[4]
INT_L_X4Y75.IMUX_L41.NR1END0
CLBLL_L_X4Y75.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y75.IMUX17.EL1END0
CLBLM_R_X3Y75.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y75.IMUX32.EL1END0
CLBLM_R_X3Y75.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y68.NW2BEG1.LOGIC_OUTS1
INT_L_X2Y69.NN6BEG1.NW2END1
INT_L_X2Y75.EL1BEG0.NN6END1
INT_R_X3Y75.SE2BEG0.EL1END0
INT_L_X4Y74.NR1BEG0.SE2END0
INT_L_X4Y75.IMUX_L33.NR1END0
CLBLL_L_X4Y75.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[6]
INT_L_X4Y75.IMUX_L36.NL1END2
CLBLL_L_X4Y75.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y76.NR1BEG3.NN2END3
INT_L_X4Y77.IMUX_L23.NR1END3
CLBLL_L_X4Y77.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y74.NN2BEG3.NW2END3
INT_L_X4Y76.IMUX_L30.NN2END3
CLBLL_L_X4Y76.CLBLL_L_C5.CLBLL_IMUX30
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y71.NR1BEG3.LOGIC_OUTS_L21
INT_L_X4Y72.NE2BEG3.NR1END3
INT_R_X5Y73.NW2BEG3.NE2END3
INT_L_X4Y74.NL1BEG2.NW2END3
INT_L_X4Y75.IMUX_L20.NL1END2
CLBLL_L_X4Y75.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d1[1]
INT_R_X3Y87.NL1BEG2.NW6END3
INT_R_X3Y88.IMUX20.NL1END2
CLBLM_R_X3Y88.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y82.WR1BEG_S0.NR1END3
INT_R_X3Y83.BYP_ALT0.WR1END0
INT_R_X3Y83.BYP0.BYP_ALT0
CLBLM_R_X3Y83.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y94.IMUX19.NL1END2
CLBLM_R_X3Y94.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X5Y93.NW2BEG3.NN6END3
INT_L_X4Y94.IMUX_L37.NW2END3
CLBLL_L_X4Y94.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y92.IMUX43.EL1END2
CLBLM_R_X3Y92.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X4Y84.LH12.NE2END3
INT_L_X4Y84.NN6BEG0.LH12
INT_L_X4Y90.WR1BEG1.NN6END0
INT_R_X3Y90.IMUX42.WR1END1
CLBLM_R_X3Y90.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y94.IMUX35.NL1END2
CLBLM_R_X3Y94.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y93.IMUX_L5.NR1END2
CLBLL_L_X4Y93.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X5Y83.NW6BEG3.NE2END3
INT_R_X3Y87.NE2BEG3.NW6END3
INT_L_X4Y88.NW6BEG3.NE2END3
INT_L_X2Y92.EL1BEG2.NW6END3
INT_R_X3Y92.IMUX5.EL1END2
CLBLM_R_X3Y92.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y93.IMUX35.NL1END2
CLBLM_R_X3Y93.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X3Y92.NL1BEG2.WR1END3
INT_R_X3Y93.IMUX43.NL1END2
CLBLM_R_X3Y93.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y83.NE6BEG3.NW2END3
INT_R_X5Y87.NN6BEG3.NE6END3
INT_R_X5Y93.WW2BEG2.NN6END3
INT_R_X3Y93.IMUX13.WW2END2
CLBLM_R_X3Y93.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X4Y92.WR1BEG3.NR1END2
INT_R_X3Y92.BYP_ALT6.WR1END3
INT_R_X3Y92.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y93.IMUX42.BYP_BOUNCE_N3_6
CLBLM_R_X3Y93.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y89.NW6BEG3.NN6END3
INT_R_X3Y93.NL1BEG2.NW6END3
INT_R_X3Y94.EL1BEG1.NL1END2
INT_L_X4Y94.SL1BEG1.EL1END1
INT_L_X4Y93.IMUX_L42.SL1END1
CLBLL_L_X4Y93.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y92.NR1BEG2.NR1END2
INT_L_X4Y93.IMUX_L13.NR1END2
CLBLL_L_X4Y93.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y91.NR1BEG2.NR1END2
INT_L_X4Y92.IMUX_L13.NR1END2
CLBLL_L_X4Y92.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y90.BYP_ALT6.NW2END3
INT_L_X4Y90.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y91.IMUX_L34.BYP_BOUNCE_N3_6
CLBLL_L_X4Y91.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y82.LVB_L0.NR1END3
INT_L_X4Y82.NW6BEG2.LVB_L0
INT_L_X2Y86.NE6BEG2.NW6END2
INT_L_X4Y90.NR1BEG2.NE6END2
INT_L_X4Y91.IMUX_L5.NR1END2
CLBLL_L_X4Y91.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y89.IMUX_L35.NN2END2
CLBLL_L_X4Y89.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y88.IMUX_L35.NL1END2
CLBLL_L_X4Y88.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X5Y82.NW6BEG3.NE2END3
INT_R_X3Y86.EL1BEG2.NW6END3
INT_L_X4Y86.IMUX_L43.EL1END2
CLBLL_L_X4Y86.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y79.NW6BEG3.SW2END2
INT_L_X2Y83.NL1BEG2.NW6END3
INT_L_X2Y84.EL1BEG1.NL1END2
INT_R_X3Y84.SE2BEG1.EL1END1
INT_L_X4Y83.IMUX_L43.SE2END1
CLBLL_L_X4Y83.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y78.IMUX_L34.ER1END1
CLBLL_L_X4Y78.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y77.IMUX_L42.BYP_BOUNCE0
CLBLL_L_X4Y77.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y75.IMUX_L42.SR1BEG_S0
CLBLL_L_X4Y75.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y90.IMUX_L42.FAN_BOUNCE1
CLBLL_L_X4Y90.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y89.IMUX_L12.NN2END2
CLBLL_L_X4Y89.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y88.IMUX_L4.NL1END2
CLBLL_L_X4Y88.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y85.NR1BEG2.NL1END2
INT_L_X4Y86.IMUX_L13.NR1END2
CLBLL_L_X4Y86.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y83.IMUX_L13.NW2END3
CLBLL_L_X4Y83.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y78.IMUX_L42.ER1END1
CLBLL_L_X4Y78.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y79.SS2BEG0.SR1BEG_S0
INT_L_X4Y77.BYP_ALT0.SS2END0
INT_L_X4Y77.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y77.IMUX_L34.BYP_BOUNCE0
CLBLL_L_X4Y77.CLBLL_L_C6.CLBLL_IMUX34
INT_R_X3Y75.IMUX12.WL1END1
CLBLM_R_X3Y75.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y83.NN6BEG3.NE2END3
INT_R_X5Y89.NW2BEG3.NN6END3
INT_L_X4Y90.FAN_ALT1.NW2END3
INT_L_X4Y90.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y90.IMUX_L34.FAN_BOUNCE1
CLBLL_L_X4Y90.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y89.IMUX_L42.WR1END1
CLBLL_L_X4Y89.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y81.NN6BEG3.LOGIC_OUTS_L17
INT_L_X4Y87.NL1BEG2.NN6END3
INT_L_X4Y88.IMUX_L12.NL1END2
CLBLL_L_X4Y88.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y84.NL1BEG1.NL1END2
INT_L_X4Y85.IMUX_L34.NL1END1
CLBLL_L_X4Y85.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y79.IMUX_L42.SR1BEG_S0
CLBLL_L_X4Y79.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y78.IMUX_L13.SL1END2
CLBLL_L_X4Y78.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y81.SS2BEG3.LOGIC_OUTS_L17
INT_L_X4Y79.SR1BEG_S0.SS2END3
INT_L_X4Y79.SW2BEG0.SR1BEG_S0
INT_R_X3Y78.ER1BEG1.SW2END0
INT_L_X4Y78.SS2BEG1.ER1END1
INT_L_X4Y76.IMUX_L34.SS2END1
CLBLL_L_X4Y76.CLBLL_L_C6.CLBLL_IMUX34
INT_R_X3Y75.IMUX35.WL1END1
CLBLM_R_X3Y75.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y82.NE2BEG3.NR1END3
INT_R_X5Y83.LH12.NE2END3
INT_R_X5Y83.NN6BEG0.LH12
INT_R_X5Y89.WR1BEG1.NN6END0
INT_L_X4Y89.IMUX_L34.WR1END1
CLBLL_L_X4Y89.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y87.NN2BEG2.NN2END2
INT_L_X4Y89.IMUX_L4.NN2END2
CLBLL_L_X4Y89.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y81.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y82.NW2BEG3.NR1END3
INT_R_X3Y83.NE2BEG3.NW2END3
INT_L_X4Y84.NL1BEG2.NE2END3
INT_L_X4Y85.NN2BEG2.NL1END2
INT_L_X4Y87.IMUX_L12.NN2END2
CLBLL_L_X4Y87.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y81.NE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y82.NW2BEG3.NE2END3
INT_L_X4Y83.NL1BEG2.NW2END3
INT_L_X4Y84.IMUX_L12.NL1END2
CLBLL_L_X4Y84.CLBLL_LL_B6.CLBLL_IMUX12
INT_L_X4Y79.IMUX_L13.SW2END2
CLBLL_L_X4Y79.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y77.IMUX_L13.SL1END2
CLBLL_L_X4Y77.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y81.SS6BEG3.LOGIC_OUTS_L17
INT_L_X4Y75.SR1BEG_S0.SS6END3
INT_L_X4Y75.IMUX_L34.SR1BEG_S0
CLBLL_L_X4Y75.CLBLL_L_C6.CLBLL_IMUX34
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y81.EL1BEG2.LOGIC_OUTS_L17
INT_R_X5Y81.SL1BEG2.EL1END2
INT_R_X5Y80.SW2BEG2.SL1END2
INT_L_X4Y79.SL1BEG2.SW2END2
INT_L_X4Y78.SL1BEG2.SL1END2
INT_L_X4Y77.SS2BEG2.SL1END2
INT_L_X4Y75.WL1BEG1.SS2END2
INT_R_X3Y75.IMUX43.WL1END1
CLBLM_R_X3Y75.CLBLM_M_D6.CLBLM_IMUX43

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d1[0]
INT_R_X3Y88.FAN_ALT3.SW2END3
INT_R_X3Y88.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y88.IMUX21.FAN_BOUNCE3
CLBLM_R_X3Y88.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y83.FAN_ALT5.NR1END2
INT_R_X3Y83.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y83.IMUX9.FAN_BOUNCE5
CLBLM_R_X3Y83.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y83.BYP_ALT2.NR1END2
INT_R_X3Y83.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y83.IMUX14.BYP_BOUNCE2
CLBLM_R_X3Y83.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y94.BYP_ALT0.WR1END0
INT_R_X3Y94.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y94.IMUX26.BYP_BOUNCE0
CLBLM_R_X3Y94.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y94.NE2BEG0.NE2END0
INT_L_X4Y94.IMUX_L39.NE2END_S3_0
CLBLL_L_X4Y94.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y92.IMUX38.EL1END3
CLBLM_R_X3Y92.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y90.IMUX46.SW2END3
CLBLM_R_X3Y90.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y94.IMUX32.NE2END0
CLBLM_R_X3Y94.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X4Y93.IMUX_L3.ER1END1
CLBLL_L_X4Y93.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y91.NL1BEG_N3.SW2END_N0_3
INT_R_X3Y91.BYP_ALT3.NL1BEG_N3
INT_R_X3Y91.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y92.IMUX9.BYP_BOUNCE_N3_3
CLBLM_R_X3Y92.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y93.NE2BEG0.NW6END0
INT_R_X3Y93.IMUX31.NE2END_S3_0
CLBLM_R_X3Y93.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X2Y93.EL1BEG_N3.NW6END0
INT_R_X3Y92.NR1BEG3.EL1END3
INT_R_X3Y93.IMUX38.NR1END3
CLBLM_R_X3Y93.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y93.IMUX26.SR1BEG_S0
CLBLM_R_X3Y93.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y93.IMUX41.SR1BEG_S0
CLBLM_R_X3Y93.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y93.IMUX_L39.EE2END3
CLBLL_L_X4Y93.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y93.WR1BEG_S0.EE2END3
INT_R_X3Y93.SR1BEG_S0.WR1END_S1_0
INT_R_X3Y93.ER1BEG1.SR1BEG_S0
INT_L_X4Y93.IMUX_L19.ER1END1
CLBLL_L_X4Y93.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y91.BYP_ALT6.SS2END3
INT_L_X4Y91.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y92.IMUX_L26.BYP_BOUNCE_N3_6
CLBLL_L_X4Y92.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y91.IMUX_L23.SS2END3
CLBLL_L_X4Y91.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y90.ER1BEG_S0.SW2END3
INT_L_X4Y91.IMUX_L10.ER1END0
CLBLL_L_X4Y91.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y89.IMUX_L32.ER1END0
CLBLL_L_X4Y89.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y88.IMUX_L31.SE2END3
CLBLL_L_X4Y88.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y86.IMUX_L45.SW2END2
CLBLL_L_X4Y86.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y83.IMUX_L47.SE2END3
CLBLL_L_X4Y83.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y78.IMUX_L33.SR1BEG_S0
CLBLL_L_X4Y78.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y77.IMUX_L46.SL1END3
CLBLL_L_X4Y77.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y75.IMUX_L46.ER1END3
CLBLL_L_X4Y75.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y90.IMUX_L41.NR1END0
CLBLL_L_X4Y90.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y88.ER1BEG_S0.SW2END3
INT_L_X4Y89.IMUX_L17.ER1END0
CLBLL_L_X4Y89.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y88.IMUX_L11.ER1END1
CLBLL_L_X4Y88.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y87.SW2BEG2.SL1END2
INT_L_X4Y86.IMUX_L14.SW2END2
CLBLL_L_X4Y86.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y84.SE2BEG3.EL1END3
INT_L_X4Y83.IMUX_L14.SE2END3
CLBLL_L_X4Y83.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y78.IMUX_L39.SS2END3
CLBLL_L_X4Y78.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y78.SL1BEG3.SS2END3
INT_L_X4Y77.IMUX_L30.SL1END3
CLBLL_L_X4Y77.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y82.LH12.ER1END3
INT_L_X4Y82.SS6BEG0.LH12
INT_L_X4Y76.SW2BEG0.SS6END0
INT_R_X3Y75.IMUX18.SW2END0
CLBLM_R_X3Y75.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y89.NR1BEG0.NE6END0
INT_L_X4Y90.NL1BEG_N3.NR1END0
INT_L_X4Y90.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y90.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y88.NR1BEG3.SE2END3
INT_L_X4Y89.IMUX_L46.NR1END3
CLBLL_L_X4Y89.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y90.SE2BEG3.SW2END3
INT_L_X4Y89.SW2BEG3.SE2END3
INT_R_X3Y88.SR1BEG_S0.SW2END3
INT_R_X3Y88.ER1BEG1.SR1BEG_S0
INT_L_X4Y88.IMUX_L27.ER1END1
CLBLL_L_X4Y88.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X5Y84.NW2BEG1.NE2END1
INT_L_X4Y85.IMUX_L33.NW2END1
CLBLL_L_X4Y85.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y79.IMUX_L39.SL1END3
CLBLL_L_X4Y79.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y78.IMUX_L25.SR1BEG_S0
CLBLL_L_X4Y78.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y78.SR1BEG_S0.SS2END3
INT_L_X4Y78.SS2BEG0.SR1BEG_S0
INT_L_X4Y76.IMUX_L33.SS2END0
CLBLL_L_X4Y76.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y75.IMUX28.SL1END2
CLBLM_R_X3Y75.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y82.NN6BEG2.LOGIC_OUTS2
INT_R_X3Y88.NE2BEG2.NN6END2
INT_L_X4Y89.IMUX_L20.NE2END2
CLBLL_L_X4Y89.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X3Y82.NR1BEG2.LOGIC_OUTS2
INT_R_X3Y83.EL1BEG1.NR1END2
INT_L_X4Y83.NE2BEG1.EL1END1
INT_R_X5Y84.NW6BEG1.NE2END1
INT_R_X3Y88.NE2BEG1.NW6END1
INT_L_X4Y89.IMUX_L11.NE2END1
CLBLL_L_X4Y89.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y85.NE6BEG0.NW6END0
INT_L_X4Y89.NW6BEG0.NE6END0
INT_L_X2Y93.NL1BEG_N3.NW6END0
INT_L_X2Y93.EE2BEG3.NL1BEG_N3
INT_L_X4Y93.SS2BEG3.EE2END3
INT_L_X4Y91.SW2BEG3.SS2END3
INT_R_X3Y90.SL1BEG3.SW2END3
INT_R_X3Y89.SE2BEG3.SL1END3
INT_L_X4Y88.EL1BEG2.SE2END3
INT_R_X5Y88.SL1BEG2.EL1END2
INT_R_X5Y87.WL1BEG1.SL1END2
INT_L_X4Y87.IMUX_L27.WL1END1
CLBLL_L_X4Y87.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X4Y81.NW6BEG0.SS2END_N0_3
INT_L_X2Y85.EL1BEG_N3.NW6END0
INT_R_X3Y84.EL1BEG2.EL1END3
INT_L_X4Y84.IMUX_L27.EL1END2
CLBLL_L_X4Y84.CLBLL_LL_B4.CLBLL_IMUX27
INT_L_X4Y80.SL1BEG3.SS2END3
INT_L_X4Y79.IMUX_L14.SL1END3
CLBLL_L_X4Y79.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y82.ER1BEG3.LOGIC_OUTS2
INT_L_X4Y82.SS2BEG3.ER1END3
INT_L_X4Y80.SS2BEG3.SS2END3
INT_L_X4Y78.SS2BEG3.SS2END3
INT_L_X4Y77.IMUX_L16.SS2END_N0_3
CLBLL_L_X4Y77.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y75.ER1BEG3.SL1END2
INT_L_X4Y75.IMUX_L23.ER1END3
CLBLL_L_X4Y75.CLBLL_L_C3.CLBLL_IMUX23
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y82.SS6BEG2.LOGIC_OUTS2
INT_R_X3Y76.SL1BEG2.SS6END2
INT_R_X3Y75.IMUX44.SL1END2
CLBLM_R_X3Y75.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[0]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y70.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y72.NL1BEG0.NN2END1
INT_R_X3Y73.NN2BEG0.NL1END0
INT_R_X3Y75.IMUX40.NN2END0
CLBLM_R_X3Y75.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[1]
INT_R_X3Y75.IMUX31.NL1END_S3_0
CLBLM_R_X3Y75.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y75.NL1BEG0.LOGIC_OUTS1
INT_R_X3Y75.IMUX47.NL1END_S3_0
CLBLM_R_X3Y75.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[3]
INT_R_X3Y75.NE2BEG0.NL1END0
INT_L_X4Y75.IMUX_L39.NE2END_S3_0
CLBLL_L_X4Y75.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y75.IMUX24.NL1END0
CLBLM_R_X3Y75.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X3Y75.IMUX22.NL1BEG_N3
CLBLM_R_X3Y75.CLBLM_M_C3.CLBLM_IMUX22
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y73.NW2BEG1.LOGIC_OUTS_L1
INT_R_X3Y74.NL1BEG0.NW2END1
INT_R_X3Y75.NL1BEG_N3.NL1END0
INT_R_X3Y75.IMUX38.NL1BEG_N3
CLBLM_R_X3Y75.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.mult_res[2]
INT_R_X3Y75.IMUX15.NE2END3
CLBLM_R_X3Y75.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y75.IMUX29.NE2END3
CLBLM_R_X3Y75.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y64.NN6BEG3.LOGIC_OUTS_L7
INT_L_X4Y70.NW6BEG3.NN6END3
INT_L_X2Y74.NE2BEG3.NW6END3
INT_R_X3Y75.IMUX45.NE2END3
CLBLM_R_X3Y75.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d1[3]
INT_R_X3Y88.IMUX3.NW2END2
CLBLM_R_X3Y88.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y89.IMUX_L19.NW2END2
CLBLL_L_X4Y89.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y89.IMUX9.NL1END1
CLBLM_R_X3Y89.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y88.IMUX19.NW2END2
CLBLM_R_X3Y88.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y93.FAN_ALT5.NR1END2
INT_R_X3Y93.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y93.IMUX9.FAN_BOUNCE5
CLBLM_R_X3Y93.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y88.IMUX_L21.NR1END2
CLBLL_L_X4Y88.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y90.SL1BEG1.NE2END1
INT_L_X4Y89.IMUX_L10.SL1END1
CLBLL_L_X4Y89.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y86.IMUX19.WL1END1
CLBLM_R_X3Y86.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y88.WR1BEG3.NR1END2
INT_R_X3Y88.IMUX46.WR1END3
CLBLM_R_X3Y88.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y89.NE2BEG1.NL1END1
INT_L_X4Y90.NN6BEG1.NE2END1
INT_L_X4Y96.NR1BEG1.NN6END1
INT_L_X4Y97.IMUX_L3.NR1END1
CLBLL_L_X4Y97.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y89.IMUX26.NL1END1
CLBLM_R_X3Y89.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y88.SR1BEG2.NW2END2
INT_R_X3Y87.IMUX5.SR1END2
CLBLM_R_X3Y87.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y90.NL1BEG1.NN2END2
INT_R_X3Y91.IMUX9.NL1END1
CLBLM_R_X3Y91.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y87.IMUX_L21.LOGIC_OUTS_L16
CLBLL_L_X4Y87.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y87.IMUX_L29.LOGIC_OUTS_L16
CLBLL_L_X4Y87.CLBLL_LL_C2.CLBLL_IMUX29
INT_R_X3Y90.IMUX35.NN2END2
CLBLM_R_X3Y90.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y87.SS2BEG2.LOGIC_OUTS_L16
INT_L_X4Y85.FAN_ALT1.SS2END2
INT_L_X4Y85.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y85.IMUX_L42.FAN_BOUNCE1
CLBLL_L_X4Y85.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y90.NL1BEG1.NN2END2
INT_L_X4Y91.NW2BEG1.NL1END1
INT_R_X3Y92.IMUX42.NW2END1
CLBLM_R_X3Y92.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y88.IMUX_L13.NR1END2
CLBLL_L_X4Y88.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y93.NE2BEG2.NR1END2
INT_L_X4Y94.FAN_ALT7.NE2END2
INT_L_X4Y94.FAN_BOUNCE7.FAN_ALT7
INT_L_X4Y94.IMUX_L34.FAN_BOUNCE7
CLBLL_L_X4Y94.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y87.IMUX_L13.LOGIC_OUTS_L16
CLBLL_L_X4Y87.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y88.NL1BEG1.NW2END2
INT_R_X3Y89.IMUX42.NL1END1
CLBLM_R_X3Y89.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y86.IMUX42.WL1END1
CLBLM_R_X3Y86.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y86.NN2BEG2.WL1END1
INT_L_X4Y88.IMUX_L43.NN2END2
CLBLL_L_X4Y88.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y84.IMUX_L6.SS2END2
CLBLL_L_X4Y84.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y92.NR1BEG2.NN2END2
INT_R_X3Y93.IMUX12.NR1END2
CLBLM_R_X3Y93.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y84.WL1BEG_N3.SL1END0
INT_L_X4Y84.IMUX_L8.WL1END_N1_3
CLBLL_L_X4Y84.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y92.IMUX_L34.EL1END1
CLBLL_L_X4Y92.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y86.IMUX_L35.WL1END1
CLBLL_L_X4Y86.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y87.NE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y88.NW2BEG2.NE2END2
INT_L_X4Y89.IMUX_L43.NW2END2
CLBLL_L_X4Y89.CLBLL_LL_D6.CLBLL_IMUX43
INT_L_X4Y86.IMUX_L11.WL1END1
CLBLL_L_X4Y86.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y87.IMUX_L42.NL1END1
CLBLL_L_X4Y87.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y84.SE2BEG2.SS2END2
INT_R_X5Y83.WL1BEG1.SE2END2
INT_L_X4Y83.IMUX_L4.WL1END1
CLBLL_L_X4Y83.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y87.NR1BEG2.LOGIC_OUTS_L16
INT_L_X4Y88.NN2BEG2.NR1END2
INT_L_X4Y90.IMUX_L5.NN2END2
CLBLL_L_X4Y90.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y81.NE2BEG1.SE2END1
INT_R_X5Y82.NW2BEG1.NE2END1
INT_L_X4Y83.IMUX_L42.NW2END1
CLBLL_L_X4Y83.CLBLL_L_D6.CLBLL_IMUX42
INT_R_X3Y88.NN2BEG2.NW2END2
INT_R_X3Y90.NN2BEG2.NN2END2
INT_R_X3Y92.EL1BEG1.NN2END2
INT_L_X4Y92.BYP_ALT1.EL1END1
INT_L_X4Y92.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y92.IMUX_L5.BYP_BOUNCE1
CLBLL_L_X4Y92.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y82.SE2BEG1.SS6END1
INT_L_X4Y81.IMUX_L34.SE2END1
CLBLL_L_X4Y81.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y87.WL1BEG1.LOGIC_OUTS_L16
INT_R_X3Y87.IMUX42.WL1END1
CLBLM_R_X3Y87.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y84.IMUX42.WW2END0
CLBLM_R_X3Y84.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y86.IMUX_L42.WL1END1
CLBLL_L_X4Y86.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y86.SS2BEG2.SL1END2
INT_L_X4Y84.SS2BEG2.SS2END2
INT_L_X4Y82.IMUX_L14.SS2END2
CLBLL_L_X4Y82.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y80.IMUX26.SS2END1
CLBLM_R_X3Y80.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y86.WL1BEG1.SE2END2
INT_L_X4Y86.NL1BEG1.WL1END1
INT_L_X4Y87.EL1BEG0.NL1END1
INT_R_X5Y87.SS2BEG0.EL1END0
INT_R_X5Y85.SL1BEG0.SS2END0
INT_R_X5Y84.WW2BEG0.SL1END0
INT_R_X3Y84.IMUX9.WW2END0
CLBLM_R_X3Y84.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y87.IMUX_L5.LOGIC_OUTS_L16
CLBLL_L_X4Y87.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y87.SE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y86.SS6BEG2.SE2END2
INT_R_X5Y80.WL1BEG1.SS6END2
INT_L_X4Y80.IMUX_L42.WL1END1
CLBLL_L_X4Y80.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X4Y87.SL1BEG2.LOGIC_OUTS_L16
INT_L_X4Y86.WL1BEG1.SL1END2
INT_R_X3Y86.IMUX34.WL1END1
CLBLM_R_X3Y86.CLBLM_L_C6.CLBLM_IMUX34
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y87.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y88.SS6BEG1.NW2END2
INT_R_X3Y82.SS2BEG1.SS6END1
INT_R_X3Y80.IMUX42.SS2END1
CLBLM_R_X3Y80.CLBLM_L_D6.CLBLM_IMUX42

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d1[2]
INT_R_X3Y87.BYP_ALT6.NW2END3
INT_R_X3Y87.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y88.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X3Y88.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y87.IMUX21.NW2END3
CLBLM_R_X3Y87.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y88.IMUX23.NN2END3
CLBLM_R_X3Y88.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y92.IMUX33.NL1END1
CLBLM_R_X3Y92.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y95.IMUX_L37.NN2END3
CLBLL_L_X4Y95.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y83.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y83.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y83.FAN_ALT3.SW2END3
INT_R_X3Y83.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y83.IMUX19.FAN_BOUNCE3
CLBLM_R_X3Y83.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y88.NE2BEG3.NW6END3
INT_R_X3Y89.IMUX14.NE2END3
CLBLM_R_X3Y89.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y87.IMUX6.NW2END3
CLBLM_R_X3Y87.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y93.NW2BEG3.NR1END3
INT_R_X3Y94.IMUX13.NW2END3
CLBLM_R_X3Y94.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y92.IMUX18.NL1END1
CLBLM_R_X3Y92.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y95.IMUX_L30.NN2END3
CLBLL_L_X4Y95.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y93.NN2BEG3.NR1END3
INT_L_X4Y95.IMUX_L14.NN2END3
CLBLL_L_X4Y95.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y90.IMUX_L25.NL1END1
CLBLL_L_X4Y90.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y90.IMUX29.WR1END3
CLBLM_R_X3Y90.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X4Y85.IMUX_L39.NR1END3
CLBLL_L_X4Y85.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y92.IMUX41.NL1END1
CLBLM_R_X3Y92.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y88.IMUX_L19.NW2END2
CLBLL_L_X4Y88.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y84.NW6BEG3.LOGIC_OUTS_L3
INT_L_X2Y88.NE6BEG3.NW6END3
INT_L_X4Y92.NR1BEG3.NE6END3
INT_L_X4Y93.NR1BEG3.NR1END3
INT_L_X4Y94.IMUX_L23.NR1END3
CLBLL_L_X4Y94.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y86.NL1BEG2.NW2END3
INT_L_X4Y87.IMUX_L19.NL1END2
CLBLL_L_X4Y87.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y86.NN2BEG3.NW2END3
INT_R_X3Y88.NL1BEG2.NN2END3
INT_R_X3Y89.IMUX36.NL1END2
CLBLM_R_X3Y89.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y86.IMUX37.NW2END3
CLBLM_R_X3Y86.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X5Y87.NW2BEG2.NE2END2
INT_L_X4Y88.IMUX_L44.NW2END2
CLBLL_L_X4Y88.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X3Y83.ER1BEG_S0.SW2END3
INT_L_X4Y84.IMUX_L25.ER1END0
CLBLL_L_X4Y84.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y92.NR1BEG1.NL1END1
INT_R_X3Y93.IMUX18.NR1END1
CLBLM_R_X3Y93.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y87.NE6BEG3.NW2END3
INT_R_X5Y91.NW2BEG3.NE6END3
INT_L_X4Y92.IMUX_L21.NW2END3
CLBLL_L_X4Y92.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y86.IMUX_L22.NW2END3
CLBLL_L_X4Y86.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y89.IMUX_L44.NL1END2
CLBLL_L_X4Y89.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y86.IMUX_L3.NL1END2
CLBLL_L_X4Y86.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y84.IMUX_L23.LOGIC_OUTS_L3
CLBLL_L_X4Y84.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y87.IMUX_L37.NR1END2
CLBLL_L_X4Y87.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y83.IMUX_L7.SL1END3
CLBLL_L_X4Y83.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y89.NL1BEG1.NL1END2
INT_L_X4Y90.IMUX_L9.NL1END1
CLBLL_L_X4Y90.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y83.IMUX_L39.SL1END3
CLBLL_L_X4Y83.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X5Y87.NW6BEG2.NE2END2
INT_R_X3Y91.NL1BEG1.NW6END2
INT_R_X3Y92.EL1BEG0.NL1END1
INT_L_X4Y92.IMUX_L0.EL1END0
CLBLL_L_X4Y92.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y82.SL1BEG3.SE2END3
INT_L_X4Y81.IMUX_L30.SL1END3
CLBLL_L_X4Y81.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y86.NW2BEG3.NW2END3
INT_R_X3Y87.IMUX46.NW2END3
CLBLM_R_X3Y87.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y84.NL1BEG_N3.SW2END_N0_3
INT_R_X3Y84.IMUX46.NL1BEG_N3
CLBLM_R_X3Y84.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y86.IMUX_L36.NL1END2
CLBLL_L_X4Y86.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y83.IMUX_L31.SL1END3
CLBLL_L_X4Y83.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y80.IMUX_L14.SE2END3
CLBLL_L_X4Y80.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y82.NN6BEG3.SE2END3
INT_L_X4Y88.NL1BEG2.NN6END3
INT_L_X4Y89.NR1BEG2.NL1END2
INT_L_X4Y90.WR1BEG3.NR1END2
INT_R_X3Y90.IMUX14.WR1END3
CLBLM_R_X3Y90.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y86.NR1BEG2.NL1END2
INT_L_X4Y87.NL1BEG1.NR1END2
INT_L_X4Y88.IMUX_L41.NL1END1
CLBLL_L_X4Y88.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y84.SL1BEG3.LOGIC_OUTS_L3
INT_L_X4Y83.IMUX_L23.SL1END3
CLBLL_L_X4Y83.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y84.NE2BEG3.LOGIC_OUTS_L3
INT_R_X5Y85.NW2BEG3.NE2END3
INT_L_X4Y86.SS6BEG2.NW2END3
INT_L_X4Y80.WL1BEG1.SS6END2
INT_R_X3Y80.IMUX19.WL1END1
CLBLM_R_X3Y80.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y85.NL1BEG2.NR1END3
INT_L_X4Y86.NE2BEG2.NL1END2
INT_R_X5Y87.WR1BEG3.NE2END2
INT_L_X4Y87.IMUX_L6.WR1END3
CLBLL_L_X4Y87.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y83.SE2BEG3.SW2END3
INT_L_X4Y82.SW2BEG3.SE2END3
INT_R_X3Y81.SE2BEG3.SW2END3
INT_L_X4Y80.IMUX_L46.SE2END3
CLBLL_L_X4Y80.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y84.NR1BEG3.LOGIC_OUTS_L3
INT_L_X4Y85.NW2BEG3.NR1END3
INT_R_X3Y86.IMUX30.NW2END3
CLBLM_R_X3Y86.CLBLM_L_C5.CLBLM_IMUX30
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y84.SW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y83.SL1BEG3.SW2END3
INT_R_X3Y82.SS2BEG3.SL1END3
INT_R_X3Y80.IMUX46.SS2END3
CLBLM_R_X3Y80.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18404$abc$16892$auto$blifparse.cc:536:parse_blif$16926.A[3]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y75.NR1BEG1.LOGIC_OUTS23
INT_R_X3Y76.NN2BEG1.NR1END1
INT_R_X3Y78.NN2BEG1.NN2END1
INT_R_X3Y80.IMUX41.NN2END1
CLBLM_R_X3Y80.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18392$abc$16892$auto$blifparse.cc:536:parse_blif$16973.A[3]
INT_L_X4Y79.WR1BEG2.NE6END1
INT_R_X3Y79.NN2BEG2.WR1END2
INT_R_X3Y81.NE2BEG2.NN2END2
INT_L_X4Y82.NR1BEG2.NE2END2
INT_L_X4Y83.NW2BEG2.NR1END2
INT_R_X3Y84.IMUX36.NW2END2
CLBLM_R_X3Y84.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y75.WW2BEG0.LOGIC_OUTS_L18
INT_L_X2Y75.NE6BEG1.WW2END0
INT_L_X4Y79.NW2BEG1.NE6END1
INT_R_X3Y80.NW2BEG1.NW2END1
INT_L_X2Y81.EL1BEG0.NW2END1
INT_R_X3Y80.IMUX39.EL1END_S3_0
CLBLM_R_X3Y80.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18380$abc$16892$auto$blifparse.cc:536:parse_blif$16989.A[1]
INT_R_X5Y83.NW2BEG3.NE6END3
INT_L_X4Y84.IMUX_L21.NW2END3
CLBLL_L_X4Y84.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y78.NW2BEG3.NR1END3
INT_R_X3Y79.NE6BEG3.NW2END3
INT_R_X5Y83.WR1BEG_S0.NE6END3
INT_L_X4Y84.WR1BEG1.WR1END0
INT_R_X3Y84.IMUX41.WR1END1
CLBLM_R_X3Y84.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y77.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y78.NR1BEG3.NR1END3
INT_L_X4Y79.NW2BEG3.NR1END3
INT_R_X3Y80.IMUX37.NW2END3
CLBLM_R_X3Y80.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18366$abc$16892$auto$blifparse.cc:536:parse_blif$17005.A[3]
INT_L_X4Y86.WR1BEG1.NE6END0
INT_R_X3Y86.IMUX41.WR1END1
CLBLM_R_X3Y86.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y85.FAN_ALT0.SL1END0
INT_L_X4Y85.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y84.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X4Y84.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y79.SS2BEG3.LOGIC_OUTS_L17
INT_L_X4Y78.NW6BEG0.SS2END_N0_3
INT_L_X2Y82.NE6BEG0.NW6END0
INT_L_X4Y86.SL1BEG0.NE6END0
INT_L_X4Y85.WL1BEG_N3.SL1END0
INT_R_X3Y84.IMUX39.WL1END3
CLBLM_R_X3Y84.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y79.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y79.NL1BEG2.WL1END2
INT_R_X3Y80.IMUX36.NL1END2
CLBLM_R_X3Y80.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$sshr$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/normalizer.sv:75$107.Y[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shift_d1[4]
INT_R_X3Y90.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X3Y90.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y88.IMUX0.NR1END0
CLBLM_R_X3Y88.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y89.IMUX_L16.NR1END0
CLBLL_L_X4Y89.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y89.BYP_ALT2.EL1END2
INT_R_X3Y89.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y89.IMUX6.BYP_BOUNCE2
CLBLM_R_X3Y89.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y88.IMUX13.WL1END2
CLBLM_R_X3Y88.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y91.NW2BEG1.WR1END1
INT_L_X2Y92.NE2BEG1.NW2END1
INT_R_X3Y93.IMUX10.NE2END1
CLBLM_R_X3Y93.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y87.NR1BEG3.EL1END3
INT_L_X4Y88.IMUX_L30.NR1END3
CLBLL_L_X4Y88.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y88.NR1BEG0.NE2END0
INT_L_X4Y89.IMUX_L9.NR1END0
CLBLL_L_X4Y89.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y86.IMUX16.WL1END_N1_3
CLBLM_R_X3Y86.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y87.NE2BEG3.EL1END3
INT_R_X5Y88.WR1BEG_S0.NE2END3
INT_L_X4Y88.WL1BEG2.WR1END_S1_0
INT_R_X3Y88.IMUX36.WL1END2
CLBLM_R_X3Y88.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y91.NE2BEG0.NN6END0
INT_R_X5Y92.NW6BEG0.NE2END0
INT_R_X3Y96.NE2BEG0.NW6END0
INT_L_X4Y97.IMUX_L9.NE2END0
CLBLL_L_X4Y97.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y88.NW2BEG0.NR1END0
INT_L_X2Y89.NL1BEG_N3.NW2END0
INT_L_X2Y89.EL1BEG2.NL1BEG_N3
INT_R_X3Y89.IMUX13.EL1END2
CLBLM_R_X3Y89.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X4Y86.NW2BEG1.NW2END1
INT_R_X3Y87.IMUX25.NW2END1
CLBLM_R_X3Y87.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y87.BYP_ALT0.NN2END0
INT_R_X3Y87.BYP0.BYP_ALT0
CLBLM_R_X3Y87.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y86.WL1BEG_N3.NW2END1
INT_R_X3Y86.IMUX0.WL1END_N1_3
CLBLM_R_X3Y86.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y85.NN6BEG0.NW2END0
INT_L_X4Y91.WR1BEG1.NN6END0
INT_R_X3Y91.BYP_ALT1.WR1END1
INT_R_X3Y91.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y91.IMUX5.BYP_BOUNCE1
CLBLM_R_X3Y91.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y87.IMUX_L23.EL1END3
CLBLL_L_X4Y87.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y86.NL1BEG0.NW2END1
INT_L_X4Y87.IMUX_L32.NL1END0
CLBLL_L_X4Y87.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X3Y85.IMUX3.WR1END1
CLBLM_R_X3Y85.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y87.NE2BEG0.NN2END0
INT_L_X4Y88.IMUX_L0.NE2END0
CLBLL_L_X4Y88.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y85.NN2BEG0.NW6END0
INT_R_X3Y87.NR1BEG0.NN2END0
INT_R_X3Y88.EL1BEG_N3.NR1END0
INT_L_X4Y87.IMUX_L7.EL1END3
CLBLL_L_X4Y87.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y83.NE2BEG0.SE2END0
INT_R_X5Y84.NW2BEG0.NE2END0
INT_L_X4Y85.WR1BEG1.NW2END0
INT_R_X3Y85.IMUX26.WR1END1
CLBLM_R_X3Y85.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y84.IMUX_L3.ER1END1
CLBLL_L_X4Y84.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y84.IMUX_L11.ER1END1
CLBLL_L_X4Y84.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y86.IMUX_L18.NW2END1
CLBLL_L_X4Y86.CLBLL_LL_B2.CLBLL_IMUX18
INT_R_X3Y84.ER1BEG1.SR1BEG_S0
INT_L_X4Y84.NE2BEG1.ER1END1
INT_R_X5Y85.NW2BEG1.NE2END1
INT_L_X4Y86.IMUX_L2.NW2END1
CLBLL_L_X4Y86.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y84.SE2BEG0.SR1BEG_S0
INT_L_X4Y83.IMUX_L17.SE2END0
CLBLL_L_X4Y83.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y82.SL1BEG1.LOGIC_OUTS_L5
INT_L_X4Y81.IMUX_L10.SL1END1
CLBLL_L_X4Y81.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y84.IMUX19.BYP_BOUNCE1
CLBLM_R_X3Y84.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y82.IMUX_L26.LOGIC_OUTS_L5
CLBLL_L_X4Y82.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y82.SW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y81.ER1BEG2.SW2END1
INT_L_X4Y81.ER1BEG3.ER1END2
INT_R_X5Y81.LH12.ER1END3
INT_R_X5Y81.NW6BEG0.LH12
INT_R_X3Y84.SR1BEG_S0.NW6END_S0_0
INT_R_X3Y84.BYP_ALT1.SR1BEG_S0
INT_R_X3Y84.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y84.IMUX5.BYP_BOUNCE1
CLBLM_R_X3Y84.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y82.IMUX_L10.LOGIC_OUTS_L5
CLBLL_L_X4Y82.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y82.WR1BEG2.LOGIC_OUTS_L5
INT_R_X3Y82.SR1BEG2.WR1END2
INT_R_X3Y81.IMUX22.SR1END2
CLBLM_R_X3Y81.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18405$abc$16892$auto$blifparse.cc:536:parse_blif$16925.A[1]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y80.NL1BEG0.LOGIC_OUTS19
INT_R_X3Y81.IMUX32.NL1END0
CLBLM_R_X3Y81.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$techmap18355$abc$16892$auto$blifparse.cc:536:parse_blif$17020.A[2]
INT_R_X3Y86.NE2BEG2.LOGIC_OUTS10
INT_L_X4Y87.BYP_ALT2.NE2END2
INT_L_X4Y87.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y87.IMUX_L22.BYP_BOUNCE2
CLBLL_L_X4Y87.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y86.SS2BEG2.LOGIC_OUTS10
INT_R_X3Y84.SL1BEG2.SS2END2
INT_R_X3Y83.SS2BEG2.SL1END2
INT_R_X3Y81.IMUX29.SS2END2
CLBLM_R_X3Y81.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[31]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[31]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y85.NN2BEG2.LOGIC_OUTS2
INT_R_X3Y87.NN2BEG2.NN2END2
INT_R_X3Y89.IMUX44.NN2END2
CLBLM_R_X3Y89.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[31]
CLBLM_R_X3Y90.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y90.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y89.IMUX47.SR1END3
CLBLM_R_X3Y89.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[30]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[30]
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y80.NR1BEG1.LOGIC_OUTS23
INT_R_X3Y81.EL1BEG0.NR1END1
INT_L_X4Y81.SS2BEG0.EL1END0
INT_L_X4Y79.NW6BEG1.SS2END0
INT_L_X2Y83.NN6BEG1.NW6END1
INT_L_X2Y89.EL1BEG0.NN6END1
INT_R_X3Y89.IMUX32.EL1END0
CLBLM_R_X3Y89.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[30]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y88.NR1BEG2.LOGIC_OUTS16
INT_R_X3Y89.IMUX28.NR1END2
CLBLM_R_X3Y89.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[29]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[29]
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y81.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y83.NE2BEG1.NN2END1
INT_L_X4Y84.NW6BEG1.NE2END1
INT_L_X2Y88.NE2BEG1.NW6END1
INT_R_X3Y89.IMUX18.NE2END1
CLBLM_R_X3Y89.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[29]
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y89.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y89.FAN_ALT5.WL1END2
INT_R_X3Y89.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y89.IMUX17.FAN_BOUNCE5
CLBLM_R_X3Y89.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[28]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[28]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y86.NN2BEG2.LOGIC_OUTS6
INT_R_X3Y88.BYP_ALT2.NN2END2
INT_R_X3Y88.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y89.IMUX8.BYP_BOUNCE_N3_2
CLBLM_R_X3Y89.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[28]
CLBLM_R_X3Y89.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y89.BYP_ALT3.LOGIC_OUTS16
INT_R_X3Y89.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y89.IMUX7.BYP_BOUNCE3
CLBLM_R_X3Y89.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[27]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[27]
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y62.NW2BEG2.LOGIC_OUTS_L6
INT_R_X3Y63.LVB0.NW2END2
INT_R_X3Y75.NN6BEG2.LVB12
INT_R_X3Y81.NE6BEG2.NN6END2
INT_R_X5Y85.NR1BEG2.NE6END2
INT_R_X5Y86.NN2BEG2.NR1END2
INT_R_X5Y88.WW2BEG1.NN2END2
INT_R_X3Y88.IMUX44.WW2END1
CLBLM_R_X3Y88.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[27]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y88.NR1BEG1.LOGIC_OUTS1
INT_R_X3Y89.GFAN0.NR1END1
INT_R_X3Y89.FAN_ALT4.GFAN0
INT_R_X3Y89.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y88.IMUX45.FAN_BOUNCE_S3_4
CLBLM_R_X3Y88.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[26]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[26]
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y77.NE6BEG1.LOGIC_OUTS1
INT_R_X5Y81.NW6BEG1.NE6END1
INT_R_X3Y85.NN2BEG1.NW6END1
INT_R_X3Y87.NL1BEG0.NN2END1
INT_R_X3Y88.IMUX32.NL1END0
CLBLM_R_X3Y88.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[26]
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y93.SE6BEG2.LOGIC_OUTS16
INT_R_X5Y89.SW2BEG2.SE6END2
INT_L_X4Y88.WW2BEG2.SW2END2
INT_L_X2Y88.ER1BEG3.WW2END2
INT_R_X3Y88.IMUX31.ER1END3
CLBLM_R_X3Y88.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[25]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[25]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y82.NN2BEG0.LOGIC_OUTS_L4
INT_L_X4Y84.NW6BEG0.NN2END0
INT_L_X2Y88.NL1BEG_N3.NW6END0
INT_L_X2Y88.EL1BEG2.NL1BEG_N3
INT_R_X3Y88.IMUX27.EL1END2
CLBLM_R_X3Y88.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[25]
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y88.WR1BEG1.LOGIC_OUTS_L18
INT_R_X3Y88.IMUX18.WR1END1
CLBLM_R_X3Y88.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[24]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[24]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y87.NR1BEG1.LOGIC_OUTS5
INT_R_X3Y88.IMUX11.NR1END1
CLBLM_R_X3Y88.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[24]
CLBLL_L_X4Y89.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y89.SW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y88.FAN_ALT1.SW2END2
INT_R_X3Y88.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y88.IMUX2.FAN_BOUNCE1
CLBLM_R_X3Y88.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[23]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[23]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y61.NN6BEG0.LOGIC_OUTS18
INT_R_X3Y67.NE6BEG0.NN6END0
INT_R_X5Y71.NW6BEG0.NE6END0
INT_R_X3Y75.NE6BEG0.NW6END0
INT_R_X5Y79.NN2BEG0.NE6END0
INT_R_X5Y80.WW2BEG3.NN2END_S2_0
INT_R_X3Y81.NE6BEG0.WW2END_N0_3
INT_R_X5Y85.NN2BEG0.NE6END0
INT_R_X5Y86.WW2BEG3.NN2END_S2_0
INT_R_X3Y87.IMUX40.WW2END_N0_3
CLBLM_R_X3Y87.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[23]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y86.NW2BEG3.LOGIC_OUTS17
INT_L_X2Y87.EL1BEG2.NW2END3
INT_R_X3Y87.IMUX44.EL1END2
CLBLM_R_X3Y87.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[22]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[22]
CLBLM_R_X3Y79.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y79.NN6BEG3.LOGIC_OUTS7
INT_R_X3Y85.NW2BEG3.NN6END3
INT_L_X2Y86.NE2BEG3.NW2END3
INT_R_X3Y87.IMUX22.NE2END3
CLBLM_R_X3Y87.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[22]
CLBLM_R_X3Y88.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y88.SL1BEG1.LOGIC_OUTS19
INT_R_X3Y87.FAN_ALT2.SL1END1
INT_R_X3Y87.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y87.IMUX32.FAN_BOUNCE2
CLBLM_R_X3Y87.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[21]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[21]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y72.NL1BEG1.LOGIC_OUTS6
INT_R_X3Y73.NE2BEG1.NL1END1
INT_L_X4Y74.NW6BEG1.NE2END1
INT_L_X2Y78.NE6BEG1.NW6END1
INT_L_X4Y82.NW6BEG1.NE6END1
INT_L_X2Y86.NE2BEG1.NW6END1
INT_R_X3Y87.IMUX18.NE2END1
CLBLM_R_X3Y87.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[21]
CLBLL_L_X4Y97.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y97.SR1BEG3.LOGIC_OUTS_L16
INT_L_X4Y96.SW2BEG3.SR1END3
INT_R_X3Y95.SS6BEG3.SW2END3
INT_R_X3Y89.SS2BEG3.SS6END3
INT_R_X3Y87.IMUX15.SS2END3
CLBLM_R_X3Y87.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[20]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[20]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y86.NW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y87.IMUX8.NW2END0
CLBLM_R_X3Y87.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[20]
CLBLM_R_X3Y87.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y87.SW2BEG3.LOGIC_OUTS17
INT_L_X2Y86.ER1BEG_S0.SW2END3
INT_R_X3Y87.IMUX1.ER1END0
CLBLM_R_X3Y87.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[19]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[19]
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y54.NR1BEG3.LOGIC_OUTS_L3
INT_L_X2Y55.NE2BEG3.NR1END3
INT_R_X3Y56.NL1BEG2.NE2END3
INT_R_X3Y57.NR1BEG2.NL1END2
INT_R_X3Y58.NN2BEG2.NR1END2
INT_R_X3Y60.NW6BEG2.NN2END2
INT_R_X1Y64.NN6BEG2.NW6END2
INT_R_X1Y70.NE6BEG2.NN6END2
INT_R_X3Y74.NW6BEG2.NE6END2
INT_R_X1Y78.NE2BEG2.NW6END2
INT_L_X2Y79.NN6BEG2.NE2END2
INT_L_X2Y85.NE2BEG2.NN6END2
INT_R_X3Y86.IMUX44.NE2END2
CLBLM_R_X3Y86.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[19]
CLBLM_R_X3Y86.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y86.IMUX45.LOGIC_OUTS16
CLBLM_R_X3Y86.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[18]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[18]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y63.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y64.NN2BEG1.NW2END1
INT_R_X3Y66.SE6BEG1.NN2END1
INT_R_X5Y62.SS2BEG1.SE6END1
INT_R_X5Y60.NW6BEG2.SS2END1
INT_R_X3Y64.NE6BEG2.NW6END2
INT_R_X5Y68.WR1BEG3.NE6END2
INT_L_X4Y68.LVB_L0.WR1END3
INT_L_X4Y80.NN6BEG2.LVB_L12
INT_L_X4Y86.WR1BEG3.NN6END2
INT_R_X3Y86.IMUX22.WR1END3
CLBLM_R_X3Y86.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[18]
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y91.SR1BEG1.LOGIC_OUTS0
INT_R_X3Y90.SR1BEG2.SR1END1
INT_R_X3Y89.SS2BEG2.SR1END2
INT_R_X3Y87.SL1BEG2.SS2END2
INT_R_X3Y86.IMUX28.SL1END2
CLBLM_R_X3Y86.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[17]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[17]
CLBLL_L_X2Y76.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y76.ER1BEG3.LOGIC_OUTS_L6
INT_R_X3Y76.LH12.ER1END3
INT_R_X3Y76.NW6BEG0.LH12
INT_R_X1Y80.NE2BEG0.NW6END0
INT_L_X2Y81.NE6BEG0.NE2END0
INT_L_X4Y85.NW2BEG0.NE6END0
INT_R_X3Y86.IMUX24.NW2END0
CLBLM_R_X3Y86.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[17]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y87.WL1BEG_N3.LOGIC_OUTS_L18
INT_R_X3Y86.IMUX15.WL1END3
CLBLM_R_X3Y86.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[16]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[16]
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y82.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y84.NN2BEG1.NN2END1
INT_R_X3Y86.IMUX11.NN2END1
CLBLM_R_X3Y86.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[16]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y87.SW2BEG0.LOGIC_OUTS_L22
INT_R_X3Y86.IMUX1.SW2END0
CLBLM_R_X3Y86.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[15]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[15]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y61.ER1BEG1.LOGIC_OUTS_L18
INT_R_X5Y61.SL1BEG1.ER1END1
INT_R_X5Y60.WW2BEG1.SL1END1
INT_R_X3Y60.NN6BEG2.WW2END1
INT_R_X3Y66.WR1BEG3.NN6END2
INT_L_X2Y66.LVB_L0.WR1END3
INT_L_X2Y78.NE6BEG2.LVB_L12
INT_L_X4Y82.NE2BEG2.NE6END2
INT_R_X5Y83.NW2BEG2.NE2END2
INT_L_X4Y84.NW2BEG2.NW2END2
INT_R_X3Y85.IMUX44.NW2END2
CLBLM_R_X3Y85.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[15]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y85.IMUX40.LOGIC_OUTS0
CLBLM_R_X3Y85.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[14]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[14]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y61.NR1BEG3.LOGIC_OUTS3
INT_R_X3Y62.NN2BEG3.NR1END3
INT_R_X3Y64.NN6BEG3.NN2END3
INT_R_X3Y70.NE6BEG3.NN6END3
INT_R_X5Y74.NW6BEG3.NE6END3
INT_R_X3Y78.NN6BEG3.NW6END3
INT_R_X3Y84.NR1BEG3.NN6END3
INT_R_X3Y85.IMUX22.NR1END3
CLBLM_R_X3Y85.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[14]
CLBLL_L_X4Y88.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y88.SW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y87.SS2BEG2.SW2END2
INT_R_X3Y85.IMUX29.SS2END2
CLBLM_R_X3Y85.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[13]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[13]
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y54.SL1BEG3.LOGIC_OUTS3
INT_R_X3Y53.SS2BEG3.SL1END3
INT_R_X3Y51.SR1BEG_S0.SS2END3
INT_R_X3Y51.LV0.SR1BEG_S0
INT_R_X3Y69.LV0.LV18
INT_R_X3Y78.NN6BEG1.LV9
INT_R_X3Y84.NR1BEG1.NN6END1
INT_R_X3Y85.IMUX18.NR1END1
CLBLM_R_X3Y85.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[13]
CLBLL_L_X4Y87.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y87.SW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y86.SR1BEG3.SW2END2
INT_R_X3Y85.IMUX15.SR1END3
CLBLM_R_X3Y85.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[12]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[12]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y56.NN6BEG1.LOGIC_OUTS19
INT_R_X3Y62.NE6BEG1.NN6END1
INT_R_X5Y66.NW6BEG1.NE6END1
INT_R_X3Y70.NE6BEG1.NW6END1
INT_R_X5Y74.NW6BEG1.NE6END1
INT_R_X3Y78.NE6BEG1.NW6END1
INT_R_X5Y82.NW6BEG1.NE6END1
INT_R_X3Y86.SR1BEG1.NW6END1
INT_R_X3Y85.IMUX11.SR1END1
CLBLM_R_X3Y85.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[12]
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y85.FAN_ALT1.LOGIC_OUTS17
INT_R_X3Y85.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y85.IMUX2.FAN_BOUNCE1
CLBLM_R_X3Y85.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[11]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[11]
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y54.EE2BEG0.LOGIC_OUTS0
INT_R_X5Y54.NN6BEG0.EE2END0
INT_R_X5Y59.WW2BEG3.NN6END_S1_0
INT_R_X3Y59.SR1BEG_S0.WW2END3
INT_R_X3Y59.LV0.SR1BEG_S0
INT_R_X3Y77.NN6BEG3.LV18
INT_R_X3Y83.NL1BEG2.NN6END3
INT_R_X3Y84.IMUX44.NL1END2
CLBLM_R_X3Y84.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[11]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y84.WL1BEG1.LOGIC_OUTS_L16
INT_R_X3Y84.BYP_ALT5.WL1END1
INT_R_X3Y84.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y84.IMUX47.BYP_BOUNCE5
CLBLM_R_X3Y84.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[10]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[10]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y56.NE2BEG3.LOGIC_OUTS_L17
INT_R_X3Y57.NR1BEG3.NE2END3
INT_R_X3Y58.NR1BEG3.NR1END3
INT_R_X3Y59.WR1BEG_S0.NR1END3
INT_L_X2Y60.LV_L0.WR1END0
INT_L_X2Y78.NN6BEG3.LV_L18
INT_L_X2Y84.EL1BEG2.NN6END3
INT_R_X3Y84.IMUX28.EL1END2
CLBLM_R_X3Y84.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[10]
CLBLL_L_X4Y84.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y84.WR1BEG3.LOGIC_OUTS_L20
INT_R_X3Y84.IMUX22.WR1END3
CLBLM_R_X3Y84.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[9]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[9]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y63.NE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y64.NN6BEG0.NE2END0
INT_R_X5Y70.NW6BEG0.NN6END0
INT_R_X3Y74.NE6BEG0.NW6END0
INT_R_X5Y78.NN6BEG0.NE6END0
INT_R_X5Y83.WW2BEG3.NN6END_S1_0
INT_R_X3Y84.IMUX24.WW2END_N0_3
CLBLM_R_X3Y84.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[9]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y86.SW2BEG3.LOGIC_OUTS_L21
INT_R_X3Y85.SL1BEG3.SW2END3
INT_R_X3Y84.IMUX15.SL1END3
CLBLM_R_X3Y84.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[8]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[8]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y57.NE6BEG1.LOGIC_OUTS_L1
INT_L_X4Y61.NW6BEG1.NE6END1
INT_L_X2Y65.EL1BEG0.NW6END1
INT_R_X3Y65.EE2BEG0.EL1END0
INT_R_X5Y65.SW6BEG0.EE2END0
INT_R_X3Y61.LV0.SW6END0
INT_R_X3Y79.NW6BEG3.LV18
INT_R_X1Y83.EL1BEG2.NW6END3
INT_L_X2Y83.ER1BEG3.EL1END2
INT_R_X3Y84.IMUX8.ER1END_N3_3
CLBLM_R_X3Y84.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[8]
CLBLL_L_X4Y86.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y86.SW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y85.SR1BEG3.SW2END2
INT_R_X3Y84.IMUX7.SR1END3
CLBLM_R_X3Y84.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[7]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[7]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y63.NE2BEG3.LOGIC_OUTS_L7
INT_R_X5Y64.NN2BEG3.NE2END3
INT_R_X5Y66.NW6BEG3.NN2END3
INT_R_X3Y70.NN6BEG3.NW6END3
INT_R_X3Y76.NE2BEG3.NN6END3
INT_L_X4Y77.NN6BEG3.NE2END3
INT_L_X4Y83.WR1BEG_S0.NN6END3
INT_R_X3Y83.IMUX47.WR1END_S1_0
CLBLM_R_X3Y83.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[7]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y83.WL1BEG2.LOGIC_OUTS_L21
INT_R_X3Y83.IMUX45.WL1END2
CLBLM_R_X3Y83.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[6]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[6]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y45.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y45.NR1BEG3.NL1BEG_N3
INT_R_X5Y46.WR1BEG_S0.NR1END3
INT_L_X4Y47.LV_L0.WR1END0
INT_L_X4Y65.LVB_L0.LV_L18
INT_L_X4Y77.NN6BEG2.LVB_L12
INT_L_X4Y83.WR1BEG3.NN6END2
INT_R_X3Y83.IMUX22.WR1END3
CLBLM_R_X3Y83.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[6]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y82.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y83.IMUX28.NW2END2
CLBLM_R_X3Y83.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[5]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[5]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y64.NN2BEG2.LOGIC_OUTS6
INT_R_X3Y66.EL1BEG1.NN2END2
INT_L_X4Y66.SE2BEG1.EL1END1
INT_R_X5Y65.NN6BEG1.SE2END1
INT_R_X5Y71.NN6BEG1.NN6END1
INT_R_X5Y77.NN6BEG1.NN6END1
INT_R_X5Y83.WW2BEG0.NN6END1
INT_R_X3Y83.IMUX17.WW2END0
CLBLM_R_X3Y83.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[5]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y81.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y82.NL1BEG1.NW2END2
INT_R_X3Y83.IMUX18.NL1END1
CLBLM_R_X3Y83.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[4]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[4]
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y63.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y63.ER1BEG1.WW2END0
INT_R_X3Y63.NE2BEG1.ER1END1
INT_L_X4Y64.NN2BEG1.NE2END1
INT_L_X4Y66.NW6BEG1.NN2END1
INT_L_X2Y70.NE6BEG1.NW6END1
INT_L_X4Y74.NL1BEG0.NE6END1
INT_L_X4Y75.NN2BEG0.NL1END0
INT_L_X4Y77.NN6BEG0.NN2END0
INT_L_X4Y83.WR1BEG1.NN6END0
INT_R_X3Y83.IMUX11.WR1END1
CLBLM_R_X3Y83.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[4]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y84.SL1BEG3.LOGIC_OUTS17
INT_R_X3Y83.IMUX7.SL1END3
CLBLM_R_X3Y83.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[3]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[3]
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y64.NW2BEG1.LOGIC_OUTS5
INT_L_X2Y65.NN6BEG1.NW2END1
INT_L_X2Y71.NN6BEG1.NN6END1
INT_L_X2Y77.NN6BEG1.NN6END1
INT_L_X2Y83.EL1BEG0.NN6END1
INT_R_X3Y82.IMUX47.EL1END_S3_0
CLBLM_R_X3Y82.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[3]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y82.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y82.IMUX44.WL1END2
CLBLM_R_X3Y82.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[2]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[2]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y57.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X2Y57.LV_L0.SR1BEG_S0
INT_L_X2Y75.NN6BEG3.LV_L18
INT_L_X2Y81.NE2BEG3.NN6END3
INT_R_X3Y82.IMUX22.NE2END3
CLBLM_R_X3Y82.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[2]
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y84.SR1BEG1.LOGIC_OUTS0
INT_R_X3Y83.SR1BEG2.SR1END1
INT_R_X3Y82.IMUX29.SR1END2
CLBLM_R_X3Y82.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[1]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[1]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y57.NN6BEG2.LOGIC_OUTS_L16
INT_L_X2Y63.NN6BEG2.NN6END2
INT_L_X2Y69.NN6BEG2.NN6END2
INT_L_X2Y75.NN6BEG2.NN6END2
INT_L_X2Y81.NE2BEG2.NN6END2
INT_R_X3Y82.IMUX27.NE2END2
CLBLM_R_X3Y82.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[1]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y82.WR1BEG1.LOGIC_OUTS_L0
INT_R_X3Y82.IMUX18.WR1END1
CLBLM_R_X3Y82.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.$auto$alumacc.cc:512:replace_alu$5351.X[0]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.bias_d2[0]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y64.NE2BEG0.LOGIC_OUTS_L4
INT_R_X5Y65.NW6BEG0.NE2END0
INT_R_X3Y69.NE6BEG0.NW6END0
INT_R_X5Y73.NN6BEG0.NE6END0
INT_R_X5Y79.NW6BEG0.NN6END0
INT_R_X3Y82.SR1BEG_S0.NW6END_S0_0
INT_R_X3Y82.IMUX2.SR1BEG_S0
CLBLM_R_X3Y82.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[0]
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y81.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y82.IMUX1.NR1END0
CLBLM_R_X3Y82.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2223_Y[0]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5271.Y[0]
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y85.SE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y84.SW6BEG2.SE2END2
INT_R_X3Y80.SL1BEG2.SW6END2
INT_R_X3Y79.SR1BEG3.SL1END2
INT_R_X3Y78.IMUX7.SR1END3
CLBLM_R_X3Y78.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2200_Y[1]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[7]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[7]
CLBLM_R_X3Y98.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y98.SL1BEG1.LOGIC_OUTS23
INT_R_X3Y97.SS2BEG1.SL1END1
INT_R_X3Y95.IMUX11.SS2END1
CLBLM_R_X3Y95.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[6]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[6]
CLBLM_R_X3Y98.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y98.SL1BEG0.LOGIC_OUTS22
INT_R_X3Y97.SS2BEG0.SL1END0
INT_R_X3Y95.IMUX2.SS2END0
CLBLM_R_X3Y95.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[5]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[5]
CLBLM_R_X3Y98.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y98.SS2BEG3.LOGIC_OUTS21
INT_R_X3Y96.SL1BEG3.SS2END3
INT_R_X3Y95.SR1BEG_S0.SL1END3
INT_R_X3Y95.IMUX17.SR1BEG_S0
CLBLM_R_X3Y95.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[4]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[4]
CLBLM_R_X3Y98.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y98.SL1BEG2.LOGIC_OUTS20
INT_R_X3Y97.BYP_ALT2.SL1END2
INT_R_X3Y97.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y97.IMUX6.BYP_BOUNCE2
CLBLM_R_X3Y97.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[3]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[3]
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y97.IMUX3.LOGIC_OUTS23
CLBLM_R_X3Y97.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[2]
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[31]
INT_R_X5Y76.EL1BEG0.LOGIC_OUTS5
INT_L_X6Y76.SL1BEG0.EL1END0
INT_L_X6Y75.SS2BEG0.SL1END0
INT_L_X6Y73.SS2BEG0.SS2END0
INT_L_X6Y71.SS6BEG0.SS2END0
INT_L_X6Y65.SE2BEG0.SS6END0
INT_R_X7Y64.IMUX40.SE2END0
CLBLM_R_X7Y64.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X9Y57.IMUX5.EE2END2
INT_R_X7Y63.SS6BEG2.SS6END2
INT_R_X7Y57.EE2BEG2.SS6END2
INT_R_X9Y57.IMUX45.EE2END2
INT_R_X9Y56.IMUX4.EE2END2
INT_R_X9Y56.IMUX44.EE2END2
INT_R_X9Y56.IMUX5.EE2END2
INT_R_X9Y56.IMUX45.EE2END2
INT_R_X9Y55.IMUX4.EE2END2
INT_R_X9Y55.IMUX44.EE2END2
INT_R_X9Y55.IMUX5.EE2END2
INT_L_X6Y76.SE2BEG2.ER1END2
INT_R_X7Y75.SS6BEG2.SE2END2
INT_R_X7Y69.SS6BEG2.SS6END2
INT_R_X7Y63.SW6BEG2.SS6END2
INT_R_X5Y59.SE6BEG2.SW6END2
INT_R_X7Y55.EE2BEG2.SE6END2
INT_R_X9Y55.IMUX45.EE2END2
INT_R_X9Y59.IMUX4.SE2END2
INT_R_X9Y59.IMUX44.SE2END2
INT_R_X9Y59.IMUX5.SE2END2
INT_R_X5Y76.SR1BEG2.LOGIC_OUTS5
INT_R_X5Y75.SE2BEG2.SR1END2
INT_L_X6Y74.SS2BEG2.SE2END2
INT_L_X6Y72.SW6BEG2.SS2END2
INT_L_X4Y68.SE6BEG2.SW6END2
INT_L_X6Y64.SE6BEG2.SE6END2
INT_L_X8Y60.SE2BEG2.SE6END2
INT_R_X9Y59.IMUX45.SE2END2
INT_R_X9Y58.IMUX4.NN2END2
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y76.ER1BEG2.LOGIC_OUTS5
INT_L_X6Y76.SL1BEG2.ER1END2
INT_L_X6Y75.SE2BEG2.SL1END2
INT_R_X7Y74.SS6BEG2.SE2END2
INT_R_X7Y68.SS6BEG2.SS6END2
INT_R_X7Y62.SS6BEG2.SS6END2
INT_R_X7Y56.EE2BEG2.SS6END2
INT_R_X9Y56.NN2BEG2.EE2END2
INT_R_X9Y58.IMUX44.NN2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[30]
INT_R_X7Y64.IMUX31.EE2END3
CLBLM_R_X7Y64.CLBLM_M_C5.CLBLM_IMUX31
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y83.SS2BEG3.LOGIC_OUTS_L7
INT_L_X4Y81.SW2BEG3.SS2END3
INT_R_X3Y80.SS6BEG3.SW2END3
INT_R_X3Y74.SE6BEG3.SS6END3
INT_R_X5Y70.SS6BEG3.SE6END3
INT_R_X5Y64.EE2BEG3.SS6END3
INT_R_X7Y64.SE2BEG3.EE2END3
INT_L_X8Y63.SS6BEG3.SE2END3
INT_L_X8Y57.NR1BEG3.SS6END3
INT_L_X8Y58.EL1BEG2.NR1END3
INT_R_X9Y58.IMUX5.EL1END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[29]
INT_L_X4Y81.ER1BEG_S0.LOGIC_OUTS_L3
INT_R_X5Y82.LV18.ER1END0
INT_R_X5Y64.EE4BEG0.LV0
INT_R_X9Y64.WR1BEG1.EE4END0
INT_L_X8Y64.WR1BEG2.WR1END1
INT_R_X7Y64.IMUX27.WR1END2
CLBLM_R_X7Y64.CLBLM_M_B4.CLBLM_IMUX27
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y81.SW6BEG3.LOGIC_OUTS_L3
INT_L_X2Y77.SE6BEG3.SW6END3
INT_L_X4Y73.SE2BEG3.SE6END3
INT_R_X5Y72.LVB12.SE2END3
INT_R_X5Y60.EE4BEG2.LVB0
INT_R_X9Y60.SS2BEG2.EE4END2
INT_R_X9Y58.IMUX45.SS2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[28]
INT_L_X8Y64.WL1BEG1.SE6END2
INT_R_X7Y64.IMUX11.WL1END1
CLBLM_R_X7Y64.CLBLM_M_A4.CLBLM_IMUX11
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y82.EE2BEG2.LOGIC_OUTS_L6
INT_L_X6Y82.SE2BEG2.EE2END2
INT_R_X7Y81.SW2BEG2.SE2END2
INT_L_X6Y80.LVB_L12.SW2END2
INT_L_X6Y68.SE6BEG2.LVB_L0
INT_L_X8Y64.SS6BEG2.SE6END2
INT_L_X8Y58.ER1BEG3.SS6END2
INT_R_X9Y58.SS2BEG3.ER1END3
INT_R_X9Y56.BYP_ALT7.SS2END3
INT_R_X9Y56.BYP_BOUNCE7.BYP_ALT7
INT_R_X9Y57.IMUX9.BYP_BOUNCE_N3_7

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[27]
INT_R_X7Y65.SL1BEG0.SW6END0
INT_R_X7Y64.SR1BEG1.SL1END0
INT_R_X7Y63.IMUX44.SR1END1
CLBLM_R_X7Y63.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_L_X8Y70.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y70.SE2BEG0.LOGIC_OUTS_L4
INT_R_X9Y69.SW6BEG0.SE2END0
INT_R_X7Y65.ER1BEG1.SW6END0
INT_L_X8Y65.SE2BEG1.ER1END1
INT_R_X9Y64.SS6BEG1.SE2END1
INT_R_X9Y58.SR1BEG2.SS6END1
INT_R_X9Y57.IMUX13.SR1END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[26]
INT_L_X4Y80.SE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y79.SS2BEG0.SE2END0
INT_R_X5Y77.WL1BEG_N3.SS2END0
INT_L_X4Y76.SW2BEG3.WL1END3
INT_R_X3Y75.SS2BEG3.SW2END3
INT_R_X3Y73.SS6BEG3.SS2END3
INT_R_X3Y67.SE6BEG3.SS6END3
INT_R_X5Y63.EE2BEG3.SE6END3
INT_R_X7Y63.IMUX22.EE2END3
CLBLM_R_X7Y63.CLBLM_M_C3.CLBLM_IMUX22
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y80.SR1BEG1.LOGIC_OUTS_L18
INT_L_X4Y79.SL1BEG1.SR1END1
INT_L_X4Y78.SW2BEG1.SL1END1
INT_R_X3Y77.SE6BEG1.SW2END1
INT_R_X5Y73.SS6BEG1.SE6END1
INT_R_X5Y67.SS6BEG1.SS6END1
INT_R_X5Y61.SE6BEG1.SS6END1
INT_R_X7Y57.EE2BEG1.SE6END1
INT_R_X9Y57.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[25]
INT_R_X9Y68.SW6BEG3.SE2END3
INT_R_X7Y64.SL1BEG3.SW6END3
INT_R_X7Y63.IMUX15.SL1END3
CLBLM_R_X7Y63.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_L_X8Y69.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y69.SE2BEG3.LOGIC_OUTS_L17
INT_R_X9Y68.SL1BEG3.SE2END3
INT_R_X9Y67.SS2BEG3.SL1END3
INT_R_X9Y65.SS6BEG3.SS2END3
INT_R_X9Y59.SS2BEG3.SS6END3
INT_R_X9Y57.IMUX15.SS2END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[24]
INT_R_X9Y64.WW2BEG0.SS2END0
INT_R_X7Y64.FAN_ALT4.WW2END0
INT_R_X7Y64.FAN_BOUNCE4.FAN_ALT4
INT_R_X7Y63.IMUX7.FAN_BOUNCE_S3_4
CLBLM_R_X7Y63.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_L_X8Y69.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y69.SE2BEG0.LOGIC_OUTS_L0
INT_R_X9Y68.SS2BEG0.SE2END0
INT_R_X9Y66.SS2BEG0.SS2END0
INT_R_X9Y64.SS6BEG0.SS2END0
INT_R_X9Y58.SS2BEG0.SS6END0
INT_R_X9Y56.IMUX9.SS2END0

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[23]
INT_L_X8Y66.SS2BEG0.LOGIC_OUTS_L0
INT_L_X8Y64.SW2BEG0.SS2END0
INT_R_X7Y63.SL1BEG0.SW2END0
INT_R_X7Y62.IMUX40.SL1END0
CLBLM_R_X7Y62.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_L_X8Y66.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y66.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X8Y66.EL1BEG2.NL1BEG_N3
INT_R_X9Y66.SS2BEG2.EL1END2
INT_R_X9Y64.SS6BEG2.SS2END2
INT_R_X9Y58.SS2BEG2.SS6END2
INT_R_X9Y56.IMUX13.SS2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[22]
INT_L_X8Y66.SL1BEG3.LOGIC_OUTS_L3
INT_L_X8Y65.SW2BEG3.SL1END3
INT_R_X7Y64.SS2BEG3.SW2END3
INT_R_X7Y62.IMUX31.SS2END3
CLBLM_R_X7Y62.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y66.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y66.SS2BEG3.LOGIC_OUTS_L3
INT_L_X8Y64.ER1BEG_S0.SS2END3
INT_R_X9Y65.SS2BEG0.ER1END0
INT_R_X9Y63.SS6BEG0.SS2END0
INT_R_X9Y57.SR1BEG1.SS6END0
INT_R_X9Y56.IMUX11.SR1END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[21]
INT_L_X8Y65.SW2BEG0.LOGIC_OUTS_L18
INT_R_X7Y64.SS2BEG0.SW2END0
INT_R_X7Y62.IMUX17.SS2END0
CLBLM_R_X7Y62.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_L_X8Y65.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y65.SW6BEG0.LOGIC_OUTS_L18
INT_L_X6Y61.SE6BEG0.SW6END0
INT_L_X8Y57.EL1BEG_N3.SE6END0
INT_R_X9Y56.IMUX15.EL1END3

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[20]
INT_R_X7Y63.SL1BEG3.SR1END3
INT_R_X7Y62.IMUX7.SL1END3
CLBLM_R_X7Y62.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_L_X8Y69.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y69.SE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y68.SW6BEG2.SE2END2
INT_R_X7Y64.SR1BEG3.SW6END2
INT_R_X7Y63.ER1BEG_S0.SR1END3
INT_L_X8Y64.SS2BEG0.ER1END0
INT_L_X8Y62.SS6BEG0.SS2END0
INT_L_X8Y56.SE2BEG0.SS6END0
INT_R_X9Y55.IMUX9.SE2END0

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[19]
INT_R_X7Y63.SS2BEG2.SS2END2
INT_R_X7Y61.IMUX45.SS2END2
CLBLM_R_X7Y61.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_L_X8Y67.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y67.SL1BEG2.LOGIC_OUTS_L6
INT_L_X8Y66.SW2BEG2.SL1END2
INT_R_X7Y65.SS2BEG2.SW2END2
INT_R_X7Y63.SE2BEG2.SS2END2
INT_L_X8Y62.SS6BEG2.SE2END2
INT_L_X8Y56.SE2BEG2.SS6END2
INT_R_X9Y55.IMUX13.SE2END2

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[18]
INT_L_X8Y66.SW2BEG3.LOGIC_OUTS_L7
INT_R_X7Y65.SS2BEG3.SW2END3
INT_R_X7Y63.SS2BEG3.SS2END3
INT_R_X7Y61.IMUX31.SS2END3
CLBLM_R_X7Y61.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y66.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_L_X8Y66.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X8Y66.SL1BEG0.SR1BEG_S0
INT_L_X8Y65.ER1BEG1.SL1END0
INT_R_X9Y65.SS2BEG1.ER1END1
INT_R_X9Y63.SS6BEG1.SS2END1
INT_R_X9Y57.SS2BEG1.SS6END1
INT_R_X9Y55.IMUX11.SS2END1

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[17]
INT_R_X9Y63.WL1BEG2.SS2END3
INT_L_X8Y63.SW2BEG2.WL1END2
INT_R_X7Y62.SR1BEG3.SW2END2
INT_R_X7Y61.IMUX15.SR1END3
CLBLM_R_X7Y61.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_L_X8Y66.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y66.SW2BEG1.LOGIC_OUTS_L1
INT_R_X7Y65.ER1BEG2.SW2END1
INT_L_X8Y65.ER1BEG3.ER1END2
INT_R_X9Y65.SS2BEG3.ER1END3
INT_R_X9Y63.SS6BEG3.SS2END3
INT_R_X9Y57.SS2BEG3.SS6END3
INT_R_X9Y55.IMUX15.SS2END3

# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[2]
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y97.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y97.IMUX14.NL1BEG_N3
CLBLM_R_X3Y97.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[1]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[1]
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y97.SW2BEG3.LOGIC_OUTS21
INT_L_X2Y96.SL1BEG3.SW2END3
INT_L_X2Y95.IMUX_L14.SL1END3
CLBLL_L_X2Y95.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2045_Y[0]
# routing for net tpu_inst.uart_ctrl_u.$auto$alumacc.cc:512:replace_alu$5265.Y[0]
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y97.SL1BEG2.LOGIC_OUTS20
INT_R_X3Y96.SR1BEG3.SL1END2
INT_R_X3Y95.IMUX15.SR1END3
CLBLM_R_X3Y95.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[23]$legal1789
# routing for net $PACKER_GND_NET$legal1787
# routing for net $PACKER_GND_NET$legal1783
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$2001_Y
# routing for net tpu_inst.uart_ctrl_u.mlp_state_prev[3]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y70.FAN_ALT3.LOGIC_OUTS3
INT_R_X3Y70.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y70.IMUX13.FAN_BOUNCE3
CLBLM_R_X3Y70.CLBLM_L_B6.CLBLM_IMUX13

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[3]
CLBLM_R_X3Y58.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[21]$legal1781
# routing for net $PACKER_GND_NET$legal1779
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[20]$legal1777
# routing for net tpu_inst.uart_ctrl_u.$techmap19262$abc$15846$auto$blifparse.cc:536:parse_blif$15961.A[3]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y70.SL1BEG3.LOGIC_OUTS17
INT_R_X3Y69.IMUX46.SL1END3
CLBLM_R_X3Y69.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.uart_ctrl_u.mlp_state_prev[2]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y68.NN2BEG0.LOGIC_OUTS18
INT_R_X3Y69.IMUX39.NN2END_S2_0
CLBLM_R_X3Y69.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.uart_ctrl_u.mlp_state_prev[1]
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y69.IMUX41.LOGIC_OUTS4
CLBLM_R_X3Y69.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.uart_ctrl_u.mlp_state_prev[0]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y68.NL1BEG2.LOGIC_OUTS7
INT_R_X3Y69.IMUX36.NL1END2
CLBLM_R_X3Y69.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1960_Y
# routing for net tpu_inst.uart_ctrl_u.$techmap19263$abc$15846$auto$blifparse.cc:536:parse_blif$15979.A[2]
INT_R_X3Y69.NW2BEG1.LOGIC_OUTS19
INT_L_X2Y70.NN6BEG1.NW2END1
INT_L_X2Y76.NE2BEG1.NN6END1
INT_R_X3Y77.IMUX11.NE2END1
CLBLM_R_X3Y77.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y69.NL1BEG0.LOGIC_OUTS19
INT_R_X3Y70.NW2BEG0.NL1END0
INT_L_X2Y71.NE6BEG0.NW2END0
INT_L_X4Y75.NN6BEG0.NE6END0
INT_L_X4Y81.NW2BEG0.NN6END0
INT_R_X3Y82.IMUX0.NW2END0
CLBLM_R_X3Y82.CLBLM_L_A3.CLBLM_IMUX0

# routing for net $PACKER_GND_NET$legal1775
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[19]$legal1773
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[18]$legal1769
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[7]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[6]
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[3]
CLBLM_R_X5Y53.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1767
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[17]$legal1765
# routing for net $PACKER_GND_NET$legal1763
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[5]
# routing for net tpu_inst.mlp_u.ap_col0.target_d1[31]
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y61.NL1BEG2.LOGIC_OUTS7
INT_R_X7Y62.NN2BEG2.NL1END2
INT_R_X7Y64.IMUX44.NN2END2
CLBLM_R_X7Y64.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[30]
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y64.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y64.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[29]
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y64.FAN_ALT1.LOGIC_OUTS7
INT_R_X7Y64.FAN_BOUNCE1.FAN_ALT1
INT_R_X7Y64.IMUX18.FAN_BOUNCE1
CLBLM_R_X7Y64.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[28]
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y64.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y64.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[27]
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y63.IMUX38.LOGIC_OUTS7
CLBLM_R_X7Y63.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[26]
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y63.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y63.IMUX31.NL1END_S3_0
CLBLM_R_X7Y63.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[25]
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y63.FAN_ALT5.LOGIC_OUTS6
INT_R_X7Y63.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y63.IMUX27.FAN_BOUNCE5
CLBLM_R_X7Y63.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[24]
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y63.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y63.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[23]
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y60.NN2BEG3.LOGIC_OUTS7
INT_R_X7Y62.IMUX45.NN2END3
CLBLM_R_X7Y62.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[22]
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y60.NN2BEG2.LOGIC_OUTS6
INT_R_X7Y62.IMUX28.NN2END2
CLBLM_R_X7Y62.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[21]
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y61.NR1BEG0.LOGIC_OUTS4
INT_R_X7Y62.IMUX24.NR1END0
CLBLM_R_X7Y62.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[20]
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y61.NL1BEG1.LOGIC_OUTS6
INT_R_X7Y62.IMUX1.NL1END1
CLBLM_R_X7Y62.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[19]
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y61.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y61.IMUX47.NL1END_S3_0
CLBLM_R_X7Y61.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[18]
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y57.NN2BEG3.LOGIC_OUTS7
INT_R_X7Y59.NN2BEG3.NN2END3
INT_R_X7Y61.IMUX29.NN2END3
CLBLM_R_X7Y61.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[17]
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y60.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y61.IMUX24.NL1END0
CLBLM_R_X7Y61.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[16]
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y58.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y60.NR1BEG0.NN2END0
INT_R_X7Y61.IMUX8.NR1END0
CLBLM_R_X7Y61.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[15]
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y59.NL1BEG2.LOGIC_OUTS7
INT_R_X7Y60.IMUX44.NL1END2
CLBLM_R_X7Y60.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[14]
CLBLM_R_X7Y53.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y53.NN2BEG0.LOGIC_OUTS18
INT_R_X7Y55.EE2BEG0.NN2END0
INT_R_X9Y55.NN6BEG0.EE2END0
INT_R_X9Y60.WW2BEG3.NN6END_S1_0
INT_R_X7Y60.IMUX31.WW2END3
CLBLM_R_X7Y60.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[13]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y60.WL1BEG1.LOGIC_OUTS_L6
INT_R_X7Y60.IMUX27.WL1END1
CLBLM_R_X7Y60.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[12]
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y60.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y60.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[11]
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y59.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y59.IMUX45.NL1BEG_N3
CLBLM_R_X7Y59.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[10]
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y59.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y59.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[9]
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y57.NN2BEG1.LOGIC_OUTS5
INT_R_X7Y59.IMUX18.NN2END1
CLBLM_R_X7Y59.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[8]
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y59.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y59.IMUX7.NL1END_S3_0
CLBLM_R_X7Y59.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[7]
CLBLM_R_X7Y56.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y56.NN2BEG3.LOGIC_OUTS17
INT_R_X7Y58.IMUX45.NN2END3
CLBLM_R_X7Y58.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[6]
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y58.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y58.IMUX31.NL1END_S3_0
CLBLM_R_X7Y58.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[5]
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y58.SR1BEG_S0.LOGIC_OUTS7
INT_R_X7Y58.IMUX18.SR1BEG_S0
CLBLM_R_X7Y58.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[4]
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y58.FAN_ALT5.LOGIC_OUTS6
INT_R_X7Y58.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y58.IMUX11.FAN_BOUNCE5
CLBLM_R_X7Y58.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[3]
CLBLM_R_X7Y53.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y53.NN2BEG2.LOGIC_OUTS16
INT_R_X7Y55.NN2BEG2.NN2END2
INT_R_X7Y57.IMUX44.NN2END2
CLBLM_R_X7Y57.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[2]
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y57.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y57.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[1]
CLBLM_R_X7Y56.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y56.NL1BEG0.LOGIC_OUTS1
INT_R_X7Y57.IMUX24.NL1END0
CLBLM_R_X7Y57.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.target_d1[0]
CLBLM_R_X7Y53.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y53.NR1BEG2.LOGIC_OUTS2
INT_R_X7Y54.NN2BEG2.NR1END2
INT_R_X7Y56.BYP_ALT2.NN2END2
INT_R_X7Y56.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y57.IMUX8.BYP_BOUNCE_N3_2
CLBLM_R_X7Y57.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[4]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[3]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[2]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[31]
# routing for net $PACKER_GND_NET$legal1885
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[4]$legal1883
# routing for net $PACKER_GND_NET$legal1881
# routing for net tpu_inst.mlp_u.ap_col0.s2_valid
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y36.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y37.BYP_ALT6.NR1END3
INT_L_X4Y37.BYP_L6.BYP_ALT6
CLBLL_L_X4Y37.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1894_Y[0]
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[7]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y46.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y46.FAN_ALT3.NL1END_S3_0
INT_L_X4Y46.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y46.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y46.BYP_L3.BYP_ALT3
CLBLL_L_X4Y46.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[27]
CLBLL_L_X2Y90.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[6]
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y39.SE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y38.NR1BEG3.SE2END3
INT_R_X5Y39.BYP_ALT6.NR1END3
INT_R_X5Y39.BYP6.BYP_ALT6
CLBLM_R_X5Y39.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[3]$legal1879
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[5]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y38.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y38.FAN_ALT3.ER1END3
INT_R_X5Y38.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y38.BYP_ALT5.FAN_BOUNCE3
INT_R_X5Y38.BYP5.BYP_ALT5
CLBLM_R_X5Y38.CLBLM_L_BX.CLBLM_BYP5

# routing for net $PACKER_GND_NET$legal1877
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[4]
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y39.ER1BEG2.LOGIC_OUTS_L5
INT_R_X5Y39.BYP_ALT3.ER1END2
INT_R_X5Y39.BYP3.BYP_ALT3
CLBLM_R_X5Y39.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[2]$legal1875
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[3]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y38.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y38.WR1BEG_S0.NL1BEG_N3
INT_L_X4Y39.FAN_ALT0.WR1END0
INT_L_X4Y39.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y38.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X4Y38.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y38.BYP_ALT3.BYP_BOUNCE2
INT_L_X4Y38.BYP_L3.BYP_ALT3
CLBLL_L_X4Y38.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[7]
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[2]
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y37.NL1BEG1.LOGIC_OUTS16
INT_R_X5Y38.FAN_ALT4.NL1END1
INT_R_X5Y38.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y37.BYP_ALT7.FAN_BOUNCE_S3_4
INT_R_X5Y37.BYP7.BYP_ALT7
CLBLM_R_X5Y37.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[23]
CLBLL_L_X2Y89.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[1]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y38.WW2BEG2.LOGIC_OUTS2
INT_R_X3Y38.ER1BEG3.WW2END2
INT_L_X4Y38.SE2BEG3.ER1END3
INT_R_X5Y37.NR1BEG3.SE2END3
INT_R_X5Y38.BYP_ALT6.NR1END3
INT_R_X5Y38.BYP6.BYP_ALT6
CLBLM_R_X5Y38.CLBLM_M_DX.CLBLM_BYP6

# routing for net $PACKER_GND_NET$legal1873
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d0[0]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y38.SW2BEG2.LOGIC_OUTS6
INT_L_X4Y37.ER1BEG3.SW2END2
INT_R_X5Y37.BYP_ALT6.ER1END3
INT_R_X5Y37.BYP6.BYP_ALT6
CLBLM_R_X5Y37.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.clk_count[1]$legal1871
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[47]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[47]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y57.WW2BEG2.LOGIC_OUTS2
INT_R_X7Y57.SW2BEG2.WW2END2
INT_L_X6Y56.SR1BEG3.SW2END2
INT_L_X6Y55.WW2BEG3.SR1END3
INT_L_X4Y55.BYP_ALT7.WW2END3
INT_L_X4Y55.BYP_L7.BYP_ALT7
CLBLL_L_X4Y55.CLBLL_L_DX.CLBLL_BYP7

# routing for net $PACKER_VCC_NET$legal1869
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[46]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[46]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y57.WW4BEG1.LOGIC_OUTS5
INT_R_X5Y57.SS2BEG0.WW4END1
INT_R_X5Y55.FAN_ALT4.SS2END0
INT_R_X5Y55.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y54.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X5Y54.BYP3.BYP_ALT3
CLBLM_R_X5Y54.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[6]
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[45]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[45]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y57.SW6BEG3.LOGIC_OUTS7
INT_R_X7Y53.SW6BEG3.SW6END3
INT_R_X5Y49.SL1BEG3.SW6END3
INT_R_X5Y48.SR1BEG_S0.SL1END3
INT_R_X5Y48.SS2BEG0.SR1BEG_S0
INT_R_X5Y46.BYP_ALT1.SS2END0
INT_R_X5Y46.BYP1.BYP_ALT1
CLBLM_R_X5Y46.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[19]
CLBLL_L_X2Y88.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[44]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[44]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y56.WL1BEG_N3.LOGIC_OUTS0
INT_L_X8Y55.FAN_ALT3.WL1END3
INT_L_X8Y55.FAN_BOUNCE3.FAN_ALT3
INT_L_X8Y55.BYP_ALT3.FAN_BOUNCE3
INT_L_X8Y55.BYP_L3.BYP_ALT3
CLBLM_L_X8Y55.CLBLM_M_CX.CLBLM_BYP3

# routing for net $PACKER_GND_NET$legal1867
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[43]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[43]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y56.SW6BEG2.LOGIC_OUTS2
INT_R_X7Y52.NW2BEG3.SW6END2
INT_L_X6Y53.WR1BEG_S0.NW2END3
INT_R_X5Y54.FAN_ALT0.WR1END0
INT_R_X5Y54.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y53.BYP_ALT6.FAN_BOUNCE_S3_0
INT_R_X5Y53.BYP6.BYP_ALT6
CLBLM_R_X5Y53.CLBLM_M_DX.CLBLM_BYP6

# routing for net $PACKER_GND_NET$legal1865
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[42]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[42]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y56.WL1BEG0.LOGIC_OUTS5
INT_L_X8Y56.FAN_ALT4.WL1END0
INT_L_X8Y56.FAN_BOUNCE4.FAN_ALT4
INT_L_X8Y55.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X8Y55.BYP_L7.BYP_ALT7
CLBLM_L_X8Y55.CLBLM_L_DX.CLBLM_BYP7

# routing for net $PACKER_GND_NET$legal1863
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[41]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[41]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y56.SS2BEG3.LOGIC_OUTS7
INT_R_X9Y54.WL1BEG2.SS2END3
INT_L_X8Y54.NL1BEG2.WL1END2
INT_L_X8Y55.BYP_ALT5.NL1END2
INT_L_X8Y55.BYP_L5.BYP_ALT5
CLBLM_L_X8Y55.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[5]
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[40]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[40]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS0.INT_INTERFACE_LOGIC_OUTS_B0
INT_R_X9Y55.NW2BEG0.LOGIC_OUTS0
INT_L_X8Y56.FAN_ALT0.NW2END0
INT_L_X8Y56.FAN_BOUNCE0.FAN_ALT0
INT_L_X8Y55.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X8Y55.BYP_L2.BYP_ALT2
CLBLM_L_X8Y55.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[15]
CLBLL_L_X2Y87.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[39]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS2.INT_INTERFACE_LOGIC_OUTS_B2
INT_R_X9Y55.SW2BEG2.LOGIC_OUTS2
INT_L_X8Y54.SR1BEG3.SW2END2
INT_L_X8Y53.WW2BEG3.SR1END3
INT_L_X6Y54.WR1BEG1.WW2END_N0_3
INT_R_X5Y54.BYP_ALT1.WR1END1
INT_R_X5Y54.BYP1.BYP_ALT1
CLBLM_R_X5Y54.CLBLM_M_AX.CLBLM_BYP1

# routing for net $PACKER_GND_NET$legal1861
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[38]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS5.INT_INTERFACE_LOGIC_OUTS_B5
INT_R_X9Y55.NW2BEG1.LOGIC_OUTS5
INT_L_X8Y56.WL1BEG_N3.NW2END1
INT_R_X7Y55.WL1BEG2.WL1END3
INT_L_X6Y55.WW2BEG2.WL1END2
INT_L_X4Y55.BYP_ALT6.WW2END2
INT_L_X4Y55.BYP_L6.BYP_ALT6
CLBLL_L_X4Y55.CLBLL_LL_DX.CLBLL_BYP6

# routing for net $PACKER_GND_NET$legal1859
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[37]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS7.INT_INTERFACE_LOGIC_OUTS_B7
INT_R_X9Y55.WW4BEG3.LOGIC_OUTS7
INT_R_X5Y55.WR1BEG_S0.WW4END3
INT_L_X4Y55.SR1BEG_S0.WR1END_S1_0
INT_L_X4Y55.FAN_ALT2.SR1BEG_S0
INT_L_X4Y55.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y55.BYP_ALT0.FAN_BOUNCE2
INT_L_X4Y55.BYP_L0.BYP_ALT0
CLBLL_L_X4Y55.CLBLL_L_AX.CLBLL_BYP0

# routing for net $PACKER_GND_NET$legal1857
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[36]
INT_INTERFACE_R_X9Y59.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y59.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y55.NW2BEG1.SW6END0
INT_L_X6Y56.WL1BEG_N3.NW2END1
INT_R_X5Y55.BYP_ALT7.WL1END3
INT_R_X5Y55.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y56.BYP_ALT4.BYP_BOUNCE_N3_7
INT_R_X5Y56.BYP4.BYP_ALT4
CLBLM_R_X5Y56.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[4]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[35]
INT_INTERFACE_R_X9Y59.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y59.SW6BEG2.LOGIC_OUTS6
INT_R_X7Y55.WL1BEG1.SW6END2
INT_L_X6Y55.WL1BEG0.WL1END1
INT_R_X5Y55.FAN_ALT2.WL1END0
INT_R_X5Y55.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y54.BYP_ALT6.FAN_BOUNCE_S3_2
INT_R_X5Y54.BYP6.BYP_ALT6
CLBLM_R_X5Y54.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[11]
CLBLL_L_X2Y86.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[34]
INT_INTERFACE_R_X9Y59.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y59.WW2BEG1.LOGIC_OUTS1
INT_R_X7Y59.SW6BEG1.WW2END1
INT_R_X5Y55.EE4BEG1.SW6END1
INT_R_X9Y55.NR1BEG1.EE4END1
INT_R_X9Y56.NL1BEG0.NR1END1
INT_R_X9Y57.NW2BEG0.NL1END0
INT_L_X8Y57.WW2BEG3.NW2END_S0_0
INT_L_X6Y57.SW2BEG3.WW2END3
INT_R_X5Y56.BYP_ALT6.SW2END3
INT_R_X5Y56.BYP6.BYP_ALT6
CLBLM_R_X5Y56.CLBLM_M_DX.CLBLM_BYP6

# routing for net $PACKER_GND_NET$legal1855
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[33]
INT_INTERFACE_R_X9Y59.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y59.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y59.SW6BEG2.WW4END3
INT_R_X3Y55.SR1BEG3.SW6END2
INT_R_X3Y54.ER1BEG_S0.SR1END3
INT_L_X4Y55.BYP_ALT1.ER1END0
INT_L_X4Y55.BYP_L1.BYP_ALT1
CLBLL_L_X4Y55.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[39]$legal1853
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[32]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y58.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y57.SR1BEG_S0.WW4END_S0_0
INT_R_X5Y57.FAN_ALT4.SR1BEG_S0
INT_R_X5Y57.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y56.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X5Y56.BYP3.BYP_ALT3
CLBLM_R_X5Y56.CLBLM_M_CX.CLBLM_BYP3

# routing for net $PACKER_GND_NET$legal1851
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[31]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y58.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y58.SS2BEG1.WW4END2
INT_R_X5Y56.EE4BEG1.SS2END1
INT_R_X9Y56.SL1BEG1.EE4END1
INT_R_X9Y55.WL1BEG0.SL1END1
INT_L_X8Y55.WW2BEG0.WL1END0
INT_L_X6Y55.NW2BEG1.WW2END0
INT_R_X5Y56.BYP_ALT1.NW2END1
INT_R_X5Y56.BYP1.BYP_ALT1
CLBLM_R_X5Y56.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[3]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[30]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y58.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y58.SW6BEG0.WW4END1
INT_R_X3Y54.NW2BEG1.SW6END0
INT_L_X2Y55.WW4BEG1.NW2END1
INT_R_X1Y55.ER1BEG2.EE4END1
INT_L_X2Y55.BYP_ALT2.ER1END2
INT_L_X2Y55.BYP_L2.BYP_ALT2
CLBLL_L_X2Y55.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[7]
CLBLL_L_X2Y85.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[29]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y58.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y58.SW6BEG2.WW4END3
INT_R_X3Y54.NW2BEG3.SW6END2
INT_L_X2Y55.SR1BEG3.NW2END3
INT_L_X2Y55.BYP_ALT0.SR1END_N3_3
INT_L_X2Y55.BYP_L0.BYP_ALT0
CLBLL_L_X2Y55.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[38]$legal1849
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[28]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y57.WL1BEG_N3.LOGIC_OUTS4
INT_L_X8Y57.NN2BEG0.WL1END_N1_3
INT_L_X8Y59.NN2BEG0.NN2END0
INT_L_X8Y60.BYP_ALT7.NN2END_S2_0
INT_L_X8Y60.BYP_L7.BYP_ALT7
CLBLM_L_X8Y60.CLBLM_L_DX.CLBLM_BYP7

# routing for net $PACKER_GND_NET$legal1847
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[27]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y57.WR1BEG3.LOGIC_OUTS6
INT_L_X8Y57.WW2BEG2.WR1END3
INT_L_X6Y57.WR1BEG_S0.WW2END2
INT_R_X5Y57.WL1BEG2.WR1END_S1_0
INT_L_X4Y57.SW2BEG2.WL1END2
INT_R_X3Y56.SL1BEG2.SW2END2
INT_R_X3Y55.WL1BEG1.SL1END2
INT_L_X2Y55.BYP_ALT5.WL1END1
INT_L_X2Y55.BYP_L5.BYP_ALT5
CLBLL_L_X2Y55.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[37]$legal1845
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[26]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y57.WL1BEG0.LOGIC_OUTS1
INT_L_X8Y57.NN2BEG1.WL1END0
INT_L_X8Y59.BYP_ALT4.NN2END1
INT_L_X8Y59.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y59.BYP_ALT3.BYP_BOUNCE4
INT_L_X8Y59.BYP_L3.BYP_ALT3
CLBLM_L_X8Y59.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[2]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[25]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y57.NW2BEG3.LOGIC_OUTS3
INT_L_X8Y58.NL1BEG2.NW2END3
INT_L_X8Y59.BYP_ALT5.NL1END2
INT_L_X8Y59.BYP_L5.BYP_ALT5
CLBLM_L_X8Y59.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.CO[3]
CLBLL_L_X2Y84.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[24]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y56.NW6BEG0.LOGIC_OUTS4
INT_R_X7Y60.EL1BEG_N3.NW6END0
INT_L_X8Y59.FAN_ALT1.EL1END3
INT_L_X8Y59.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y59.BYP_ALT2.FAN_BOUNCE1
INT_L_X8Y59.BYP_L2.BYP_ALT2
CLBLM_L_X8Y59.CLBLM_L_CX.CLBLM_BYP2

# routing for net $PACKER_GND_NET$legal1843
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[23]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y56.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y56.WL1BEG0.WW4END2
INT_L_X4Y56.WW2BEG0.WL1END0
INT_L_X2Y56.FAN_ALT4.WW2END0
INT_L_X2Y56.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y55.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X2Y55.BYP_L7.BYP_ALT7
CLBLL_L_X2Y55.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[36]$legal1841
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[22]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y56.SW2BEG1.LOGIC_OUTS1
INT_L_X8Y55.WW2BEG1.SW2END1
INT_L_X6Y55.WW2BEG1.WW2END1
INT_L_X4Y55.BYP_ALT5.WW2END1
INT_L_X4Y55.BYP_L5.BYP_ALT5
CLBLL_L_X4Y55.CLBLL_L_BX.CLBLL_BYP5

# routing for net $PACKER_GND_NET$legal1839
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[21]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y56.WL1BEG2.LOGIC_OUTS3
INT_L_X8Y56.NN2BEG3.WL1END2
INT_L_X8Y58.BYP_ALT6.NN2END3
INT_L_X8Y58.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y58.BYP_ALT7.BYP_BOUNCE6
INT_L_X8Y58.BYP_L7.BYP_ALT7
CLBLM_L_X8Y58.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[1]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[20]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y55.NL1BEG_N3.LOGIC_OUTS4
INT_R_X9Y55.NW2BEG3.NL1BEG_N3
INT_L_X8Y56.NL1BEG2.NW2END3
INT_L_X8Y57.NR1BEG2.NL1END2
INT_L_X8Y58.BYP_ALT2.NR1END2
INT_L_X8Y58.BYP_L2.BYP_ALT2
CLBLM_L_X8Y58.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[31]
CLBLL_L_X2Y99.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y99.SR1BEG2.LOGIC_OUTS_L23
INT_L_X2Y98.SS2BEG2.SR1END2
INT_L_X2Y96.SS6BEG2.SS2END2
INT_L_X2Y90.SL1BEG2.SS6END2
INT_L_X2Y89.BYP_ALT3.SL1END2
INT_L_X2Y89.BYP_L3.BYP_ALT3
CLBLL_L_X2Y89.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[19]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y55.NN2BEG2.LOGIC_OUTS6
INT_R_X9Y57.NW2BEG2.NN2END2
INT_L_X8Y58.BYP_ALT5.NW2END2
INT_L_X8Y58.BYP_L5.BYP_ALT5
CLBLM_L_X8Y58.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1882_Y[0]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[18]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y55.WR1BEG2.LOGIC_OUTS1
INT_L_X8Y55.NN2BEG2.WR1END2
INT_L_X8Y57.BYP_ALT5.NN2END2
INT_L_X8Y57.BYP_L5.BYP_ALT5
CLBLM_L_X8Y57.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[15]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[17]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y55.WL1BEG2.LOGIC_OUTS3
INT_L_X8Y55.NN2BEG3.WL1END2
INT_L_X8Y57.FAN_ALT1.NN2END3
INT_L_X8Y57.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y57.BYP_ALT4.FAN_BOUNCE1
INT_L_X8Y57.BYP_L4.BYP_ALT4
CLBLM_L_X8Y57.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18263$abc$17052$auto$blifparse.cc:536:parse_blif$17070.A[0]
INT_INTERFACE_R_X9Y33.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y33.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y33.NN2BEG0.WW4END0
INT_R_X5Y35.IMUX1.NN2END0
CLBLM_R_X5Y35.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[14]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18264$abc$17052$auto$blifparse.cc:536:parse_blif$17069.A[0]
INT_INTERFACE_R_X9Y33.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y33.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y33.NN2BEG2.WW4END2
INT_R_X5Y35.NL1BEG1.NN2END2
INT_R_X5Y36.IMUX1.NL1END1
CLBLM_R_X5Y36.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[35]$legal1837
# routing for net $PACKER_GND_NET$legal1835
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[34]$legal1833
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[13]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18265$abc$17052$auto$blifparse.cc:536:parse_blif$17068.A[0]
INT_INTERFACE_R_X9Y33.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y33.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y33.WL1BEG_N3.WW4END1
INT_L_X4Y33.NN2BEG0.WL1END_N1_3
INT_L_X4Y35.NN2BEG0.NN2END0
INT_L_X4Y37.NN2BEG0.NN2END0
INT_L_X4Y39.IMUX_L8.NN2END0
CLBLL_L_X4Y39.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[12]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18266$abc$17052$auto$blifparse.cc:536:parse_blif$17067.A[0]
INT_INTERFACE_R_X9Y33.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y33.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y33.NW6BEG3.WW4END3
INT_R_X3Y37.NE2BEG3.NW6END3
INT_L_X4Y38.NN2BEG3.NE2END3
INT_L_X4Y40.NN2BEG3.NN2END3
INT_L_X4Y42.IMUX_L6.NN2END3
CLBLL_L_X4Y42.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[6]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[11]
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[5]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[27]
CLBLL_L_X2Y98.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[4]
# routing for net $PACKER_GND_NET$legal1831
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[3]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[33]$legal1829
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[2]
# routing for net $PACKER_GND_NET$legal1827
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[1]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18267$abc$17052$auto$blifparse.cc:536:parse_blif$17066.A[0]
INT_INTERFACE_R_X9Y32.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y32.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y32.NN6BEG0.WW4END0
INT_R_X5Y38.NE2BEG0.NN6END0
INT_L_X6Y39.WR1BEG1.NE2END0
INT_R_X5Y39.IMUX2.WR1END1
CLBLM_R_X5Y39.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[10]
# routing for net tpu_inst.mlp_u.ap_col0.q_s1_valid
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y37.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y37.FAN_ALT3.NL1END_S3_0
INT_L_X4Y37.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y37.BYP_ALT3.FAN_BOUNCE3
INT_L_X4Y37.BYP_L3.BYP_ALT3
CLBLL_L_X4Y37.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18268$abc$17052$auto$blifparse.cc:536:parse_blif$17065.A[0]
INT_INTERFACE_R_X9Y32.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y32.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y32.NL1BEG1.WW4END2
INT_R_X5Y33.NN2BEG1.NL1END1
INT_R_X5Y35.NR1BEG1.NN2END1
INT_R_X5Y36.NN2BEG1.NR1END1
INT_R_X5Y38.IMUX2.NN2END1
CLBLM_R_X5Y38.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[7]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y46.NW6BEG2.LOGIC_OUTS_L6
INT_L_X2Y50.EL1BEG1.NW6END2
INT_R_X3Y50.NE2BEG1.EL1END1
INT_L_X4Y51.NL1BEG0.NE2END1
INT_L_X4Y52.NL1BEG_N3.NL1END0
INT_L_X4Y52.NN2BEG3.NL1BEG_N3
INT_L_X4Y54.NE2BEG3.NN2END3
INT_R_X5Y55.NW6BEG3.NE2END3
INT_R_X3Y59.EL1BEG2.NW6END3
INT_L_X4Y59.BYP_ALT5.EL1END2
INT_L_X4Y59.BYP_L5.BYP_ALT5
CLBLL_L_X4Y59.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[9]
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[6]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y39.WW2BEG1.LOGIC_OUTS23
INT_R_X3Y39.ER1BEG2.WW2END1
INT_L_X4Y39.BYP_ALT3.ER1END2
INT_L_X4Y39.BYP_L3.BYP_ALT3
CLBLL_L_X4Y39.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18269$abc$17052$auto$blifparse.cc:536:parse_blif$17064.A[0]
INT_INTERFACE_R_X9Y32.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y32.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y32.NN6BEG1.WW4END1
INT_R_X5Y38.NN2BEG1.NN6END1
INT_R_X5Y40.NN2BEG1.NN2END1
INT_R_X5Y42.IMUX3.NN2END1
CLBLM_R_X5Y42.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[5]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y38.FAN_ALT1.LOGIC_OUTS17
INT_R_X5Y38.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y38.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y38.BYP4.BYP_ALT4
CLBLM_R_X5Y38.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[23]
CLBLL_L_X2Y97.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[4]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y39.NL1BEG_N3.LOGIC_OUTS22
INT_R_X5Y39.FAN_ALT1.NL1BEG_N3
INT_R_X5Y39.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y39.BYP_ALT4.FAN_BOUNCE1
INT_R_X5Y39.BYP4.BYP_ALT4
CLBLM_R_X5Y39.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[32]$legal1825
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[3]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y38.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y38.BYP_ALT6.NL1BEG_N3
INT_L_X4Y38.BYP_L6.BYP_ALT6
CLBLL_L_X4Y38.CLBLL_LL_DX.CLBLL_BYP6

# routing for net $PACKER_GND_NET$legal1823
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[2]
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y37.BYP_ALT4.LOGIC_OUTS19
INT_R_X5Y37.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y37.BYP_ALT3.BYP_BOUNCE4
INT_R_X5Y37.BYP3.BYP_ALT3
CLBLM_R_X5Y37.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[31]$legal1821
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[1]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y38.SR1BEG_S0.LOGIC_OUTS7
INT_R_X5Y38.BYP_ALT1.SR1BEG_S0
INT_R_X5Y38.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y38.GFAN0.BYP_BOUNCE1
INT_R_X5Y38.BYP_ALT0.GFAN0
INT_R_X5Y38.BYP0.BYP_ALT0
CLBLM_R_X5Y38.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[8]
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d1[0]
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y37.BYP_ALT5.LOGIC_OUTS23
INT_R_X5Y37.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y37.BYP_ALT2.BYP_BOUNCE5
INT_R_X5Y37.BYP2.BYP_ALT2
CLBLM_R_X5Y37.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18270$abc$17052$auto$blifparse.cc:536:parse_blif$17063.A[0]
INT_INTERFACE_R_X9Y32.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y32.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y32.NN6BEG3.WW4END3
INT_R_X5Y38.NL1BEG2.NN6END3
INT_R_X5Y39.NN2BEG2.NL1END2
INT_R_X5Y41.NL1BEG1.NN2END2
INT_R_X5Y42.IMUX10.NL1END1
CLBLM_R_X5Y42.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[7]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18271$abc$17052$auto$blifparse.cc:536:parse_blif$17062.A[0]
INT_INTERFACE_R_X9Y31.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y31.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y31.NN6BEG0.WW4END0
INT_R_X5Y37.NR1BEG0.NN6END0
INT_R_X5Y38.WR1BEG1.NR1END0
INT_L_X4Y38.IMUX_L11.WR1END1
CLBLL_L_X4Y38.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[6]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[19]
CLBLL_L_X2Y96.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1819
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[30]$legal1817
# routing for net $PACKER_GND_NET$legal1815
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18272$abc$17052$auto$blifparse.cc:536:parse_blif$17061.A[0]
INT_INTERFACE_R_X9Y31.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y31.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y31.NL1BEG1.WW4END2
INT_R_X5Y32.NN2BEG1.NL1END1
INT_R_X5Y34.NN2BEG1.NN2END1
INT_R_X5Y36.IMUX2.NN2END1
CLBLM_R_X5Y36.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[5]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18273$abc$17052$auto$blifparse.cc:536:parse_blif$17060.A[0]
INT_INTERFACE_R_X9Y31.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y31.WR1BEG2.LOGIC_OUTS1
INT_L_X8Y31.WR1BEG3.WR1END2
INT_R_X7Y31.SW2BEG2.WR1END3
INT_L_X6Y30.NW6BEG3.SW2END2
INT_L_X4Y34.NN6BEG3.NW6END3
INT_L_X4Y40.NR1BEG3.NN6END3
INT_L_X4Y41.IMUX_L14.NR1END3
CLBLL_L_X4Y41.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[4]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18274$abc$17052$auto$blifparse.cc:536:parse_blif$17059.A[0]
INT_INTERFACE_R_X9Y31.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y31.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y31.NN2BEG3.WW4END3
INT_R_X5Y33.NN2BEG3.NN2END3
INT_R_X5Y35.NN2BEG3.NN2END3
INT_R_X5Y37.IMUX7.NN2END3
CLBLM_R_X5Y37.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[15]
CLBLL_L_X2Y95.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[29]$legal1813
# routing for net $PACKER_GND_NET$legal1811
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[28]$legal1809
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[3]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18275$abc$17052$auto$blifparse.cc:536:parse_blif$17058.A[0]
INT_INTERFACE_R_X9Y30.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y30.NW6BEG0.LOGIC_OUTS4
INT_R_X7Y34.NW6BEG0.NW6END0
INT_R_X5Y37.SW2BEG3.NW6END_S0_0
INT_L_X4Y37.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y37.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[2]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18276$abc$17052$auto$blifparse.cc:536:parse_blif$17057.A[0]
INT_INTERFACE_R_X9Y30.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y30.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y30.NN2BEG2.WW4END2
INT_R_X5Y32.NN2BEG2.NN2END2
INT_R_X5Y34.NN2BEG2.NN2END2
INT_R_X5Y36.NW2BEG2.NN2END2
INT_L_X4Y37.IMUX_L11.NW2END2
CLBLL_L_X4Y37.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[1]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[11]
CLBLL_L_X2Y94.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1807
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[27]$legal1805
# routing for net $PACKER_GND_NET$legal1803
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18277$abc$17052$auto$blifparse.cc:536:parse_blif$17056.A[0]
INT_INTERFACE_R_X9Y30.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y30.NR1BEG1.LOGIC_OUTS1
INT_R_X9Y31.NW2BEG1.NR1END1
INT_L_X8Y32.NW6BEG1.NW2END1
INT_L_X6Y36.NW6BEG1.NW6END1
INT_L_X4Y40.NE2BEG1.NW6END1
INT_R_X5Y41.IMUX2.NE2END1
CLBLM_R_X5Y41.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$procmux$3345_Y[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe10.$techmap18278$abc$17052$auto$blifparse.cc:536:parse_blif$17055.A[0]
INT_INTERFACE_R_X9Y30.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y30.NR1BEG3.LOGIC_OUTS3
INT_R_X9Y31.NW2BEG3.NR1END3
INT_L_X8Y32.NW2BEG3.NW2END3
INT_R_X7Y33.NW6BEG3.NW2END3
INT_R_X5Y37.NL1BEG2.NW6END3
INT_R_X5Y38.IMUX11.NL1END2
CLBLM_R_X5Y38.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$auto$opt_dff.cc:272:make_patterns_logic$4509
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y38.SE2BEG2.LOGIC_OUTS14
INT_L_X6Y37.EE2BEG2.SE2END2
INT_L_X8Y37.SS6BEG2.EE2END2
INT_L_X8Y31.NR1BEG2.SS6END2
INT_L_X8Y32.NL1BEG1.NR1END2
INT_L_X8Y33.EL1BEG0.NL1END1
INT_R_X9Y33.IMUX16.EL1END0

# routing for net tpu_inst.mlp_u.mmu_u.pe10.$abc$17052$auto$opt_dff.cc:306:combine_resets$4513
INT_L_X4Y57.NE2BEG2.NR1END2
INT_R_X5Y58.NW6BEG2.NE2END2
INT_R_X3Y62.CTRL1.NW6END2
CLBLM_R_X3Y62.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y55.SR1BEG2.SR1END1
INT_R_X3Y54.CTRL1.SR1END2
CLBLM_R_X3Y54.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y57.NR1BEG3.LOGIC_OUTS_L11
INT_L_X4Y58.FAN_ALT1.NR1END3
INT_L_X4Y58.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y58.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y58.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y56.NR1BEG2.NR1END2
INT_L_X4Y57.CTRL_L0.NR1END2
CLBLL_L_X4Y57.CLBLL_L_SR.CLBLL_CTRL0
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y57.SW2BEG3.LOGIC_OUTS_L11
INT_R_X3Y56.SR1BEG_S0.SW2END3
INT_R_X3Y56.SR1BEG1.SR1BEG_S0
INT_R_X3Y55.ER1BEG2.SR1END1
INT_L_X4Y55.NR1BEG2.ER1END2
INT_L_X4Y56.CTRL_L0.NR1END2
CLBLL_L_X4Y56.CLBLL_L_SR.CLBLL_CTRL0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[7]
CLBLL_L_X2Y93.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[26]$legal1801
# routing for net tpu_inst.mlp_u.ap_col0.q_s2_valid
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y37.SS2BEG0.LOGIC_OUTS_L22
INT_L_X4Y35.BYP_ALT1.SS2END0
INT_L_X4Y35.BYP_L1.BYP_ALT1
CLBLL_L_X4Y35.CLBLL_LL_AX.CLBLL_BYP1

# routing for net $PACKER_GND_NET$legal1799
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[25]$legal1797
# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[7]
INT_R_X9Y52.IMUX7.NL1END_S3_0
INT_R_X9Y52.IMUX47.NL1END_S3_0
INT_L_X4Y56.EE2BEG3.ER1END3
INT_L_X6Y56.SE6BEG3.EE2END3
INT_L_X8Y52.SE2BEG3.SE6END3
INT_R_X9Y51.IMUX6.SE2END3
INT_R_X9Y51.IMUX46.SS2END3
INT_R_X9Y53.SS2BEG3.SS2END3
INT_R_X9Y51.IMUX7.SS2END3
INT_L_X4Y62.EE2BEG1.EL1END1
INT_L_X6Y62.SS6BEG1.EE2END1
INT_L_X6Y56.SE6BEG1.SS6END1
INT_L_X8Y52.EL1BEG0.SE6END1
INT_R_X9Y51.IMUX47.EL1END_S3_0
INT_R_X9Y50.IMUX6.FAN_BOUNCE_S3_0
INT_R_X9Y51.FAN_ALT0.EL1END0
INT_R_X9Y51.FAN_BOUNCE0.FAN_ALT0
INT_R_X9Y50.IMUX46.FAN_BOUNCE_S3_0
INT_R_X9Y51.FAN_ALT4.EL1END0
INT_R_X9Y51.FAN_BOUNCE4.FAN_ALT4
INT_R_X9Y50.IMUX7.FAN_BOUNCE_S3_4
INT_R_X9Y50.IMUX47.EL1END_S3_0
INT_R_X9Y54.IMUX6.NR1END3
INT_R_X9Y54.IMUX46.NR1END3
INT_R_X9Y54.IMUX7.NR1END3
INT_R_X9Y53.NR1BEG3.SS2END3
INT_R_X9Y54.IMUX47.NR1END3
INT_R_X9Y53.NL1BEG_N3.NL1END0
INT_R_X9Y53.IMUX6.NL1BEG_N3
INT_R_X9Y53.IMUX46.SS2END3
INT_R_X9Y53.IMUX7.SS2END3
INT_R_X3Y56.ER1BEG3.SR1END2
INT_L_X4Y56.SE2BEG3.ER1END3
INT_R_X5Y55.EE4BEG3.SE2END3
INT_R_X9Y55.SS2BEG3.EE4END3
INT_R_X9Y53.IMUX47.SS2END3
INT_R_X9Y52.FAN_ALT5.SS2END2
INT_R_X9Y52.FAN_BOUNCE5.FAN_ALT5
INT_R_X9Y52.IMUX17.FAN_BOUNCE5
INT_R_X3Y57.SR1BEG2.SW6END1
INT_R_X3Y56.SE2BEG2.SR1END2
INT_L_X4Y55.SE2BEG2.SE2END2
INT_R_X5Y54.EE4BEG2.SE2END2
INT_R_X9Y54.SS2BEG2.EE4END2
INT_R_X9Y52.IMUX21.SS2END2
INT_R_X9Y52.IMUX19.NE2END1
INT_L_X8Y51.NE2BEG1.SE6END1
INT_R_X9Y52.NL1BEG0.NE2END1
INT_R_X9Y52.IMUX23.NL1END_S3_0
INT_L_X4Y62.SL1BEG1.EL1END1
INT_L_X4Y61.SS2BEG1.SL1END1
INT_L_X4Y59.SE6BEG1.SS2END1
INT_L_X6Y55.SE6BEG1.SE6END1
INT_L_X8Y51.EL1BEG0.SE6END1
INT_R_X9Y51.IMUX17.EL1END0
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y62.EL1BEG1.LOGIC_OUTS6
INT_L_X4Y62.SE2BEG1.EL1END1
INT_R_X5Y61.SW6BEG1.SE2END1
INT_R_X3Y57.SS6BEG1.SW6END1
INT_R_X3Y51.SS2BEG1.SS6END1
INT_R_X3Y49.BYP_ALT5.SS2END1
INT_R_X3Y49.BYP5.BYP_ALT5
CLBLM_R_X3Y49.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[6]
INT_R_X3Y54.EL1BEG_N3.LOGIC_OUTS4
INT_L_X4Y53.ER1BEG_S0.EL1END3
INT_R_X5Y54.SE2BEG0.ER1END0
INT_L_X6Y53.EL1BEG_N3.SE2END0
INT_R_X7Y52.SE2BEG3.EL1END3
INT_L_X8Y51.ER1BEG_S0.SE2END3
INT_R_X9Y52.FAN_ALT4.ER1END0
INT_R_X9Y52.FAN_BOUNCE4.FAN_ALT4
INT_R_X9Y51.IMUX21.FAN_BOUNCE_S3_4
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y54.SS2BEG0.LOGIC_OUTS4
INT_R_X3Y52.SL1BEG0.SS2END0
INT_R_X3Y51.FAN_ALT0.SL1END0
INT_R_X3Y51.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y50.BYP_ALT6.FAN_BOUNCE_S3_0
INT_R_X3Y50.BYP6.BYP_ALT6
CLBLM_R_X3Y50.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[5]
INT_L_X4Y58.SL1BEG0.LOGIC_OUTS_L0
INT_L_X4Y57.ER1BEG1.SL1END0
INT_R_X5Y57.SS2BEG1.ER1END1
INT_R_X5Y55.SE6BEG1.SS2END1
INT_R_X7Y51.EE2BEG1.SE6END1
INT_R_X9Y51.IMUX19.EE2END1
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y58.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X5Y57.EE2BEG3.EL1END3
INT_R_X7Y57.SW6BEG3.EE2END3
INT_R_X5Y53.SW2BEG3.SW6END3
INT_L_X4Y52.SW2BEG3.SW2END3
INT_R_X3Y51.SS2BEG3.SW2END3
INT_R_X3Y49.BYP_ALT7.SS2END3
INT_R_X3Y49.BYP7.BYP_ALT7
CLBLM_R_X3Y49.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[4]
INT_L_X4Y56.EE2BEG0.LOGIC_OUTS_L0
INT_L_X6Y56.SE6BEG0.EE2END0
INT_L_X8Y52.EL1BEG_N3.SE6END0
INT_R_X9Y51.IMUX23.EL1END3
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y56.WL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y56.FAN_ALT0.WL1END_N1_3
INT_R_X3Y56.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y55.BYP_ALT2.FAN_BOUNCE_S3_0
INT_R_X3Y55.BYP2.BYP_ALT2
CLBLM_R_X3Y55.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[3]
INT_L_X4Y57.SS6BEG0.LOGIC_OUTS_L0
INT_L_X4Y51.EE4BEG0.SS6END0
INT_L_X8Y51.SE2BEG0.EE4END0
INT_R_X9Y50.IMUX17.SE2END0
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y57.SR1BEG1.LOGIC_OUTS_L0
INT_L_X4Y56.SW2BEG1.SR1END1
INT_R_X3Y55.BYP_ALT5.SW2END1
INT_R_X3Y55.BYP5.BYP_ALT5
CLBLM_R_X3Y55.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.CO[3]
CLBLL_L_X2Y92.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1795
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[24]$legal1793
# routing for net $PACKER_GND_NET$legal1791
# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[2]
INT_L_X4Y54.ER1BEG3.SS2END2
INT_R_X5Y54.ER1BEG_S0.ER1END3
INT_L_X6Y55.EL1BEG_N3.ER1END0
INT_R_X7Y54.SE2BEG3.EL1END3
INT_L_X8Y53.NE6BEG3.SE2END3
INT_L_X10Y57.WW4BEG3.NE6END3
INT_L_X6Y57.SS2BEG2.WW4END3
INT_L_X6Y55.SE6BEG2.SS2END2
INT_L_X8Y51.SE2BEG2.SE6END2
INT_R_X9Y50.IMUX21.SE2END2
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y57.SR1BEG2.LOGIC_OUTS_L1
INT_L_X4Y56.SS2BEG2.SR1END2
INT_L_X4Y54.SW6BEG2.SS2END2
INT_L_X2Y50.SE2BEG2.SW6END2
INT_R_X3Y49.BYP_ALT2.SE2END2
INT_R_X3Y49.BYP2.BYP_ALT2
CLBLM_R_X3Y49.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[30]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[29]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[28]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[27]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[26]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[25]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[24]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[23]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[22]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[21]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[20]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[19]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[18]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[17]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[16]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[15]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[14]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[13]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[12]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[11]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[10]
# routing for net tpu_inst.mlp_u.ap_col0.q_s3_valid
CLBLL_L_X4Y35.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y35.NN2BEG2.LOGIC_OUTS_L20
INT_L_X4Y37.NL1BEG1.NN2END2
INT_L_X4Y38.BYP_ALT4.NL1END1
INT_L_X4Y38.BYP_L4.BYP_ALT4
CLBLL_L_X4Y38.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[9]
# routing for net tpu_inst.mlp_u.ap_col0.q_s4_valid
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y38.NL1BEG2.LOGIC_OUTS_L21
INT_L_X4Y39.NL1BEG1.NL1END2
INT_L_X4Y40.BYP_ALT4.NL1END1
INT_L_X4Y40.BYP_L4.BYP_ALT4
CLBLL_L_X4Y40.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[8]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[7]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[6]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[5]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[4]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[3]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[2]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[1]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[0]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$xilinx_dffopt.cc:347:execute$19766
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.BB[31]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[16]
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y49.NN6BEG3.LOGIC_OUTS_L17
INT_L_X8Y55.NN6BEG3.NN6END3
INT_L_X8Y61.LVB_L12.NN6END3
INT_L_X8Y49.NN6BEG2.LVB_L0
INT_L_X8Y55.NR1BEG2.NN6END2
INT_L_X8Y56.NR1BEG2.NR1END2
INT_L_X8Y57.BYP_ALT2.NR1END2
INT_L_X8Y57.BYP_L2.BYP_ALT2
CLBLM_L_X8Y57.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[16]
INT_INTERFACE_R_X9Y59.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y59.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y55.SE6BEG3.SW6END3
INT_R_X9Y51.SW2BEG3.SE6END3
INT_L_X8Y50.SE2BEG3.SW2END3
INT_R_X9Y49.WL1BEG2.SE2END3
INT_L_X8Y49.FAN_ALT5.WL1END2
INT_L_X8Y49.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y49.BYP_ALT5.FAN_BOUNCE5
INT_L_X8Y49.BYP_L5.BYP_ALT5
CLBLM_L_X8Y49.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[30]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[15]
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y49.WL1BEG2.LOGIC_OUTS_L3
INT_R_X7Y49.BYP_ALT2.WL1END2
INT_R_X7Y49.BYP2.BYP_ALT2
CLBLM_R_X7Y49.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[15]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y58.SW6BEG0.LOGIC_OUTS18
INT_R_X7Y54.SE2BEG0.SW6END0
INT_L_X8Y53.EL1BEG_N3.SE2END0
INT_R_X9Y52.SS2BEG3.EL1END3
INT_R_X9Y50.SW2BEG3.SS2END3
INT_L_X8Y49.BYP_ALT7.SW2END3
INT_L_X8Y49.BYP_L7.BYP_ALT7
CLBLM_L_X8Y49.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[30]
CLBLL_L_X2Y99.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y99.SS6BEG0.LOGIC_OUTS_L22
INT_L_X2Y93.SS2BEG0.SS6END0
INT_L_X2Y91.IMUX_L10.SS2END0
CLBLL_L_X2Y91.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[14]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y56.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X8Y56.FAN_ALT5.NL1BEG_N3
INT_L_X8Y56.FAN_BOUNCE5.FAN_ALT5
INT_L_X8Y56.BYP_ALT5.FAN_BOUNCE5
INT_L_X8Y56.BYP_L5.BYP_ALT5
CLBLM_L_X8Y56.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[14]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y58.SL1BEG2.LOGIC_OUTS16
INT_R_X9Y57.SW2BEG2.SL1END2
INT_L_X8Y56.BYP_ALT2.SW2END2
INT_L_X8Y56.BYP_L2.BYP_ALT2
CLBLM_L_X8Y56.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18579$abc$16670$auto$blifparse.cc:536:parse_blif$16766.A
INT_L_X2Y91.NE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y95.NW2BEG0.NE6END0
INT_R_X3Y96.NN2BEG0.NW2END0
INT_R_X3Y98.NW2BEG0.NN2END0
INT_L_X2Y99.IMUX_L32.NW2END0
CLBLL_L_X2Y99.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y91.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y91.IMUX_L0.LOGIC_OUTS_L22
CLBLL_L_X2Y91.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[13]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y56.FAN_ALT2.LOGIC_OUTS_L5
INT_L_X8Y56.FAN_BOUNCE2.FAN_ALT2
INT_L_X8Y56.BYP_ALT0.FAN_BOUNCE2
INT_L_X8Y56.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y56.BYP_ALT1.BYP_BOUNCE0
INT_L_X8Y56.BYP_L1.BYP_ALT1
CLBLM_L_X8Y56.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[13]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y58.SL1BEG1.LOGIC_OUTS23
INT_R_X9Y57.SW2BEG1.SL1END1
INT_L_X8Y56.BYP_ALT4.SW2END1
INT_L_X8Y56.BYP_L4.BYP_ALT4
CLBLM_L_X8Y56.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[29]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[12]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y48.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y48.BYP_ALT6.NL1BEG_N3
INT_R_X7Y48.BYP6.BYP_ALT6
CLBLM_R_X7Y48.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[12]
INT_INTERFACE_R_X9Y58.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y58.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y54.SS2BEG3.SW6END3
INT_R_X7Y52.SR1BEG_S0.SS2END3
INT_R_X7Y52.SS2BEG0.SR1BEG_S0
INT_R_X7Y50.SS2BEG0.SS2END0
INT_R_X7Y48.BYP_ALT0.SS2END0
INT_R_X7Y48.BYP0.BYP_ALT0
CLBLM_R_X7Y48.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[29]
CLBLL_L_X2Y99.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y99.SS2BEG3.LOGIC_OUTS_L21
INT_L_X2Y97.SE2BEG3.SS2END3
INT_R_X3Y96.SS6BEG3.SE2END3
INT_R_X3Y90.SR1BEG_S0.SS6END3
INT_R_X3Y90.IMUX1.SR1BEG_S0
CLBLM_R_X3Y90.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[11]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y55.NR1BEG0.LOGIC_OUTS_L4
INT_L_X8Y56.LV_L0.NR1END0
INT_L_X8Y56.SS6BEG0.LV_L0
INT_L_X8Y50.WL1BEG_N3.SS6END0
INT_R_X7Y49.BYP_ALT7.WL1END3
INT_R_X7Y49.BYP7.BYP_ALT7
CLBLM_R_X7Y49.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[11]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y57.SL1BEG0.LOGIC_OUTS18
INT_R_X9Y56.SW2BEG0.SL1END0
INT_L_X8Y55.BYP_ALT1.SW2END0
INT_L_X8Y55.BYP_L1.BYP_ALT1
CLBLM_L_X8Y55.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18580$abc$16670$auto$blifparse.cc:536:parse_blif$16765.A
INT_L_X2Y91.NR1BEG3.LOGIC_OUTS_L21
INT_L_X2Y92.LVB_L0.NR1END3
INT_L_X2Y92.NN6BEG2.LVB_L0
INT_L_X2Y98.NL1BEG1.NN6END2
INT_L_X2Y99.IMUX_L18.NL1END1
CLBLL_L_X2Y99.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X2Y91.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y91.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y90.IMUX7.SE2END3
CLBLM_R_X3Y90.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[10]
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y49.SR1BEG_S0.LOGIC_OUTS17
INT_R_X7Y49.FAN_ALT2.SR1BEG_S0
INT_R_X7Y49.FAN_BOUNCE2.FAN_ALT2
INT_R_X7Y49.BYP_ALT0.FAN_BOUNCE2
INT_R_X7Y49.BYP0.BYP_ALT0
CLBLM_R_X7Y49.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[10]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y57.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y53.SE6BEG2.SW6END2
INT_R_X9Y49.NE6BEG2.SE6END2
INT_R_X11Y53.NW2BEG2.NE6END2
INT_L_X10Y54.SW6BEG1.NW2END2
INT_L_X8Y50.SW2BEG1.SW6END1
INT_R_X7Y49.BYP_ALT5.SW2END1
INT_R_X7Y49.BYP5.BYP_ALT5
CLBLM_R_X7Y49.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[28]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[9]
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y49.NN6BEG0.LOGIC_OUTS_L18
INT_L_X8Y54.SR1BEG_S0.NN6END_S1_0
INT_L_X8Y54.BYP_ALT4.SR1BEG_S0
INT_L_X8Y54.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y54.BYP_ALT3.BYP_BOUNCE4
INT_L_X8Y54.BYP_L3.BYP_ALT3
CLBLM_L_X8Y54.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[9]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y57.SW6BEG1.LOGIC_OUTS23
INT_R_X7Y53.SS2BEG1.SW6END1
INT_R_X7Y51.SS2BEG1.SS2END1
INT_R_X7Y49.ER1BEG2.SS2END1
INT_L_X8Y49.BYP_ALT2.ER1END2
INT_L_X8Y49.BYP_L2.BYP_ALT2
CLBLM_L_X8Y49.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[28]
CLBLL_L_X2Y99.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y99.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y99.SS2BEG3.ER1END3
INT_R_X3Y97.SS2BEG3.SS2END3
INT_R_X3Y95.SS2BEG3.SS2END3
INT_R_X3Y93.IMUX7.SS2END3
CLBLM_R_X3Y93.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[8]
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y49.NN2BEG2.LOGIC_OUTS_L16
INT_L_X8Y51.NL1BEG1.NN2END2
INT_L_X8Y52.NN2BEG1.NL1END1
INT_L_X8Y54.NR1BEG1.NN2END1
INT_L_X8Y55.BYP_ALT4.NR1END1
INT_L_X8Y55.BYP_L4.BYP_ALT4
CLBLM_L_X8Y55.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[8]
INT_INTERFACE_R_X9Y57.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y57.EE2BEG3.LOGIC_OUTS21
INT_R_X11Y57.SW6BEG3.EE2END3
INT_R_X9Y53.SW6BEG3.SW6END3
INT_R_X7Y49.SL1BEG3.SW6END3
INT_R_X7Y48.ER1BEG_S0.SL1END3
INT_L_X8Y49.BYP_ALT0.ER1END0
INT_L_X8Y49.BYP_L0.BYP_ALT0
CLBLM_L_X8Y49.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18581$abc$16670$auto$blifparse.cc:536:parse_blif$16764.A
INT_L_X2Y93.NN2BEG2.NN2END2
INT_L_X2Y95.NR1BEG2.NN2END2
INT_L_X2Y96.NN2BEG2.NR1END2
INT_L_X2Y98.BYP_ALT2.NN2END2
INT_L_X2Y98.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y99.IMUX_L8.BYP_BOUNCE_N3_2
CLBLL_L_X2Y99.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X2Y91.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y91.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y93.EL1BEG1.NN2END2
INT_R_X3Y93.IMUX11.EL1END1
CLBLM_R_X3Y93.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[7]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y48.NW2BEG0.LOGIC_OUTS18
INT_L_X6Y49.EL1BEG_N3.NW2END0
INT_R_X7Y48.BYP_ALT3.EL1END3
INT_R_X7Y48.BYP3.BYP_ALT3
CLBLM_R_X7Y48.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[7]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y56.SW6BEG0.LOGIC_OUTS18
INT_R_X7Y52.SE6BEG0.SW6END0
INT_R_X9Y48.NE6BEG0.SE6END0
INT_R_X11Y52.NW2BEG0.NE6END0
INT_L_X10Y52.SW6BEG3.NW2END_S0_0
INT_L_X8Y48.WL1BEG2.SW6END3
INT_R_X7Y48.BYP_ALT2.WL1END2
INT_R_X7Y48.BYP2.BYP_ALT2
CLBLM_R_X7Y48.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[27]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[6]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y55.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X4Y55.BYP_ALT3.NL1BEG_N3
INT_L_X4Y55.BYP_L3.BYP_ALT3
CLBLL_L_X4Y55.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[6]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y56.WW2BEG2.LOGIC_OUTS16
INT_R_X7Y56.WW2BEG2.WW2END2
INT_R_X5Y56.SW2BEG2.WW2END2
INT_L_X4Y55.BYP_ALT2.SW2END2
INT_L_X4Y55.BYP_L2.BYP_ALT2
CLBLL_L_X4Y55.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[27]
CLBLL_L_X2Y98.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y98.SE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y97.SS6BEG1.SE2END1
INT_R_X3Y91.SW2BEG1.SS6END1
INT_L_X2Y90.IMUX_L3.SW2END1
CLBLL_L_X2Y90.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[5]
CLBLM_L_X8Y47.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y47.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X8Y47.BYP_ALT1.SR1BEG_S0
INT_L_X8Y47.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y47.BYP_ALT2.BYP_BOUNCE1
INT_L_X8Y47.BYP_L2.BYP_ALT2
CLBLM_L_X8Y47.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[5]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y56.SW6BEG1.LOGIC_OUTS23
INT_R_X7Y52.SR1BEG2.SW6END1
INT_R_X7Y51.SS2BEG2.SR1END2
INT_R_X7Y49.ER1BEG3.SS2END2
INT_L_X8Y49.SS2BEG3.ER1END3
INT_L_X8Y47.BYP_ALT7.SS2END3
INT_L_X8Y47.BYP_L7.BYP_ALT7
CLBLM_L_X8Y47.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18582$abc$16670$auto$blifparse.cc:536:parse_blif$16763.A
INT_L_X2Y90.NE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y94.NW2BEG1.NE6END1
INT_R_X3Y95.WR1BEG2.NW2END1
INT_L_X2Y95.NN2BEG2.WR1END2
INT_L_X2Y97.NR1BEG2.NN2END2
INT_L_X2Y98.IMUX_L44.NR1END2
CLBLL_L_X2Y98.CLBLL_LL_D4.CLBLL_IMUX44
CLBLL_L_X2Y90.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y90.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y90.EL1BEG0.EE4END1
INT_L_X2Y90.IMUX_L9.EL1END0
CLBLL_L_X2Y90.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[4]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_L_X8Y55.SW2BEG3.LOGIC_OUTS_L7
INT_R_X7Y54.SW6BEG3.SW2END3
INT_R_X5Y50.SE2BEG3.SW6END3
INT_L_X6Y49.SW2BEG3.SE2END3
INT_R_X5Y48.SS2BEG3.SW2END3
INT_R_X5Y46.BYP_ALT6.SS2END3
INT_R_X5Y46.BYP6.BYP_ALT6
CLBLM_R_X5Y46.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[4]
INT_INTERFACE_R_X9Y56.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y56.SW2BEG3.LOGIC_OUTS21
INT_L_X8Y55.BYP_ALT6.SW2END3
INT_L_X8Y55.BYP_L6.BYP_ALT6
CLBLM_L_X8Y55.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[26]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[3]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y54.SR1BEG1.LOGIC_OUTS_L4
INT_L_X8Y53.SS2BEG1.SR1END1
INT_L_X8Y51.SL1BEG1.SS2END1
INT_L_X8Y50.SS2BEG1.SL1END1
INT_L_X8Y48.BYP_ALT5.SS2END1
INT_L_X8Y48.BYP_L5.BYP_ALT5
CLBLM_L_X8Y48.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[3]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X9Y55.SW2BEG0.LOGIC_OUTS18
INT_L_X8Y54.BYP_ALT1.SW2END0
INT_L_X8Y54.BYP_L1.BYP_ALT1
CLBLM_L_X8Y54.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[26]
CLBLL_L_X2Y98.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y98.SS2BEG0.LOGIC_OUTS_L22
INT_L_X2Y96.SE2BEG0.SS2END0
INT_R_X3Y95.SS2BEG0.SE2END0
INT_R_X3Y93.IMUX2.SS2END0
CLBLM_R_X3Y93.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[2]
CLBLM_L_X8Y48.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X8Y48.SL1BEG2.LOGIC_OUTS_L16
INT_L_X8Y47.SR1BEG3.SL1END2
INT_L_X8Y47.BYP_ALT0.SR1END_N3_3
INT_L_X8Y47.BYP_L0.BYP_ALT0
CLBLM_L_X8Y47.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[2]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS16.INT_INTERFACE_LOGIC_OUTS_B16
INT_R_X9Y55.SW6BEG2.LOGIC_OUTS16
INT_R_X7Y51.SE2BEG2.SW6END2
INT_L_X8Y50.EL1BEG1.SE2END2
INT_R_X9Y50.SS2BEG1.EL1END1
INT_R_X9Y48.WL1BEG0.SS2END1
INT_L_X8Y48.BYP_ALT0.WL1END0
INT_L_X8Y48.BYP_L0.BYP_ALT0
CLBLM_L_X8Y48.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18583$abc$16670$auto$blifparse.cc:536:parse_blif$16762.A
INT_L_X2Y90.NE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y94.NW2BEG0.NE6END0
INT_R_X3Y95.NN2BEG0.NW2END0
INT_R_X3Y97.NW2BEG0.NN2END0
INT_L_X2Y98.IMUX_L32.NW2END0
CLBLL_L_X2Y98.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y90.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y90.NE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y91.NN2BEG0.NE2END0
INT_R_X3Y93.IMUX1.NN2END0
CLBLM_R_X3Y93.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[1]
CLBLM_R_X5Y53.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y53.NW2BEG0.LOGIC_OUTS22
INT_L_X4Y54.FAN_ALT0.NW2END0
INT_L_X4Y54.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y53.BYP_ALT2.FAN_BOUNCE_S3_0
INT_L_X4Y53.BYP_L2.BYP_ALT2
CLBLL_L_X4Y53.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[1]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS23.INT_INTERFACE_LOGIC_OUTS_B23
INT_R_X9Y55.WW2BEG1.LOGIC_OUTS23
INT_R_X7Y55.SW2BEG1.WW2END1
INT_L_X6Y54.WL1BEG0.SW2END1
INT_R_X5Y54.FAN_ALT4.WL1END0
INT_R_X5Y54.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y53.BYP_ALT3.FAN_BOUNCE_S3_4
INT_R_X5Y53.BYP3.BYP_ALT3
CLBLM_R_X5Y53.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[25]
# routing for net tpu_inst.mlp_u.ap_col0.mult_raw[0]
CLBLM_L_X8Y48.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y48.SR1BEG_S0.LOGIC_OUTS_L3
INT_L_X8Y48.BYP_ALT1.SR1BEG_S0
INT_L_X8Y48.BYP_BOUNCE1.BYP_ALT1
INT_L_X8Y48.BYP_ALT2.BYP_BOUNCE1
INT_L_X8Y48.BYP_L2.BYP_ALT2
CLBLM_L_X8Y48.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.Y[0]
INT_INTERFACE_R_X9Y55.INT_INTERFACE_LOGIC_OUTS21.INT_INTERFACE_LOGIC_OUTS_B21
INT_R_X9Y55.SW6BEG3.LOGIC_OUTS21
INT_R_X7Y51.SE2BEG3.SW6END3
INT_L_X8Y50.SS2BEG3.SE2END3
INT_L_X8Y48.BYP_ALT7.SS2END3
INT_L_X8Y48.BYP_L7.BYP_ALT7
CLBLM_L_X8Y48.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[25]
CLBLL_L_X2Y98.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y98.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y98.SE2BEG0.SR1BEG_S0
INT_R_X3Y97.SS6BEG0.SE2END0
INT_R_X3Y91.SL1BEG0.SS6END0
INT_R_X3Y90.IMUX8.SL1END0
CLBLM_R_X3Y90.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[31]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y47.NW2BEG1.LOGIC_OUTS23
INT_L_X2Y48.BYP_ALT4.NW2END1
INT_L_X2Y48.BYP_L4.BYP_ALT4
CLBLL_L_X2Y48.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[30]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y47.EE2BEG0.LOGIC_OUTS22
INT_R_X5Y47.SL1BEG0.EE2END0
INT_R_X5Y46.WW2BEG0.SL1END0
INT_R_X3Y46.NE6BEG1.WW2END0
INT_R_X5Y50.WR1BEG2.NE6END1
INT_L_X4Y50.BYP_ALT2.WR1END2
INT_L_X4Y50.BYP_L2.BYP_ALT2
CLBLL_L_X4Y50.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[29]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y47.EE2BEG3.LOGIC_OUTS21
INT_R_X5Y47.BYP_ALT6.EE2END3
INT_R_X5Y47.BYP6.BYP_ALT6
CLBLM_R_X5Y47.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[28]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y47.NE2BEG2.LOGIC_OUTS20
INT_L_X4Y48.SE2BEG2.NE2END2
INT_R_X5Y47.NR1BEG2.SE2END2
INT_R_X5Y48.NW2BEG2.NR1END2
INT_L_X4Y49.BYP_ALT5.NW2END2
INT_L_X4Y49.BYP_L5.BYP_ALT5
CLBLL_L_X4Y49.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18584$abc$16670$auto$blifparse.cc:536:parse_blif$16761.A
INT_L_X2Y90.NR1BEG3.LOGIC_OUTS_L21
INT_L_X2Y91.LVB_L0.NR1END3
INT_L_X2Y91.NN6BEG2.LVB_L0
INT_L_X2Y97.NL1BEG1.NN6END2
INT_L_X2Y98.IMUX_L18.NL1END1
CLBLL_L_X2Y98.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X2Y90.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y90.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y90.ER1BEG1.SR1BEG_S0
INT_R_X3Y90.IMUX11.ER1END1
CLBLM_R_X3Y90.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[13]$legal1749
# routing for net $PACKER_GND_NET$legal1747
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[12]$legal1745
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[27]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y46.NE2BEG1.LOGIC_OUTS23
INT_L_X4Y47.NN2BEG1.NE2END1
INT_L_X4Y49.BYP_ALT1.NN2END1
INT_L_X4Y49.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y49.BYP_ALT2.BYP_BOUNCE1
INT_L_X4Y49.BYP_L2.BYP_ALT2
CLBLL_L_X4Y49.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[26]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y46.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y46.NN2BEG3.NL1BEG_N3
INT_R_X3Y48.NE2BEG3.NN2END3
INT_L_X4Y49.NW6BEG3.NE2END3
INT_L_X2Y53.NN6BEG3.NW6END3
INT_L_X2Y59.EE2BEG3.NN6END3
INT_L_X4Y59.BYP_ALT7.EE2END3
INT_L_X4Y59.BYP_L7.BYP_ALT7
CLBLL_L_X4Y59.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[25]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y46.NN6BEG3.LOGIC_OUTS21
INT_R_X3Y52.SE6BEG3.NN6END3
INT_R_X5Y48.SW2BEG3.SE6END3
INT_L_X4Y48.NW6BEG0.SW2END_N0_3
INT_L_X2Y52.NN2BEG0.NW6END0
INT_L_X2Y53.BYP_ALT7.NN2END_S2_0
INT_L_X2Y53.BYP_L7.BYP_ALT7
CLBLL_L_X2Y53.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[24]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y46.EE2BEG2.LOGIC_OUTS20
INT_R_X5Y46.WR1BEG3.EE2END2
INT_L_X4Y46.NN2BEG3.WR1END3
INT_L_X4Y48.BYP_ALT6.NN2END3
INT_L_X4Y48.BYP_L6.BYP_ALT6
CLBLL_L_X4Y48.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[24]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[27]
CLBLM_R_X3Y46.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1743
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[11]$legal1741
# routing for net $PACKER_GND_NET$legal1739
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[23]
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y45.NE6BEG1.LOGIC_OUTS23
INT_R_X5Y49.WR1BEG2.NE6END1
INT_L_X4Y49.SR1BEG2.WR1END2
INT_L_X4Y48.BYP_ALT3.SR1END2
INT_L_X4Y48.BYP_L3.BYP_ALT3
CLBLL_L_X4Y48.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[22]
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y45.NL1BEG_N3.LOGIC_OUTS22
INT_R_X3Y45.EL1BEG2.NL1BEG_N3
INT_L_X4Y45.BYP_ALT2.EL1END2
INT_L_X4Y45.BYP_L2.BYP_ALT2
CLBLL_L_X4Y45.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[21]
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y45.NE2BEG3.LOGIC_OUTS21
INT_L_X4Y46.NW2BEG3.NE2END3
INT_R_X3Y47.NE2BEG3.NW2END3
INT_L_X4Y48.FAN_ALT3.NE2END3
INT_L_X4Y48.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y48.BYP_ALT5.FAN_BOUNCE3
INT_L_X4Y48.BYP_L5.BYP_ALT5
CLBLL_L_X4Y48.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[20]
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y45.EE2BEG2.LOGIC_OUTS20
INT_R_X5Y45.WR1BEG3.EE2END2
INT_L_X4Y45.WW2BEG2.WR1END3
INT_L_X2Y45.NE6BEG3.WW2END2
INT_L_X4Y49.SL1BEG3.NE6END3
INT_L_X4Y48.BYP_ALT7.SL1END3
INT_L_X4Y48.BYP_L7.BYP_ALT7
CLBLL_L_X4Y48.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[24]
CLBLL_L_X2Y98.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y98.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y98.LH0.ER1END3
INT_L_X2Y98.SS6BEG1.LH6
INT_L_X2Y92.SE2BEG1.SS6END1
INT_R_X3Y91.SL1BEG1.SE2END1
INT_R_X3Y90.IMUX18.SL1END1
CLBLM_R_X3Y90.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[23]
CLBLM_R_X3Y45.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[10]$legal1737
# routing for net $PACKER_GND_NET$legal1735
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[9]$legal1733
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[19]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y44.ER1BEG2.LOGIC_OUTS23
INT_L_X4Y44.BYP_ALT2.ER1END2
INT_L_X4Y44.BYP_L2.BYP_ALT2
CLBLL_L_X4Y44.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[18]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y44.ER1BEG1.LOGIC_OUTS22
INT_L_X4Y44.NR1BEG1.ER1END1
INT_L_X4Y45.BYP_ALT5.NR1END1
INT_L_X4Y45.BYP_L5.BYP_ALT5
CLBLL_L_X4Y45.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[17]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y44.EL1BEG2.LOGIC_OUTS21
INT_L_X4Y44.EL1BEG1.EL1END2
INT_R_X5Y44.BYP_ALT4.EL1END1
INT_R_X5Y44.BYP4.BYP_ALT4
CLBLM_R_X5Y44.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[16]
CLBLM_R_X3Y44.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y44.ER1BEG3.LOGIC_OUTS20
INT_L_X4Y44.FAN_ALT3.ER1END3
INT_L_X4Y44.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y44.BYP_ALT5.FAN_BOUNCE3
INT_L_X4Y44.BYP_L5.BYP_ALT5
CLBLL_L_X4Y44.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18585$abc$16670$auto$blifparse.cc:536:parse_blif$16760.A
INT_L_X2Y90.NE6BEG2.LOGIC_OUTS_L20
INT_L_X4Y94.NW2BEG2.NE6END2
INT_R_X3Y95.NN2BEG2.NW2END2
INT_R_X3Y97.NW2BEG2.NN2END2
INT_L_X2Y98.IMUX_L11.NW2END2
CLBLL_L_X2Y98.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y90.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y90.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y90.IMUX15.ER1END3
CLBLM_R_X3Y90.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[19]
CLBLM_R_X3Y44.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1731
# routing for net tpu_inst.mlp_u.ap_col1.mult_reg[8]$legal1729
# routing for net $PACKER_VCC_NET$legal1727
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[15]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y43.NL1BEG0.LOGIC_OUTS23
INT_R_X3Y44.NE2BEG0.NL1END0
INT_L_X4Y45.NR1BEG0.NE2END0
INT_L_X4Y46.BYP_ALT1.NR1END0
INT_L_X4Y46.BYP_L1.BYP_ALT1
CLBLL_L_X4Y46.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[14]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y43.ER1BEG1.LOGIC_OUTS22
INT_L_X4Y43.EL1BEG0.ER1END1
INT_R_X5Y42.BYP_ALT7.EL1END_S3_0
INT_R_X5Y42.BYP7.BYP_ALT7
CLBLM_R_X5Y42.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[13]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y43.ER1BEG_S0.LOGIC_OUTS21
INT_L_X4Y44.NR1BEG0.ER1END0
INT_L_X4Y45.BYP_ALT0.NR1END0
INT_L_X4Y45.BYP_L0.BYP_ALT0
CLBLL_L_X4Y45.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[12]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y43.EL1BEG1.LOGIC_OUTS20
INT_L_X4Y43.BYP_ALT4.EL1END1
INT_L_X4Y43.BYP_L4.BYP_ALT4
CLBLL_L_X4Y43.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[23]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[15]
CLBLM_R_X3Y43.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1725
# routing for net $PACKER_GND_NET$legal1723
# routing for net $PACKER_GND_NET$legal1721
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[11]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y42.EE2BEG1.LOGIC_OUTS23
INT_R_X5Y42.BYP_ALT5.EE2END1
INT_R_X5Y42.BYP5.BYP_ALT5
CLBLM_R_X5Y42.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[10]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y42.NE2BEG0.LOGIC_OUTS22
INT_L_X4Y43.NW6BEG0.NE2END0
INT_L_X2Y47.NE6BEG0.NW6END0
INT_L_X4Y51.SE2BEG0.NE6END0
INT_R_X5Y50.BYP_ALT1.SE2END0
INT_R_X5Y50.BYP1.BYP_ALT1
CLBLM_R_X5Y50.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[9]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y42.NE2BEG3.LOGIC_OUTS21
INT_L_X4Y43.NR1BEG3.NE2END3
INT_L_X4Y44.BYP_ALT7.NR1END3
INT_L_X4Y44.BYP_L7.BYP_ALT7
CLBLL_L_X4Y44.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[8]
CLBLM_R_X3Y42.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y42.ER1BEG3.LOGIC_OUTS20
INT_L_X4Y42.NE2BEG3.ER1END3
INT_R_X5Y43.SL1BEG3.NE2END3
INT_R_X5Y42.BYP_ALT6.SL1END3
INT_R_X5Y42.BYP6.BYP_ALT6
CLBLM_R_X5Y42.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[23]
CLBLL_L_X2Y97.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y97.SL1BEG1.LOGIC_OUTS_L23
INT_L_X2Y96.SS2BEG1.SL1END1
INT_L_X2Y94.SS2BEG1.SS2END1
INT_L_X2Y92.IMUX_L3.SS2END1
CLBLL_L_X2Y92.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[11]
CLBLM_R_X3Y42.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net uart_byte_count_dbg[2]$legal1719
# routing for net $PACKER_GND_NET$legal1717
# routing for net uart_byte_count_dbg[1]$legal1715
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[7]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y41.NE2BEG1.LOGIC_OUTS23
INT_L_X4Y42.NL1BEG0.NE2END1
INT_L_X4Y42.BYP_ALT7.NL1END_S3_0
INT_L_X4Y42.BYP_L7.BYP_ALT7
CLBLL_L_X4Y42.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[6]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y41.EL1BEG_N3.LOGIC_OUTS22
INT_L_X4Y40.NE2BEG3.EL1END3
INT_R_X5Y41.BYP_ALT3.NE2END3
INT_R_X5Y41.BYP3.BYP_ALT3
CLBLM_R_X5Y41.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[5]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y41.EL1BEG2.LOGIC_OUTS21
INT_L_X4Y41.EL1BEG1.EL1END2
INT_R_X5Y41.BYP_ALT4.EL1END1
INT_R_X5Y41.BYP4.BYP_ALT4
CLBLM_R_X5Y41.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[4]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y41.EL1BEG1.LOGIC_OUTS20
INT_L_X4Y41.NE2BEG1.EL1END1
INT_R_X5Y42.BYP_ALT4.NE2END1
INT_R_X5Y42.BYP4.BYP_ALT4
CLBLM_R_X5Y42.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18586$abc$16670$auto$blifparse.cc:536:parse_blif$16759.A
INT_L_X2Y91.LV_L0.NR1END0
INT_L_X2Y91.NN6BEG0.LV_L0
INT_L_X2Y97.NL1BEG_N3.NN6END0
INT_L_X2Y97.IMUX_L45.NL1BEG_N3
CLBLL_L_X2Y97.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y89.NL1BEG0.LOGIC_OUTS_L23
INT_L_X2Y90.NR1BEG0.NL1END0
INT_L_X2Y91.NR1BEG0.NR1END0
INT_L_X2Y92.IMUX_L0.NR1END0
CLBLL_L_X2Y92.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[7]
CLBLM_R_X3Y41.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_VCC_NET$legal1713
# routing for net $PACKER_GND_NET$legal1711
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[7]$legal1709
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[3]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y40.NN2BEG1.LOGIC_OUTS23
INT_R_X3Y42.NE2BEG1.NN2END1
INT_L_X4Y43.BYP_ALT1.NE2END1
INT_L_X4Y43.BYP_L1.BYP_ALT1
CLBLL_L_X4Y43.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[2]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y40.ER1BEG1.LOGIC_OUTS22
INT_L_X4Y40.ER1BEG2.ER1END1
INT_R_X5Y40.BYP_ALT3.ER1END2
INT_R_X5Y40.BYP3.BYP_ALT3
CLBLM_R_X5Y40.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[1]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y40.NR1BEG3.LOGIC_OUTS21
INT_R_X3Y41.NN2BEG3.NR1END3
INT_R_X3Y43.NN2BEG3.NN2END3
INT_R_X3Y45.NR1BEG3.NN2END3
INT_R_X3Y46.BYP_ALT7.NR1END3
INT_R_X3Y46.BYP7.BYP_ALT7
CLBLM_R_X3Y46.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.Y[0]
CLBLM_R_X3Y40.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y40.NE2BEG2.LOGIC_OUTS20
INT_L_X4Y41.BYP_ALT2.NE2END2
INT_L_X4Y41.BYP_L2.BYP_ALT2
CLBLL_L_X4Y41.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[22]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.CO[3]
CLBLM_R_X3Y40.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1707
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[6]$legal1705
# routing for net $PACKER_GND_NET$legal1703
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[22]
CLBLL_L_X2Y97.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y97.SS6BEG0.LOGIC_OUTS_L22
INT_L_X2Y91.SS2BEG0.SS6END0
INT_L_X2Y89.IMUX_L9.SS2END0
CLBLL_L_X2Y89.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[22]
INT_L_X2Y89.NE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y90.NN2BEG0.NE2END0
INT_R_X3Y92.NW6BEG0.NN2END0
INT_R_X1Y96.NE2BEG0.NW6END0
INT_L_X2Y97.IMUX_L32.NE2END0
CLBLL_L_X2Y97.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y89.IMUX_L0.LOGIC_OUTS_L22
CLBLL_L_X2Y89.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[21]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[21]
CLBLL_L_X2Y97.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y97.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y97.SE2BEG0.SR1BEG_S0
INT_R_X3Y96.SS2BEG0.SE2END0
INT_R_X3Y94.IMUX1.SS2END0
CLBLM_R_X3Y94.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[39]
CLBLM_R_X5Y54.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y54.WW2BEG2.LOGIC_OUTS20
INT_R_X3Y54.NL1BEG2.WW2END2
INT_R_X3Y55.EE2BEG2.NL1END2
INT_R_X5Y55.NE6BEG2.EE2END2
INT_R_X7Y59.NW6BEG2.NE6END2
INT_R_X5Y63.WR1BEG3.NW6END2
INT_L_X4Y63.WL1BEG1.WR1END3
INT_R_X3Y63.WL1BEG0.WL1END1
INT_L_X2Y63.IMUX_L2.WL1END0
CLBLL_L_X2Y63.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[35]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[34]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.genblk1.O[33]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[32]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y63.SE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y62.SW6BEG2.SE2END2
INT_R_X1Y58.SE2BEG2.SW6END2
INT_L_X2Y57.BYP_ALT2.SE2END2
INT_L_X2Y57.BYP_L2.BYP_ALT2
CLBLL_L_X2Y57.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[21]
INT_L_X2Y96.NL1BEG1.NN6END2
INT_L_X2Y97.IMUX_L17.NL1END1
CLBLL_L_X2Y97.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y89.NR1BEG3.LOGIC_OUTS_L21
INT_L_X2Y90.LVB_L0.NR1END3
INT_L_X2Y90.NN6BEG2.LVB_L0
INT_L_X2Y96.EL1BEG1.NN6END2
INT_R_X3Y96.SS2BEG1.EL1END1
INT_R_X3Y94.IMUX11.SS2END1
CLBLM_R_X3Y94.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[20]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[20]
CLBLL_L_X2Y97.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y97.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y95.ER1BEG3.SS2END2
INT_R_X3Y95.SL1BEG3.ER1END3
INT_R_X3Y94.IMUX7.SL1END3
CLBLM_R_X3Y94.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[20]
INT_L_X2Y94.NN2BEG1.NN2END1
INT_L_X2Y96.NL1BEG0.NN2END1
INT_L_X2Y97.IMUX_L8.NL1END0
CLBLL_L_X2Y97.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y89.NL1BEG1.LOGIC_OUTS_L20
INT_L_X2Y90.NN2BEG1.NL1END1
INT_L_X2Y92.NN2BEG1.NN2END1
INT_L_X2Y94.EL1BEG0.NN2END1
INT_R_X3Y94.IMUX8.EL1END0
CLBLM_R_X3Y94.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[19]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.genblk1.C[35]
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[26]$legal1671
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[25]$legal1669
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[24]$legal1667
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[38]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y55.NN2BEG3.LOGIC_OUTS_L7
INT_L_X4Y57.NW2BEG3.NN2END3
INT_R_X3Y58.NW6BEG3.NW2END3
INT_R_X1Y62.EL1BEG2.NW6END3
INT_L_X2Y62.IMUX_L44.EL1END2
CLBLL_L_X2Y62.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[37]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y55.NN2BEG0.LOGIC_OUTS_L0
INT_L_X4Y57.NN6BEG0.NN2END0
INT_L_X4Y62.WW2BEG3.NN6END_S1_0
INT_L_X2Y62.IMUX_L31.WW2END3
CLBLL_L_X2Y62.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[36]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y56.WW2BEG3.LOGIC_OUTS21
INT_R_X3Y57.NN2BEG0.WW2END_N0_3
INT_R_X3Y59.NN2BEG0.NN2END0
INT_R_X3Y61.NW2BEG0.NN2END0
INT_L_X2Y62.IMUX_L24.NW2END0
CLBLL_L_X2Y62.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[35]
CLBLM_R_X5Y54.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y54.WW2BEG1.LOGIC_OUTS23
INT_R_X3Y54.NW6BEG2.WW2END1
INT_R_X1Y58.NN2BEG2.NW6END2
INT_R_X1Y60.NN2BEG2.NN2END2
INT_R_X1Y62.EL1BEG1.NN2END2
INT_L_X2Y62.IMUX_L11.EL1END1
CLBLL_L_X2Y62.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[31]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y62.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y58.NR1BEG1.SE6END1
INT_L_X4Y59.NW2BEG1.NR1END1
INT_R_X3Y60.SS6BEG0.NW2END1
INT_R_X3Y54.NR1BEG0.SS6END0
INT_R_X3Y55.BYP_ALT1.NR1END0
INT_R_X3Y55.BYP1.BYP_ALT1
CLBLM_R_X3Y55.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[30]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y62.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X3Y61.EE2BEG3.EL1END3
INT_R_X5Y61.SW6BEG3.EE2END3
INT_R_X3Y57.SS2BEG3.SW6END3
INT_R_X3Y55.BYP_ALT6.SS2END3
INT_R_X3Y55.BYP6.BYP_ALT6
CLBLM_R_X3Y55.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[29]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y62.SE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y58.WL1BEG2.SE6END3
INT_R_X3Y58.SW2BEG2.WL1END2
INT_L_X2Y57.SL1BEG2.SW2END2
INT_L_X2Y56.BYP_ALT2.SL1END2
INT_L_X2Y56.BYP_L2.BYP_ALT2
CLBLL_L_X2Y56.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[28]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y62.SE2BEG2.LOGIC_OUTS_L20
INT_R_X3Y61.SW2BEG2.SE2END2
INT_L_X2Y60.WW4BEG3.SW2END2
INT_R_X1Y60.SS6BEG3.EE4END3
INT_R_X1Y54.ER1BEG_S0.SS6END3
INT_L_X2Y55.SS2BEG0.ER1END0
INT_L_X2Y53.BYP_ALT0.SS2END0
INT_L_X2Y53.BYP_L0.BYP_ALT0
CLBLL_L_X2Y53.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[19]
CLBLL_L_X2Y96.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y96.SS6BEG1.LOGIC_OUTS_L23
INT_L_X2Y90.SR1BEG2.SS6END1
INT_L_X2Y89.IMUX_L6.SR1END2
CLBLL_L_X2Y89.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[19]
INT_L_X2Y88.NE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y92.NW2BEG1.NE6END1
INT_R_X3Y93.NN2BEG1.NW2END1
INT_R_X3Y95.NW2BEG1.NN2END1
INT_L_X2Y96.BYP_ALT1.NW2END1
INT_L_X2Y96.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y96.IMUX_L45.BYP_BOUNCE1
CLBLL_L_X2Y96.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y88.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y88.NE2BEG1.EE4END1
INT_L_X2Y89.IMUX_L10.NE2END1
CLBLL_L_X2Y89.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[18]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[18]
CLBLL_L_X2Y96.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y96.SL1BEG0.LOGIC_OUTS_L22
INT_L_X2Y95.SS2BEG0.SL1END0
INT_L_X2Y93.IMUX_L9.SS2END0
CLBLL_L_X2Y93.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[18]
INT_L_X2Y93.NL1BEG0.WR1END1
INT_L_X2Y94.NN2BEG0.NL1END0
INT_L_X2Y96.BYP_ALT0.NN2END0
INT_L_X2Y96.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y96.IMUX_L28.BYP_BOUNCE0
CLBLL_L_X2Y96.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y88.NE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y92.NW2BEG0.NE6END0
INT_R_X3Y93.WR1BEG1.NW2END0
INT_L_X2Y93.IMUX_L3.WR1END1
CLBLL_L_X2Y93.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[31]
CLBLL_L_X2Y62.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[23]$legal1665
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[22]$legal1663
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[21]$legal1661
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[34]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y56.NR1BEG1.LOGIC_OUTS23
INT_R_X5Y57.NW2BEG1.NR1END1
INT_L_X4Y58.SW2BEG0.NW2END1
INT_R_X3Y57.NW6BEG1.SW2END0
INT_R_X1Y61.EL1BEG0.NW6END1
INT_L_X2Y61.IMUX_L40.EL1END0
CLBLL_L_X2Y61.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[33]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y55.NW2BEG0.LOGIC_OUTS_L4
INT_R_X3Y56.NW6BEG0.NW2END0
INT_R_X1Y60.NL1BEG_N3.NW6END0
INT_R_X1Y60.EL1BEG2.NL1BEG_N3
INT_L_X2Y60.BYP_ALT2.EL1END2
INT_L_X2Y60.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y61.IMUX_L32.BYP_BOUNCE_N3_2
CLBLL_L_X2Y61.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[32]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y56.NW6BEG0.LOGIC_OUTS22
INT_R_X3Y60.NW2BEG0.NW6END0
INT_L_X2Y61.IMUX_L24.NW2END0
CLBLL_L_X2Y61.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[31]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y56.NW2BEG0.LOGIC_OUTS4
INT_L_X4Y57.NE2BEG0.NW2END0
INT_R_X5Y58.NW6BEG0.NE2END0
INT_R_X3Y61.SW2BEG3.NW6END_S0_0
INT_L_X2Y61.IMUX_L8.SW2END_N0_3
CLBLL_L_X2Y61.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[27]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y61.SR1BEG2.LOGIC_OUTS_L23
INT_L_X2Y60.SR1BEG3.SR1END2
INT_L_X2Y59.LH0.SR1END3
INT_L_X2Y59.SE6BEG3.LH0
INT_L_X4Y55.SW6BEG3.SE6END3
INT_L_X2Y51.SS2BEG3.SW6END3
INT_L_X2Y49.BYP_ALT6.SS2END3
INT_L_X2Y49.BYP_L6.BYP_ALT6
CLBLL_L_X2Y49.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[26]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y61.SE6BEG0.LOGIC_OUTS_L22
INT_L_X4Y57.SL1BEG0.SE6END0
INT_L_X4Y56.SW2BEG0.SL1END0
INT_R_X3Y55.SR1BEG1.SW2END0
INT_R_X3Y54.BYP_ALT2.SR1END1
INT_R_X3Y54.BYP2.BYP_ALT2
CLBLM_R_X3Y54.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[25]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y61.EL1BEG2.LOGIC_OUTS_L21
INT_R_X3Y61.BYP_ALT5.EL1END2
INT_R_X3Y61.BYP5.BYP_ALT5
CLBLM_R_X3Y61.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[24]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y61.EE2BEG2.LOGIC_OUTS_L20
INT_L_X4Y61.NE2BEG2.EE2END2
INT_R_X5Y62.LVB12.NE2END2
INT_R_X5Y50.SW6BEG2.LVB0
INT_R_X3Y46.SE2BEG2.SW6END2
INT_L_X4Y45.ER1BEG3.SE2END2
INT_R_X5Y45.BYP_ALT6.ER1END3
INT_R_X5Y45.BYP6.BYP_ALT6
CLBLM_R_X5Y45.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[17]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[17]
CLBLL_L_X2Y96.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y96.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y96.LV_L0.SR1BEG_S0
INT_L_X2Y96.SS6BEG0.LV_L0
INT_L_X2Y90.SS2BEG0.SS6END0
INT_L_X2Y88.IMUX_L25.SS2END0
CLBLL_L_X2Y88.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[17]
INT_L_X2Y88.WW4BEG3.LOGIC_OUTS_L21
INT_R_X1Y88.NE2BEG3.EE4END3
INT_L_X2Y89.NN6BEG3.NE2END3
INT_L_X2Y95.NR1BEG3.NN6END3
INT_L_X2Y96.IMUX_L15.NR1END3
CLBLL_L_X2Y96.CLBLL_LL_B1.CLBLL_IMUX15
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y88.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y88.IMUX_L26.SR1BEG_S0
CLBLL_L_X2Y88.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[16]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[16]
CLBLL_L_X2Y96.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y96.SL1BEG2.LOGIC_OUTS_L20
INT_L_X2Y95.SS2BEG2.SL1END2
INT_L_X2Y93.SS2BEG2.SS2END2
INT_L_X2Y91.IMUX_L6.SS2END2
CLBLL_L_X2Y91.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[27]
CLBLL_L_X2Y61.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[20]$legal1659
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[19]$legal1657
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[18]$legal1655
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[30]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y55.NW2BEG2.LOGIC_OUTS_L2
INT_R_X1Y56.NE2BEG2.NW2END2
INT_L_X2Y57.NR1BEG2.NE2END2
INT_L_X2Y58.NN2BEG2.NR1END2
INT_L_X2Y60.IMUX_L44.NN2END2
CLBLL_L_X2Y60.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[29]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y55.NE6BEG2.LOGIC_OUTS_L16
INT_L_X4Y59.NW2BEG2.NE6END2
INT_R_X3Y60.WR1BEG3.NW2END2
INT_L_X2Y60.IMUX_L22.WR1END3
CLBLL_L_X2Y60.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[28]
CLBLM_L_X8Y60.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y60.WW4BEG3.LOGIC_OUTS_L3
INT_L_X4Y60.WW2BEG2.WW4END3
INT_L_X2Y60.FAN_ALT5.WW2END2
INT_L_X2Y60.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y60.IMUX_L17.FAN_BOUNCE5
CLBLL_L_X2Y60.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[27]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y55.WW4BEG3.LOGIC_OUTS_L17
INT_R_X1Y55.EL1BEG2.EE4END3
INT_L_X2Y55.NE2BEG2.EL1END2
INT_R_X3Y56.NW6BEG2.NE2END2
INT_R_X1Y60.EL1BEG1.NW6END2
INT_L_X2Y60.IMUX_L2.EL1END1
CLBLL_L_X2Y60.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[23]
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y60.ER1BEG2.LOGIC_OUTS_L23
INT_R_X3Y60.SE2BEG2.ER1END2
INT_L_X4Y59.SW6BEG2.SE2END2
INT_L_X2Y55.SS6BEG2.SW6END2
INT_L_X2Y49.ER1BEG3.SS6END2
INT_R_X3Y49.BYP_ALT6.ER1END3
INT_R_X3Y49.BYP6.BYP_ALT6
CLBLM_R_X3Y49.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[22]
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y60.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X3Y59.EE2BEG3.EL1END3
INT_R_X5Y59.SW6BEG3.EE2END3
INT_R_X3Y55.SS6BEG3.SW6END3
INT_R_X3Y49.SR1BEG_S0.SS6END3
INT_R_X3Y49.BYP_ALT4.SR1BEG_S0
INT_R_X3Y49.BYP4.BYP_ALT4
CLBLM_R_X3Y49.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[21]
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y60.SL1BEG3.LOGIC_OUTS_L21
INT_L_X2Y59.SE2BEG3.SL1END3
INT_R_X3Y58.SE6BEG3.SE2END3
INT_R_X5Y54.SS6BEG3.SE6END3
INT_R_X5Y48.EE2BEG3.SS6END3
INT_R_X7Y48.BYP_ALT7.EE2END3
INT_R_X7Y48.BYP7.BYP_ALT7
CLBLM_R_X7Y48.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[20]
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y60.EL1BEG1.LOGIC_OUTS_L20
INT_R_X3Y60.EE2BEG1.EL1END1
INT_R_X5Y60.SW6BEG1.EE2END1
INT_R_X3Y56.SW2BEG1.SW6END1
INT_L_X2Y55.SE6BEG1.SW2END1
INT_L_X4Y51.SE2BEG1.SE6END1
INT_R_X5Y50.SS2BEG1.SE2END1
INT_R_X5Y48.EE2BEG1.SS2END1
INT_R_X7Y48.BYP_ALT5.EE2END1
INT_R_X7Y48.BYP5.BYP_ALT5
CLBLM_R_X7Y48.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[16]
INT_L_X2Y90.NN2BEG2.NN2END2
INT_L_X2Y92.NN2BEG2.NN2END2
INT_L_X2Y94.NN2BEG2.NN2END2
INT_L_X2Y96.FAN_ALT5.NN2END2
INT_L_X2Y96.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y96.IMUX_L1.FAN_BOUNCE5
CLBLL_L_X2Y96.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X2Y88.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y88.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y90.NR1BEG2.NN2END2
INT_L_X2Y91.FAN_ALT5.NR1END2
INT_L_X2Y91.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y91.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X2Y91.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[15]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[15]
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y95.SS6BEG1.LOGIC_OUTS_L23
INT_L_X2Y89.SR1BEG2.SS6END1
INT_L_X2Y88.IMUX_L6.SR1END2
CLBLL_L_X2Y88.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[15]
INT_L_X2Y87.NE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y91.NN2BEG1.NE6END1
INT_L_X4Y93.WW2BEG0.NN2END1
INT_L_X2Y93.NN2BEG1.WW2END0
INT_L_X2Y95.FAN_ALT2.NN2END1
INT_L_X2Y95.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y95.IMUX_L40.FAN_BOUNCE2
CLBLL_L_X2Y95.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y87.NR1BEG1.LOGIC_OUTS_L23
INT_L_X2Y88.IMUX_L10.NR1END1
CLBLL_L_X2Y88.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[14]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[23]
CLBLL_L_X2Y60.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[17]$legal1653
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[16]$legal1651
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[15]$legal1649
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[26]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y59.WW4BEG2.LOGIC_OUTS_L6
INT_L_X4Y59.WW2BEG1.WW4END2
INT_L_X2Y59.IMUX_L44.WW2END1
CLBLL_L_X2Y59.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[25]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y59.WW4BEG1.LOGIC_OUTS_L1
INT_L_X4Y59.WW2BEG0.WW4END1
INT_L_X2Y59.NL1BEG0.WW2END0
INT_L_X2Y59.IMUX_L31.NL1END_S3_0
CLBLL_L_X2Y59.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[24]
CLBLM_L_X8Y59.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y59.WW2BEG2.LOGIC_OUTS_L2
INT_L_X6Y59.WW4BEG3.WW2END2
INT_L_X2Y59.SR1BEG3.WW4END3
INT_L_X2Y59.IMUX_L24.SR1END_N3_3
CLBLL_L_X2Y59.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[23]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y55.WR1BEG_S0.LOGIC_OUTS_L3
INT_R_X1Y56.NN2BEG0.WR1END0
INT_R_X1Y58.NE2BEG0.NN2END0
INT_L_X2Y59.IMUX_L1.NE2END0
CLBLL_L_X2Y59.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[19]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y59.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y59.SS2BEG1.EE4END1
INT_R_X1Y57.SS6BEG1.SS2END1
INT_R_X1Y51.SE6BEG1.SS6END1
INT_R_X3Y47.SL1BEG1.SE6END1
INT_R_X3Y46.BYP_ALT5.SL1END1
INT_R_X3Y46.BYP5.BYP_ALT5
CLBLM_R_X3Y46.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[18]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y59.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X3Y58.ER1BEG_S0.EL1END3
INT_L_X4Y59.LV_L18.ER1END0
INT_L_X4Y41.NW6BEG0.LV_L0
INT_L_X2Y45.EL1BEG_N3.NW6END0
INT_R_X3Y44.EE2BEG3.EL1END3
INT_R_X5Y44.BYP_ALT6.EE2END3
INT_R_X5Y44.BYP6.BYP_ALT6
CLBLM_R_X5Y44.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[17]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y59.EE4BEG3.LOGIC_OUTS_L21
INT_L_X6Y59.SE6BEG3.EE4END3
INT_L_X8Y55.SS2BEG3.SE6END3
INT_L_X8Y53.SE2BEG3.SS2END3
INT_R_X9Y52.SW6BEG3.SE2END3
INT_R_X7Y48.SR1BEG_S0.SW6END3
INT_R_X7Y48.BYP_ALT1.SR1BEG_S0
INT_R_X7Y48.BYP1.BYP_ALT1
CLBLM_R_X7Y48.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[16]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y59.WW4BEG2.LOGIC_OUTS_L20
INT_R_X1Y59.EL1BEG1.EE4END2
INT_L_X2Y59.SE2BEG1.EL1END1
INT_R_X3Y58.SE6BEG1.SE2END1
INT_R_X5Y54.SE6BEG1.SE6END1
INT_R_X7Y50.SS2BEG1.SE6END1
INT_R_X7Y48.BYP_ALT4.SS2END1
INT_R_X7Y48.BYP4.BYP_ALT4
CLBLM_R_X7Y48.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[14]
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y95.SL1BEG0.LOGIC_OUTS_L22
INT_L_X2Y94.IMUX_L0.SL1END0
CLBLL_L_X2Y94.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[14]
INT_L_X2Y95.IMUX_L32.WR1END0
CLBLL_L_X2Y95.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y87.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X2Y87.NE2BEG3.NL1BEG_N3
INT_R_X3Y88.NN6BEG3.NE2END3
INT_R_X3Y94.WR1BEG_S0.NN6END3
INT_L_X2Y94.SR1BEG_S0.WR1END_S1_0
INT_L_X2Y94.IMUX_L9.SR1BEG_S0
CLBLL_L_X2Y94.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[13]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[13]
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y95.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y95.LV_L0.SR1BEG_S0
INT_L_X2Y95.SS6BEG0.LV_L0
INT_L_X2Y89.SR1BEG1.SS6END0
INT_L_X2Y88.SL1BEG1.SR1END1
INT_L_X2Y87.IMUX_L10.SL1END1
CLBLL_L_X2Y87.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[13]
INT_L_X2Y87.NR1BEG3.LOGIC_OUTS_L21
INT_L_X2Y88.NL1BEG2.NR1END3
INT_L_X2Y89.NE2BEG2.NL1END2
INT_R_X3Y90.NW6BEG2.NE2END2
INT_R_X1Y94.NE2BEG2.NW6END2
INT_L_X2Y95.IMUX_L27.NE2END2
CLBLL_L_X2Y95.CLBLL_LL_B4.CLBLL_IMUX27
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y87.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y87.IMUX_L9.SR1BEG_S0
CLBLL_L_X2Y87.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[19]
CLBLL_L_X2Y59.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[14]$legal1647
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[13]$legal1645
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[12]$legal1643
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[22]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y55.NW2BEG3.LOGIC_OUTS_L17
INT_R_X3Y56.NW2BEG3.NW2END3
INT_L_X2Y57.NL1BEG2.NW2END3
INT_L_X2Y58.IMUX_L44.NL1END2
CLBLL_L_X2Y58.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[21]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_L_X8Y58.WW4BEG3.LOGIC_OUTS_L3
INT_L_X4Y58.WW2BEG2.WW4END3
INT_L_X2Y58.IMUX_L29.WW2END2
CLBLL_L_X2Y58.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[20]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_L_X8Y58.WW4BEG2.LOGIC_OUTS_L2
INT_L_X4Y58.WW2BEG1.WW4END2
INT_L_X2Y58.IMUX_L27.WW2END1
CLBLL_L_X2Y58.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[19]
CLBLM_L_X8Y58.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y58.WW4BEG1.LOGIC_OUTS_L1
INT_L_X4Y58.WW2BEG0.WW4END1
INT_L_X2Y58.IMUX_L2.WW2END0
CLBLL_L_X2Y58.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[15]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y58.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y54.SE6BEG1.SE6END1
INT_L_X6Y50.SS2BEG1.SE6END1
INT_L_X6Y48.SS2BEG1.SS2END1
INT_L_X6Y46.SW2BEG1.SS2END1
INT_R_X5Y45.SR1BEG2.SW2END1
INT_R_X5Y44.BYP_ALT3.SR1END2
INT_R_X5Y44.BYP3.BYP_ALT3
CLBLM_R_X5Y44.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[14]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y58.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X3Y57.SL1BEG3.EL1END3
INT_R_X3Y56.WL1BEG2.SL1END3
INT_L_X2Y56.SW2BEG2.WL1END2
INT_R_X1Y55.SS6BEG2.SW2END2
INT_R_X1Y49.SE6BEG2.SS6END2
INT_R_X3Y45.SS2BEG2.SE6END2
INT_R_X3Y43.BYP_ALT2.SS2END2
INT_R_X3Y43.BYP2.BYP_ALT2
CLBLM_R_X3Y43.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[13]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y58.SE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y54.SW6BEG3.SE6END3
INT_L_X2Y50.SE6BEG3.SW6END3
INT_L_X4Y46.WL1BEG2.SE6END3
INT_R_X3Y46.FAN_ALT5.WL1END2
INT_R_X3Y46.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y46.BYP_ALT1.FAN_BOUNCE5
INT_R_X3Y46.BYP1.BYP_ALT1
CLBLM_R_X3Y46.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[12]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y58.WR1BEG3.LOGIC_OUTS_L20
INT_R_X1Y58.LVB12.WR1END3
INT_R_X1Y46.WW4BEG2.LVB0
INT_L_X2Y46.EE2BEG2.EE4END2
INT_L_X4Y46.WR1BEG3.EE2END2
INT_R_X3Y46.BYP_ALT3.WR1END3
INT_R_X3Y46.BYP3.BYP_ALT3
CLBLM_R_X3Y46.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[12]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[12]
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y95.SL1BEG2.LOGIC_OUTS_L20
INT_L_X2Y94.SS2BEG2.SL1END2
INT_L_X2Y92.SS2BEG2.SS2END2
INT_L_X2Y90.IMUX_L14.SS2END2
CLBLL_L_X2Y90.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[12]
INT_L_X2Y90.NR1BEG1.NN2END1
INT_L_X2Y91.NL1BEG0.NR1END1
INT_L_X2Y92.NR1BEG0.NL1END0
INT_L_X2Y93.NN2BEG0.NR1END0
INT_L_X2Y95.IMUX_L8.NN2END0
CLBLL_L_X2Y95.CLBLL_LL_A5.CLBLL_IMUX8
CLBLL_L_X2Y87.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y87.NL1BEG1.LOGIC_OUTS_L20
INT_L_X2Y88.NN2BEG1.NL1END1
INT_L_X2Y90.IMUX_L25.NN2END1
CLBLL_L_X2Y90.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[11]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[11]
CLBLL_L_X2Y94.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y94.SL1BEG1.LOGIC_OUTS_L23
INT_L_X2Y93.SS2BEG1.SL1END1
INT_L_X2Y91.SL1BEG1.SS2END1
INT_L_X2Y90.IMUX_L10.SL1END1
CLBLL_L_X2Y90.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[15]
CLBLL_L_X2Y58.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[11]$legal1641
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[10]$legal1639
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[9]$legal1637
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[18]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y57.WW2BEG1.LOGIC_OUTS_L1
INT_L_X6Y57.NW2BEG2.WW2END1
INT_R_X5Y58.SW2BEG1.NW2END2
INT_L_X4Y57.WW2BEG1.SW2END1
INT_L_X2Y57.IMUX_L44.WW2END1
CLBLL_L_X2Y57.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[17]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y57.WW4BEG1.LOGIC_OUTS_L5
INT_L_X4Y57.NW2BEG1.WW4END1
INT_R_X3Y58.WL1BEG_N3.NW2END1
INT_L_X2Y57.IMUX_L31.WL1END3
CLBLL_L_X2Y57.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[16]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_L_X8Y57.WW4BEG0.LOGIC_OUTS_L18
INT_L_X4Y56.WW2BEG3.WW4END_S0_0
INT_L_X2Y57.IMUX_L24.WW2END_N0_3
CLBLL_L_X2Y57.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[15]
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y49.EE2BEG2.LOGIC_OUTS2
INT_R_X9Y49.WR1BEG3.EE2END2
INT_L_X8Y49.SW2BEG2.WR1END3
INT_R_X7Y48.NW6BEG3.SW2END2
INT_R_X5Y52.NW6BEG3.NW6END3
INT_R_X3Y56.WR1BEG_S0.NW6END3
INT_L_X2Y57.IMUX_L1.WR1END0
CLBLL_L_X2Y57.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[11]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y57.WR1BEG2.LOGIC_OUTS_L23
INT_R_X1Y57.SR1BEG2.WR1END2
INT_R_X1Y56.SS2BEG2.SR1END2
INT_R_X1Y54.SS2BEG2.SS2END2
INT_R_X1Y52.SE6BEG2.SS2END2
INT_R_X3Y48.SE6BEG2.SE6END2
INT_R_X5Y44.SS2BEG2.SE6END2
INT_R_X5Y42.BYP_ALT3.SS2END2
INT_R_X5Y42.BYP3.BYP_ALT3
CLBLM_R_X5Y42.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[10]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y57.SE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y56.SS2BEG0.SE2END0
INT_R_X3Y54.SS6BEG0.SS2END0
INT_R_X3Y48.SS6BEG0.SS6END0
INT_R_X3Y42.EE2BEG0.SS6END0
INT_R_X5Y42.BYP_ALT1.EE2END0
INT_R_X5Y42.BYP1.BYP_ALT1
CLBLM_R_X5Y42.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[9]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y57.EE2BEG3.LOGIC_OUTS_L21
INT_L_X4Y57.SW6BEG3.EE2END3
INT_L_X2Y53.ER1BEG_S0.SW6END3
INT_R_X3Y54.SL1BEG0.ER1END0
INT_R_X3Y53.SW2BEG0.SL1END0
INT_L_X2Y52.WW4BEG1.SW2END0
INT_R_X1Y52.SE6BEG1.EE4END1
INT_R_X3Y48.SS2BEG1.SE6END1
INT_R_X3Y46.BYP_ALT4.SS2END1
INT_R_X3Y46.BYP4.BYP_ALT4
CLBLM_R_X3Y46.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[8]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y57.WW4BEG2.LOGIC_OUTS_L20
INT_R_X1Y57.SE2BEG2.EE4END2
INT_L_X2Y56.SS6BEG2.SE2END2
INT_L_X2Y50.SS6BEG2.SS6END2
INT_L_X2Y44.ER1BEG3.SS6END2
INT_R_X3Y44.SL1BEG3.ER1END3
INT_R_X3Y43.BYP_ALT7.SL1END3
INT_R_X3Y43.BYP7.BYP_ALT7
CLBLM_R_X3Y43.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[11]
INT_L_X2Y86.NN6BEG1.LOGIC_OUTS_L23
INT_L_X2Y92.NL1BEG0.NN6END1
INT_L_X2Y93.NR1BEG0.NL1END0
INT_L_X2Y94.IMUX_L40.NR1END0
CLBLL_L_X2Y94.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y86.NN2BEG1.LOGIC_OUTS_L23
INT_L_X2Y88.EL1BEG0.NN2END1
INT_R_X3Y88.NR1BEG0.EL1END0
INT_R_X3Y89.NW2BEG0.NR1END0
INT_L_X2Y90.IMUX_L0.NW2END0
CLBLL_L_X2Y90.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[10]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[10]
CLBLL_L_X2Y94.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y94.SS2BEG0.LOGIC_OUTS_L22
INT_L_X2Y92.IMUX_L10.SS2END0
CLBLL_L_X2Y92.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[10]
INT_L_X2Y92.NN2BEG0.NE2END0
INT_L_X2Y94.IMUX_L32.NN2END0
CLBLL_L_X2Y94.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y86.NE2BEG0.LOGIC_OUTS_L22
INT_R_X3Y87.NW6BEG0.NE2END0
INT_R_X1Y91.NE2BEG0.NW6END0
INT_L_X2Y92.IMUX_L9.NE2END0
CLBLL_L_X2Y92.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[9]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[11]
CLBLL_L_X2Y57.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[8]$legal1635
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[7]$legal1633
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[6]$legal1631
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[14]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y56.WR1BEG2.LOGIC_OUTS_L1
INT_R_X7Y56.WR1BEG3.WR1END2
INT_L_X6Y56.WW2BEG2.WR1END3
INT_L_X4Y56.WW2BEG2.WW2END2
INT_L_X2Y56.IMUX_L38.WW2END2
CLBLL_L_X2Y56.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[13]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y56.WW4BEG0.LOGIC_OUTS_L4
INT_L_X4Y56.WR1BEG1.WW4END0
INT_R_X3Y56.WR1BEG2.WR1END1
INT_L_X2Y56.IMUX_L28.WR1END2
CLBLL_L_X2Y56.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[12]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y48.NE2BEG3.LOGIC_OUTS7
INT_L_X8Y49.LH0.NE2END3
INT_L_X2Y49.NN6BEG1.LH6
INT_L_X2Y55.NR1BEG1.NN6END1
INT_L_X2Y56.IMUX_L27.NR1END1
CLBLL_L_X2Y56.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[11]
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y49.WW4BEG3.LOGIC_OUTS3
INT_R_X3Y49.NE6BEG3.WW4END3
INT_R_X5Y53.WR1BEG_S0.NE6END3
INT_L_X4Y53.WW2BEG3.WR1END_S1_0
INT_L_X2Y54.NN2BEG0.WW2END_N0_3
INT_L_X2Y56.IMUX_L8.NN2END0
CLBLL_L_X2Y56.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[7]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y56.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y56.SS6BEG1.EE4END1
INT_R_X1Y50.SS6BEG1.SS6END1
INT_R_X1Y44.SE2BEG1.SS6END1
INT_L_X2Y43.EE2BEG1.SE2END1
INT_L_X4Y43.BYP_ALT5.EE2END1
INT_L_X4Y43.BYP_L5.BYP_ALT5
CLBLL_L_X4Y43.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[6]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y56.SW2BEG0.LOGIC_OUTS_L22
INT_R_X1Y55.SE6BEG0.SW2END0
INT_R_X3Y51.SS6BEG0.SE6END0
INT_R_X3Y45.SS2BEG0.SS6END0
INT_R_X3Y43.BYP_ALT0.SS2END0
INT_R_X3Y43.BYP0.BYP_ALT0
CLBLM_R_X3Y43.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[5]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y56.SE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y52.SW6BEG3.SE6END3
INT_L_X2Y48.SE2BEG3.SW6END3
INT_R_X3Y47.SS6BEG3.SE2END3
INT_R_X3Y41.NR1BEG3.SS6END3
INT_R_X3Y42.NL1BEG2.NR1END3
INT_R_X3Y43.BYP_ALT5.NL1END2
INT_R_X3Y43.BYP5.BYP_ALT5
CLBLM_R_X3Y43.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[4]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y56.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y56.SE2BEG3.ER1END3
INT_L_X4Y55.LVB_L12.SE2END3
INT_L_X4Y43.SW6BEG2.LVB_L0
INT_L_X2Y39.ER1BEG3.SW6END2
INT_R_X3Y39.ER1BEG_S0.ER1END3
INT_L_X4Y40.BYP_ALT1.ER1END0
INT_L_X4Y40.BYP_L1.BYP_ALT1
CLBLL_L_X4Y40.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[9]
CLBLL_L_X2Y94.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y94.SS6BEG3.LOGIC_OUTS_L21
INT_L_X2Y88.SL1BEG3.SS6END3
INT_L_X2Y87.IMUX_L14.SL1END3
CLBLL_L_X2Y87.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[9]
INT_L_X2Y86.NE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y90.NW2BEG3.NE6END3
INT_R_X3Y91.NN2BEG3.NW2END3
INT_R_X3Y93.WR1BEG_S0.NN2END3
INT_L_X2Y94.IMUX_L17.WR1END0
CLBLL_L_X2Y94.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y86.BYP_ALT7.LOGIC_OUTS_L21
INT_L_X2Y86.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y87.IMUX_L19.BYP_BOUNCE_N3_7
CLBLL_L_X2Y87.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[8]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[8]
CLBLL_L_X2Y94.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y94.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y94.LH0.ER1END3
INT_L_X2Y94.SS6BEG1.LH6
INT_L_X2Y88.SR1BEG2.SS6END1
INT_L_X2Y87.IMUX_L6.SR1END2
CLBLL_L_X2Y87.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[8]
INT_L_X2Y86.WW4BEG2.LOGIC_OUTS_L20
INT_R_X1Y86.NN6BEG2.EE4END2
INT_R_X1Y92.NE2BEG2.NN6END2
INT_L_X2Y93.NL1BEG1.NE2END2
INT_L_X2Y94.IMUX_L1.NL1END1
CLBLL_L_X2Y94.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y86.BYP_ALT2.LOGIC_OUTS_L20
INT_L_X2Y86.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y87.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y87.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[7]
CLBLL_L_X2Y56.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[5]$legal1629
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[4]$legal1627
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[3]$legal1625
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[10]
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y49.NW2BEG2.LOGIC_OUTS16
INT_L_X6Y50.WW4BEG2.NW2END2
INT_L_X2Y50.NE6BEG2.WW4END2
INT_L_X4Y54.WR1BEG3.NE6END2
INT_R_X3Y54.WR1BEG_S0.WR1END3
INT_L_X2Y55.IMUX_L40.WR1END0
CLBLL_L_X2Y55.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[9]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X8Y54.WW4BEG2.LOGIC_OUTS_L6
INT_L_X4Y54.NW2BEG2.WW4END2
INT_R_X3Y55.WR1BEG3.NW2END2
INT_L_X2Y55.IMUX_L22.WR1END3
CLBLL_L_X2Y55.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[8]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y55.WW4BEG1.LOGIC_OUTS_L5
INT_L_X4Y55.WW2BEG0.WW4END1
INT_L_X2Y55.IMUX_L18.WW2END0
CLBLL_L_X2Y55.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[3]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y55.SE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y54.SE6BEG1.SE2END1
INT_R_X5Y50.SW6BEG1.SE6END1
INT_R_X3Y46.SS6BEG1.SW6END1
INT_R_X3Y40.EE2BEG1.SS6END1
INT_R_X5Y40.BYP_ALT4.EE2END1
INT_R_X5Y40.BYP4.BYP_ALT4
CLBLM_R_X5Y40.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[2]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y55.WW4BEG0.LOGIC_OUTS_L22
INT_R_X1Y55.SS6BEG0.EE4END0
INT_R_X1Y49.ER1BEG1.SS6END0
INT_L_X2Y49.EE2BEG1.ER1END1
INT_L_X4Y49.SS6BEG1.EE2END1
INT_L_X4Y43.SL1BEG1.SS6END1
INT_L_X4Y42.BYP_ALT5.SL1END1
INT_L_X4Y42.BYP_L5.BYP_ALT5
CLBLL_L_X4Y42.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[1]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y55.SS2BEG3.LOGIC_OUTS_L21
INT_L_X2Y53.SE6BEG3.SS2END3
INT_L_X4Y49.SS6BEG3.SE6END3
INT_L_X4Y43.SS2BEG3.SS6END3
INT_L_X4Y41.BYP_ALT7.SS2END3
INT_L_X4Y41.BYP_L7.BYP_ALT7
CLBLL_L_X4Y41.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.Y[0]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[7]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[7]
CLBLL_L_X2Y93.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y93.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y89.SW2BEG1.SE6END1
INT_R_X3Y88.WL1BEG0.SW2END1
INT_L_X2Y88.IMUX_L9.WL1END0
CLBLL_L_X2Y88.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[7]
INT_L_X2Y91.NN2BEG1.NN6END1
INT_L_X2Y93.BYP_ALT1.NN2END1
INT_L_X2Y93.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y93.IMUX_L45.BYP_BOUNCE1
CLBLL_L_X2Y93.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y85.NN6BEG1.LOGIC_OUTS_L23
INT_L_X2Y91.SR1BEG1.NN6END1
INT_L_X2Y90.SE2BEG1.SR1END1
INT_R_X3Y89.SW2BEG1.SE2END1
INT_L_X2Y88.IMUX_L3.SW2END1
CLBLL_L_X2Y88.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[6]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[6]
CLBLL_L_X2Y93.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y93.SS6BEG0.LOGIC_OUTS_L22
INT_L_X2Y87.SS2BEG0.SS6END0
INT_L_X2Y85.IMUX_L9.SS2END0
CLBLL_L_X2Y85.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.CO[3]
CLBLL_L_X2Y55.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[2]$legal1623
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[1]$legal1621
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[0]$legal1619
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[6]
INT_L_X2Y87.NE6BEG0.NN2END0
INT_L_X4Y91.NW2BEG0.NE6END0
INT_R_X3Y92.NW2BEG0.NW2END0
INT_L_X2Y93.IMUX_L32.NW2END0
CLBLL_L_X2Y93.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y85.NN2BEG0.LOGIC_OUTS_L22
INT_L_X2Y86.SR1BEG_S0.NN2END_S2_0
INT_L_X2Y86.FAN_ALT2.SR1BEG_S0
INT_L_X2Y86.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y85.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X2Y85.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[2]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y45.NN2BEG1.LOGIC_OUTS9
INT_R_X5Y47.EL1BEG0.NN2END1
INT_L_X6Y47.NE2BEG0.EL1END0
INT_R_X7Y48.NN6BEG0.NE2END0
INT_R_X7Y54.NW6BEG0.NN6END0
INT_R_X5Y57.WW2BEG3.NW6END_S0_0
INT_R_X3Y58.IMUX32.WW2END_N0_3
CLBLM_R_X3Y58.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[2]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X5Y45.NE6BEG1.LOGIC_OUTS13
INT_R_X7Y49.NW2BEG1.NE6END1
INT_L_X6Y50.NN2BEG1.NW2END1
INT_L_X6Y52.NW2BEG1.NN2END1
INT_R_X5Y53.NL1BEG0.NW2END1
INT_R_X5Y53.IMUX31.NL1END_S3_0
CLBLM_R_X5Y53.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[4]
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y49.NE6BEG1.LOGIC_OUTS23
INT_R_X7Y53.WR1BEG2.NE6END1
INT_L_X6Y53.NW2BEG2.WR1END2
INT_R_X5Y54.IMUX11.NW2END2
CLBLM_R_X5Y54.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[4]
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y49.NE2BEG2.LOGIC_OUTS_L14
INT_R_X5Y50.WR1BEG3.NE2END2
INT_L_X4Y50.WW2BEG2.WR1END3
INT_L_X2Y50.NE6BEG3.WW2END2
INT_L_X4Y54.NW6BEG3.NE6END3
INT_L_X2Y58.NE2BEG3.NW6END3
INT_R_X3Y59.IMUX7.NE2END3
CLBLM_R_X3Y59.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[3]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y46.NN2BEG2.LOGIC_OUTS14
INT_R_X5Y48.NN2BEG2.NN2END2
INT_R_X5Y50.NN2BEG2.NN2END2
INT_R_X5Y52.NR1BEG2.NN2END2
INT_R_X5Y53.IMUX45.NR1END2
CLBLM_R_X5Y53.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[3]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y46.NW6BEG1.LOGIC_OUTS19
INT_R_X3Y50.NE6BEG1.NW6END1
INT_R_X5Y54.NE6BEG1.NE6END1
INT_R_X7Y58.WW4BEG1.NE6END1
INT_R_X3Y58.NL1BEG0.WW4END1
INT_R_X3Y58.IMUX47.NL1END_S3_0
CLBLM_R_X3Y58.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[1]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5313.X[0]
# routing for net tpu_inst.mlp_u.ap_col0.mult_reg[7]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y48.WL1BEG1.LOGIC_OUTS6
INT_L_X6Y48.WW2BEG1.WL1END1
INT_L_X4Y48.WW2BEG1.WW2END1
INT_L_X2Y48.NN6BEG2.WW2END1
INT_L_X2Y54.NL1BEG1.NN6END2
INT_L_X2Y55.IMUX_L1.NL1END1
CLBLL_L_X2Y55.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.sat_result[6]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[5]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[4]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[3]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[2]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[1]
# routing for net tpu_inst.mlp_u.ap_col0.sat_result[0]
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.CO[5]
INT_R_X5Y54.NL1BEG_N3.LOGIC_OUTS22
INT_R_X5Y54.EL1BEG2.NL1BEG_N3
INT_L_X6Y54.NE2BEG2.EL1END2
INT_R_X7Y55.NN6BEG2.NE2END2
INT_R_X7Y61.WW2BEG1.NN6END2
INT_R_X5Y61.NW6BEG2.WW2END1
INT_R_X3Y65.WL1BEG0.NW6END2
INT_L_X2Y65.BYP_ALT1.WL1END0
INT_L_X2Y65.BYP_L1.BYP_ALT1
CLBLL_L_X2Y65.CLBLL_LL_AX.CLBLL_BYP1
INT_R_X5Y48.IMUX1.SS2END0
CLBLM_R_X5Y48.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y45.IMUX8.NR1END0
CLBLM_R_X5Y45.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y54.SE6BEG0.LOGIC_OUTS22
INT_R_X7Y50.SS6BEG0.SE6END0
INT_R_X7Y44.WW2BEG0.SS6END0
INT_R_X5Y44.IMUX2.WW2END0
CLBLM_R_X5Y44.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y50.SS6BEG0.SS2END0
INT_R_X5Y44.NR1BEG0.SS6END0
INT_R_X5Y45.NE2BEG0.NR1END0
INT_L_X6Y46.WR1BEG1.NE2END0
INT_R_X5Y46.IMUX11.WR1END1
CLBLM_R_X5Y46.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y50.IMUX2.SS2END0
CLBLM_R_X5Y50.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X5Y54.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y54.SS2BEG0.LOGIC_OUTS22
INT_R_X5Y52.SS2BEG0.SS2END0
INT_R_X5Y50.SS2BEG0.SS2END0
INT_R_X5Y48.SR1BEG1.SS2END0
INT_R_X5Y47.IMUX11.SR1END1
CLBLM_R_X5Y47.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.CO[5]
INT_R_X3Y59.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y60.BYP_ALT1.NR1END0
INT_R_X3Y60.BYP1.BYP_ALT1
CLBLM_R_X3Y60.CLBLM_M_AX.CLBLM_BYP1
INT_R_X5Y48.BYP_ALT0.NW2END0
INT_R_X5Y48.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y48.IMUX2.BYP_BOUNCE0
CLBLM_R_X5Y48.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y46.FAN_ALT4.NR1END0
INT_R_X5Y46.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y45.IMUX7.FAN_BOUNCE_S3_4
CLBLM_R_X5Y45.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y45.SL1BEG0.SS6END0
INT_R_X5Y44.IMUX8.SL1END0
CLBLM_R_X5Y44.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y46.IMUX8.NR1END0
CLBLM_R_X5Y46.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y48.NN2BEG0.NW2END0
INT_R_X5Y50.IMUX1.NN2END0
CLBLM_R_X5Y50.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y59.EE2BEG0.LOGIC_OUTS22
INT_R_X5Y59.SE6BEG0.EE2END0
INT_R_X7Y55.SW6BEG0.SE6END0
INT_R_X5Y51.SS6BEG0.SW6END0
INT_R_X5Y45.NR1BEG0.SS6END0
INT_R_X5Y46.NE2BEG0.NR1END0
INT_L_X6Y47.NW2BEG0.NE2END0
INT_R_X5Y47.SR1BEG_S0.NW2END_S0_0
INT_R_X5Y47.IMUX1.SR1BEG_S0
CLBLM_R_X5Y47.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[5]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y50.NW2BEG2.LOGIC_OUTS14
INT_L_X4Y51.NN2BEG2.NW2END2
INT_L_X4Y53.NL1BEG1.NN2END2
INT_L_X4Y54.EL1BEG0.NL1END1
INT_R_X5Y54.NE2BEG0.EL1END0
INT_L_X6Y55.NW6BEG0.NE2END0
INT_L_X4Y59.NW2BEG0.NW6END0
INT_R_X3Y59.IMUX15.NW2END_S0_0
CLBLM_R_X3Y59.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.G[5]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X5Y50.NR1BEG3.LOGIC_OUTS15
INT_R_X5Y51.NN2BEG3.NR1END3
INT_R_X5Y53.NR1BEG3.NN2END3
INT_R_X5Y54.IMUX15.NR1END3
CLBLM_R_X5Y54.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[31]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[31]
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y57.SE6BEG0.LOGIC_OUTS_L18
INT_L_X4Y53.SW2BEG0.SE6END0
INT_R_X3Y52.SE6BEG0.SW2END0
INT_R_X5Y48.SL1BEG0.SE6END0
INT_R_X5Y47.WL1BEG_N3.SL1END0
INT_L_X4Y47.NW2BEG0.WL1END_N1_3
INT_R_X3Y47.IMUX47.NW2END_S0_0
CLBLM_R_X3Y47.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[30]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[30]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y55.EE2BEG0.LOGIC_OUTS4
INT_R_X5Y55.SW6BEG0.EE2END0
INT_R_X3Y51.SS2BEG0.SW6END0
INT_R_X3Y49.SW2BEG0.SS2END0
INT_L_X2Y48.SE2BEG0.SW2END0
INT_R_X3Y47.IMUX32.SE2END0
CLBLM_R_X3Y47.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[29]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[29]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y55.SS2BEG1.LOGIC_OUTS23
INT_R_X3Y53.SE2BEG1.SS2END1
INT_L_X4Y52.SW6BEG1.SE2END1
INT_L_X2Y48.SE2BEG1.SW6END1
INT_R_X3Y47.IMUX18.SE2END1
CLBLM_R_X3Y47.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[28]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[28]
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y56.SL1BEG0.LOGIC_OUTS_L18
INT_L_X2Y55.SL1BEG0.SL1END0
INT_L_X2Y54.SE2BEG0.SL1END0
INT_R_X3Y53.WL1BEG_N3.SE2END0
INT_L_X2Y53.NW2BEG0.WL1END_N1_3
INT_R_X1Y53.SS6BEG3.NW2END_S0_0
INT_R_X1Y47.EE2BEG3.SS6END3
INT_R_X3Y47.IMUX7.EE2END3
CLBLM_R_X3Y47.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[27]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[27]
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y53.SS6BEG2.LOGIC_OUTS_L16
INT_L_X2Y47.ER1BEG3.SS6END2
INT_R_X3Y47.SL1BEG3.ER1END3
INT_R_X3Y46.IMUX47.SL1END3
CLBLM_R_X3Y46.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[26]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[26]
CLBLL_L_X2Y49.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y49.SS2BEG3.LOGIC_OUTS_L7
INT_L_X2Y47.SE2BEG3.SS2END3
INT_R_X3Y46.IMUX22.SE2END3
CLBLM_R_X3Y46.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[25]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[25]
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y54.EE2BEG2.LOGIC_OUTS2
INT_R_X5Y54.SW6BEG2.EE2END2
INT_R_X3Y50.SE6BEG2.SW6END2
INT_R_X5Y46.WL1BEG1.SE6END2
INT_L_X4Y46.WL1BEG0.WL1END1
INT_R_X3Y46.IMUX18.WL1END0
CLBLM_R_X3Y46.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[24]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[24]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y61.WR1BEG_S0.LOGIC_OUTS17
INT_L_X2Y62.LV_L18.WR1END0
INT_L_X2Y44.NE6BEG0.LV_L0
INT_L_X4Y48.EL1BEG_N3.NE6END0
INT_R_X5Y47.SL1BEG3.EL1END3
INT_R_X5Y46.WW2BEG3.SL1END3
INT_R_X3Y46.IMUX7.WW2END3
CLBLM_R_X3Y46.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[23]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[23]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y45.SW2BEG1.LOGIC_OUTS23
INT_L_X4Y44.NW2BEG2.SW2END1
INT_R_X3Y45.IMUX44.NW2END2
CLBLM_R_X3Y45.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[22]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[22]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y49.SE6BEG3.LOGIC_OUTS7
INT_R_X5Y45.WL1BEG2.SE6END3
INT_L_X4Y45.WR1BEG_S0.WL1END2
INT_R_X3Y45.IMUX31.WR1END_S1_0
CLBLM_R_X3Y45.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[21]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[21]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y49.SE2BEG3.LOGIC_OUTS21
INT_L_X4Y48.SW6BEG3.SE2END3
INT_L_X2Y44.ER1BEG_S0.SW6END3
INT_R_X3Y45.IMUX17.ER1END0
CLBLM_R_X3Y45.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[20]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[20]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y48.SW6BEG3.LOGIC_OUTS3
INT_R_X5Y44.WW2BEG3.SW6END3
INT_R_X3Y45.IMUX8.WW2END_N0_3
CLBLM_R_X3Y45.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[19]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[19]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y48.SW6BEG1.LOGIC_OUTS1
INT_R_X5Y44.WL1BEG0.SW6END1
INT_L_X4Y44.WR1BEG2.WL1END0
INT_R_X3Y44.IMUX44.WR1END2
CLBLM_R_X3Y44.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[18]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[18]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y46.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y46.SS2BEG0.SR1BEG_S0
INT_R_X3Y44.IMUX32.SS2END0
CLBLM_R_X3Y44.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[17]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[17]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y44.WR1BEG2.LOGIC_OUTS23
INT_L_X4Y44.WL1BEG0.WR1END2
INT_R_X3Y44.IMUX24.WL1END0
CLBLM_R_X3Y44.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[16]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[16]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y48.SW6BEG0.LOGIC_OUTS4
INT_R_X5Y44.WW2BEG0.SW6END0
INT_R_X3Y44.IMUX2.WW2END0
CLBLM_R_X3Y44.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[15]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[15]
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y48.WW2BEG3.LOGIC_OUTS21
INT_R_X5Y48.SW6BEG3.WW2END3
INT_R_X3Y44.SR1BEG_S0.SW6END3
INT_R_X3Y44.FAN_ALT2.SR1BEG_S0
INT_R_X3Y44.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y43.IMUX38.FAN_BOUNCE_S3_2
CLBLM_R_X3Y43.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[14]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[14]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y44.WL1BEG_N3.LOGIC_OUTS22
INT_L_X4Y43.WL1BEG2.WL1END3
INT_R_X3Y43.IMUX28.WL1END2
CLBLM_R_X3Y43.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[13]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[13]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y43.SR1BEG3.LOGIC_OUTS2
INT_R_X3Y43.IMUX24.SR1END_N3_3
CLBLM_R_X3Y43.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[12]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[12]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y46.SE2BEG0.LOGIC_OUTS4
INT_L_X4Y45.SW2BEG0.SE2END0
INT_R_X3Y44.SR1BEG1.SW2END0
INT_R_X3Y43.IMUX11.SR1END1
CLBLM_R_X3Y43.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[11]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[11]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y46.SR1BEG3.LOGIC_OUTS6
INT_R_X3Y45.SL1BEG3.SR1END3
INT_R_X3Y44.SS2BEG3.SL1END3
INT_R_X3Y42.IMUX38.SS2END3
CLBLM_R_X3Y42.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[10]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[10]
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y42.WR1BEG1.LOGIC_OUTS22
INT_L_X4Y42.WR1BEG2.WR1END1
INT_R_X3Y42.IMUX28.WR1END2
CLBLM_R_X3Y42.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[9]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[9]
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y42.WW2BEG0.LOGIC_OUTS4
INT_R_X3Y42.IMUX17.WW2END0
CLBLM_R_X3Y42.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[8]
# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[8]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y46.SL1BEG1.LOGIC_OUTS5
INT_R_X3Y45.SS2BEG1.SL1END1
INT_R_X3Y43.SL1BEG1.SS2END1
INT_R_X3Y42.IMUX2.SL1END1
CLBLM_R_X3Y42.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[7]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[10]
INT_R_X3Y47.IMUX40.EL1END0
CLBLM_R_X3Y47.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y44.NN2BEG2.NN2END2
INT_R_X3Y46.NR1BEG2.NN2END2
INT_R_X3Y47.IMUX28.NR1END2
CLBLM_R_X3Y47.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y47.IMUX17.EL1END0
CLBLM_R_X3Y47.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y46.NW2BEG1.SW2END0
INT_L_X2Y47.EL1BEG0.NW2END1
INT_R_X3Y47.IMUX8.EL1END0
CLBLM_R_X3Y47.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y46.IMUX40.SW2END0
CLBLM_R_X3Y46.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y46.IMUX32.SW2END0
CLBLM_R_X3Y46.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y46.IMUX17.SW2END0
CLBLM_R_X3Y46.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y59.NW6BEG1.LOGIC_OUTS_L1
INT_L_X2Y63.SS6BEG0.NW6END1
INT_L_X2Y57.SS6BEG0.SS6END0
INT_L_X2Y51.SE6BEG0.SS6END0
INT_L_X4Y47.SW2BEG0.SE6END0
INT_R_X3Y46.IMUX1.SW2END0
CLBLM_R_X3Y46.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y45.IMUX40.WL1END0
CLBLM_R_X3Y45.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y45.WL1BEG0.SS2END1
INT_R_X3Y45.IMUX32.WL1END0
CLBLM_R_X3Y45.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y45.IMUX27.NR1END1
CLBLM_R_X3Y45.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y45.IMUX2.NR1END1
CLBLM_R_X3Y45.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y44.NR1BEG1.SS6END1
INT_R_X3Y45.GFAN0.NR1END1
INT_R_X3Y45.FAN_ALT0.GFAN0
INT_R_X3Y45.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y44.IMUX38.FAN_BOUNCE_S3_0
CLBLM_R_X3Y44.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y44.IMUX28.NN2END2
CLBLM_R_X3Y44.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y42.NN2BEG2.NR1END2
INT_R_X3Y44.IMUX27.NN2END2
CLBLM_R_X3Y44.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y59.SS6BEG1.LOGIC_OUTS_L1
INT_L_X4Y53.SS6BEG1.SS6END1
INT_L_X4Y47.SS2BEG1.SS6END1
INT_L_X4Y45.SW2BEG1.SS2END1
INT_R_X3Y44.IMUX11.SW2END1
CLBLM_R_X3Y44.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y43.IMUX45.SR1END2
CLBLM_R_X3Y43.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X3Y43.IMUX22.SR1END2
CLBLM_R_X3Y43.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y43.IMUX27.FAN_BOUNCE5
CLBLM_R_X3Y43.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y43.FAN_ALT5.SR1END2
INT_R_X3Y43.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y43.IMUX1.FAN_BOUNCE5
CLBLM_R_X3Y43.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y42.IMUX44.NR1END2
CLBLM_R_X3Y42.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y41.NR1BEG2.SS2END2
INT_R_X3Y42.IMUX29.NR1END2
CLBLM_R_X3Y42.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y42.IMUX27.WL1END1
CLBLM_R_X3Y42.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y43.SE2BEG2.SR1END2
INT_L_X4Y42.WL1BEG1.SE2END2
INT_R_X3Y42.IMUX11.WL1END1
CLBLM_R_X3Y42.CLBLM_M_A4.CLBLM_IMUX11
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y59.SS2BEG1.LOGIC_OUTS_L1
INT_L_X4Y57.SW2BEG1.SS2END1
INT_R_X3Y56.SS6BEG1.SW2END1
INT_R_X3Y50.SS6BEG1.SS6END1
INT_R_X3Y44.SR1BEG2.SS6END1
INT_R_X3Y43.SS2BEG2.SR1END2
INT_R_X3Y41.IMUX45.SS2END2
CLBLM_R_X3Y41.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[7]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y43.SS2BEG3.LOGIC_OUTS3
INT_R_X3Y41.IMUX38.SS2END3
CLBLM_R_X3Y41.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[6]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[6]
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y39.NR1BEG2.LOGIC_OUTS_L6
INT_L_X4Y40.NW2BEG2.NR1END2
INT_R_X3Y41.IMUX28.NW2END2
CLBLM_R_X3Y41.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[6]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y43.SE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y42.WL1BEG2.SE2END3
INT_L_X4Y42.SW2BEG2.WL1END2
INT_R_X3Y41.IMUX22.SW2END2
CLBLM_R_X3Y41.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[5]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[5]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y38.NN2BEG3.LOGIC_OUTS21
INT_R_X5Y40.WR1BEG_S0.NN2END3
INT_L_X4Y41.WR1BEG1.WR1END0
INT_R_X3Y41.IMUX18.WR1END1
CLBLM_R_X3Y41.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[5]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y43.SL1BEG2.LOGIC_OUTS16
INT_R_X3Y42.SE2BEG2.SL1END2
INT_L_X4Y41.WL1BEG1.SE2END2
INT_R_X3Y41.IMUX27.WL1END1
CLBLM_R_X3Y41.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[4]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[4]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y39.NW2BEG3.LOGIC_OUTS21
INT_L_X4Y40.NL1BEG2.NW2END3
INT_L_X4Y41.WR1BEG3.NL1END2
INT_R_X3Y41.IMUX7.WR1END3
CLBLM_R_X3Y41.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[4]
CLBLM_R_X3Y43.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y43.EL1BEG0.LOGIC_OUTS1
INT_L_X4Y43.SS2BEG0.EL1END0
INT_L_X4Y41.WL1BEG_N3.SS2END0
INT_R_X3Y41.IMUX8.WL1END_N1_3
CLBLM_R_X3Y41.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[3]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[3]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y38.NW2BEG1.LOGIC_OUTS_L23
INT_R_X3Y39.NL1BEG0.NW2END1
INT_R_X3Y40.IMUX40.NL1END0
CLBLM_R_X3Y40.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[3]
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y40.WL1BEG1.LOGIC_OUTS_L20
INT_R_X3Y40.BYP_ALT5.WL1END1
INT_R_X3Y40.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y40.IMUX47.BYP_BOUNCE5
CLBLM_R_X3Y40.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[2]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[2]
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y37.NW2BEG2.LOGIC_OUTS6
INT_L_X4Y38.NN2BEG2.NW2END2
INT_L_X4Y40.WR1BEG3.NN2END2
INT_R_X3Y40.IMUX22.WR1END3
CLBLM_R_X3Y40.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[2]
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y40.WW2BEG1.LOGIC_OUTS5
INT_R_X3Y40.IMUX28.WW2END1
CLBLM_R_X3Y40.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[1]
# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.B[1]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y38.NW2BEG2.LOGIC_OUTS16
INT_L_X4Y39.NW2BEG2.NW2END2
INT_R_X3Y40.IMUX27.NW2END2
CLBLM_R_X3Y40.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[1]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y42.SR1BEG2.LOGIC_OUTS_L1
INT_L_X4Y41.SW2BEG2.SR1END2
INT_R_X3Y40.SR1BEG3.SW2END2
INT_R_X3Y40.IMUX24.SR1END_N3_3
CLBLM_R_X3Y40.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.$auto$alumacc.cc:512:replace_alu$5316.X[0]
# routing for net tpu_inst.mlp_u.ap_col0.q_zero_point_d2
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y37.NN2BEG2.LOGIC_OUTS2
INT_R_X5Y39.NW2BEG2.NN2END2
INT_L_X4Y40.WL1BEG0.NW2END2
INT_R_X3Y40.IMUX2.WL1END0
CLBLM_R_X3Y40.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col0.scaled_reg[0]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y41.SW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y40.IMUX7.SW2END3
CLBLM_R_X3Y40.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[5]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y50.NL1BEG0.LOGIC_OUTS19
INT_R_X5Y51.NN2BEG0.NL1END0
INT_R_X5Y53.NR1BEG0.NN2END0
INT_R_X5Y54.IMUX24.NR1END0
CLBLM_R_X5Y54.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[4]
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y49.NE6BEG2.LOGIC_OUTS14
INT_R_X7Y53.NW2BEG2.NE6END2
INT_L_X6Y54.WR1BEG3.NW2END2
INT_R_X5Y54.IMUX7.WR1END3
CLBLM_R_X5Y54.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[3]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X5Y46.NN6BEG1.LOGIC_OUTS13
INT_R_X5Y52.NL1BEG0.NN6END1
INT_R_X5Y53.IMUX40.NL1END0
CLBLM_R_X5Y53.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[2]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X5Y45.NW2BEG0.LOGIC_OUTS8
INT_L_X4Y46.NE6BEG0.NW2END0
INT_L_X6Y50.NR1BEG0.NE6END0
INT_L_X6Y51.NW2BEG0.NR1END0
INT_R_X5Y52.NL1BEG_N3.NW2END0
INT_R_X5Y52.NR1BEG3.NL1BEG_N3
INT_R_X5Y53.IMUX22.NR1END3
CLBLM_R_X5Y53.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.genblk1.S[1]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y44.NW2BEG2.LOGIC_OUTS10
INT_L_X4Y45.NN2BEG2.NW2END2
INT_L_X4Y47.EE2BEG2.NN2END2
INT_L_X6Y47.NN6BEG2.EE2END2
INT_L_X6Y53.WR1BEG3.NN6END2
INT_R_X5Y53.IMUX15.WR1END3
CLBLM_R_X5Y53.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[5]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y50.NN2BEG1.LOGIC_OUTS9
INT_R_X5Y52.NN2BEG1.NN2END1
INT_R_X5Y54.NN6BEG1.NN2END1
INT_R_X5Y60.SR1BEG1.NN6END1
INT_R_X5Y59.SW2BEG1.SR1END1
INT_L_X4Y58.NW2BEG2.SW2END1
INT_R_X3Y59.IMUX27.NW2END2
CLBLM_R_X3Y59.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[30]
INT_R_X5Y50.IMUX28.EL1END2
CLBLM_R_X5Y50.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y50.IMUX44.EL1END2
CLBLM_R_X5Y50.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y50.EE2BEG0.LOGIC_OUTS_L18
INT_L_X6Y50.WR1BEG1.EE2END0
INT_R_X5Y50.IMUX42.WR1END1
CLBLM_R_X5Y50.CLBLM_L_D6.CLBLM_IMUX42
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y50.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X4Y50.EL1BEG2.NL1BEG_N3
INT_R_X5Y50.IMUX13.EL1END2
CLBLM_R_X5Y50.CLBLM_L_B6.CLBLM_IMUX13

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[31]
INT_R_X5Y50.IMUX35.EE2END1
CLBLM_R_X5Y50.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y50.IMUX43.EE2END1
CLBLM_R_X5Y50.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X5Y50.BYP_ALT5.EE2END1
INT_R_X5Y50.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y50.IMUX39.BYP_BOUNCE5
CLBLM_R_X5Y50.CLBLM_L_D3.CLBLM_IMUX39
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y48.WL1BEG0.LOGIC_OUTS_L5
INT_R_X1Y48.NN2BEG1.WL1END0
INT_R_X1Y50.EE2BEG1.NN2END1
INT_R_X3Y50.EE2BEG1.EE2END1
INT_R_X5Y50.IMUX19.EE2END1
CLBLM_R_X5Y50.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[29]
INT_R_X5Y50.IMUX22.BYP_BOUNCE4
CLBLM_R_X5Y50.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y50.BYP_ALT4.BYP_BOUNCE_N3_7
INT_R_X5Y50.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y50.IMUX38.BYP_BOUNCE4
CLBLM_R_X5Y50.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X5Y49.BYP_ALT7.BYP_BOUNCE6
INT_R_X5Y49.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y50.IMUX41.BYP_BOUNCE_N3_7
CLBLM_R_X5Y50.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y47.NN2BEG3.LOGIC_OUTS7
INT_R_X5Y49.BYP_ALT6.NN2END3
INT_R_X5Y49.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y50.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X5Y50.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[28]
INT_R_X5Y50.IMUX32.ER1END0
CLBLM_R_X5Y50.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y50.IMUX40.ER1END0
CLBLM_R_X5Y50.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y50.BYP_ALT0.ER1END0
INT_R_X5Y50.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y50.IMUX36.BYP_BOUNCE0
CLBLM_R_X5Y50.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y49.ER1BEG_S0.LOGIC_OUTS_L17
INT_R_X5Y50.IMUX25.ER1END0
CLBLM_R_X5Y50.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[26]
INT_R_X5Y50.IMUX31.SS2END3
CLBLM_R_X5Y50.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y50.IMUX47.SS2END3
CLBLM_R_X5Y50.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X5Y50.IMUX46.FAN_BOUNCE_S3_0
CLBLM_R_X5Y50.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y59.EE2BEG3.LOGIC_OUTS_L3
INT_L_X6Y59.SS2BEG3.EE2END3
INT_L_X6Y57.SS2BEG3.SS2END3
INT_L_X6Y55.SW2BEG3.SS2END3
INT_R_X5Y54.SW2BEG3.SW2END3
INT_L_X4Y53.SE2BEG3.SW2END3
INT_R_X5Y52.SS2BEG3.SE2END3
INT_R_X5Y51.FAN_ALT0.SS2END_N0_3
INT_R_X5Y51.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y50.IMUX14.FAN_BOUNCE_S3_0
CLBLM_R_X5Y50.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[27]
INT_R_X5Y50.IMUX29.NL1BEG_N3
CLBLM_R_X5Y50.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y50.IMUX45.NL1BEG_N3
CLBLM_R_X5Y50.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y50.NL1BEG_N3.NE2END0
INT_R_X5Y50.IMUX37.NL1BEG_N3
CLBLM_R_X5Y50.CLBLM_L_D4.CLBLM_IMUX37
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y49.NE2BEG0.LOGIC_OUTS_L18
INT_R_X5Y50.IMUX16.NE2END0
CLBLM_R_X5Y50.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[4]
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y49.WW2BEG3.LOGIC_OUTS_L11
INT_L_X2Y50.NE6BEG0.WW2END_N0_3
INT_L_X4Y54.NW6BEG0.NE6END0
INT_L_X2Y58.NE2BEG0.NW6END0
INT_R_X3Y59.IMUX1.NE2END0
CLBLM_R_X3Y59.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[24]
INT_R_X5Y49.IMUX43.BYP_BOUNCE_N3_7
CLBLM_R_X5Y49.CLBLM_M_D6.CLBLM_IMUX43
INT_R_X3Y49.EE2BEG2.NL1END2
INT_R_X5Y49.WR1BEG3.EE2END2
INT_L_X4Y49.FAN_ALT3.WR1END3
INT_L_X4Y49.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y49.IMUX_L35.FAN_BOUNCE3
CLBLL_L_X4Y49.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X4Y49.EL1BEG0.EL1END1
INT_R_X5Y48.BYP_ALT7.EL1END_S3_0
INT_R_X5Y48.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y49.IMUX35.BYP_BOUNCE_N3_7
CLBLM_R_X5Y49.CLBLM_M_C6.CLBLM_IMUX35
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y48.WL1BEG2.LOGIC_OUTS_L7
INT_R_X3Y48.NL1BEG2.WL1END2
INT_R_X3Y49.EL1BEG1.NL1END2
INT_L_X4Y49.IMUX_L42.EL1END1
CLBLL_L_X4Y49.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[25]
INT_R_X5Y49.IMUX47.SL1END3
CLBLM_R_X5Y49.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y49.IMUX_L31.SW2END3
CLBLL_L_X4Y49.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X5Y50.SL1BEG3.SE6END3
BRKH_INT_X5Y49.BRKH_INT_SL1END3.BRKH_INT_SL1END3_SLOW
INT_R_X5Y49.IMUX31.SL1END3
CLBLM_R_X5Y49.CLBLM_M_C5.CLBLM_IMUX31
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y53.NE2BEG3.LOGIC_OUTS_L3
INT_R_X3Y54.SE6BEG3.NE2END3
INT_R_X5Y50.SW2BEG3.SE6END3
INT_L_X4Y49.IMUX_L39.SW2END3
CLBLL_L_X4Y49.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[23]
INT_R_X5Y49.IMUX44.NE2END2
CLBLM_R_X5Y49.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y49.IMUX_L29.NR1END2
CLBLL_L_X4Y49.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y48.NE2BEG2.LOGIC_OUTS_L6
INT_R_X5Y49.IMUX28.NE2END2
CLBLM_R_X5Y49.CLBLM_M_C4.CLBLM_IMUX28
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y48.NR1BEG2.LOGIC_OUTS_L6
INT_L_X4Y49.IMUX_L37.NR1END2
CLBLL_L_X4Y49.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[22]
INT_R_X5Y49.IMUX38.EL1END3
CLBLM_R_X5Y49.CLBLM_M_D3.CLBLM_IMUX38
INT_L_X4Y49.IMUX_L22.FAN_BOUNCE_S3_0
CLBLL_L_X4Y49.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y50.EL1BEG_N3.NR1END0
INT_R_X5Y49.IMUX22.EL1END3
CLBLM_R_X5Y49.CLBLM_M_C3.CLBLM_IMUX22
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y45.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y47.NN2BEG0.NN2END0
INT_L_X4Y49.NR1BEG0.NN2END0
BRKH_INT_X4Y49.BRKH_INT_NR1BEG0_SLOW.BRKH_INT_NR1BEG0
INT_L_X4Y50.FAN_ALT0.NR1END0
INT_L_X4Y50.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y49.IMUX_L46.FAN_BOUNCE_S3_0
CLBLL_L_X4Y49.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[21]
INT_R_X5Y49.IMUX45.NR1END2
CLBLM_R_X5Y49.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y49.IMUX_L32.GFAN0
CLBLL_L_X4Y49.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y48.ER1BEG2.LOGIC_OUTS_L1
INT_R_X5Y48.NR1BEG2.ER1END2
INT_R_X5Y49.IMUX29.NR1END2
CLBLM_R_X5Y49.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y48.NR1BEG1.LOGIC_OUTS_L1
INT_L_X4Y49.GFAN0.NR1END1
INT_L_X4Y49.IMUX_L41.GFAN0
CLBLL_L_X4Y49.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[20]
INT_R_X5Y49.IMUX40.ER1END0
CLBLM_R_X5Y49.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y49.IMUX_L28.NL1END2
CLBLL_L_X4Y49.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X4Y48.ER1BEG_S0.LOGIC_OUTS_L3
INT_R_X5Y49.IMUX32.ER1END0
CLBLM_R_X5Y49.CLBLM_M_C1.CLBLM_IMUX32
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y48.NL1BEG2.LOGIC_OUTS_L3
INT_L_X4Y49.IMUX_L36.NL1END2
CLBLL_L_X4Y49.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[3]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y46.WR1BEG2.LOGIC_OUTS23
INT_L_X4Y46.NN2BEG2.WR1END2
INT_L_X4Y48.EE2BEG2.NN2END2
INT_L_X6Y48.NN6BEG2.EE2END2
INT_L_X6Y54.NW6BEG2.NN6END2
INT_L_X4Y58.WL1BEG0.NW6END2
INT_R_X3Y58.IMUX40.WL1END0
CLBLM_R_X3Y58.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[18]
INT_R_X5Y46.IMUX35.FAN_BOUNCE5
CLBLM_R_X5Y46.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y45.EE2BEG1.LOGIC_OUTS_L1
INT_L_X6Y45.WR1BEG2.EE2END1
INT_R_X5Y45.NW2BEG2.WR1END2
INT_L_X4Y46.EL1BEG1.NW2END2
INT_R_X5Y46.IMUX42.EL1END1
CLBLM_R_X5Y46.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X5Y46.IMUX12.NR1END2
CLBLM_R_X5Y46.CLBLM_M_B6.CLBLM_IMUX12
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y45.ER1BEG2.LOGIC_OUTS_L1
INT_R_X5Y45.NR1BEG2.ER1END2
INT_R_X5Y46.FAN_ALT5.NR1END2
INT_R_X5Y46.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y46.IMUX43.FAN_BOUNCE5
CLBLM_R_X5Y46.CLBLM_M_D6.CLBLM_IMUX43

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[19]
INT_R_X5Y46.IMUX32.ER1END0
CLBLM_R_X5Y46.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y46.IMUX41.ER1END0
CLBLM_R_X5Y46.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X5Y46.IMUX17.ER1END0
CLBLM_R_X5Y46.CLBLM_M_B3.CLBLM_IMUX17
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y44.EE2BEG0.LOGIC_OUTS_L18
INT_L_X6Y44.NN2BEG0.EE2END0
INT_L_X6Y45.WW2BEG3.NN2END_S2_0
INT_L_X4Y45.ER1BEG_S0.WW2END3
INT_R_X5Y46.IMUX40.ER1END0
CLBLM_R_X5Y46.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[17]
INT_R_X5Y46.IMUX31.NL1END_S3_0
CLBLM_R_X5Y46.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y46.IMUX39.NL1END_S3_0
CLBLM_R_X5Y46.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X5Y46.IMUX18.NN2END1
CLBLM_R_X5Y46.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y44.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y46.NL1BEG0.NN2END1
INT_R_X5Y46.IMUX47.NL1END_S3_0
CLBLM_R_X5Y46.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[16]
INT_R_X5Y46.IMUX22.FAN_BOUNCE_S3_2
CLBLM_R_X5Y46.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y46.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X5Y46.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y46.EL1BEG0.NN2END1
INT_R_X5Y46.IMUX24.EL1END0
CLBLM_R_X5Y46.CLBLM_M_B5.CLBLM_IMUX24
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y44.NN2BEG1.LOGIC_OUTS_L1
INT_L_X4Y46.NE2BEG1.NN2END1
INT_R_X5Y47.FAN_ALT2.NE2END1
INT_R_X5Y47.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y46.IMUX38.FAN_BOUNCE_S3_2
CLBLM_R_X5Y46.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[15]
INT_R_X5Y46.IMUX28.EL1END2
CLBLM_R_X5Y46.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y46.IMUX36.EL1END2
CLBLM_R_X5Y46.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X5Y46.IMUX27.EL1END2
CLBLM_R_X5Y46.CLBLM_M_B4.CLBLM_IMUX27
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y46.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X4Y46.EL1BEG2.NL1BEG_N3
INT_R_X5Y46.IMUX44.EL1END2
CLBLM_R_X5Y46.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[14]
INT_R_X5Y46.IMUX29.BYP_BOUNCE5
CLBLM_R_X5Y46.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y46.IMUX37.BYP_BOUNCE5
CLBLM_R_X5Y46.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X5Y46.IMUX15.BYP_BOUNCE5
CLBLM_R_X5Y46.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y42.NR1BEG3.LOGIC_OUTS3
INT_R_X5Y43.NN2BEG3.NR1END3
INT_R_X5Y45.NL1BEG2.NN2END3
INT_R_X5Y46.BYP_ALT5.NL1END2
INT_R_X5Y46.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y46.IMUX45.BYP_BOUNCE5
CLBLM_R_X5Y46.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[2]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X5Y45.NN6BEG3.LOGIC_OUTS15
INT_R_X5Y51.NW6BEG3.NN6END3
INT_R_X3Y55.NN2BEG3.NW6END3
INT_R_X3Y57.NL1BEG2.NN2END3
INT_R_X3Y58.IMUX28.NL1END2
CLBLM_R_X3Y58.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[8]
INT_R_X5Y45.IMUX13.FAN_BOUNCE3
CLBLM_R_X5Y45.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y45.FAN_ALT1.FAN_BOUNCE3
INT_R_X5Y45.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y45.IMUX12.FAN_BOUNCE1
CLBLM_R_X5Y45.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y45.IMUX5.FAN_BOUNCE3
CLBLM_R_X5Y45.CLBLM_L_A6.CLBLM_IMUX5
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y42.NN2BEG3.LOGIC_OUTS7
INT_R_X5Y44.NR1BEG3.NN2END3
INT_R_X5Y45.FAN_ALT3.NR1END3
INT_R_X5Y45.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y45.IMUX43.FAN_BOUNCE3
CLBLM_R_X5Y45.CLBLM_M_D6.CLBLM_IMUX43

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[12]
INT_R_X5Y45.IMUX14.NE2END3
CLBLM_R_X5Y45.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y45.IMUX17.NE2END0
CLBLM_R_X5Y45.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y44.NE2BEG0.NL1END0
INT_R_X5Y45.IMUX0.NE2END0
CLBLM_R_X5Y45.CLBLM_L_A3.CLBLM_IMUX0
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y43.NL1BEG0.LOGIC_OUTS_L5
INT_L_X4Y44.NL1BEG_N3.NL1END0
INT_L_X4Y44.NE2BEG3.NL1BEG_N3
INT_R_X5Y45.IMUX38.NE2END3
CLBLM_R_X5Y45.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[13]
INT_R_X5Y45.IMUX26.ER1END1
CLBLM_R_X5Y45.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y45.IMUX27.ER1END1
CLBLM_R_X5Y45.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y45.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y45.IMUX3.ER1END1
CLBLM_R_X5Y45.CLBLM_L_A2.CLBLM_IMUX3
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y45.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X4Y45.EL1BEG2.NL1BEG_N3
INT_R_X5Y45.IMUX44.EL1END2
CLBLM_R_X5Y45.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[10]
INT_R_X5Y45.SR1BEG3.WL1END2
INT_R_X5Y44.BYP_ALT7.SR1END3
INT_R_X5Y44.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y45.IMUX25.BYP_BOUNCE_N3_7
CLBLM_R_X5Y45.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y50.SE2BEG0.LOGIC_OUTS4
INT_L_X6Y49.SL1BEG0.SE2END0
INT_L_X6Y48.SS2BEG0.SL1END0
INT_L_X6Y46.WL1BEG_N3.SS2END0
INT_R_X5Y45.IMUX15.WL1END3
CLBLM_R_X5Y45.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y45.IMUX6.WL1END2
CLBLM_R_X5Y45.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y50.SE6BEG0.LOGIC_OUTS4
INT_R_X7Y46.WL1BEG_N3.SE6END0
INT_L_X6Y45.WL1BEG2.WL1END3
INT_R_X5Y45.IMUX45.WL1END2
CLBLM_R_X5Y45.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[11]
INT_R_X5Y45.IMUX16.WR1END0
CLBLM_R_X5Y45.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y45.IMUX24.WR1END0
CLBLM_R_X5Y45.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y45.IMUX9.WR1END0
CLBLM_R_X5Y45.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y42.NL1BEG0.LOGIC_OUTS1
INT_R_X5Y43.NE2BEG0.NL1END0
INT_L_X6Y44.NL1BEG_N3.NE2END0
INT_L_X6Y44.WR1BEG_S0.NL1BEG_N3
INT_R_X5Y45.IMUX40.WR1END0
CLBLM_R_X5Y45.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[9]
INT_R_X5Y45.IMUX19.NE2END1
CLBLM_R_X5Y45.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X5Y45.IMUX18.NE2END1
CLBLM_R_X5Y45.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y45.IMUX10.NE2END1
CLBLM_R_X5Y45.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y44.NE2BEG1.LOGIC_OUTS_L19
INT_R_X5Y45.NL1BEG0.NE2END1
INT_R_X5Y45.IMUX47.NL1END_S3_0
CLBLM_R_X5Y45.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[1]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X5Y44.NW6BEG3.LOGIC_OUTS15
INT_R_X3Y48.NE6BEG3.NW6END3
INT_R_X5Y52.NN2BEG3.NE6END3
INT_R_X5Y54.NW2BEG3.NN2END3
INT_L_X4Y55.WR1BEG_S0.NW2END3
INT_R_X3Y56.NN2BEG0.WR1END0
INT_R_X3Y58.IMUX17.NN2END0
CLBLM_R_X3Y58.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[7]
INT_L_X4Y54.EE2BEG1.NN6END1
INT_L_X6Y54.WR1BEG2.EE2END1
INT_R_X5Y54.SR1BEG2.WR1END2
INT_R_X5Y53.SR1BEG3.SR1END2
INT_R_X5Y53.IMUX24.SR1END_N3_3
CLBLM_R_X5Y53.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y42.SE2BEG1.LOGIC_OUTS_L19
INT_R_X5Y41.NN6BEG1.SE2END1
INT_R_X5Y47.NR1BEG1.NN6END1
INT_R_X5Y48.IMUX11.NR1END1
CLBLM_R_X5Y48.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y42.NN2BEG1.LOGIC_OUTS_L19
INT_L_X4Y44.WW2BEG0.NN2END1
INT_L_X2Y44.NE6BEG1.WW2END0
INT_L_X4Y48.NN6BEG1.NE6END1
INT_L_X4Y54.NW6BEG1.NN6END1
INT_L_X2Y58.EL1BEG0.NW6END1
INT_R_X3Y58.IMUX24.EL1END0
CLBLM_R_X3Y58.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y44.GFAN0.NR1END1
INT_R_X5Y44.IMUX33.GFAN0
CLBLM_R_X5Y44.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y42.NE2BEG1.LOGIC_OUTS_L19
INT_R_X5Y43.NR1BEG1.NE2END1
INT_R_X5Y44.IMUX43.NR1END1
CLBLM_R_X5Y44.CLBLM_M_D6.CLBLM_IMUX43

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[4]
INT_R_X5Y44.IMUX11.NN2END1
CLBLM_R_X5Y44.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y44.IMUX34.NN2END1
CLBLM_R_X5Y44.CLBLM_L_C6.CLBLM_IMUX34
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y42.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y44.NL1BEG0.NN2END1
INT_R_X5Y44.IMUX47.NL1END_S3_0
CLBLM_R_X5Y44.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[5]
INT_R_X5Y44.NR1BEG2.EL1END2
INT_R_X5Y45.FAN_ALT5.NR1END2
INT_R_X5Y45.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y45.IMUX11.FAN_BOUNCE5
CLBLM_R_X5Y45.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y44.FAN_ALT5.EL1END2
INT_R_X5Y44.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y44.BYP_ALT1.FAN_BOUNCE5
INT_R_X5Y44.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y44.GFAN1.BYP_BOUNCE1
INT_R_X5Y44.IMUX23.GFAN1
CLBLM_R_X5Y44.CLBLM_L_C3.CLBLM_IMUX23
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y41.NW2BEG3.LOGIC_OUTS21
INT_L_X4Y42.NN2BEG3.NW2END3
INT_L_X4Y44.EL1BEG2.NN2END3
INT_R_X5Y44.IMUX44.EL1END2
CLBLM_R_X5Y44.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[6]
INT_R_X5Y44.NN2BEG2.NR1END2
INT_R_X5Y46.NL1BEG1.NN2END2
INT_R_X5Y47.IMUX2.NL1END1
CLBLM_R_X5Y47.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y44.IMUX20.NR1END2
CLBLM_R_X5Y44.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y41.NN2BEG2.LOGIC_OUTS6
INT_R_X5Y43.NR1BEG2.NN2END2
INT_R_X5Y44.IMUX45.NR1END2
CLBLM_R_X5Y44.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[2]
INT_R_X5Y42.NN2BEG0.NN2END0
INT_R_X5Y44.IMUX1.NN2END0
CLBLM_R_X5Y44.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y44.IMUX30.NR1END3
CLBLM_R_X5Y44.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y40.NN2BEG0.LOGIC_OUTS22
INT_R_X5Y42.NR1BEG0.NN2END0
INT_R_X5Y43.NL1BEG_N3.NR1END0
INT_R_X5Y43.NR1BEG3.NL1BEG_N3
INT_R_X5Y44.IMUX38.NR1END3
CLBLM_R_X5Y44.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[3]
INT_R_X5Y44.NN2BEG3.NL1BEG_N3
INT_R_X5Y46.IMUX7.NN2END3
CLBLM_R_X5Y46.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y44.NL1BEG_N3.NE2END0
INT_R_X5Y44.IMUX21.NL1BEG_N3
CLBLM_R_X5Y44.CLBLM_L_C4.CLBLM_IMUX21
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y43.NE2BEG0.LOGIC_OUTS_L4
INT_R_X5Y44.IMUX40.NE2END0
CLBLM_R_X5Y44.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.P[0]
# routing for net tpu_inst.mlp_u.ap_col0.$gt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:156$127.P[0]
# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[0]
INT_L_X4Y41.NE2BEG2.LOGIC_OUTS_L2
INT_R_X5Y42.NW2BEG2.NE2END2
INT_L_X4Y43.NE6BEG2.NW2END2
INT_L_X6Y47.WR1BEG3.NE6END2
INT_R_X5Y47.IMUX7.WR1END3
CLBLM_R_X5Y47.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y51.NN6BEG3.NE6END3
INT_L_X4Y57.WR1BEG_S0.NN6END3
INT_R_X3Y58.IMUX8.WR1END0
CLBLM_R_X3Y58.CLBLM_M_A5.CLBLM_IMUX8
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y41.WW2BEG2.LOGIC_OUTS_L2
INT_L_X2Y41.NN6BEG3.WW2END2
INT_L_X2Y47.NE6BEG3.NN6END3
INT_L_X4Y51.NR1BEG3.NE6END3
INT_L_X4Y52.NE2BEG3.NR1END3
INT_R_X5Y53.IMUX7.NE2END3
CLBLM_R_X5Y53.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col0.biased_reg[1]
INT_R_X5Y52.SE2BEG1.EE2END1
INT_L_X6Y51.SW2BEG1.SE2END1
INT_R_X5Y50.IMUX11.SW2END1
CLBLM_R_X5Y50.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y52.NN6BEG1.EE2END1
INT_R_X5Y58.WW2BEG0.NN6END1
INT_R_X3Y58.IMUX1.WW2END0
CLBLM_R_X3Y58.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y46.NN6BEG1.LOGIC_OUTS19
INT_R_X3Y52.EE2BEG1.NN6END1
INT_R_X5Y52.NR1BEG1.EE2END1
INT_R_X5Y53.IMUX11.NR1END1
CLBLM_R_X5Y53.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[5]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[5]
CLBLL_L_X2Y93.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y93.SL1BEG3.LOGIC_OUTS_L21
INT_L_X2Y92.SS2BEG3.SL1END3
INT_L_X2Y90.SS2BEG3.SS2END3
INT_L_X2Y89.IMUX_L16.SS2END_N0_3
CLBLL_L_X2Y89.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[5]
INT_L_X2Y89.NE2BEG3.NN2END3
INT_R_X3Y90.NW2BEG3.NE2END3
INT_L_X2Y91.NL1BEG2.NW2END3
INT_L_X2Y92.NL1BEG1.NL1END2
INT_L_X2Y93.IMUX_L17.NL1END1
CLBLL_L_X2Y93.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y85.NN2BEG3.LOGIC_OUTS_L21
INT_L_X2Y87.NN2BEG3.NN2END3
INT_L_X2Y89.IMUX_L14.NN2END3
CLBLL_L_X2Y89.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[4]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[4]
CLBLL_L_X2Y93.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y93.SS6BEG2.LOGIC_OUTS_L20
INT_L_X2Y87.SS2BEG2.SS6END2
INT_L_X2Y85.IMUX_L14.SS2END2
CLBLL_L_X2Y85.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[4]
INT_L_X2Y85.NE6BEG2.LOGIC_OUTS_L20
INT_L_X4Y89.NW2BEG2.NE6END2
INT_R_X3Y90.WR1BEG3.NW2END2
INT_L_X2Y90.NN2BEG3.WR1END3
INT_L_X2Y92.NL1BEG2.NN2END3
INT_L_X2Y93.IMUX_L11.NL1END2
CLBLL_L_X2Y93.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y85.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y85.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y85.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[3]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[3]
CLBLL_L_X2Y92.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y92.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y88.SW6BEG1.SE6END1
INT_L_X2Y84.SL1BEG1.SW6END1
INT_L_X2Y83.SS2BEG1.SL1END1
INT_L_X2Y81.SE2BEG1.SS2END1
INT_R_X3Y80.IMUX11.SE2END1
CLBLM_R_X3Y80.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[3]
INT_L_X2Y84.EL1BEG0.LOGIC_OUTS_L23
INT_R_X3Y84.NR1BEG0.EL1END0
INT_R_X3Y85.NW2BEG0.NR1END0
INT_L_X2Y86.NN6BEG0.NW2END0
INT_L_X2Y92.NL1BEG_N3.NN6END0
INT_L_X2Y92.IMUX_L45.NL1BEG_N3
CLBLL_L_X2Y92.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y84.SE6BEG1.LOGIC_OUTS_L23
INT_L_X4Y80.WL1BEG0.SE6END1
INT_R_X3Y80.IMUX1.WL1END0
CLBLM_R_X3Y80.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[2]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[2]
CLBLL_L_X2Y92.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y92.SS2BEG0.LOGIC_OUTS_L22
INT_L_X2Y90.SL1BEG0.SS2END0
INT_L_X2Y89.SS2BEG0.SL1END0
INT_L_X2Y87.IMUX_L33.SS2END0
CLBLL_L_X2Y87.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[2]
INT_L_X2Y90.NN2BEG0.NN6END0
INT_L_X2Y92.IMUX_L32.NN2END0
CLBLL_L_X2Y92.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y84.NN6BEG0.LOGIC_OUTS_L22
INT_L_X2Y89.SR1BEG_S0.NN6END_S1_0
INT_L_X2Y89.SE2BEG0.SR1BEG_S0
INT_R_X3Y88.WL1BEG_N3.SE2END0
INT_L_X2Y87.IMUX_L23.WL1END3
CLBLL_L_X2Y87.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[1]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[1]
CLBLL_L_X2Y92.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y92.SE2BEG3.LOGIC_OUTS_L21
INT_R_X3Y91.SS2BEG3.SE2END3
INT_R_X3Y89.IMUX23.SS2END3
CLBLM_R_X3Y89.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[1]
INT_L_X4Y88.NN2BEG3.NE6END3
INT_L_X4Y90.WR1BEG_S0.NN2END3
INT_R_X3Y91.NW2BEG0.WR1END0
INT_L_X2Y92.IMUX_L24.NW2END0
CLBLL_L_X2Y92.CLBLL_LL_B5.CLBLL_IMUX24
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y84.NE6BEG3.LOGIC_OUTS_L21
INT_L_X4Y88.WR1BEG_S0.NE6END3
INT_R_X3Y89.BYP_ALT0.WR1END0
INT_R_X3Y89.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y89.IMUX20.BYP_BOUNCE0
CLBLM_R_X3Y89.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.abs_diff[0]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.diff[0]
INT_L_X2Y84.NE6BEG2.LOGIC_OUTS_L20
INT_L_X4Y88.NW2BEG2.NE6END2
INT_R_X3Y89.NN2BEG2.NW2END2
INT_R_X3Y91.NW2BEG2.NN2END2
INT_L_X2Y92.IMUX_L11.NW2END2
CLBLL_L_X2Y92.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y84.BYP_ALT2.LOGIC_OUTS_L20
INT_L_X2Y84.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y85.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y85.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5336.Y[0]
CLBLL_L_X2Y92.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y92.ER1BEG3.LOGIC_OUTS_L20
INT_R_X3Y92.LH0.ER1END3
INT_L_X2Y92.SS6BEG1.LH6
INT_L_X2Y86.SL1BEG1.SS6END1
INT_L_X2Y85.IMUX_L10.SL1END1
CLBLL_L_X2Y85.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$abc$16670$auto$opt_dff.cc:306:combine_resets$4413
CLBLL_L_X2Y89.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y89.BYP_ALT4.LOGIC_OUTS_L9
INT_L_X2Y89.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y89.CTRL_L1.BYP_BOUNCE4
CLBLL_L_X2Y89.CLBLL_LL_SR.CLBLL_CTRL1

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$techmap18610$abc$16670$auto$blifparse.cc:536:parse_blif$16735.A
INT_L_X2Y92.NN6BEG1.NE2END1
INT_L_X2Y98.NL1BEG0.NN6END1
INT_L_X2Y99.IMUX_L40.NL1END0
CLBLL_L_X2Y99.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X2Y93.EL1BEG0.NR1END1
INT_R_X3Y93.IMUX8.EL1END0
CLBLM_R_X3Y93.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X2Y90.IMUX_L6.SR1END2
CLBLL_L_X2Y90.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y90.IMUX2.SE2END1
CLBLM_R_X3Y90.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y91.SE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y90.IMUX27.SE2END1
CLBLM_R_X3Y90.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y89.IMUX_L3.SS2END1
CLBLL_L_X2Y89.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y93.NE2BEG1.NR1END1
INT_R_X3Y94.IMUX2.NE2END1
CLBLM_R_X3Y94.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y93.IMUX_L10.NR1END1
CLBLL_L_X2Y93.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y88.IMUX_L16.SS2END_N0_3
CLBLL_L_X2Y88.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y91.IMUX_L3.LOGIC_OUTS_L23
CLBLL_L_X2Y91.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y88.IMUX_L0.SS2END_N0_3
CLBLL_L_X2Y88.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y92.NR1BEG1.NE2END1
INT_L_X2Y93.NR1BEG1.NR1END1
INT_L_X2Y94.IMUX_L3.NR1END1
CLBLL_L_X2Y94.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y87.IMUX_L3.SS2END1
CLBLL_L_X2Y87.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y90.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y90.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y91.WW4BEG1.LOGIC_OUTS_L23
INT_R_X1Y91.NE2BEG1.EE4END1
INT_L_X2Y92.WW4BEG1.NE2END1
INT_R_X1Y92.ER1BEG2.EE4END1
INT_L_X2Y92.IMUX_L6.ER1END2
CLBLL_L_X2Y92.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y87.IMUX_L26.SS2END1
CLBLL_L_X2Y87.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y85.IMUX_L3.SS2END1
CLBLL_L_X2Y85.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y89.IMUX_L26.SS2END1
CLBLL_L_X2Y89.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y87.SS2BEG1.SS2END1
INT_L_X2Y85.IMUX_L19.SS2END1
CLBLL_L_X2Y85.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y90.SR1BEG3.SR1END2
INT_L_X2Y89.SS2BEG3.SR1END3
INT_L_X2Y87.SS6BEG3.SS2END3
INT_L_X2Y81.SE2BEG3.SS6END3
INT_R_X3Y80.IMUX7.SE2END3
CLBLM_R_X3Y80.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y91.SS2BEG1.LOGIC_OUTS_L23
INT_L_X2Y89.SS2BEG1.SS2END1
INT_L_X2Y87.IMUX_L20.SS2END1
CLBLL_L_X2Y87.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y91.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y91.SR1BEG2.LOGIC_OUTS_L23
INT_L_X2Y90.SE2BEG2.SR1END2
INT_R_X3Y89.IMUX21.SE2END2
CLBLM_R_X3Y89.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[31]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[30]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[29]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[28]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[27]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[26]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[25]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[24]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[23]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[22]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[21]
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19764
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19762
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19760
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19758
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[16]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19756
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[15]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19754
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[14]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19752
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19750
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19748
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19746
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19744
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19742
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19740
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19738
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19736
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19734
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19732
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19730
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19728
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19726
# routing for net tpu_inst.mlp_u.ap_col1.loss_u.$auto$alumacc.cc:512:replace_alu$5339.X[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19724
# routing for net tpu_inst.mlp_u.ap_col1.loss_valid
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19722
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19720
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[30]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19718
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[29]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19716
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[28]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19714
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[27]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19712
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[26]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19710
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[25]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19708
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[24]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19706
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[23]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19704
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[22]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19702
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[21]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19700
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19698
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19696
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19694
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19692
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[16]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19690
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[15]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19688
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[14]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19686
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19684
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19682
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19680
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19678
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19676
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19674
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19672
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19670
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19668
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19666
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19664
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19662
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19660
# routing for net tpu_inst.mlp_u.ap_col1.loss_out[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19658
# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[1]
INT_L_X4Y56.EE2BEG2.LOGIC_OUTS_L2
INT_L_X6Y56.ER1BEG3.EE2END2
INT_R_X7Y56.SE2BEG3.ER1END3
INT_L_X8Y55.NE2BEG3.SE2END3
INT_R_X9Y56.LH0.NE2END3
INT_R_X3Y56.EE4BEG1.LH6
INT_R_X7Y56.SE6BEG1.EE4END1
INT_R_X9Y52.SS2BEG1.SE6END1
INT_R_X9Y50.IMUX19.SS2END1
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y56.WR1BEG3.LOGIC_OUTS_L2
INT_R_X3Y56.SR1BEG3.WR1END3
INT_R_X3Y55.BYP_ALT7.SR1END3
INT_R_X3Y55.BYP7.BYP_ALT7
CLBLM_R_X3Y55.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19656
# routing for net tpu_inst.mlp_u.mmu_u.pe10_11_act[0]
INT_L_X4Y56.EL1BEG0.LOGIC_OUTS_L1
INT_R_X5Y56.SE2BEG0.EL1END0
INT_L_X6Y55.SE6BEG0.SE2END0
INT_L_X8Y51.EL1BEG_N3.SE6END0
INT_R_X9Y50.IMUX23.EL1END3
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y56.SL1BEG1.LOGIC_OUTS_L1
INT_L_X4Y55.WL1BEG0.SL1END1
INT_R_X3Y55.BYP_ALT0.WL1END0
INT_R_X3Y55.BYP0.BYP_ALT0
CLBLM_R_X3Y55.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19654
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19652
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19650
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19648
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19646
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19644
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19642
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19640
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$procmux$1870_Y[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19638
# routing for net tpu_inst.uart_ctrl_u.$techmap19396$abc$15846$auto$blifparse.cc:536:parse_blif$15935.A[2]
INT_R_X5Y79.IMUX0.NR1END0
CLBLM_R_X5Y79.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y74.SL1BEG3.SE2END3
INT_R_X5Y73.IMUX6.SL1END3
CLBLM_R_X5Y73.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y79.IMUX17.EE2END0
CLBLM_R_X7Y79.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y79.NN2BEG0.EE2END0
INT_R_X7Y81.IMUX32.NN2END0
CLBLM_R_X7Y81.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X4Y76.SS2BEG0.SW2END0
INT_L_X4Y74.SS6BEG0.SS2END0
INT_L_X4Y68.WW2BEG0.SS6END0
INT_L_X2Y68.SS6BEG0.WW2END0
INT_L_X2Y62.SE6BEG0.SS6END0
INT_L_X4Y58.ER1BEG1.SE6END0
INT_R_X5Y58.IMUX3.ER1END1
CLBLM_R_X5Y58.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y78.SE6BEG1.LOGIC_OUTS19
INT_R_X5Y74.SS2BEG1.SE6END1
INT_R_X5Y72.SR1BEG2.SS2END1
INT_R_X5Y71.IMUX6.SR1END2
CLBLM_R_X5Y71.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y77.IMUX9.SL1END0
CLBLM_R_X5Y77.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y67.IMUX3.BYP_BOUNCE1
CLBLM_R_X5Y67.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y77.NE2BEG3.ER1END3
INT_R_X5Y78.EE2BEG3.NE2END3
INT_R_X7Y78.IMUX22.EE2END3
CLBLM_R_X7Y78.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y78.NR1BEG0.SE2END0
INT_R_X5Y79.EE2BEG0.NR1END0
INT_R_X7Y79.IMUX8.EE2END0
CLBLM_R_X7Y79.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y67.SR1BEG_S0.SL1END3
INT_R_X5Y67.BYP_ALT1.SR1BEG_S0
INT_R_X5Y67.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y67.GFAN0.BYP_BOUNCE1
INT_R_X5Y67.IMUX16.GFAN0
CLBLM_R_X5Y67.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y72.SW2BEG0.SS6END0
INT_L_X4Y71.SE6BEG0.SW2END0
INT_L_X6Y67.SE2BEG0.SE6END0
INT_R_X7Y66.IMUX1.SE2END0
CLBLM_R_X7Y66.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y74.EE2BEG3.SE2END3
INT_R_X7Y74.IMUX7.EE2END3
CLBLM_R_X7Y74.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y61.BYP_ALT0.SE2END0
INT_R_X5Y61.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y61.IMUX10.BYP_BOUNCE0
CLBLM_R_X5Y61.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y81.NR1BEG1.EE2END1
INT_R_X5Y82.IMUX10.NR1END1
CLBLM_R_X5Y82.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y79.NN2BEG1.NR1END1
INT_R_X3Y81.EE2BEG1.NN2END1
INT_R_X5Y81.EE2BEG1.EE2END1
INT_R_X7Y81.IMUX2.EE2END1
CLBLM_R_X7Y81.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y78.SR1BEG2.LOGIC_OUTS19
INT_R_X3Y77.ER1BEG3.SR1END2
INT_L_X4Y77.SS2BEG3.ER1END3
INT_L_X4Y75.SE2BEG3.SS2END3
INT_R_X5Y74.SS6BEG3.SE2END3
INT_R_X5Y68.SL1BEG3.SS6END3
INT_R_X5Y67.IMUX23.SL1END3
CLBLM_R_X5Y67.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X5Y78.SS6BEG0.SE2END0
INT_R_X5Y72.SE2BEG0.SS6END0
INT_L_X6Y71.SE2BEG0.SE2END0
INT_R_X7Y70.IMUX8.SE2END0
CLBLM_R_X7Y70.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y78.NR1BEG1.LOGIC_OUTS19
INT_R_X3Y79.EL1BEG0.NR1END1
INT_L_X4Y79.SE2BEG0.EL1END0
INT_R_X5Y78.SL1BEG0.SE2END0
INT_R_X5Y77.SW2BEG0.SL1END0
INT_L_X4Y76.SS6BEG0.SW2END0
INT_L_X4Y70.SW6BEG0.SS6END0
INT_L_X2Y66.SE6BEG0.SW6END0
INT_L_X4Y62.SE2BEG0.SE6END0
INT_R_X5Y61.IMUX25.SE2END0
CLBLM_R_X5Y61.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19636
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[7]
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y65.SE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y64.SS2BEG2.SE2END2
INT_R_X3Y62.SS6BEG2.SS2END2
INT_R_X3Y56.SS6BEG2.SS6END2
INT_R_X3Y50.WL1BEG1.SS6END2
INT_L_X2Y50.BYP_ALT4.WL1END1
INT_L_X2Y50.BYP_L4.BYP_ALT4
CLBLL_L_X2Y50.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y55.BYP_ALT6.WL1END3
INT_L_X2Y55.BYP_L6.BYP_ALT6
CLBLL_L_X2Y55.CLBLL_LL_DX.CLBLL_BYP6
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y65.SS2BEG0.LOGIC_OUTS_L8
INT_L_X2Y63.SE2BEG0.SS2END0
INT_R_X3Y62.SS6BEG0.SE2END0
INT_R_X3Y56.WL1BEG_N3.SS6END0
INT_L_X2Y56.NN2BEG0.WL1END_N1_3
INT_L_X2Y58.FAN_ALT0.NN2END0
INT_L_X2Y58.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y57.BYP_ALT6.FAN_BOUNCE_S3_0
INT_L_X2Y57.BYP_L6.BYP_ALT6
CLBLL_L_X2Y57.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19634
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[6]
INT_L_X2Y55.SS2BEG1.SE2END1
INT_L_X2Y53.BYP_ALT4.SS2END1
INT_L_X2Y53.BYP_L4.BYP_ALT4
CLBLL_L_X2Y53.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y55.BYP_ALT4.SE2END1
INT_L_X2Y55.BYP_L4.BYP_ALT4
CLBLL_L_X2Y55.CLBLL_LL_BX.CLBLL_BYP4
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X2Y64.SS2BEG0.LOGIC_OUTS_L12
INT_L_X2Y62.WW4BEG1.SS2END0
INT_R_X1Y62.SS6BEG1.EE4END1
INT_R_X1Y56.SE2BEG1.SS6END1
INT_L_X2Y55.NE2BEG1.SE2END1
INT_R_X3Y56.NW2BEG1.NE2END1
INT_L_X2Y57.BYP_ALT4.NW2END1
INT_L_X2Y57.BYP_L4.BYP_ALT4
CLBLL_L_X2Y57.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19632
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[5]
INT_R_X3Y50.SS6BEG3.SE6END3
INT_R_X3Y44.LH0.SS6END3
INT_L_X2Y44.SS6BEG1.LH6
INT_L_X2Y38.SE2BEG1.SS6END1
INT_R_X3Y37.BYP_ALT4.SE2END1
INT_R_X3Y37.BYP4.BYP_ALT4
CLBLM_R_X3Y37.CLBLM_M_BX.CLBLM_BYP4
INT_R_X1Y54.SE6BEG3.EE4END3
INT_R_X3Y50.SW2BEG3.SE6END3
INT_L_X2Y49.BYP_ALT7.SW2END3
INT_L_X2Y49.BYP_L7.BYP_ALT7
CLBLL_L_X2Y49.CLBLL_L_DX.CLBLL_BYP7
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y60.SS6BEG2.LOGIC_OUTS_L16
INT_L_X2Y54.WW4BEG3.SS6END2
INT_R_X1Y54.NE2BEG3.EE4END3
INT_L_X2Y55.NN2BEG3.NE2END3
INT_L_X2Y57.BYP_ALT3.NN2END3
INT_L_X2Y57.BYP_L3.BYP_ALT3
CLBLL_L_X2Y57.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19630
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[4]
INT_L_X2Y50.BYP_ALT6.SS2END3
INT_L_X2Y50.BYP_L6.BYP_ALT6
CLBLL_L_X2Y50.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y52.SS2BEG3.SS6END3
INT_L_X2Y50.SE2BEG3.SS2END3
INT_R_X3Y49.WL1BEG2.SE2END3
INT_L_X2Y49.FAN_ALT5.WL1END2
INT_L_X2Y49.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y49.BYP_ALT5.FAN_BOUNCE5
INT_L_X2Y49.BYP_L5.BYP_ALT5
CLBLL_L_X2Y49.CLBLL_L_BX.CLBLL_BYP5
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y60.SS2BEG3.LOGIC_OUTS_L17
INT_L_X2Y58.SS6BEG3.SS2END3
INT_L_X2Y52.SR1BEG_S0.SS6END3
INT_L_X2Y52.BYP_ALT1.SR1BEG_S0
INT_L_X2Y52.BYP_L1.BYP_ALT1
CLBLL_L_X2Y52.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19628
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[3]
INT_L_X2Y53.NR1BEG1.ER1END1
INT_L_X2Y54.FAN_ALT2.NR1END1
INT_L_X2Y54.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y53.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X2Y53.BYP_L6.BYP_ALT6
CLBLL_L_X2Y53.CLBLL_LL_DX.CLBLL_BYP6
INT_R_X3Y60.SL1BEG3.EL1END3
INT_R_X3Y59.SW2BEG3.SL1END3
INT_L_X2Y59.WW4BEG0.SW2END_N0_3
INT_R_X1Y59.SS6BEG0.EE4END0
INT_R_X1Y53.ER1BEG1.SS6END0
INT_L_X2Y53.SS2BEG1.ER1END1
INT_L_X2Y51.BYP_ALT4.SS2END1
INT_L_X2Y51.BYP_L4.BYP_ALT4
CLBLL_L_X2Y51.CLBLL_LL_BX.CLBLL_BYP4
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y61.EL1BEG_N3.LOGIC_OUTS_L8
INT_R_X3Y60.SS2BEG3.EL1END3
INT_R_X3Y58.SS6BEG3.SS2END3
INT_R_X3Y52.WL1BEG2.SS6END3
INT_L_X2Y52.BYP_ALT3.WL1END2
INT_L_X2Y52.BYP_L3.BYP_ALT3
CLBLL_L_X2Y52.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19626
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[2]
INT_L_X2Y54.SR1BEG2.SS6END1
INT_L_X2Y53.BYP_ALT3.SR1END2
INT_L_X2Y53.BYP_L3.BYP_ALT3
CLBLL_L_X2Y53.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y60.WW4BEG2.NW2END2
INT_R_X1Y60.SE6BEG2.EE4END2
INT_R_X3Y56.SW2BEG2.SE6END2
INT_L_X2Y55.BYP_ALT3.SW2END2
INT_L_X2Y55.BYP_L3.BYP_ALT3
CLBLL_L_X2Y55.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X2Y64.SE6BEG1.LOGIC_OUTS_L13
INT_L_X4Y60.SW2BEG1.SE6END1
INT_R_X3Y59.NW2BEG2.SW2END1
INT_L_X2Y60.SS6BEG1.NW2END2
INT_L_X2Y54.SS2BEG1.SS6END1
INT_L_X2Y52.BYP_ALT4.SS2END1
INT_L_X2Y52.BYP_L4.BYP_ALT4
CLBLL_L_X2Y52.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19624
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[1]
INT_L_X2Y52.SS2BEG2.SR1END2
INT_L_X2Y50.BYP_ALT3.SS2END2
INT_L_X2Y50.BYP_L3.BYP_ALT3
CLBLL_L_X2Y50.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y65.SS6BEG3.LOGIC_OUTS_L17
INT_L_X2Y59.SS6BEG3.SS6END3
INT_L_X2Y53.SS2BEG3.SS6END3
INT_L_X2Y51.BYP_ALT6.SS2END3
INT_L_X2Y51.BYP_L6.BYP_ALT6
CLBLL_L_X2Y51.CLBLL_LL_DX.CLBLL_BYP6
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y65.SS6BEG1.LOGIC_OUTS_L9
INT_L_X2Y59.SS6BEG1.SS6END1
INT_L_X2Y53.SR1BEG2.SS6END1
INT_L_X2Y52.BYP_ALT6.SR1END2
INT_L_X2Y52.BYP_L6.BYP_ALT6
CLBLL_L_X2Y52.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19622
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$rtlil.cc:3469:Mux$5477[0]
INT_L_X2Y54.SL1BEG0.SS6END0
INT_L_X2Y53.BYP_ALT1.SL1END0
INT_L_X2Y53.BYP_L1.BYP_ALT1
CLBLL_L_X2Y53.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y60.SS6BEG0.LOGIC_OUTS_L18
INT_L_X2Y54.SS2BEG0.SS6END0
INT_L_X2Y52.FAN_ALT4.SS2END0
INT_L_X2Y52.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y51.BYP_ALT3.FAN_BOUNCE_S3_4
INT_L_X2Y51.BYP_L3.BYP_ALT3
CLBLL_L_X2Y51.CLBLL_LL_CX.CLBLL_BYP3
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y60.SR1BEG1.LOGIC_OUTS_L18
INT_L_X2Y59.SR1BEG2.SR1END1
INT_L_X2Y58.SL1BEG2.SR1END2
INT_L_X2Y57.FAN_ALT5.SL1END2
INT_L_X2Y57.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y57.BYP_ALT1.FAN_BOUNCE5
INT_L_X2Y57.BYP_L1.BYP_ALT1
CLBLL_L_X2Y57.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19620
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3591[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19618
# routing for net tpu_inst.uart_ctrl_u.$techmap19386$abc$15846$auto$blifparse.cc:536:parse_blif$15925.A[2]
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y81.WL1BEG1.LOGIC_OUTS16
INT_L_X2Y81.IMUX_L3.WL1END1
CLBLL_L_X2Y81.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19616
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3591[1]
CLBLL_L_X2Y78.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y78.NR1BEG2.LOGIC_OUTS_L16
INT_L_X2Y79.NN2BEG2.NR1END2
INT_L_X2Y81.NL1BEG1.NN2END2
INT_L_X2Y82.EL1BEG0.NL1END1
INT_R_X3Y81.BYP_ALT7.EL1END_S3_0
INT_R_X3Y81.BYP7.BYP_ALT7
CLBLM_R_X3Y81.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19614
# routing for net $PACKER_GND_NET$legal1691
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19612
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19610
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15923.A[5]
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y79.SL1BEG2.LOGIC_OUTS_L10
INT_L_X2Y78.IMUX_L5.SL1END2
CLBLL_L_X2Y78.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19608
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3633[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19606
# routing for net tpu_inst.uart_ctrl_u.$techmap19383$abc$15846$auto$blifparse.cc:536:parse_blif$15918.A[5]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y81.NN6BEG1.LOGIC_OUTS_L19
INT_L_X2Y87.SR1BEG1.NN6END1
INT_L_X2Y86.BYP_ALT5.SR1END1
INT_L_X2Y86.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y86.IMUX_L5.BYP_BOUNCE5
CLBLL_L_X2Y86.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19604
# routing for net tpu_inst.uart_ctrl_u.$techmap19383$abc$15846$auto$blifparse.cc:536:parse_blif$15918.A[4]
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y86.IMUX_L6.LOGIC_OUTS_L17
CLBLL_L_X2Y86.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19602
# routing for net tpu_inst.uart_ctrl_u.$techmap19383$abc$15846$auto$blifparse.cc:536:parse_blif$15918.A[3]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y83.NE2BEG2.LOGIC_OUTS_L10
INT_R_X3Y84.NW2BEG2.NE2END2
INT_L_X2Y85.NL1BEG1.NW2END2
INT_L_X2Y86.IMUX_L10.NL1END1
CLBLL_L_X2Y86.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19600
# routing for net tpu_inst.uart_ctrl_u.$techmap19383$abc$15846$auto$blifparse.cc:536:parse_blif$15918.A[2]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y81.NN2BEG0.LOGIC_OUTS_L18
INT_L_X2Y83.WW4BEG0.NN2END0
INT_R_X1Y83.NE2BEG0.EE4END0
INT_L_X2Y84.NN2BEG0.NE2END0
INT_L_X2Y86.IMUX_L0.NN2END0
CLBLL_L_X2Y86.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19598
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3633[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19596
# routing for net tpu_inst.uart_ctrl_u.$0\state[3:0][0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19594
# routing for net tpu_inst.mlp_u.ap_col1.act_u.$abc$16458$auto$opt_dff.cc:306:combine_resets$4374
INT_R_X5Y83.SS6BEG0.NW2END1
INT_R_X5Y77.NW6BEG1.SS6END0
INT_R_X3Y81.NE6BEG1.NW6END1
INT_R_X5Y85.WR1BEG2.NE6END1
INT_L_X4Y85.CTRL_L1.WR1END2
CLBLL_L_X4Y85.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y80.NR1BEG2.NR1END2
INT_R_X5Y81.CTRL1.NR1END2
CLBLM_R_X5Y81.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y81.EL1BEG1.LOGIC_OUTS10
INT_L_X6Y81.NR1BEG1.EL1END1
INT_L_X6Y82.NW2BEG1.NR1END1
INT_R_X5Y83.WR1BEG2.NW2END1
INT_L_X4Y83.CTRL_L0.WR1END2
CLBLL_L_X4Y83.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y81.NL1BEG1.LOGIC_OUTS10
INT_R_X5Y82.EE2BEG1.NL1END1
INT_R_X7Y82.SS2BEG1.EE2END1
INT_R_X7Y80.NW6BEG2.SS2END1
INT_R_X5Y84.CTRL0.NW6END2
CLBLM_R_X5Y84.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y81.NR1BEG2.LOGIC_OUTS10
INT_R_X5Y82.CTRL1.NR1END2
CLBLM_R_X5Y82.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y80.CTRL1.NR1END2
CLBLM_R_X5Y80.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y79.NR1BEG2.SS2END2
INT_R_X5Y80.EL1BEG1.NR1END2
INT_L_X6Y80.SS2BEG1.EL1END1
INT_L_X6Y78.WW2BEG1.SS2END1
INT_L_X4Y78.SR1BEG2.WW2END1
INT_L_X4Y77.CTRL_L1.SR1END2
CLBLL_L_X4Y77.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y78.NR1BEG2.NR1END2
INT_R_X5Y79.CTRL1.NR1END2
CLBLM_R_X5Y79.CLBLM_M_SR.CLBLM_CTRL1
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y81.SS2BEG2.LOGIC_OUTS10
INT_R_X5Y79.SS2BEG2.SS2END2
INT_R_X5Y77.NR1BEG2.SS2END2
INT_R_X5Y78.CTRL1.NR1END2
CLBLM_R_X5Y78.CLBLM_M_SR.CLBLM_CTRL1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19592
# routing for net tpu_inst.mlp_u.ap_col1.s1_valid
CLBLL_L_X2Y85.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y85.WW4BEG2.LOGIC_OUTS_L6
INT_R_X1Y85.ER1BEG3.EE4END2
INT_L_X2Y85.BYP_ALT7.ER1END3
INT_L_X2Y85.BYP_L7.BYP_ALT7
CLBLL_L_X2Y85.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19590
# routing for net tpu_inst.uart_ctrl_u.$techmap19377$abc$15846$auto$blifparse.cc:536:parse_blif$15916.A[2]
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y83.IMUX_L6.LOGIC_OUTS_L17
CLBLL_L_X2Y83.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19588
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[30]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y83.NE6BEG2.LOGIC_OUTS_L2
INT_L_X6Y87.NN6BEG2.NE6END2
INT_L_X6Y93.NE6BEG2.NN6END2
INT_L_X8Y97.NE2BEG2.NE6END2
INT_R_X9Y98.IMUX5.NE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19586
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[29]
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y85.SE2BEG1.LOGIC_OUTS_L5
INT_R_X5Y84.NE2BEG1.SE2END1
INT_L_X6Y85.NN2BEG1.NE2END1
INT_L_X6Y87.NR1BEG1.NN2END1
INT_L_X6Y88.NN2BEG1.NR1END1
INT_L_X6Y90.WW2BEG0.NN2END1
INT_L_X4Y90.NW6BEG1.WW2END0
INT_L_X2Y94.NE6BEG1.NW6END1
INT_L_X4Y98.EE4BEG1.NE6END1
INT_L_X8Y98.ER1BEG2.EE4END1
INT_R_X9Y98.IMUX45.ER1END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19584
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[28]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y82.NE2BEG0.LOGIC_OUTS4
INT_L_X6Y83.NE2BEG0.NE2END0
INT_R_X7Y84.NE2BEG0.NE2END0
INT_L_X8Y85.NE6BEG0.NE2END0
INT_L_X10Y89.NW2BEG0.NE6END0
INT_R_X9Y90.NN6BEG0.NW2END0
INT_R_X9Y96.NR1BEG0.NN6END0
INT_R_X9Y97.IMUX9.NR1END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19582
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[27]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y81.SE2BEG3.LOGIC_OUTS7
INT_L_X6Y80.LVB_L0.SE2END3
INT_L_X6Y92.NE6BEG2.LVB_L12
INT_L_X8Y96.NE2BEG2.NE6END2
INT_R_X9Y97.IMUX13.NE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19580
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[26]
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y84.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y84.LV0.SR1BEG_S0
INT_R_X5Y93.NE6BEG1.LV9
INT_R_X7Y97.EE2BEG1.NE6END1
INT_R_X9Y97.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19578
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[25]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y80.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y81.NL1BEG0.NE2END1
INT_L_X6Y82.NN2BEG0.NL1END0
INT_L_X6Y84.NL1BEG_N3.NN2END0
INT_L_X6Y84.NN2BEG3.NL1BEG_N3
INT_L_X6Y86.NN6BEG3.NN2END3
INT_L_X6Y92.NE6BEG3.NN6END3
INT_L_X8Y96.NE2BEG3.NE6END3
INT_R_X9Y97.IMUX15.NE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19576
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[24]
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y84.EE2BEG0.LOGIC_OUTS18
INT_R_X7Y84.NN6BEG0.EE2END0
INT_R_X7Y90.NN6BEG0.NN6END0
INT_R_X7Y96.EE2BEG0.NN6END0
INT_R_X9Y96.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19574
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[23]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y81.NE2BEG0.LOGIC_OUTS4
INT_L_X6Y82.NL1BEG_N3.NE2END0
INT_L_X6Y82.NL1BEG2.NL1BEG_N3
INT_L_X6Y83.NE2BEG2.NL1END2
INT_R_X7Y84.NN6BEG2.NE2END2
INT_R_X7Y90.NN6BEG2.NN6END2
INT_R_X7Y96.EE2BEG2.NN6END2
INT_R_X9Y96.IMUX13.EE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19572
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[22]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y81.NE2BEG2.LOGIC_OUTS6
INT_L_X6Y82.NL1BEG1.NE2END2
INT_L_X6Y83.NN2BEG1.NL1END1
INT_L_X6Y85.NW2BEG1.NN2END1
INT_R_X5Y86.NN6BEG1.NW2END1
INT_R_X5Y92.NE6BEG1.NN6END1
INT_R_X7Y96.EE2BEG1.NE6END1
INT_R_X9Y96.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19570
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[21]
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y84.NE2BEG2.LOGIC_OUTS16
INT_L_X6Y85.NR1BEG2.NE2END2
INT_L_X6Y86.NN2BEG2.NR1END2
INT_L_X6Y88.NN2BEG2.NN2END2
INT_L_X6Y90.WR1BEG3.NN2END2
INT_R_X5Y90.NN2BEG3.WR1END3
INT_R_X5Y92.NE6BEG3.NN2END3
INT_R_X7Y96.EE2BEG3.NE6END3
INT_R_X9Y96.IMUX15.EE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19568
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[20]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y83.NL1BEG0.LOGIC_OUTS_L19
INT_L_X4Y84.NE2BEG0.NL1END0
INT_R_X5Y85.SE2BEG0.NE2END0
INT_L_X6Y84.NN6BEG0.SE2END0
INT_L_X6Y90.NE6BEG0.NN6END0
INT_L_X8Y94.NE2BEG0.NE6END0
INT_R_X9Y95.IMUX9.NE2END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19566
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[19]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y80.NE2BEG0.LOGIC_OUTS4
INT_L_X6Y81.NL1BEG_N3.NE2END0
INT_L_X6Y81.NL1BEG2.NL1BEG_N3
INT_L_X6Y82.NN2BEG2.NL1END2
INT_L_X6Y84.NN6BEG2.NN2END2
INT_L_X6Y90.NE6BEG2.NN6END2
INT_L_X8Y94.NE2BEG2.NE6END2
INT_R_X9Y95.IMUX13.NE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19564
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[18]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X4Y77.ER1BEG3.LOGIC_OUTS_L6
INT_R_X5Y77.ER1BEG_S0.ER1END3
INT_L_X6Y78.EE2BEG0.ER1END0
INT_L_X8Y78.NE2BEG0.EE2END0
INT_R_X9Y79.NR1BEG0.NE2END0
INT_R_X9Y80.NN2BEG0.NR1END0
INT_R_X9Y82.WW4BEG0.NN2END0
INT_R_X5Y82.LV0.WW4END0
INT_R_X5Y91.NE6BEG1.LV9
INT_R_X7Y95.EE2BEG1.NE6END1
INT_R_X9Y95.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19562
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[17]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y82.NN6BEG1.LOGIC_OUTS5
INT_R_X5Y88.NL1BEG0.NN6END1
INT_R_X5Y89.NL1BEG_N3.NL1END0
INT_R_X5Y89.NN2BEG3.NL1BEG_N3
INT_R_X5Y91.NE6BEG3.NN2END3
INT_R_X7Y95.EE2BEG3.NE6END3
INT_R_X9Y95.IMUX15.EE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19560
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[16]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y81.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y82.NE2BEG1.NE2END1
INT_R_X7Y83.NE2BEG1.NE2END1
INT_L_X8Y84.NE6BEG1.NE2END1
INT_L_X10Y88.NW2BEG1.NE6END1
INT_R_X9Y89.NN6BEG1.NW2END1
INT_R_X9Y95.NL1BEG0.NN6END1
INT_R_X9Y96.NN2BEG0.NL1END0
INT_R_X9Y98.NN2BEG0.NN2END0
INT_R_X9Y99.IMUX47.NN2END_S2_0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19558
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[15]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y82.ER1BEG3.LOGIC_OUTS6
INT_L_X6Y82.NR1BEG3.ER1END3
INT_L_X6Y83.NN2BEG3.NR1END3
INT_L_X6Y85.NN2BEG3.NN2END3
INT_L_X6Y87.NN6BEG3.NN2END3
INT_L_X6Y93.NE6BEG3.NN6END3
INT_L_X8Y97.NE2BEG3.NE6END3
INT_R_X9Y98.IMUX6.NE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19556
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[14]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y83.SE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y82.NE2BEG3.SE2END3
INT_L_X6Y83.NE2BEG3.NE2END3
INT_R_X7Y84.NN2BEG3.NE2END3
INT_R_X7Y86.WW2BEG2.NN2END3
INT_R_X5Y86.ER1BEG3.WW2END2
INT_L_X6Y86.NE2BEG3.ER1END3
INT_R_X7Y87.NN6BEG3.NE2END3
INT_R_X7Y93.NE6BEG3.NN6END3
INT_R_X9Y97.NR1BEG3.NE6END3
INT_R_X9Y98.IMUX46.NR1END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19554
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[13]
CLBLL_L_X4Y83.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y83.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y83.SE2BEG3.ER1END3
INT_L_X6Y82.LVB_L0.SE2END3
INT_L_X6Y94.WW4BEG2.LVB_L12
INT_L_X2Y94.NE6BEG2.WW4END2
INT_L_X4Y98.EE4BEG2.NE6END2
INT_L_X8Y98.ER1BEG3.EE4END2
INT_R_X9Y98.IMUX7.ER1END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19552
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[12]
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y84.SE2BEG1.LOGIC_OUTS19
INT_L_X6Y83.EL1BEG0.SE2END1
INT_R_X7Y83.NE2BEG0.EL1END0
INT_L_X8Y84.WW4BEG0.NE2END0
INT_L_X4Y84.NE6BEG0.WW4END0
INT_L_X6Y88.NN6BEG0.NE6END0
INT_L_X6Y94.NE6BEG0.NN6END0
INT_L_X8Y98.NE2BEG0.NE6END0
INT_R_X9Y98.IMUX47.NE2END_S3_0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19550
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[11]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y80.NE2BEG3.LOGIC_OUTS7
INT_L_X6Y81.NN2BEG3.NE2END3
INT_L_X6Y83.NR1BEG3.NN2END3
INT_L_X6Y84.NW2BEG3.NR1END3
INT_R_X5Y85.NE6BEG3.NW2END3
INT_R_X7Y89.NW2BEG3.NE6END3
INT_L_X6Y90.NN6BEG3.NW2END3
INT_L_X6Y96.EE2BEG3.NN6END3
INT_L_X8Y96.ER1BEG_S0.EE2END3
INT_R_X9Y97.IMUX17.ER1END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19548
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[10]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y79.NR1BEG3.LOGIC_OUTS7
INT_R_X5Y80.EL1BEG2.NR1END3
INT_L_X6Y80.SE2BEG2.EL1END2
INT_R_X7Y79.NN6BEG2.SE2END2
INT_R_X7Y85.NN6BEG2.NN6END2
INT_R_X7Y91.NN6BEG2.NN6END2
INT_R_X7Y97.EE2BEG2.NN6END2
INT_R_X9Y97.IMUX21.EE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19546
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[9]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y82.SE2BEG3.LOGIC_OUTS7
INT_L_X6Y81.NE2BEG3.SE2END3
INT_R_X7Y82.WR1BEG_S0.NE2END3
INT_L_X6Y83.LV_L0.WR1END0
INT_L_X6Y92.NE6BEG1.LV_L9
INT_L_X8Y96.NE2BEG1.NE6END1
INT_R_X9Y97.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19544
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[8]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y79.EL1BEG_N3.LOGIC_OUTS4
INT_L_X6Y78.NE2BEG3.EL1END3
INT_R_X7Y79.NN6BEG3.NE2END3
INT_R_X7Y85.NN6BEG3.NN6END3
INT_R_X7Y91.NN6BEG3.NN6END3
INT_R_X7Y97.EE2BEG3.NN6END3
INT_R_X9Y97.IMUX23.EE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19542
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[7]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y78.ER1BEG_S0.LOGIC_OUTS7
INT_L_X6Y79.LV_L0.ER1END0
INT_L_X6Y79.NN6BEG0.LV_L0
INT_L_X6Y85.NN6BEG0.NN6END0
INT_L_X6Y91.NE6BEG0.NN6END0
INT_L_X8Y95.NE2BEG0.NE6END0
INT_R_X9Y96.IMUX17.NE2END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19540
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[6]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y80.SE2BEG2.LOGIC_OUTS6
INT_L_X6Y79.NN6BEG2.SE2END2
INT_L_X6Y85.NN6BEG2.NN6END2
INT_L_X6Y91.NE6BEG2.NN6END2
INT_L_X8Y95.NE2BEG2.NE6END2
INT_R_X9Y96.IMUX21.NE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19538
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[5]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y77.EL1BEG2.LOGIC_OUTS_L7
INT_R_X5Y77.NE2BEG2.EL1END2
INT_L_X6Y78.NL1BEG1.NE2END2
INT_L_X6Y79.NW2BEG1.NL1END1
INT_R_X5Y80.NN6BEG1.NW2END1
INT_R_X5Y86.NW2BEG1.NN6END1
INT_L_X4Y87.NE6BEG1.NW2END1
INT_L_X6Y91.NE6BEG1.NE6END1
INT_L_X8Y95.NE2BEG1.NE6END1
INT_R_X9Y96.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19536
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[4]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y79.EL1BEG0.LOGIC_OUTS5
INT_L_X6Y79.EL1BEG_N3.EL1END0
INT_R_X7Y78.NE2BEG3.EL1END3
INT_L_X8Y79.WW4BEG3.NE2END3
INT_L_X4Y79.NE6BEG3.WW4END3
INT_L_X6Y83.NW6BEG3.NE6END3
INT_L_X4Y87.NE6BEG3.NW6END3
INT_L_X6Y91.NE6BEG3.NE6END3
INT_L_X8Y95.NE2BEG3.NE6END3
INT_R_X9Y96.IMUX23.NE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19534
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[3]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y79.EL1BEG1.LOGIC_OUTS6
INT_L_X6Y79.ER1BEG2.EL1END1
INT_R_X7Y79.EE2BEG2.ER1END2
INT_R_X9Y79.WR1BEG3.EE2END2
INT_L_X8Y79.WW2BEG2.WR1END3
INT_L_X6Y79.NN6BEG3.WW2END2
INT_L_X6Y85.NR1BEG3.NN6END3
INT_L_X6Y86.NN2BEG3.NR1END3
INT_L_X6Y88.NN6BEG3.NN2END3
INT_L_X6Y94.EE2BEG3.NN6END3
INT_L_X8Y94.ER1BEG_S0.EE2END3
INT_R_X9Y95.IMUX17.ER1END0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19532
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[2]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y78.ER1BEG3.LOGIC_OUTS6
INT_L_X6Y78.SE2BEG3.ER1END3
INT_R_X7Y77.LVB0.SE2END3
INT_R_X7Y89.NN6BEG2.LVB12
INT_R_X7Y95.EE2BEG2.NN6END2
INT_R_X9Y95.IMUX21.EE2END2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19530
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[1]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y78.NE6BEG0.LOGIC_OUTS4
INT_R_X7Y82.WR1BEG1.NE6END0
INT_L_X6Y82.NN2BEG1.WR1END1
INT_L_X6Y84.NN6BEG1.NN2END1
INT_L_X6Y90.NE6BEG1.NN6END1
INT_L_X8Y94.NE2BEG1.NE6END1
INT_R_X9Y95.IMUX19.NE2END1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19528
# routing for net tpu_inst.mlp_u.ap_col1.s1_data[0]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y78.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y79.NL1BEG0.NE2END1
INT_L_X6Y80.NL1BEG_N3.NL1END0
INT_L_X6Y80.NN2BEG3.NL1BEG_N3
INT_L_X6Y82.NN2BEG3.NN2END3
INT_L_X6Y84.NN6BEG3.NN2END3
INT_L_X6Y90.NE6BEG3.NN6END3
INT_L_X8Y94.NE2BEG3.NE6END3
INT_R_X9Y95.IMUX23.NE2END3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19526
# routing for net tpu_inst.uart_ctrl_u.rx_ready
INT_L_X2Y70.IMUX_L17.SL1END0
CLBLL_L_X2Y70.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y75.IMUX_L10.NL1END1
CLBLL_L_X2Y75.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y74.NL1BEG1.NN2END2
INT_L_X2Y75.FAN_ALT2.NL1END1
INT_L_X2Y75.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y75.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y75.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y74.NN2BEG2.NN2END2
INT_L_X2Y76.NN2BEG2.NN2END2
INT_L_X2Y78.IMUX_L21.NN2END2
CLBLL_L_X2Y78.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y72.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y71.SR1BEG_S0.SR1END3
INT_L_X2Y71.SL1BEG0.SR1BEG_S0
INT_L_X2Y70.FAN_ALT0.SL1END0
INT_L_X2Y70.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y69.FAN_ALT5.FAN_BOUNCE_S3_0
INT_L_X2Y69.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y69.IMUX_L17.FAN_BOUNCE5
CLBLL_L_X2Y69.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X1Y76.NE6BEG3.NN2END3
INT_R_X3Y80.NW2BEG3.NE6END3
INT_L_X2Y81.IMUX_L37.NW2END3
CLBLL_L_X2Y81.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y72.NN2BEG2.LOGIC_OUTS_L20
INT_L_X2Y74.WR1BEG3.NN2END2
INT_R_X1Y74.NN2BEG3.WR1END3
INT_R_X1Y76.NN6BEG3.NN2END3
INT_R_X1Y82.NE2BEG3.NN6END3
INT_L_X2Y83.IMUX_L14.NE2END3
CLBLL_L_X2Y83.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19524
# routing for net tpu_inst.uart_ctrl_u.$0\state[3:0][1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19522
# routing for net tpu_inst.uart_ctrl_u.$techmap19375$abc$15846$auto$blifparse.cc:536:parse_blif$15914.A[2]
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y81.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y82.BYP_ALT7.NR1END3
INT_L_X2Y82.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y83.IMUX_L9.BYP_BOUNCE_N3_7
CLBLL_L_X2Y83.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19520
# routing for net tpu_inst.uart_ctrl_u.rx_data[2]
INT_R_X3Y61.SS2BEG1.SE2END1
INT_R_X3Y59.SR1BEG2.SS2END1
INT_R_X3Y58.BYP_ALT6.SR1END2
INT_R_X3Y58.BYP6.BYP_ALT6
CLBLM_R_X3Y58.CLBLM_M_DX.CLBLM_BYP6
INT_L_X2Y62.SE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y61.SL1BEG1.SE2END1
INT_R_X3Y60.SR1BEG2.SL1END1
INT_R_X3Y59.SS2BEG2.SR1END2
INT_R_X3Y57.BYP_ALT2.SS2END2
INT_R_X3Y57.BYP2.BYP_ALT2
CLBLM_R_X3Y57.CLBLM_L_CX.CLBLM_BYP2
INT_L_X2Y65.SR1BEG2.WW2END1
INT_L_X2Y64.BYP_ALT3.SR1END2
INT_L_X2Y64.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y64.IMUX_L15.BYP_BOUNCE3
CLBLL_L_X2Y64.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y81.IMUX_L20.NW2END2
CLBLL_L_X2Y81.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y81.IMUX_L19.NW2END2
CLBLL_L_X2Y81.CLBLL_L_B2.CLBLL_IMUX19
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y62.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y66.SL1BEG1.NE6END1
INT_L_X4Y65.WW2BEG1.SL1END1
INT_L_X2Y65.NN2BEG2.WW2END1
INT_L_X2Y67.NN6BEG2.NN2END2
INT_L_X2Y73.NE2BEG2.NN6END2
INT_R_X3Y74.NN6BEG2.NE2END2
INT_R_X3Y80.NW2BEG2.NN6END2
INT_L_X2Y81.WW4BEG2.NW2END2
INT_R_X1Y81.ER1BEG3.EE4END2
INT_L_X2Y81.EL1BEG2.ER1END3
INT_R_X3Y81.IMUX20.EL1END2
CLBLM_R_X3Y81.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19518
# routing for net tpu_inst.uart_ctrl_u.rx_data[1]
INT_L_X2Y62.EL1BEG2.NL1BEG_N3
INT_R_X3Y62.SS2BEG2.EL1END2
INT_R_X3Y60.BYP_ALT2.SS2END2
INT_R_X3Y60.BYP2.BYP_ALT2
CLBLM_R_X3Y60.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y63.BYP_ALT6.NE2END3
INT_R_X3Y63.BYP6.BYP_ALT6
CLBLM_R_X3Y63.CLBLM_M_DX.CLBLM_BYP6
INT_L_X2Y62.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X2Y62.NE2BEG3.NL1BEG_N3
INT_R_X3Y63.NW2BEG3.NE2END3
INT_L_X2Y64.BYP_ALT6.NW2END3
INT_L_X2Y64.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y65.IMUX_L16.BYP_BOUNCE_N3_6
CLBLL_L_X2Y65.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y81.NL1BEG_N3.WL1END_N1_3
INT_L_X2Y81.IMUX_L30.NL1BEG_N3
CLBLL_L_X2Y81.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y81.WL1BEG_N3.WW2END0
INT_L_X2Y81.IMUX_L16.WL1END_N1_3
CLBLL_L_X2Y81.CLBLL_L_B3.CLBLL_IMUX16
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y62.NE6BEG0.LOGIC_OUTS_L4
INT_L_X4Y66.WR1BEG1.NE6END0
INT_R_X3Y66.NW2BEG1.WR1END1
INT_L_X2Y67.SR1BEG1.NW2END1
INT_L_X2Y66.SE2BEG1.SR1END1
INT_R_X3Y65.NN6BEG1.SE2END1
INT_R_X3Y71.NE6BEG1.NN6END1
INT_R_X5Y75.NN6BEG1.NE6END1
INT_R_X5Y81.WW2BEG0.NN6END1
INT_R_X3Y81.IMUX33.WW2END0
CLBLM_R_X3Y81.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19516
# routing for net tpu_inst.uart_ctrl_u.rx_data[0]
INT_R_X3Y59.BYP_ALT3.SE2END2
INT_R_X3Y59.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y60.BYP_ALT0.BYP_BOUNCE_N3_3
INT_R_X3Y60.BYP0.BYP_ALT0
CLBLM_R_X3Y60.CLBLM_L_AX.CLBLM_BYP0
INT_L_X2Y60.SE2BEG2.SL1END2
INT_R_X3Y59.ER1BEG3.SE2END2
INT_L_X4Y59.NR1BEG3.ER1END3
INT_L_X4Y60.BYP_ALT6.NR1END3
INT_L_X4Y60.BYP_L6.BYP_ALT6
CLBLL_L_X4Y60.CLBLL_LL_DX.CLBLL_BYP6
INT_L_X2Y62.SL1BEG2.LOGIC_OUTS_L6
INT_L_X2Y61.SL1BEG2.SL1END2
INT_L_X2Y60.IMUX_L21.SL1END2
CLBLL_L_X2Y60.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y81.IMUX_L23.WR1END3
CLBLL_L_X2Y81.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y81.WR1BEG3.NE2END2
INT_L_X2Y81.IMUX_L14.WR1END3
CLBLL_L_X2Y81.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y62.NN6BEG2.LOGIC_OUTS_L6
INT_L_X2Y68.NN6BEG2.NN6END2
INT_L_X2Y74.NN6BEG2.NN6END2
INT_L_X2Y80.NE2BEG2.NN6END2
INT_R_X3Y81.IMUX21.NE2END2
CLBLM_R_X3Y81.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19514
# routing for net tpu_inst.uart_ctrl_u.rx_data[7]
INT_L_X2Y61.EE4BEG0.NN2END0
INT_L_X6Y61.EE2BEG0.EE4END0
INT_L_X8Y61.BYP_ALT1.EE2END0
INT_L_X8Y61.BYP_L1.BYP_ALT1
CLBLM_L_X8Y61.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y59.ER1BEG1.LOGIC_OUTS_L4
INT_R_X3Y59.SS2BEG1.ER1END1
INT_R_X3Y57.BYP_ALT5.SS2END1
INT_R_X3Y57.BYP5.BYP_ALT5
CLBLM_R_X3Y57.CLBLM_L_BX.CLBLM_BYP5
INT_L_X2Y59.NN6BEG0.LOGIC_OUTS_L4
INT_L_X2Y65.NL1BEG_N3.NN6END0
INT_L_X2Y65.IMUX_L6.NL1BEG_N3
CLBLL_L_X2Y65.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y59.NN2BEG0.LOGIC_OUTS_L4
INT_L_X2Y60.BYP_ALT7.NN2END_S2_0
INT_L_X2Y60.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y61.IMUX_L33.BYP_BOUNCE_N3_7
CLBLL_L_X2Y61.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19512
# routing for net tpu_inst.uart_ctrl_u.rx_data[6]
INT_R_X3Y59.SL1BEG2.EL1END2
INT_R_X3Y58.BYP_ALT3.SL1END2
INT_R_X3Y58.BYP3.BYP_ALT3
CLBLM_R_X3Y58.CLBLM_M_CX.CLBLM_BYP3
INT_L_X2Y59.EL1BEG2.LOGIC_OUTS_L7
INT_R_X3Y59.NE2BEG2.EL1END2
INT_L_X4Y60.FAN_ALT5.NE2END2
INT_L_X4Y60.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y60.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y60.BYP_L1.BYP_ALT1
CLBLL_L_X4Y60.CLBLL_LL_AX.CLBLL_BYP1
INT_L_X2Y61.NL1BEG2.NN2END3
INT_L_X2Y62.NN2BEG2.NL1END2
INT_L_X2Y64.FAN_ALT5.NN2END2
INT_L_X2Y64.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y64.IMUX_L11.FAN_BOUNCE5
CLBLL_L_X2Y64.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y59.NN2BEG3.LOGIC_OUTS_L7
INT_L_X2Y61.IMUX_L30.NN2END3
CLBLL_L_X2Y61.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$xilinx_dffopt.cc:347:execute$19510
# routing for net tpu_inst.uart_ctrl_u.rx_data[5]
INT_L_X2Y61.SE2BEG3.SL1END3
INT_R_X3Y60.FAN_ALT3.SE2END3
INT_R_X3Y60.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y60.BYP_ALT5.FAN_BOUNCE3
INT_R_X3Y60.BYP5.BYP_ALT5
CLBLM_R_X3Y60.CLBLM_L_BX.CLBLM_BYP5
INT_L_X2Y60.EE2BEG3.SS2END3
INT_L_X4Y60.FAN_ALT1.EE2END3
INT_L_X4Y60.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y60.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y60.BYP_L4.BYP_ALT4
CLBLL_L_X4Y60.CLBLL_LL_BX.CLBLL_BYP4
INT_L_X2Y62.SS2BEG3.LOGIC_OUTS_L7
INT_L_X2Y61.FAN_ALT0.SS2END_N0_3
INT_L_X2Y61.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y60.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y60.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y62.SL1BEG3.LOGIC_OUTS_L7
INT_L_X2Y61.IMUX_L23.SL1END3
CLBLL_L_X2Y61.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.uart_ctrl_u.rx_data[4]
INT_L_X2Y61.EL1BEG0.NN2END1
INT_R_X3Y60.BYP_ALT7.EL1END_S3_0
INT_R_X3Y60.BYP7.BYP_ALT7
CLBLM_R_X3Y60.CLBLM_L_DX.CLBLM_BYP7
INT_L_X2Y59.NN2BEG1.LOGIC_OUTS_L5
INT_L_X2Y61.NR1BEG1.NN2END1
INT_L_X2Y62.NE2BEG1.NR1END1
INT_R_X3Y63.BYP_ALT1.NE2END1
INT_R_X3Y63.BYP1.BYP_ALT1
CLBLM_R_X3Y63.CLBLM_M_AX.CLBLM_BYP1
INT_L_X2Y60.IMUX_L26.NR1END1
CLBLL_L_X2Y60.CLBLL_L_B4.CLBLL_IMUX26
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y59.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y60.NR1BEG1.NR1END1
INT_L_X2Y61.BYP_ALT5.NR1END1
INT_L_X2Y61.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y61.IMUX_L21.BYP_BOUNCE5
CLBLL_L_X2Y61.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.uart_ctrl_u.rx_data[3]
INT_L_X2Y59.EL1BEG1.LOGIC_OUTS_L6
INT_R_X3Y59.SL1BEG1.EL1END1
INT_R_X3Y58.BYP_ALT4.SL1END1
INT_R_X3Y58.BYP4.BYP_ALT4
CLBLM_R_X3Y58.CLBLM_M_BX.CLBLM_BYP4
INT_L_X2Y59.ER1BEG3.LOGIC_OUTS_L6
INT_R_X3Y59.SS2BEG3.ER1END3
INT_R_X3Y57.BYP_ALT7.SS2END3
INT_R_X3Y57.BYP7.BYP_ALT7
CLBLM_R_X3Y57.CLBLM_L_DX.CLBLM_BYP7
INT_L_X2Y61.BYP_ALT2.NN2END2
INT_L_X2Y61.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y61.IMUX_L6.BYP_BOUNCE2
CLBLL_L_X2Y61.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y59.NN2BEG2.LOGIC_OUTS_L6
INT_L_X2Y61.IMUX_L20.NN2END2
CLBLL_L_X2Y61.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[31]
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[5]$legal1565
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[4]$legal1563
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[3]$legal1561
# routing for net tpu_inst.uart_ctrl_u.$techmap19375$abc$15846$auto$blifparse.cc:536:parse_blif$15914.A[1]
INT_R_X3Y81.BYP_ALT2.LOGIC_OUTS20
INT_R_X3Y81.BYP2.BYP_ALT2
CLBLM_R_X3Y81.CLBLM_L_CX.CLBLM_BYP2
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y81.NW2BEG2.LOGIC_OUTS20
INT_L_X2Y82.BYP_ALT2.NW2END2
INT_L_X2Y82.BYP_BOUNCE2.BYP_ALT2
INT_L_X2Y83.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X2Y83.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[27]
CLBLL_L_X4Y96.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[2]$legal1559
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[1]$legal1557
# routing for net tpu_inst.mlp_u.ap_col0.norm_u.shifted_res[0]$legal1555
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[23]
CLBLL_L_X4Y95.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[31]$legal1553
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[30]$legal1551
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[29]$legal1549
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[19]
CLBLL_L_X4Y94.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[28]$legal1547
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[27]$legal1545
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[26]$legal1543
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.A[2]
INT_L_X2Y81.IMUX_L33.WL1END0
CLBLL_L_X2Y81.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y81.WL1BEG0.LOGIC_OUTS9
INT_L_X2Y81.IMUX_L25.WL1END0
CLBLL_L_X2Y81.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y81.IMUX2.LOGIC_OUTS9
CLBLM_R_X3Y81.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y81.IMUX18.LOGIC_OUTS9
CLBLM_R_X3Y81.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[15]
CLBLL_L_X4Y93.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[25]$legal1541
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[24]$legal1539
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[23]$legal1537
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.A[1]
INT_R_X3Y81.IMUX1.LOGIC_OUTS18
CLBLM_R_X3Y81.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y81.IMUX17.LOGIC_OUTS18
CLBLM_R_X3Y81.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[11]
CLBLL_L_X4Y92.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[22]$legal1535
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[21]$legal1533
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[20]$legal1531
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.A[0]
INT_L_X2Y81.IMUX_L21.EL1END2
CLBLL_L_X2Y81.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y81.IMUX_L13.EL1END2
CLBLL_L_X2Y81.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y81.EL1BEG1.EL1END2
INT_R_X3Y81.IMUX11.EL1END1
CLBLM_R_X3Y81.CLBLM_M_A4.CLBLM_IMUX11
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y61.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X2Y61.NR1BEG3.NL1BEG_N3
INT_L_X2Y62.NW2BEG3.NR1END3
INT_R_X1Y63.NN6BEG3.NW2END3
INT_R_X1Y69.NN6BEG3.NN6END3
INT_R_X1Y75.NN6BEG3.NN6END3
INT_R_X1Y81.EL1BEG2.NN6END3
INT_L_X2Y81.ER1BEG3.EL1END2
INT_R_X3Y81.IMUX15.ER1END3
CLBLM_R_X3Y81.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[7]
CLBLL_L_X4Y91.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[19]$legal1529
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[18]$legal1527
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[17]$legal1525
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.CO[3]
CLBLL_L_X4Y90.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[16]$legal1523
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[15]$legal1521
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[14]$legal1519
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[30]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[29]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[31]
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[13]$legal1517
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[12]$legal1515
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[11]$legal1513
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[28]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[27]
CLBLM_R_X5Y65.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[10]$legal1511
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[9]$legal1509
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[8]$legal1507
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[27]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[23]
CLBLM_R_X5Y64.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[7]$legal1505
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[6]$legal1503
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[5]$legal1501
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[26]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[19]
CLBLM_R_X5Y63.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[4]$legal1499
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[3]$legal1497
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[2]$legal1495
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[25]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[15]
CLBLM_R_X5Y62.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col0.s2_data[1]$legal1493
# routing for net tpu_inst.mlp_u.ap_col0.s2_data[0]$legal1491
# routing for net $PACKER_GND_NET$legal1489
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[24]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[11]
CLBLM_R_X5Y61.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1487
# routing for net $PACKER_GND_NET$legal1485
# routing for net $PACKER_GND_NET$legal1483
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[23]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[7]
CLBLM_R_X5Y60.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1481
# routing for net $PACKER_GND_NET$legal1479
# routing for net $PACKER_GND_NET$legal1477
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[22]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.CO[3]
CLBLM_R_X5Y59.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1475
# routing for net $PACKER_GND_NET$legal1473
# routing for net $PACKER_GND_NET$legal1471
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[21]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[31]
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y97.EE2BEG1.LOGIC_OUTS23
INT_R_X7Y97.IMUX2.EE2END1
CLBLM_R_X7Y97.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[30]
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y97.NL1BEG_N3.LOGIC_OUTS22
INT_R_X5Y97.IMUX6.NL1BEG_N3
CLBLM_R_X5Y97.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[29]
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y97.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y96.SS2BEG3.SE2END3
INT_L_X6Y94.SL1BEG3.SS2END3
INT_L_X6Y93.SE2BEG3.SL1END3
INT_R_X7Y92.IMUX7.SE2END3
CLBLM_R_X7Y92.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[28]
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y97.SS2BEG2.LOGIC_OUTS20
INT_R_X5Y95.IMUX6.SS2END2
CLBLM_R_X5Y95.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[31]
# routing for net $PACKER_GND_NET$legal1469
# routing for net $PACKER_GND_NET$legal1467
# routing for net $PACKER_GND_NET$legal1465
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[27]
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y96.EE2BEG1.LOGIC_OUTS23
INT_R_X7Y96.IMUX11.EE2END1
CLBLM_R_X7Y96.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[26]
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y96.IMUX16.LOGIC_OUTS22
CLBLM_R_X5Y96.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[25]
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y96.SR1BEG_S0.LOGIC_OUTS21
INT_R_X5Y96.IMUX9.SR1BEG_S0
CLBLM_R_X5Y96.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[24]
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y96.SE2BEG2.LOGIC_OUTS20
INT_L_X6Y95.EL1BEG1.SE2END2
INT_R_X7Y95.SS2BEG1.EL1END1
INT_R_X7Y93.IMUX11.SS2END1
CLBLM_R_X7Y93.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[27]
CLBLM_R_X5Y96.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1463
# routing for net $PACKER_GND_NET$legal1461
# routing for net $PACKER_GND_NET$legal1459
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[23]
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y95.ER1BEG2.LOGIC_OUTS23
INT_L_X6Y95.ER1BEG3.ER1END2
INT_R_X7Y95.IMUX7.ER1END3
CLBLM_R_X7Y95.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[22]
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y95.EE2BEG0.LOGIC_OUTS22
INT_R_X7Y95.IMUX17.EE2END0
CLBLM_R_X7Y95.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[21]
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y95.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y94.ER1BEG_S0.SE2END3
INT_R_X7Y95.SL1BEG0.ER1END0
INT_R_X7Y94.IMUX8.SL1END0
CLBLM_R_X7Y94.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[20]
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y95.EL1BEG1.LOGIC_OUTS20
INT_L_X6Y95.ER1BEG2.EL1END1
INT_R_X7Y95.IMUX28.ER1END2
CLBLM_R_X7Y95.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[23]
CLBLM_R_X5Y95.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1457
# routing for net $PACKER_GND_NET$legal1455
# routing for net $PACKER_GND_NET$legal1453
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[19]
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y94.EL1BEG0.LOGIC_OUTS23
INT_L_X6Y94.ER1BEG1.EL1END0
INT_R_X7Y94.IMUX27.ER1END1
CLBLM_R_X7Y94.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[18]
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y94.SE2BEG0.LOGIC_OUTS22
INT_L_X6Y93.EL1BEG_N3.SE2END0
INT_R_X7Y92.SS2BEG3.EL1END3
INT_R_X7Y90.IMUX7.SS2END3
CLBLM_R_X7Y90.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[17]
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y94.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y93.EL1BEG2.SE2END3
INT_R_X7Y93.IMUX27.EL1END2
CLBLM_R_X7Y93.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[16]
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y94.IMUX20.LOGIC_OUTS20
CLBLM_R_X5Y94.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[19]
CLBLM_R_X5Y94.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1451
# routing for net $PACKER_GND_NET$legal1449
# routing for net $PACKER_GND_NET$legal1447
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[15]
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y93.SS2BEG1.LOGIC_OUTS23
INT_R_X5Y91.EE2BEG1.SS2END1
INT_R_X7Y91.IMUX11.EE2END1
CLBLM_R_X7Y91.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[14]
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y93.SW6BEG0.LOGIC_OUTS22
INT_R_X3Y89.SE2BEG0.SW6END0
INT_L_X4Y88.SE2BEG0.SE2END0
INT_R_X5Y87.IMUX8.SE2END0
CLBLM_R_X5Y87.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[13]
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y93.SS6BEG3.LOGIC_OUTS21
INT_R_X5Y87.NR1BEG3.SS6END3
INT_R_X5Y88.FAN_ALT3.NR1END3
INT_R_X5Y88.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y88.IMUX11.FAN_BOUNCE3
CLBLM_R_X5Y88.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[12]
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y93.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y92.SS2BEG3.SR1END3
INT_R_X5Y90.SL1BEG3.SS2END3
INT_R_X5Y89.IMUX7.SL1END3
CLBLM_R_X5Y89.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[16]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[15]
CLBLM_R_X5Y93.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1445
# routing for net $PACKER_GND_NET$legal1443
# routing for net $PACKER_GND_NET$legal1441
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[11]
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y92.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y91.SL1BEG1.SE2END1
INT_L_X6Y90.SE2BEG1.SL1END1
INT_R_X7Y89.IMUX2.SE2END1
CLBLM_R_X7Y89.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[10]
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y92.SL1BEG0.LOGIC_OUTS22
INT_R_X5Y91.SS2BEG0.SL1END0
INT_R_X5Y89.IMUX18.SS2END0
CLBLM_R_X5Y89.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[9]
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y92.EE2BEG3.LOGIC_OUTS21
INT_R_X7Y92.IMUX15.EE2END3
CLBLM_R_X7Y92.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[8]
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y92.SS2BEG2.LOGIC_OUTS20
INT_R_X5Y90.SS2BEG2.SS2END2
INT_R_X5Y88.FAN_ALT5.SS2END2
INT_R_X5Y88.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y88.IMUX27.FAN_BOUNCE5
CLBLM_R_X5Y88.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[15]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[11]
CLBLM_R_X5Y92.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1439
# routing for net $PACKER_GND_NET$legal1437
# routing for net $PACKER_GND_NET$legal1435
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[7]
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y91.EL1BEG0.LOGIC_OUTS23
INT_L_X6Y91.SE2BEG0.EL1END0
INT_R_X7Y90.IMUX0.SE2END0
CLBLM_R_X7Y90.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[6]
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y91.SE6BEG0.LOGIC_OUTS22
INT_R_X7Y87.SS2BEG0.SE6END0
INT_R_X7Y85.IMUX2.SS2END0
CLBLM_R_X7Y85.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[5]
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y91.NE2BEG3.LOGIC_OUTS21
INT_L_X6Y92.SL1BEG3.NE2END3
INT_L_X6Y91.SW2BEG3.SL1END3
INT_R_X5Y90.SE6BEG3.SW2END3
INT_R_X7Y86.SS2BEG3.SE6END3
INT_R_X7Y84.IMUX7.SS2END3
CLBLM_R_X7Y84.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[4]
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y91.SE2BEG2.LOGIC_OUTS20
INT_L_X6Y90.SE6BEG2.SE2END2
INT_L_X8Y86.SW2BEG2.SE6END2
INT_R_X7Y85.SR1BEG3.SW2END2
INT_R_X7Y85.IMUX24.SR1END_N3_3
CLBLM_R_X7Y85.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[14]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[7]
CLBLM_R_X5Y91.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1433
# routing for net $PACKER_GND_NET$legal1431
# routing for net $PACKER_GND_NET$legal1429
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[3]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y90.SS2BEG1.LOGIC_OUTS23
INT_R_X5Y88.SL1BEG1.SS2END1
INT_R_X5Y87.SL1BEG1.SL1END1
INT_R_X5Y86.IMUX11.SL1END1
CLBLM_R_X5Y86.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[2]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y90.SR1BEG1.LOGIC_OUTS22
INT_R_X5Y89.SR1BEG2.SR1END1
INT_R_X5Y88.SR1BEG3.SR1END2
INT_R_X5Y87.IMUX15.SR1END3
CLBLM_R_X5Y87.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[1]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y90.SR1BEG_S0.LOGIC_OUTS21
INT_R_X5Y90.SW2BEG0.SR1BEG_S0
INT_L_X4Y89.SE6BEG0.SW2END0
INT_L_X6Y85.SW2BEG0.SE6END0
INT_R_X5Y84.IMUX2.SW2END0
CLBLM_R_X5Y84.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.Y[0]
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y90.SE2BEG2.LOGIC_OUTS20
INT_L_X6Y89.EL1BEG1.SE2END2
INT_R_X7Y89.SS2BEG1.EL1END1
INT_R_X7Y87.SS2BEG1.SS2END1
INT_R_X7Y85.IMUX26.SS2END1
CLBLM_R_X7Y85.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.CO[3]
CLBLM_R_X5Y90.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net $PACKER_GND_NET$legal1427
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[31]$legal1425
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[30]$legal1423
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[31]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y57.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y56.SL1BEG1.SW2END1
INT_R_X7Y55.IMUX11.SL1END1
CLBLM_R_X7Y55.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[30]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y57.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y56.SL1BEG0.SL1END0
INT_L_X8Y55.SS2BEG0.SL1END0
INT_L_X8Y53.IMUX_L10.SS2END0
CLBLM_L_X8Y53.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[29]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y57.SS2BEG3.LOGIC_OUTS_L21
INT_L_X8Y55.SL1BEG3.SS2END3
INT_L_X8Y54.IMUX_L14.SL1END3
CLBLM_L_X8Y54.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[28]
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y57.SL1BEG2.LOGIC_OUTS_L20
INT_L_X8Y56.SS2BEG2.SL1END2
INT_L_X8Y54.IMUX_L6.SS2END2
CLBLM_L_X8Y54.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[29]$legal1421
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[28]$legal1419
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[27]$legal1417
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[27]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y56.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y55.SS2BEG1.SL1END1
INT_L_X8Y53.IMUX_L26.SS2END1
CLBLM_L_X8Y53.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[26]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y56.SW2BEG0.LOGIC_OUTS_L22
INT_R_X7Y55.SR1BEG1.SW2END0
INT_R_X7Y54.IMUX3.SR1END1
CLBLM_R_X7Y54.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[25]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y56.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X8Y56.SS2BEG0.SR1BEG_S0
INT_L_X8Y54.SS2BEG0.SS2END0
INT_L_X8Y52.IMUX_L10.SS2END0
CLBLM_L_X8Y52.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[24]
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y56.NW2BEG2.LOGIC_OUTS_L20
INT_R_X7Y57.NN6BEG2.NW2END2
INT_R_X7Y63.NL1BEG1.NN6END2
INT_R_X7Y64.IMUX9.NL1END1
CLBLM_R_X7Y64.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[27]
CLBLM_L_X8Y56.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[26]$legal1415
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[25]$legal1413
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[24]$legal1411
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[23]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y55.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y54.IMUX26.SW2END1
CLBLM_R_X7Y54.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[22]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y55.SW2BEG0.LOGIC_OUTS_L22
INT_R_X7Y54.IMUX2.SW2END0
CLBLM_R_X7Y54.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[21]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y55.WL1BEG2.LOGIC_OUTS_L21
INT_R_X7Y55.FAN_ALT5.WL1END2
INT_R_X7Y55.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y55.IMUX17.FAN_BOUNCE5
CLBLM_R_X7Y55.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[20]
CLBLM_L_X8Y55.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y55.SW2BEG2.LOGIC_OUTS_L20
INT_R_X7Y54.IMUX21.SW2END2
CLBLM_R_X7Y54.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[23]
CLBLM_L_X8Y55.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[23]$legal1409
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[22]$legal1407
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[21]$legal1405
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[19]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y54.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y53.SL1BEG1.SW2END1
INT_R_X7Y52.SS2BEG1.SL1END1
INT_R_X7Y50.IMUX11.SS2END1
CLBLM_R_X7Y50.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[18]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y54.SW2BEG0.LOGIC_OUTS_L22
INT_R_X7Y53.SL1BEG0.SW2END0
INT_R_X7Y52.IMUX8.SL1END0
CLBLM_R_X7Y52.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[17]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y54.WR1BEG_S0.LOGIC_OUTS_L21
INT_R_X7Y54.SR1BEG_S0.WR1END_S1_0
INT_R_X7Y54.IMUX18.SR1BEG_S0
CLBLM_R_X7Y54.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[16]
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y54.WR1BEG3.LOGIC_OUTS_L20
INT_R_X7Y54.IMUX22.WR1END3
CLBLM_R_X7Y54.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[19]
CLBLM_L_X8Y54.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[20]$legal1403
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[19]$legal1401
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[18]$legal1399
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[15]
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y53.SW2BEG1.LOGIC_OUTS_L23
INT_R_X7Y52.SL1BEG1.SW2END1
INT_R_X7Y51.IMUX2.SL1END1
CLBLM_R_X7Y51.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[14]
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y53.SL1BEG0.LOGIC_OUTS_L22
INT_L_X8Y52.SS2BEG0.SL1END0
INT_L_X8Y50.SS2BEG0.SS2END0
INT_L_X8Y48.IMUX_L2.SS2END0
CLBLM_L_X8Y48.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[13]
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y53.SW2BEG3.LOGIC_OUTS_L21
INT_R_X7Y52.SL1BEG3.SW2END3
INT_R_X7Y51.IMUX15.SL1END3
CLBLM_R_X7Y51.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[12]
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y53.NN2BEG2.LOGIC_OUTS_L20
INT_L_X8Y55.WR1BEG3.NN2END2
INT_R_X7Y55.IMUX22.WR1END3
CLBLM_R_X7Y55.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[15]
CLBLM_L_X8Y53.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[17]$legal1397
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[16]$legal1395
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[15]$legal1393
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[11]
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y52.SL1BEG1.LOGIC_OUTS_L23
INT_L_X8Y51.SS2BEG1.SL1END1
INT_L_X8Y49.IMUX_L11.SS2END1
CLBLM_L_X8Y49.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[10]
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y52.SE2BEG0.LOGIC_OUTS_L22
INT_R_X9Y51.SW6BEG0.SE2END0
INT_R_X7Y47.SE2BEG0.SW6END0
INT_L_X8Y46.IMUX_L8.SE2END0
CLBLM_L_X8Y46.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[9]
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y52.WL1BEG2.LOGIC_OUTS_L21
INT_R_X7Y52.FAN_ALT5.WL1END2
INT_R_X7Y52.FAN_BOUNCE5.FAN_ALT5
INT_R_X7Y52.IMUX27.FAN_BOUNCE5
CLBLM_R_X7Y52.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[8]
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y52.WL1BEG1.LOGIC_OUTS_L20
INT_R_X7Y52.BYP_ALT4.WL1END1
INT_R_X7Y52.BYP_BOUNCE4.BYP_ALT4
INT_R_X7Y52.IMUX22.BYP_BOUNCE4
CLBLM_R_X7Y52.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[11]
CLBLM_L_X8Y52.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[14]$legal1391
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[13]$legal1389
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[12]$legal1387
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[7]
CLBLM_L_X8Y51.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y51.SS6BEG1.LOGIC_OUTS_L23
INT_L_X8Y45.SL1BEG1.SS6END1
INT_L_X8Y44.IMUX_L11.SL1END1
CLBLM_L_X8Y44.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[6]
CLBLM_L_X8Y51.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y51.SS2BEG0.LOGIC_OUTS_L22
INT_L_X8Y49.SS2BEG0.SS2END0
INT_L_X8Y47.SS2BEG0.SS2END0
INT_L_X8Y45.IMUX_L2.SS2END0
CLBLM_L_X8Y45.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[5]
CLBLM_L_X8Y51.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y51.SS6BEG3.LOGIC_OUTS_L21
INT_L_X8Y45.SS2BEG3.SS6END3
INT_L_X8Y43.SL1BEG3.SS2END3
INT_L_X8Y42.SS2BEG3.SL1END3
INT_L_X8Y40.IMUX_L7.SS2END3
CLBLM_L_X8Y40.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[4]
CLBLM_L_X8Y51.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y51.SS6BEG2.LOGIC_OUTS_L20
INT_L_X8Y45.SR1BEG3.SS6END2
INT_L_X8Y44.SS2BEG3.SR1END3
INT_L_X8Y42.IMUX_L7.SS2END3
CLBLM_L_X8Y42.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[7]
CLBLM_L_X8Y51.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[11]$legal1385
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[10]$legal1383
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[9]$legal1381
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[3]
CLBLM_L_X8Y50.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X8Y50.WL1BEG0.LOGIC_OUTS_L23
INT_R_X7Y50.IMUX18.WL1END0
CLBLM_R_X7Y50.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[2]
CLBLM_L_X8Y50.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_L_X8Y50.SR1BEG1.LOGIC_OUTS_L22
BRKH_INT_X8Y49.BRKH_INT_SR1END1.BRKH_INT_SR1END1_SLOW
INT_L_X8Y49.IMUX_L27.SR1END1
CLBLM_L_X8Y49.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[1]
CLBLM_L_X8Y50.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X8Y50.SW2BEG3.LOGIC_OUTS_L21
INT_R_X7Y49.SS2BEG3.SW2END3
INT_R_X7Y47.SS2BEG3.SS2END3
INT_R_X7Y46.IMUX8.SS2END_N0_3
CLBLM_R_X7Y46.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.Y[0]
CLBLM_L_X8Y50.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y50.SS2BEG2.LOGIC_OUTS_L20
INT_L_X8Y48.SS6BEG2.SS2END2
INT_L_X8Y42.SR1BEG3.SS6END2
INT_L_X8Y41.IMUX_L7.SR1END3
CLBLM_L_X8Y41.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.CO[3]
CLBLM_L_X8Y50.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[8]$legal1379
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[7]$legal1377
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[6]$legal1375
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[3]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[31]
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[5]$legal1373
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[4]$legal1371
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[3]$legal1369
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[27]
CLBLL_L_X4Y81.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[2]$legal1367
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[1]$legal1365
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[0]$legal1363
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[23]
CLBLL_L_X4Y80.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1361
# routing for net $PACKER_GND_NET$legal1359
# routing for net $PACKER_GND_NET$legal1357
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[19]
CLBLL_L_X4Y79.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1355
# routing for net $PACKER_GND_NET$legal1353
# routing for net $PACKER_GND_NET$legal1351
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[15]
CLBLL_L_X4Y78.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1349
# routing for net $PACKER_GND_NET$legal1347
# routing for net $PACKER_GND_NET$legal1345
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[11]
CLBLL_L_X4Y77.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1343
# routing for net $PACKER_GND_NET$legal1341
# routing for net $PACKER_GND_NET$legal1339
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[7]
CLBLL_L_X4Y76.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1337
# routing for net $PACKER_GND_NET$legal1335
# routing for net $PACKER_GND_NET$legal1333
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.CO[3]
CLBLL_L_X4Y75.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1331
# routing for net $PACKER_GND_NET$legal1329
# routing for net $PACKER_GND_NET$legal1327
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[7]
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[31]
# routing for net $PACKER_GND_NET$legal1325
# routing for net $PACKER_GND_NET$legal1323
# routing for net $PACKER_GND_NET$legal1321
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[27]
CLBLL_L_X4Y59.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1319
# routing for net $PACKER_GND_NET$legal1317
# routing for net $PACKER_GND_NET$legal1315
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[23]
CLBLL_L_X4Y58.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1313
# routing for net $PACKER_GND_NET$legal1311
# routing for net $PACKER_GND_NET$legal1309
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[19]
CLBLL_L_X4Y57.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1307
# routing for net $PACKER_GND_NET$legal1305
# routing for net $PACKER_GND_NET$legal1303
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[15]
CLBLL_L_X4Y56.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1301
# routing for net $PACKER_GND_NET$legal1299
# routing for net $PACKER_GND_NET$legal1297
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[11]
CLBLL_L_X4Y55.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal1295
# routing for net $PACKER_GND_NET$legal1293
# routing for net $PACKER_GND_NET$legal1291
# routing for net tpu_inst.mlp_u.ap_col1.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4621[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[7]
CLBLL_L_X4Y54.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[5]$legal1289
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[5]$legal1287
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[4]$legal1285
# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][33]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.CO[3]
CLBLL_L_X4Y53.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[4]$legal1283
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.G[3]$legal1281
# routing for net tpu_inst.mlp_u.ap_col0.$lt$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:158$128.genblk1.S[3]$legal1279
# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][32]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[31]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y82.NR1BEG1.LOGIC_OUTS23
INT_R_X5Y83.NN2BEG1.NR1END1
INT_R_X5Y85.NN6BEG1.NN2END1
INT_R_X5Y91.NN6BEG1.NN6END1
INT_R_X5Y97.NR1BEG1.NN6END1
INT_R_X5Y98.IMUX2.NR1END1
CLBLM_R_X5Y98.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[30]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y82.NR1BEG0.LOGIC_OUTS22
INT_R_X5Y83.NN2BEG0.NR1END0
INT_R_X5Y85.NN6BEG0.NN2END0
INT_R_X5Y91.NR1BEG0.NN6END0
INT_R_X5Y92.IMUX9.NR1END0
CLBLM_R_X5Y92.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[29]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y82.NE6BEG3.LOGIC_OUTS21
INT_R_X7Y86.NN2BEG3.NE6END3
INT_R_X7Y88.WW2BEG2.NN2END3
INT_R_X5Y88.NN2BEG3.WW2END2
INT_R_X5Y90.IMUX14.NN2END3
CLBLM_R_X5Y90.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[28]
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y82.NR1BEG2.LOGIC_OUTS20
INT_R_X5Y83.NN2BEG2.NR1END2
INT_R_X5Y85.NN2BEG2.NN2END2
INT_R_X5Y87.NN6BEG2.NN2END2
INT_R_X5Y93.NL1BEG1.NN6END2
INT_R_X5Y94.IMUX9.NL1END1
CLBLM_R_X5Y94.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[28]$legal2281
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2279
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[27]$legal2277
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[27]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y81.NL1BEG0.LOGIC_OUTS23
INT_R_X5Y82.NN2BEG0.NL1END0
INT_R_X5Y84.NN2BEG0.NN2END0
INT_R_X5Y86.NN6BEG0.NN2END0
INT_R_X5Y92.NR1BEG0.NN6END0
INT_R_X5Y93.IMUX9.NR1END0
CLBLM_R_X5Y93.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[26]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y81.NN2BEG0.LOGIC_OUTS22
INT_R_X5Y83.IMUX8.NN2END0
CLBLM_R_X5Y83.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[25]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y81.NN2BEG3.LOGIC_OUTS21
INT_R_X5Y83.BYP_ALT6.NN2END3
INT_R_X5Y83.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y84.IMUX32.BYP_BOUNCE_N3_6
CLBLM_R_X5Y84.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[24]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y81.NN2BEG2.LOGIC_OUTS20
INT_R_X5Y83.NW6BEG2.NN2END2
INT_R_X3Y87.NE2BEG2.NW6END2
INT_L_X4Y88.NE6BEG2.NE2END2
INT_L_X6Y92.WR1BEG3.NE6END2
INT_R_X5Y92.IMUX14.WR1END3
CLBLM_R_X5Y92.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][30]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[27]
CLBLM_R_X5Y81.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2275
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[26]$legal2273
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2271
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[23]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y80.NN2BEG1.LOGIC_OUTS23
INT_R_X5Y82.NN2BEG1.NN2END1
INT_R_X5Y84.SR1BEG1.NN2END1
INT_R_X5Y83.IMUX28.SR1END1
CLBLM_R_X5Y83.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[22]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y80.SS2BEG0.LOGIC_OUTS22
INT_R_X5Y78.SW2BEG0.SS2END0
INT_L_X4Y77.IMUX_L10.SW2END0
CLBLL_L_X4Y77.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[21]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y80.NN2BEG3.LOGIC_OUTS21
INT_R_X5Y82.NR1BEG3.NN2END3
INT_R_X5Y83.NN2BEG3.NR1END3
INT_R_X5Y85.NN2BEG3.NN2END3
INT_R_X5Y87.NL1BEG2.NN2END3
INT_R_X5Y88.NN2BEG2.NL1END2
INT_R_X5Y90.IMUX36.NN2END2
CLBLM_R_X5Y90.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[20]
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y80.NW6BEG2.LOGIC_OUTS20
INT_R_X3Y84.NE2BEG2.NW6END2
INT_L_X4Y85.NE6BEG2.NE2END2
INT_L_X6Y89.NW2BEG2.NE6END2
INT_R_X5Y90.IMUX3.NW2END2
CLBLM_R_X5Y90.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][29]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[23]
CLBLM_R_X5Y80.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[25]$legal2269
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2267
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[24]$legal2265
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[19]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y79.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y78.SL1BEG1.SE2END1
INT_L_X6Y77.SE2BEG1.SL1END1
INT_R_X7Y76.IMUX11.SE2END1
CLBLM_R_X7Y76.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[18]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y79.SL1BEG0.LOGIC_OUTS22
INT_R_X5Y78.ER1BEG1.SL1END0
INT_L_X6Y78.NE2BEG1.ER1END1
INT_R_X7Y79.IMUX33.NE2END1
CLBLM_R_X7Y79.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[17]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y79.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y78.ER1BEG_S0.SE2END3
INT_R_X7Y79.SS2BEG0.ER1END0
INT_R_X7Y77.IMUX2.SS2END0
CLBLM_R_X7Y77.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[16]
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y79.NL1BEG1.LOGIC_OUTS20
INT_R_X5Y80.IMUX9.NL1END1
CLBLM_R_X5Y80.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][28]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[19]
CLBLM_R_X5Y79.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2263
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[23]$legal2261
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2259
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[15]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y78.EL1BEG0.LOGIC_OUTS23
INT_L_X6Y78.SE2BEG0.EL1END0
INT_R_X7Y77.IMUX24.SE2END0
CLBLM_R_X7Y77.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[14]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y78.SE2BEG0.LOGIC_OUTS22
INT_L_X6Y77.SS2BEG0.SE2END0
INT_L_X6Y75.SE2BEG0.SS2END0
INT_R_X7Y74.IMUX0.SE2END0
CLBLM_R_X7Y74.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[13]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y78.SS2BEG3.LOGIC_OUTS21
INT_R_X5Y76.SR1BEG_S0.SS2END3
INT_R_X5Y76.SL1BEG0.SR1BEG_S0
INT_R_X5Y75.SL1BEG0.SL1END0
INT_R_X5Y74.IMUX8.SL1END0
CLBLM_R_X5Y74.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[12]
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y78.SE2BEG2.LOGIC_OUTS20
INT_L_X6Y77.SE2BEG2.SE2END2
INT_R_X7Y76.SS2BEG2.SE2END2
INT_R_X7Y74.IMUX14.SS2END2
CLBLM_R_X7Y74.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][27]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[15]
CLBLM_R_X5Y78.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[22]$legal2257
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2255
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[21]$legal2253
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[11]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y77.SW6BEG1.LOGIC_OUTS23
INT_R_X3Y73.SE2BEG1.SW6END1
INT_L_X4Y72.SE2BEG1.SE2END1
INT_R_X5Y71.IMUX2.SE2END1
CLBLM_R_X5Y71.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[10]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y77.SS2BEG0.LOGIC_OUTS22
INT_R_X5Y75.SS2BEG0.SS2END0
INT_R_X5Y73.SL1BEG0.SS2END0
INT_R_X5Y72.SR1BEG1.SL1END0
INT_R_X5Y71.IMUX28.SR1END1
CLBLM_R_X5Y71.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[9]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y77.SW2BEG3.LOGIC_OUTS21
INT_L_X4Y76.ER1BEG_S0.SW2END3
INT_R_X5Y77.ER1BEG1.ER1END0
INT_L_X6Y77.SS2BEG1.ER1END1
INT_L_X6Y75.SW2BEG1.SS2END1
INT_R_X5Y74.IMUX27.SW2END1
CLBLM_R_X5Y74.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[8]
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y77.ER1BEG3.LOGIC_OUTS20
INT_L_X6Y77.SS2BEG3.ER1END3
INT_L_X6Y75.SS6BEG3.SS2END3
INT_L_X6Y69.SW2BEG3.SS6END3
INT_R_X5Y69.IMUX8.SW2END_N0_3
CLBLM_R_X5Y69.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][26]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[11]
CLBLM_R_X5Y77.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2251
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[20]$legal2249
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2247
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[7]
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y76.SS2BEG1.LOGIC_OUTS23
INT_R_X5Y74.SL1BEG1.SS2END1
INT_R_X5Y73.IMUX2.SL1END1
CLBLM_R_X5Y73.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[6]
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y76.SS2BEG0.LOGIC_OUTS22
INT_R_X5Y74.SL1BEG0.SS2END0
INT_R_X5Y73.IMUX24.SL1END0
CLBLM_R_X5Y73.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[5]
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y76.SS2BEG3.LOGIC_OUTS21
INT_R_X5Y74.IMUX31.SS2END3
CLBLM_R_X5Y74.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[4]
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y76.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y72.WL1BEG1.SE6END2
INT_L_X6Y72.SW2BEG1.WL1END1
INT_R_X5Y71.IMUX27.SW2END1
CLBLM_R_X5Y71.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][25]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[7]
CLBLM_R_X5Y76.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[19]$legal2245
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2243
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[18]$legal2241
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[3]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y75.SL1BEG1.LOGIC_OUTS23
INT_R_X5Y74.FAN_ALT2.SL1END1
INT_R_X5Y74.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y73.IMUX22.FAN_BOUNCE_S3_2
CLBLM_R_X5Y73.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[2]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y75.SR1BEG1.LOGIC_OUTS22
INT_R_X5Y74.SR1BEG2.SR1END1
INT_R_X5Y73.SS2BEG2.SR1END2
INT_R_X5Y71.SS2BEG2.SS2END2
INT_R_X5Y69.IMUX28.SS2END2
CLBLM_R_X5Y69.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[1]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y75.SL1BEG3.LOGIC_OUTS21
INT_R_X5Y74.IMUX47.SL1END3
CLBLM_R_X5Y74.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.Y[0]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y75.SW6BEG2.LOGIC_OUTS_L20
INT_L_X2Y71.SE6BEG2.SW6END2
INT_L_X4Y67.SW2BEG2.SE6END2
INT_R_X3Y66.ER1BEG3.SW2END2
INT_L_X4Y67.IMUX_L0.ER1END_N3_3
CLBLL_L_X4Y67.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][24]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.CO[3]
CLBLM_R_X5Y75.CLBLM_M_COUT_N.CLBLM_M_COUT

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2239
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[17]$legal2237
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2235
# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][23]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[31]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y48.EL1BEG0.LOGIC_OUTS_L23
INT_R_X5Y48.NE2BEG0.EL1END0
INT_L_X6Y49.NL1BEG_N3.NE2END0
INT_L_X6Y49.NW2BEG3.NL1BEG_N3
INT_R_X5Y50.EL1BEG2.NW2END3
INT_L_X6Y50.ER1BEG3.EL1END2
INT_R_X7Y51.IMUX0.ER1END_N3_3
CLBLM_R_X7Y51.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[30]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y48.NR1BEG0.LOGIC_OUTS_L22
INT_L_X4Y49.NW2BEG0.NR1END0
INT_R_X3Y50.NE6BEG0.NW2END0
INT_R_X5Y54.NW2BEG0.NE6END0
INT_L_X4Y55.NE6BEG0.NW2END0
INT_L_X6Y59.NE2BEG0.NE6END0
INT_R_X7Y60.IMUX16.NE2END0
CLBLM_R_X7Y60.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[29]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y48.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y48.SS2BEG0.SR1BEG_S0
INT_L_X4Y46.NW6BEG1.SS2END0
INT_L_X2Y50.NN6BEG1.NW6END1
INT_L_X2Y56.NE6BEG1.NN6END1
INT_L_X4Y60.EL1BEG0.NE6END1
INT_R_X5Y60.EE2BEG0.EL1END0
INT_R_X7Y60.IMUX33.EE2END0
CLBLM_R_X7Y60.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[28]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y48.NN6BEG2.LOGIC_OUTS_L20
INT_L_X4Y54.NL1BEG1.NN6END2
INT_L_X4Y55.NE2BEG1.NL1END1
INT_R_X5Y56.NL1BEG0.NE2END1
INT_R_X5Y57.EE2BEG0.NL1END0
INT_R_X7Y57.IMUX9.EE2END0
CLBLM_R_X7Y57.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][22]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[31]
# routing for net $PACKER_GND_NET$legal2335
# routing for net $PACKER_GND_NET$legal2333
# routing for net $PACKER_GND_NET$legal2331
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[27]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y47.NE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y48.NW6BEG1.NE2END1
INT_R_X3Y52.NE6BEG1.NW6END1
INT_R_X5Y56.NN6BEG1.NE6END1
INT_R_X5Y62.EE2BEG1.NN6END1
INT_R_X7Y62.IMUX3.EE2END1
CLBLM_R_X7Y62.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[26]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y47.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y46.NE2BEG3.EL1END3
INT_L_X6Y47.NN6BEG3.NE2END3
INT_L_X6Y53.NN6BEG3.NN6END3
INT_L_X6Y59.NE2BEG3.NN6END3
INT_R_X7Y60.IMUX6.NE2END3
CLBLM_R_X7Y60.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[25]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y47.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X5Y48.EL1BEG_N3.ER1END0
INT_L_X6Y47.SL1BEG3.EL1END3
INT_L_X6Y46.WW2BEG3.SL1END3
INT_L_X4Y46.ER1BEG_S0.WW2END3
INT_R_X5Y47.EE2BEG0.ER1END0
INT_R_X7Y47.IMUX8.EE2END0
CLBLM_R_X7Y47.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[24]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y47.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y47.LH12.ER1END3
INT_R_X5Y47.NN6BEG0.LH12
INT_R_X5Y53.NW6BEG0.NN6END0
INT_R_X3Y57.NE6BEG0.NW6END0
INT_R_X5Y61.EE2BEG0.NE6END0
INT_R_X7Y61.IMUX9.EE2END0
CLBLM_R_X7Y61.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][21]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[27]
CLBLL_L_X4Y47.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal2329
# routing for net $PACKER_GND_NET$legal2327
# routing for net tpu_inst.mlp_cycle_cnt[4]$legal2325
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[23]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y46.NE6BEG1.LOGIC_OUTS_L23
INT_L_X6Y50.WR1BEG2.NE6END1
INT_R_X5Y50.FAN_ALT5.WR1END2
INT_R_X5Y50.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y50.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y50.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[22]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y46.NE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y47.NR1BEG0.NE2END0
INT_R_X5Y48.LV0.NR1END0
INT_R_X5Y57.NN6BEG1.LV9
INT_R_X5Y63.EE2BEG1.NN6END1
INT_R_X7Y63.IMUX10.EE2END1
CLBLM_R_X7Y63.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[21]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y46.NE6BEG3.LOGIC_OUTS_L21
INT_L_X6Y50.NN2BEG3.NE6END3
INT_L_X6Y52.NW2BEG3.NN2END3
INT_R_X5Y53.NL1BEG2.NW2END3
INT_R_X5Y54.NL1BEG1.NL1END2
INT_R_X5Y55.IMUX10.NL1END1
CLBLM_R_X5Y55.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[20]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y46.EE2BEG2.LOGIC_OUTS_L20
INT_L_X6Y46.NN2BEG2.EE2END2
INT_L_X6Y48.WR1BEG3.NN2END2
INT_R_X5Y48.BYP_ALT6.WR1END3
INT_R_X5Y48.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y49.IMUX2.BYP_BOUNCE_N3_6
CLBLM_R_X5Y49.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[23]
CLBLL_L_X4Y46.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal2323
# routing for net tpu_inst.mlp_cycle_cnt[3]$legal2321
# routing for net $PACKER_GND_NET$legal2319
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[19]
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y45.EL1BEG0.LOGIC_OUTS_L23
INT_R_X5Y45.EE2BEG0.EL1END0
INT_R_X7Y45.IMUX8.EE2END0
CLBLM_R_X7Y45.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[18]
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y45.NN6BEG0.LOGIC_OUTS_L22
INT_L_X4Y51.EE2BEG0.NN6END0
INT_L_X6Y51.WR1BEG1.EE2END0
INT_R_X5Y51.IMUX2.WR1END1
CLBLM_R_X5Y51.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[17]
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y45.EE2BEG3.LOGIC_OUTS_L21
INT_L_X6Y45.NN2BEG3.EE2END3
INT_L_X6Y47.NW2BEG3.NN2END3
INT_R_X5Y48.IMUX6.NW2END3
CLBLM_R_X5Y48.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[16]
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y45.NE6BEG2.LOGIC_OUTS_L20
INT_L_X6Y49.WR1BEG3.NE6END2
INT_R_X5Y49.IMUX15.WR1END3
CLBLM_R_X5Y49.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[19]
CLBLL_L_X4Y45.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_cycle_cnt[2]$legal2317
# routing for net $PACKER_GND_NET$legal2315
# routing for net tpu_inst.mlp_cycle_cnt[1]$legal2313
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[15]
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y44.EE2BEG1.LOGIC_OUTS_L23
INT_L_X6Y44.EL1BEG0.EE2END1
INT_R_X7Y44.IMUX8.EL1END0
CLBLM_R_X7Y44.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[14]
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y44.ER1BEG1.LOGIC_OUTS_L22
INT_R_X5Y44.NE2BEG1.ER1END1
INT_L_X6Y45.NW2BEG1.NE2END1
INT_R_X5Y46.EL1BEG0.NW2END1
INT_L_X6Y46.NE2BEG0.EL1END0
INT_R_X7Y47.IMUX17.NE2END0
CLBLM_R_X7Y47.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[13]
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y44.NR1BEG3.LOGIC_OUTS_L21
INT_L_X4Y45.NE2BEG3.NR1END3
INT_R_X5Y46.IMUX6.NE2END3
CLBLM_R_X5Y46.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[12]
CLBLL_L_X4Y44.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y44.SL1BEG2.LOGIC_OUTS_L20
INT_L_X4Y43.ER1BEG3.SL1END2
INT_R_X5Y43.IMUX7.ER1END3
CLBLM_R_X5Y43.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[15]
CLBLL_L_X4Y44.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_VCC_NET$legal2311
# routing for net $PACKER_GND_NET$legal2309
# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[3]$legal2307
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[11]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y43.NN2BEG1.LOGIC_OUTS_L23
INT_L_X4Y45.NE2BEG1.NN2END1
INT_R_X5Y46.IMUX25.NE2END1
CLBLM_R_X5Y46.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[10]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y43.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y42.ER1BEG_S0.EL1END3
INT_L_X6Y43.EE2BEG0.ER1END0
INT_L_X8Y43.IMUX_L8.EE2END0
CLBLM_L_X8Y43.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[9]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y43.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y43.ER1BEG1.SR1BEG_S0
INT_R_X5Y43.ER1BEG2.ER1END1
INT_L_X6Y43.EL1BEG1.ER1END2
INT_R_X7Y43.IMUX11.EL1END1
CLBLM_R_X7Y43.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[8]
CLBLL_L_X4Y43.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y43.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y42.SE2BEG3.SR1END3
INT_R_X5Y41.IMUX6.SE2END3
CLBLM_R_X5Y41.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.$mul$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/activation_pipeline.sv:113$118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0][17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[11]
CLBLL_L_X4Y43.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_GND_NET$legal2305
# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[2]$legal2303
# routing for net $PACKER_GND_NET$legal2301
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[7]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y42.ER1BEG2.LOGIC_OUTS_L23
INT_R_X5Y42.SE2BEG2.ER1END2
INT_L_X6Y41.ER1BEG3.SE2END2
INT_R_X7Y41.IMUX7.ER1END3
CLBLM_R_X7Y41.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[6]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y42.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y41.ER1BEG_S0.EL1END3
INT_L_X6Y42.ER1BEG1.ER1END0
INT_R_X7Y42.IMUX11.ER1END1
CLBLM_R_X7Y42.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[5]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y42.SL1BEG3.LOGIC_OUTS_L21
INT_L_X4Y41.SE2BEG3.SL1END3
INT_R_X5Y40.EE2BEG3.SE2END3
INT_R_X7Y40.IMUX7.EE2END3
CLBLM_R_X7Y40.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[4]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y42.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y42.NE2BEG3.ER1END3
INT_L_X6Y43.NR1BEG3.NE2END3
INT_L_X6Y44.NN2BEG3.NR1END3
INT_L_X6Y46.EL1BEG2.NN2END3
INT_R_X7Y46.IMUX27.EL1END2
CLBLM_R_X7Y46.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$auto$xilinx_dsp.cc:480:xilinx_dsp_pack$4627[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[7]
CLBLL_L_X4Y42.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.ub_a.wr_ptr[1]$legal2299
# routing for net $PACKER_VCC_NET$legal2297
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2295
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[3]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y41.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y42.NE2BEG0.NL1END0
INT_R_X5Y43.IMUX24.NE2END0
CLBLM_R_X5Y43.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[2]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y41.NE6BEG0.LOGIC_OUTS_L22
INT_L_X6Y45.NW2BEG0.NE6END0
INT_R_X5Y46.BYP_ALT0.NW2END0
INT_R_X5Y46.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y46.IMUX20.BYP_BOUNCE0
CLBLM_R_X5Y46.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[1]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y41.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y41.BYP_ALT2.EL1END2
INT_R_X5Y41.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y41.IMUX14.BYP_BOUNCE2
CLBLM_R_X5Y41.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.Y[0]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y53.ER1BEG3.LOGIC_OUTS_L20
INT_R_X5Y53.SS2BEG3.ER1END3
INT_R_X5Y51.SR1BEG_S0.SS2END3
INT_R_X5Y51.IMUX18.SR1BEG_S0
CLBLM_R_X5Y51.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.uart_ctrl_u.$techmap19369$abc$15846$auto$blifparse.cc:536:parse_blif$15907.A[2]
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y91.IMUX47.LOGIC_OUTS21
CLBLM_R_X3Y91.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.CO[3]
CLBLL_L_X4Y41.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[31]$legal2293
# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]$legal2291
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[30]$legal2289
# routing for net tpu_inst.uart_ctrl_u.$0\state[3:0][2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[31]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y66.NN2BEG1.LOGIC_OUTS23
INT_R_X5Y68.IMUX10.NN2END1
CLBLM_R_X5Y68.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[31]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y60.NE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y61.NN6BEG1.NE2END1
INT_R_X5Y67.NR1BEG1.NN6END1
INT_R_X5Y68.IMUX3.NR1END1
CLBLM_R_X5Y68.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[30]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[30]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y66.NN2BEG0.LOGIC_OUTS22
INT_R_X5Y68.IMUX16.NN2END0
CLBLM_R_X5Y68.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[30]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y60.NW6BEG0.LOGIC_OUTS_L22
INT_L_X2Y64.NE6BEG0.NW6END0
INT_L_X4Y68.EL1BEG_N3.NE6END0
INT_R_X5Y67.BYP_ALT6.EL1END3
INT_R_X5Y67.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y68.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X5Y68.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[29]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[29]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y66.EE2BEG3.LOGIC_OUTS21
INT_R_X7Y66.SL1BEG3.EE2END3
INT_R_X7Y65.IMUX7.SL1END3
CLBLM_R_X7Y65.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[29]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y60.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y60.NE2BEG2.EL1END2
INT_L_X6Y61.NE2BEG2.NE2END2
INT_R_X7Y62.NL1BEG1.NE2END2
INT_R_X7Y63.NN2BEG1.NL1END1
INT_R_X7Y65.IMUX11.NN2END1
CLBLM_R_X7Y65.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[28]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[28]
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y66.NN2BEG2.LOGIC_OUTS20
INT_R_X5Y68.IMUX20.NN2END2
CLBLM_R_X5Y68.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[28]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y60.NE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y61.NN6BEG2.NE2END2
INT_R_X5Y67.NL1BEG1.NN6END2
INT_R_X5Y68.IMUX33.NL1END1
CLBLM_R_X5Y68.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[27]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[27]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y65.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y64.SS2BEG1.SE2END1
INT_L_X6Y62.NR1BEG1.SS2END1
INT_L_X6Y63.NW2BEG1.NR1END1
INT_R_X5Y64.SS6BEG0.NW2END1
INT_R_X5Y58.EE2BEG0.SS6END0
INT_R_X7Y58.IMUX0.EE2END0
CLBLM_R_X7Y58.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[27]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y59.SE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y58.EE2BEG1.SE2END1
INT_R_X7Y58.IMUX10.EE2END1
CLBLM_R_X7Y58.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[26]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[26]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y65.WR1BEG1.LOGIC_OUTS22
INT_L_X4Y65.NN2BEG1.WR1END1
INT_L_X4Y67.IMUX_L11.NN2END1
CLBLL_L_X4Y67.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[26]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y59.NE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y60.NN6BEG0.NE2END0
INT_R_X5Y66.NW2BEG0.NN6END0
INT_L_X4Y67.IMUX_L8.NW2END0
CLBLL_L_X4Y67.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[25]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[25]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y65.NE2BEG3.LOGIC_OUTS21
INT_L_X6Y66.SE6BEG3.NE2END3
INT_L_X8Y62.SL1BEG3.SE6END3
INT_L_X8Y61.SW2BEG3.SL1END3
INT_R_X7Y60.SL1BEG3.SW2END3
INT_R_X7Y59.IMUX6.SL1END3
CLBLM_R_X7Y59.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[25]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y59.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X5Y60.SE2BEG0.ER1END0
INT_L_X6Y59.ER1BEG1.SE2END0
INT_R_X7Y59.IMUX3.ER1END1
CLBLM_R_X7Y59.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[24]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[24]
CLBLM_R_X5Y65.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y65.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y61.SS2BEG2.SE6END2
INT_R_X7Y59.IMUX14.SS2END2
CLBLM_R_X7Y59.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[24]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y59.EE2BEG2.LOGIC_OUTS_L20
INT_L_X6Y59.EL1BEG1.EE2END2
INT_R_X7Y59.IMUX19.EL1END1
CLBLM_R_X7Y59.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[23]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[23]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y64.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y63.SS2BEG1.SE2END1
INT_L_X6Y61.SS2BEG1.SS2END1
INT_L_X6Y59.ER1BEG2.SS2END1
INT_R_X7Y59.IMUX21.ER1END2
CLBLM_R_X7Y59.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[23]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y58.ER1BEG2.LOGIC_OUTS_L23
INT_R_X5Y58.ER1BEG3.ER1END2
INT_L_X6Y58.NE2BEG3.ER1END3
INT_R_X7Y59.IMUX23.NE2END3
CLBLM_R_X7Y59.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[22]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[22]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y64.SE6BEG0.LOGIC_OUTS22
INT_R_X7Y60.SW6BEG0.SE6END0
INT_R_X5Y56.SL1BEG0.SW6END0
INT_R_X5Y55.IMUX1.SL1END0
CLBLM_R_X5Y55.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[22]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y58.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y57.FAN_ALT0.SE2END0
INT_R_X5Y57.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y56.FAN_ALT5.FAN_BOUNCE_S3_0
INT_R_X5Y56.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y56.FAN_ALT2.FAN_BOUNCE5
INT_R_X5Y56.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y56.FAN_ALT4.FAN_BOUNCE2
INT_R_X5Y56.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y55.FAN_ALT1.FAN_BOUNCE_S3_4
INT_R_X5Y55.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y55.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y55.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[21]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[21]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y64.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y63.SS2BEG3.SE2END3
INT_L_X6Y61.SL1BEG3.SS2END3
INT_L_X6Y60.SE2BEG3.SL1END3
INT_R_X7Y59.IMUX39.SE2END3
CLBLM_R_X7Y59.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[21]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y58.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y58.NR1BEG2.EL1END2
INT_R_X5Y59.NL1BEG1.NR1END2
INT_R_X5Y60.EL1BEG0.NL1END1
INT_L_X6Y60.EL1BEG_N3.EL1END0
INT_R_X7Y59.IMUX46.EL1END3
CLBLM_R_X7Y59.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[20]
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y64.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y60.SW6BEG2.SE6END2
INT_R_X5Y56.NL1BEG2.SW6END2
INT_R_X5Y57.IMUX3.NL1END2
CLBLM_R_X5Y57.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[20]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y58.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y57.SL1BEG3.SR1END3
INT_L_X4Y56.ER1BEG_S0.SL1END3
INT_R_X5Y57.IMUX10.ER1END0
CLBLM_R_X5Y57.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[19]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y63.SS6BEG1.LOGIC_OUTS23
INT_R_X5Y57.SR1BEG2.SS6END1
INT_R_X5Y56.IMUX6.SR1END2
CLBLM_R_X5Y56.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[19]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y57.EL1BEG0.LOGIC_OUTS_L23
INT_R_X5Y57.SL1BEG0.EL1END0
INT_R_X5Y56.IMUX0.SL1END0
CLBLM_R_X5Y56.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[18]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y63.SS6BEG0.LOGIC_OUTS22
INT_R_X5Y57.SR1BEG1.SS6END0
INT_R_X5Y56.IMUX19.SR1END1
CLBLM_R_X5Y56.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[18]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y57.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y56.IMUX16.SE2END0
CLBLM_R_X5Y56.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[17]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y63.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y62.SE6BEG3.SE2END3
INT_L_X8Y58.SL1BEG3.SE6END3
INT_L_X8Y57.SW2BEG3.SL1END3
INT_R_X7Y56.IMUX7.SW2END3
CLBLM_R_X7Y56.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[17]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y57.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y57.SE2BEG2.EL1END2
INT_L_X6Y56.EL1BEG1.SE2END2
INT_R_X7Y56.IMUX2.EL1END1
CLBLM_R_X7Y56.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[16]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[16]
CLBLM_R_X5Y63.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y63.SE6BEG2.LOGIC_OUTS20
INT_R_X7Y59.SW2BEG2.SE6END2
INT_L_X6Y58.SW2BEG2.SW2END2
INT_R_X5Y57.SL1BEG2.SW2END2
INT_R_X5Y56.BYP_ALT2.SL1END2
INT_R_X5Y56.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y57.IMUX16.BYP_BOUNCE_N3_2
CLBLM_R_X5Y57.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[16]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y57.EL1BEG1.LOGIC_OUTS_L20
INT_R_X5Y57.IMUX25.EL1END1
CLBLM_R_X5Y57.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[15]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[15]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y62.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y61.SE2BEG1.SE2END1
INT_R_X7Y60.NR1BEG1.SE2END1
INT_R_X7Y61.NW2BEG1.NR1END1
INT_L_X6Y62.SS6BEG0.NW2END1
INT_L_X6Y56.SE2BEG0.SS6END0
INT_R_X7Y55.IMUX0.SE2END0
CLBLM_R_X7Y55.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[15]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y56.EE2BEG1.LOGIC_OUTS_L23
INT_L_X6Y56.SE2BEG1.EE2END1
INT_R_X7Y55.IMUX10.SE2END1
CLBLM_R_X7Y55.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[14]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[14]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y62.SE6BEG0.LOGIC_OUTS22
INT_R_X7Y58.SW6BEG0.SE6END0
INT_R_X5Y54.NL1BEG0.SW6END0
INT_R_X5Y55.IMUX40.NL1END0
CLBLM_R_X5Y55.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[14]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y56.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y55.IMUX38.EL1END3
CLBLM_R_X5Y55.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[13]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y62.SL1BEG3.LOGIC_OUTS21
INT_R_X5Y61.SS2BEG3.SL1END3
INT_R_X5Y59.SS2BEG3.SS2END3
INT_R_X5Y57.IMUX30.SS2END3
CLBLM_R_X5Y57.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[13]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y56.NE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y57.IMUX23.NE2END3
CLBLM_R_X5Y57.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[12]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y62.ER1BEG3.LOGIC_OUTS20
INT_L_X6Y62.SS2BEG3.ER1END3
INT_L_X6Y60.SS6BEG3.SS2END3
INT_L_X6Y54.SW6BEG3.SS6END3
INT_L_X4Y50.ER1BEG_S0.SW6END3
INT_R_X5Y51.IMUX9.ER1END0
CLBLM_R_X5Y51.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[12]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y56.SE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y55.SW6BEG2.SE2END2
INT_R_X3Y51.SE2BEG2.SW6END2
INT_L_X4Y50.ER1BEG3.SE2END2
INT_R_X5Y51.IMUX0.ER1END_N3_3
CLBLM_R_X5Y51.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[11]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y61.SR1BEG2.LOGIC_OUTS23
INT_R_X5Y60.ER1BEG3.SR1END2
INT_L_X6Y60.SS2BEG3.ER1END3
INT_L_X6Y58.SS6BEG3.SS2END3
INT_L_X6Y52.SW2BEG3.SS6END3
INT_R_X5Y52.IMUX8.SW2END_N0_3
CLBLM_R_X5Y52.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[11]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y55.EL1BEG0.LOGIC_OUTS_L23
INT_R_X5Y55.SE2BEG0.EL1END0
INT_L_X6Y54.WL1BEG_N3.SE2END0
INT_R_X5Y54.WR1BEG1.WL1END_N1_3
INT_L_X4Y54.SR1BEG1.WR1END1
INT_L_X4Y53.SE2BEG1.SR1END1
INT_R_X5Y52.IMUX2.SE2END1
CLBLM_R_X5Y52.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[10]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y61.SL1BEG0.LOGIC_OUTS22
INT_R_X5Y60.SW2BEG0.SL1END0
INT_L_X4Y59.SE6BEG0.SW2END0
INT_L_X6Y55.SW2BEG0.SE6END0
INT_R_X5Y54.IMUX9.SW2END0
CLBLM_R_X5Y54.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[10]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y55.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y54.IMUX6.EL1END3
CLBLM_R_X5Y54.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[9]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y61.SR1BEG_S0.LOGIC_OUTS21
INT_R_X5Y61.SS2BEG0.SR1BEG_S0
INT_R_X5Y59.SS6BEG0.SS2END0
INT_R_X5Y53.SL1BEG0.SS6END0
INT_R_X5Y52.IMUX17.SL1END0
CLBLM_R_X5Y52.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[9]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y55.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y55.SL1BEG2.EL1END2
INT_R_X5Y54.SL1BEG2.SL1END2
INT_R_X5Y53.SS2BEG2.SL1END2
INT_R_X5Y51.BYP_ALT2.SS2END2
INT_R_X5Y51.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y52.IMUX24.BYP_BOUNCE_N3_2
CLBLM_R_X5Y52.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[8]
CLBLM_R_X5Y61.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y61.SL1BEG2.LOGIC_OUTS20
INT_R_X5Y60.SR1BEG3.SL1END2
INT_R_X5Y59.SW2BEG3.SR1END3
INT_L_X4Y58.SE6BEG3.SW2END3
INT_L_X6Y54.WL1BEG2.SE6END3
INT_R_X5Y54.IMUX14.WL1END2
CLBLM_R_X5Y54.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[8]
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y55.EL1BEG1.LOGIC_OUTS_L20
INT_R_X5Y55.SL1BEG1.EL1END1
INT_R_X5Y54.IMUX19.SL1END1
CLBLM_R_X5Y54.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[7]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y60.SE6BEG1.LOGIC_OUTS23
INT_R_X7Y56.SW2BEG1.SE6END1
INT_L_X6Y55.SW2BEG1.SW2END1
INT_R_X5Y54.SL1BEG1.SW2END1
INT_R_X5Y53.SR1BEG2.SL1END1
INT_R_X5Y52.IMUX22.SR1END2
CLBLM_R_X5Y52.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[7]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y54.SE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y53.SL1BEG1.SE2END1
INT_R_X5Y52.FAN_ALT2.SL1END1
INT_R_X5Y52.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y52.IMUX32.FAN_BOUNCE2
CLBLM_R_X5Y52.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[6]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y60.SE6BEG0.LOGIC_OUTS22
INT_R_X7Y56.SW6BEG0.SE6END0
INT_R_X5Y52.SR1BEG1.SW6END0
INT_R_X5Y51.IMUX19.SR1END1
CLBLM_R_X5Y51.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[6]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y54.SS2BEG0.LOGIC_OUTS_L22
INT_L_X4Y52.SE2BEG0.SS2END0
INT_R_X5Y51.IMUX16.SE2END0
CLBLM_R_X5Y51.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[5]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y60.SS2BEG3.LOGIC_OUTS21
INT_R_X5Y58.SS6BEG3.SS2END3
INT_R_X5Y52.SL1BEG3.SS6END3
INT_R_X5Y51.IMUX30.SL1END3
CLBLM_R_X5Y51.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[5]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y54.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y52.SE2BEG3.SS2END3
INT_R_X5Y51.IMUX23.SE2END3
CLBLM_R_X5Y51.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[4]
CLBLM_R_X5Y60.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y60.SE2BEG2.LOGIC_OUTS20
INT_L_X6Y59.SW6BEG2.SE2END2
INT_L_X4Y55.SE6BEG2.SW6END2
INT_L_X6Y51.WL1BEG1.SE6END2
INT_R_X5Y51.BYP_ALT5.WL1END1
INT_R_X5Y51.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y51.IMUX39.BYP_BOUNCE5
CLBLM_R_X5Y51.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[4]
CLBLL_L_X4Y54.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y54.SS2BEG2.LOGIC_OUTS_L20
INT_L_X4Y52.SE2BEG2.SS2END2
INT_R_X5Y51.IMUX37.SE2END2
CLBLM_R_X5Y51.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[3]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y59.SE2BEG1.LOGIC_OUTS23
INT_L_X6Y58.SS2BEG1.SE2END1
INT_L_X6Y56.SS6BEG1.SS2END1
INT_L_X6Y50.SE2BEG1.SS6END1
INT_R_X7Y49.IMUX2.SE2END1
CLBLM_R_X7Y49.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[3]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y53.EE2BEG1.LOGIC_OUTS_L23
INT_L_X6Y53.SL1BEG1.EE2END1
INT_L_X6Y52.SW2BEG1.SL1END1
INT_R_X5Y51.SS2BEG1.SW2END1
INT_R_X5Y49.EE2BEG1.SS2END1
INT_R_X7Y49.IMUX11.EE2END1
CLBLM_R_X7Y49.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[2]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y59.SE2BEG0.LOGIC_OUTS22
INT_L_X6Y58.SS6BEG0.SE2END0
INT_L_X6Y52.SE6BEG0.SS6END0
INT_L_X8Y48.SL1BEG0.SE6END0
INT_L_X8Y47.IMUX_L8.SL1END0
CLBLM_L_X8Y47.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[2]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y53.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y52.ER1BEG_S0.EL1END3
INT_L_X6Y53.SS2BEG0.ER1END0
INT_L_X6Y51.SS2BEG0.SS2END0
INT_L_X6Y49.SS2BEG0.SS2END0
INT_L_X6Y47.EE2BEG0.SS2END0
INT_L_X8Y47.IMUX_L1.EE2END0
CLBLM_L_X8Y47.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[1]
CLBLM_R_X5Y59.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y59.SL1BEG3.LOGIC_OUTS21
INT_R_X5Y58.SS2BEG3.SL1END3
INT_R_X5Y56.SW2BEG3.SS2END3
INT_L_X4Y55.SE6BEG3.SW2END3
INT_L_X6Y51.SW2BEG3.SE6END3
INT_R_X5Y50.SS2BEG3.SW2END3
INT_R_X5Y49.IMUX0.SS2END_N0_3
CLBLM_R_X5Y49.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[1]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y53.SE6BEG3.LOGIC_OUTS_L21
INT_L_X6Y49.WL1BEG2.SE6END3
INT_R_X5Y49.IMUX6.WL1END2
CLBLM_R_X5Y49.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$3004_Y[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5307.Y[0]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y47.IMUX3.LOGIC_OUTS23
CLBLM_R_X5Y47.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5295.Y[0]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y47.IMUX10.LOGIC_OUTS19
CLBLM_R_X5Y47.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[31]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[31]
CLBLL_L_X4Y97.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y97.SS2BEG1.LOGIC_OUTS_L23
INT_L_X4Y95.IMUX_L3.SS2END1
CLBLL_L_X4Y95.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[31]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y82.NR1BEG1.LOGIC_OUTS_L23
INT_L_X4Y83.NR1BEG1.NR1END1
INT_L_X4Y84.NN2BEG1.NR1END1
INT_L_X4Y86.NN2BEG1.NN2END1
INT_L_X4Y88.NN6BEG1.NN2END1
INT_L_X4Y94.NL1BEG0.NN6END1
INT_L_X4Y95.IMUX_L0.NL1END0
CLBLL_L_X4Y95.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[30]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[30]
CLBLL_L_X4Y97.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y97.SL1BEG0.LOGIC_OUTS_L22
INT_L_X4Y96.IMUX_L9.SL1END0
CLBLL_L_X4Y96.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[30]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y82.SW2BEG0.LOGIC_OUTS_L22
INT_R_X3Y81.NL1BEG0.SW2END0
INT_R_X3Y82.NE2BEG0.NL1END0
INT_L_X4Y83.NN6BEG0.NE2END0
INT_L_X4Y89.NN6BEG0.NN6END0
INT_L_X4Y95.NR1BEG0.NN6END0
INT_L_X4Y96.IMUX_L0.NR1END0
CLBLL_L_X4Y96.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[29]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[29]
CLBLL_L_X4Y97.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y97.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y96.IMUX_L16.SS2END_N0_3
CLBLL_L_X4Y96.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[29]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y82.NN2BEG3.LOGIC_OUTS_L21
INT_L_X4Y84.NN2BEG3.NN2END3
INT_L_X4Y86.NR1BEG3.NN2END3
INT_L_X4Y87.NN2BEG3.NR1END3
INT_L_X4Y89.NN6BEG3.NN2END3
INT_L_X4Y95.NR1BEG3.NN6END3
INT_L_X4Y96.IMUX_L14.NR1END3
CLBLL_L_X4Y96.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[28]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[28]
CLBLL_L_X4Y97.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y97.SL1BEG2.LOGIC_OUTS_L20
INT_L_X4Y96.SS2BEG2.SL1END2
INT_L_X4Y94.IMUX_L14.SS2END2
CLBLL_L_X4Y94.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[28]
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y82.NL1BEG1.LOGIC_OUTS_L20
INT_L_X4Y83.NN2BEG1.NL1END1
INT_L_X4Y85.NW6BEG1.NN2END1
INT_L_X2Y89.NE6BEG1.NW6END1
INT_L_X4Y93.NL1BEG0.NE6END1
INT_L_X4Y94.IMUX_L16.NL1END0
CLBLL_L_X4Y94.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[27]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[27]
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y96.SL1BEG1.LOGIC_OUTS_L23
INT_L_X4Y95.SS2BEG1.SL1END1
INT_L_X4Y93.SS6BEG1.SS2END1
INT_L_X4Y87.SS2BEG1.SS6END1
INT_L_X4Y85.IMUX_L3.SS2END1
CLBLL_L_X4Y85.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[27]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y81.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y82.NE2BEG0.NL1END0
INT_R_X5Y83.NL1BEG_N3.NE2END0
INT_R_X5Y83.NR1BEG3.NL1BEG_N3
INT_R_X5Y84.WR1BEG_S0.NR1END3
INT_L_X4Y85.IMUX_L9.WR1END0
CLBLL_L_X4Y85.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[26]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[26]
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y96.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y95.SW6BEG0.SE2END0
INT_R_X3Y91.SS6BEG0.SW6END0
INT_R_X3Y85.ER1BEG1.SS6END0
INT_L_X4Y85.IMUX_L19.ER1END1
CLBLL_L_X4Y85.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[26]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y81.NN2BEG0.LOGIC_OUTS_L22
INT_L_X4Y83.NN2BEG0.NN2END0
INT_L_X4Y85.IMUX_L16.NN2END0
CLBLL_L_X4Y85.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[25]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[25]
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y96.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y94.SE2BEG3.SS2END3
INT_R_X5Y93.SS2BEG3.SE2END3
INT_R_X5Y91.IMUX23.SS2END3
CLBLM_R_X5Y91.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[25]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y81.NN2BEG3.LOGIC_OUTS_L21
INT_L_X4Y83.NE2BEG3.NN2END3
INT_R_X5Y84.NN6BEG3.NE2END3
INT_R_X5Y90.NR1BEG3.NN6END3
INT_R_X5Y91.IMUX30.NR1END3
CLBLM_R_X5Y91.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[24]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[24]
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y96.SS6BEG2.LOGIC_OUTS_L20
INT_L_X4Y90.SE2BEG2.SS6END2
INT_R_X5Y89.IMUX36.SE2END2
CLBLM_R_X5Y89.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[24]
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y81.NE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y82.NE2BEG2.NE2END2
INT_L_X6Y83.NN6BEG2.NE2END2
INT_L_X6Y89.WR1BEG3.NN6END2
INT_R_X5Y89.IMUX46.WR1END3
CLBLM_R_X5Y89.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[23]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[23]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y95.SL1BEG1.LOGIC_OUTS_L23
INT_L_X4Y94.IMUX_L3.SL1END1
CLBLL_L_X4Y94.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[23]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y80.NN6BEG1.LOGIC_OUTS_L23
INT_L_X4Y86.NR1BEG1.NN6END1
INT_L_X4Y87.NW2BEG1.NR1END1
INT_R_X3Y88.NN6BEG1.NW2END1
INT_R_X3Y94.EL1BEG0.NN6END1
INT_L_X4Y94.IMUX_L0.EL1END0
CLBLL_L_X4Y94.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[22]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[22]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y95.SL1BEG0.LOGIC_OUTS_L22
INT_L_X4Y94.FAN_ALT0.SL1END0
INT_L_X4Y94.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y93.IMUX_L20.FAN_BOUNCE_S3_0
CLBLL_L_X4Y93.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[22]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y80.NW6BEG0.LOGIC_OUTS_L22
INT_L_X2Y84.NE6BEG0.NW6END0
INT_L_X4Y88.NN6BEG0.NE6END0
INT_L_X4Y93.SR1BEG_S0.NN6END_S1_0
INT_L_X4Y93.IMUX_L33.SR1BEG_S0
CLBLL_L_X4Y93.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[21]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[21]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y95.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y93.SE2BEG3.SS2END3
INT_R_X5Y92.SL1BEG3.SE2END3
INT_R_X5Y91.IMUX6.SL1END3
CLBLM_R_X5Y91.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[21]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y80.NL1BEG2.LOGIC_OUTS_L21
INT_L_X4Y81.NL1BEG1.NL1END2
INT_L_X4Y82.NN2BEG1.NL1END1
INT_L_X4Y84.NN6BEG1.NN2END1
INT_L_X4Y90.NE2BEG1.NN6END1
INT_R_X5Y91.IMUX10.NE2END1
CLBLM_R_X5Y91.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[20]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[20]
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y95.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y94.LH12.SR1END3
INT_L_X4Y94.SE6BEG0.LH12
INT_L_X6Y90.SW2BEG0.SE6END0
INT_R_X5Y89.IMUX10.SW2END0
CLBLM_R_X5Y89.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[20]
CLBLL_L_X4Y80.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y80.NE6BEG2.LOGIC_OUTS_L20
INT_L_X6Y84.NN2BEG2.NE6END2
INT_L_X6Y86.WR1BEG3.NN2END2
INT_R_X5Y86.NN2BEG3.WR1END3
INT_R_X5Y88.BYP_ALT6.NN2END3
INT_R_X5Y88.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y89.IMUX0.BYP_BOUNCE_N3_6
CLBLM_R_X5Y89.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[19]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[19]
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y94.SS2BEG1.LOGIC_OUTS_L23
INT_L_X4Y92.SE2BEG1.SS2END1
INT_R_X5Y91.SL1BEG1.SE2END1
INT_R_X5Y90.SR1BEG2.SL1END1
INT_R_X5Y89.IMUX14.SR1END2
CLBLM_R_X5Y89.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[19]
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y79.NE6BEG1.LOGIC_OUTS_L23
INT_L_X6Y83.NW2BEG1.NE6END1
INT_R_X5Y84.NN2BEG1.NW2END1
INT_R_X5Y86.NN2BEG1.NN2END1
INT_R_X5Y88.NR1BEG1.NN2END1
INT_R_X5Y89.IMUX19.NR1END1
CLBLM_R_X5Y89.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[18]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[18]
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y94.SE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y93.SS6BEG0.SE2END0
INT_R_X5Y87.SR1BEG1.SS6END0
INT_R_X5Y86.IMUX3.SR1END1
CLBLM_R_X5Y86.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[18]
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y79.NN6BEG0.LOGIC_OUTS_L22
INT_L_X4Y85.NE2BEG0.NN6END0
INT_R_X5Y86.IMUX0.NE2END0
CLBLM_R_X5Y86.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[17]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[17]
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y94.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y94.LV_L0.SR1BEG_S0
INT_L_X4Y94.SS6BEG0.LV_L0
INT_L_X4Y88.ER1BEG1.SS6END0
INT_R_X5Y88.IMUX19.ER1END1
CLBLM_R_X5Y88.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[17]
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y79.NL1BEG2.LOGIC_OUTS_L21
INT_L_X4Y80.NL1BEG1.NL1END2
INT_L_X4Y81.EE2BEG1.NL1END1
INT_L_X6Y81.NN6BEG1.EE2END1
INT_L_X6Y87.NW2BEG1.NN6END1
INT_R_X5Y88.IMUX26.NW2END1
CLBLM_R_X5Y88.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[16]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[16]
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y94.SE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y93.SS2BEG2.SE2END2
INT_R_X5Y91.IMUX14.SS2END2
CLBLM_R_X5Y91.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[16]
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y79.EE2BEG2.LOGIC_OUTS_L20
INT_L_X6Y79.WR1BEG3.EE2END2
INT_R_X5Y79.NW2BEG3.WR1END3
INT_L_X4Y80.NN6BEG3.NW2END3
INT_L_X4Y86.NE6BEG3.NN6END3
INT_L_X6Y90.WR1BEG_S0.NE6END3
INT_R_X5Y91.IMUX16.WR1END0
CLBLM_R_X5Y91.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[15]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[15]
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y93.SE6BEG1.LOGIC_OUTS_L23
INT_L_X6Y89.SW2BEG1.SE6END1
INT_R_X5Y88.IMUX3.SW2END1
CLBLM_R_X5Y88.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[15]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y78.NN2BEG1.LOGIC_OUTS_L23
INT_L_X4Y80.NW6BEG1.NN2END1
INT_L_X2Y84.NE6BEG1.NW6END1
INT_L_X4Y88.EL1BEG0.NE6END1
INT_R_X5Y88.IMUX9.EL1END0
CLBLM_R_X5Y88.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[14]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[14]
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y93.SS6BEG0.LOGIC_OUTS_L22
INT_L_X4Y87.ER1BEG1.SS6END0
INT_R_X5Y87.IMUX3.ER1END1
CLBLM_R_X5Y87.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[14]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y78.NN2BEG0.LOGIC_OUTS_L22
INT_L_X4Y80.NN6BEG0.NN2END0
INT_L_X4Y86.NE2BEG0.NN6END0
INT_R_X5Y87.IMUX0.NE2END0
CLBLM_R_X5Y87.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[13]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[13]
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y93.SE6BEG3.LOGIC_OUTS_L21
INT_L_X6Y89.SW2BEG3.SE6END3
INT_R_X5Y88.SS2BEG3.SW2END3
INT_R_X5Y86.SL1BEG3.SS2END3
INT_R_X5Y85.SR1BEG_S0.SL1END3
INT_R_X5Y85.IMUX2.SR1BEG_S0
CLBLM_R_X5Y85.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[13]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y78.NN6BEG3.LOGIC_OUTS_L21
INT_L_X4Y84.EE2BEG3.NN6END3
INT_L_X6Y84.WR1BEG_S0.EE2END3
INT_R_X5Y85.IMUX1.WR1END0
CLBLM_R_X5Y85.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[12]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[12]
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y93.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y92.LH12.SR1END3
INT_L_X4Y92.SS6BEG0.LH12
INT_L_X4Y86.SE2BEG0.SS6END0
INT_R_X5Y85.IMUX17.SE2END0
CLBLM_R_X5Y85.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[12]
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y78.NE6BEG2.LOGIC_OUTS_L20
INT_L_X6Y82.WR1BEG3.NE6END2
INT_R_X5Y82.NN2BEG3.WR1END3
INT_R_X5Y84.BYP_ALT6.NN2END3
INT_R_X5Y84.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y85.IMUX18.BYP_BOUNCE_N3_6
CLBLM_R_X5Y85.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[11]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[11]
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y92.SW6BEG1.LOGIC_OUTS_L23
INT_L_X2Y88.SE6BEG1.SW6END1
INT_L_X4Y84.SE2BEG1.SE6END1
INT_R_X5Y83.IMUX10.SE2END1
CLBLM_R_X5Y83.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[11]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y77.NE6BEG1.LOGIC_OUTS_L23
INT_L_X6Y81.NN2BEG1.NE6END1
INT_L_X6Y83.WR1BEG2.NN2END1
INT_R_X5Y83.FAN_ALT5.WR1END2
INT_R_X5Y83.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y83.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y83.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[10]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[10]
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y92.NR1BEG0.LOGIC_OUTS_L22
INT_L_X4Y93.LV_L18.NR1END0
INT_L_X4Y93.LVB_L0.LV_L18
INT_L_X4Y93.SS6BEG2.LVB_L0
INT_L_X4Y87.SS6BEG2.SS6END2
INT_L_X4Y81.SS2BEG2.SS6END2
INT_L_X4Y79.IMUX_L6.SS2END2
CLBLL_L_X4Y79.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[10]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y77.NE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y78.NW2BEG0.NE2END0
INT_L_X4Y79.IMUX_L0.NW2END0
CLBLL_L_X4Y79.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[9]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[9]
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y92.SE6BEG3.LOGIC_OUTS_L21
INT_L_X6Y88.SW2BEG3.SE6END3
INT_R_X5Y87.SR1BEG_S0.SW2END3
INT_R_X5Y87.IMUX25.SR1BEG_S0
CLBLM_R_X5Y87.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[9]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y77.NW6BEG3.LOGIC_OUTS_L21
INT_L_X2Y81.NE6BEG3.NW6END3
INT_L_X4Y85.NR1BEG3.NE6END3
INT_L_X4Y86.NE2BEG3.NR1END3
INT_R_X5Y87.IMUX14.NE2END3
CLBLM_R_X5Y87.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[8]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[8]
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y92.SE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y91.SS6BEG2.SE2END2
INT_R_X5Y85.SS2BEG2.SS6END2
INT_R_X5Y83.IMUX14.SS2END2
CLBLM_R_X5Y83.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[8]
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y77.NW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y78.NE6BEG2.NW2END2
INT_R_X5Y82.NL1BEG1.NE6END2
INT_R_X5Y83.IMUX25.NL1END1
CLBLM_R_X5Y83.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[7]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[7]
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y91.SS6BEG1.LOGIC_OUTS_L23
INT_L_X4Y85.SW6BEG1.SS6END1
INT_L_X2Y81.SE6BEG1.SW6END1
INT_L_X4Y77.SW2BEG1.SE6END1
INT_R_X3Y76.NL1BEG1.SW2END1
INT_R_X3Y77.EL1BEG0.NL1END1
INT_L_X4Y77.SS2BEG0.EL1END0
INT_L_X4Y75.SL1BEG0.SS2END0
INT_L_X4Y74.IMUX_L9.SL1END0
CLBLL_L_X4Y74.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[7]
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y76.SS2BEG1.LOGIC_OUTS_L23
INT_L_X4Y74.IMUX_L3.SS2END1
CLBLL_L_X4Y74.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[6]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[6]
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y91.SR1BEG1.LOGIC_OUTS_L22
INT_L_X4Y90.SW2BEG1.SR1END1
INT_R_X3Y89.SL1BEG1.SW2END1
INT_R_X3Y88.SE2BEG1.SL1END1
INT_L_X4Y87.SS6BEG1.SE2END1
INT_L_X4Y81.SW2BEG1.SS6END1
INT_R_X3Y80.IMUX3.SW2END1
CLBLM_R_X3Y80.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[6]
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y76.NW2BEG0.LOGIC_OUTS_L22
INT_R_X3Y77.NN2BEG0.NW2END0
INT_R_X3Y79.NR1BEG0.NN2END0
INT_R_X3Y80.IMUX9.NR1END0
CLBLM_R_X3Y80.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[5]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[5]
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y91.ER1BEG_S0.LOGIC_OUTS_L21
INT_R_X5Y92.LV18.ER1END0
INT_R_X5Y92.NW6BEG3.LV18
INT_R_X3Y96.LVB12.NW6END3
INT_R_X3Y84.SS6BEG2.LVB0
INT_R_X3Y78.SE6BEG2.SS6END2
INT_R_X5Y74.WL1BEG1.SE6END2
INT_L_X4Y74.IMUX_L19.WL1END1
CLBLL_L_X4Y74.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[5]
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y76.SL1BEG3.LOGIC_OUTS_L21
INT_L_X4Y75.SS2BEG3.SL1END3
INT_L_X4Y74.IMUX_L16.SS2END_N0_3
CLBLL_L_X4Y74.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[4]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[4]
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y91.SL1BEG2.LOGIC_OUTS_L20
INT_L_X4Y90.SS2BEG2.SL1END2
INT_L_X4Y88.SW6BEG2.SS2END2
INT_L_X2Y84.SE6BEG2.SW6END2
INT_L_X4Y80.SS2BEG2.SE6END2
INT_L_X4Y78.IMUX_L6.SS2END2
CLBLL_L_X4Y78.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[4]
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y76.NL1BEG1.LOGIC_OUTS_L20
INT_L_X4Y77.NW2BEG1.NL1END1
INT_R_X3Y78.EL1BEG0.NW2END1
INT_L_X4Y78.IMUX_L0.EL1END0
CLBLL_L_X4Y78.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[3]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[3]
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y90.SS6BEG1.LOGIC_OUTS_L23
INT_L_X4Y84.SS6BEG1.SS6END1
INT_L_X4Y78.SE2BEG1.SS6END1
INT_R_X5Y77.SW2BEG1.SE2END1
INT_L_X4Y76.IMUX_L3.SW2END1
CLBLL_L_X4Y76.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[3]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y75.NR1BEG1.LOGIC_OUTS_L23
INT_L_X4Y76.FAN_ALT2.NR1END1
INT_L_X4Y76.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y76.IMUX_L0.FAN_BOUNCE2
CLBLL_L_X4Y76.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[2]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[2]
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y90.EL1BEG_N3.LOGIC_OUTS_L22
INT_R_X5Y89.SS2BEG3.EL1END3
INT_R_X5Y88.NW6BEG0.SS2END_N0_3
INT_R_X3Y91.SS6BEG3.NW6END_S0_0
INT_R_X3Y85.SS6BEG3.SS6END3
INT_R_X3Y79.SE6BEG3.SS6END3
INT_R_X5Y75.SW2BEG3.SE6END3
INT_L_X4Y74.IMUX_L30.SW2END3
CLBLL_L_X4Y74.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[2]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y75.SR1BEG1.LOGIC_OUTS_L22
INT_L_X4Y74.IMUX_L20.SR1END1
CLBLL_L_X4Y74.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[1]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[1]
CLBLL_L_X4Y90.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y90.SS6BEG3.LOGIC_OUTS_L21
INT_L_X4Y84.SE2BEG3.SS6END3
INT_R_X5Y83.SW2BEG3.SE2END3
INT_L_X4Y82.SS6BEG3.SW2END3
INT_L_X4Y76.SS2BEG3.SS6END3
INT_L_X4Y74.IMUX_L46.SS2END3
CLBLL_L_X4Y74.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[1]
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y75.SL1BEG3.LOGIC_OUTS_L21
INT_L_X4Y74.IMUX_L39.SL1END3
CLBLL_L_X4Y74.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$abc$16135$procmux$2993_Y[0]
# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5310.Y[0]
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y69.SS2BEG0.LOGIC_OUTS_L22
INT_L_X4Y67.IMUX_L24.SS2END0
CLBLL_L_X4Y67.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5298.Y[0]
CLBLL_L_X4Y72.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y72.SR1BEG1.LOGIC_OUTS_L8
INT_L_X4Y71.SS2BEG1.SR1END1
INT_L_X4Y69.SS2BEG1.SS2END1
INT_L_X4Y67.IMUX_L27.SS2END1
CLBLL_L_X4Y67.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[29]
INT_R_X5Y97.WR1BEG2.WW2END0
INT_L_X4Y97.IMUX_L27.WR1END2
CLBLL_L_X4Y97.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X7Y97.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y97.WW2BEG0.LOGIC_OUTS22
INT_R_X5Y97.IMUX18.WW2END0
CLBLM_R_X5Y97.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[29]
INT_R_X7Y92.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y92.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y92.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y92.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y94.NN2BEG0.NN2END0
INT_R_X7Y96.NR1BEG0.NN2END0
INT_R_X7Y97.IMUX32.NR1END0
CLBLM_R_X7Y97.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[27]
INT_R_X5Y96.WR1BEG2.LOGIC_OUTS19
INT_L_X4Y96.IMUX_L44.WR1END2
CLBLL_L_X4Y96.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y96.NL1BEG0.LOGIC_OUTS19
INT_R_X5Y96.IMUX47.NL1END_S3_0
CLBLM_R_X5Y96.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[27]
INT_R_X7Y96.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y96.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y96.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y96.WW2BEG0.LOGIC_OUTS4
INT_R_X5Y96.IMUX41.WW2END0
CLBLM_R_X5Y96.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[26]
INT_R_X5Y96.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y96.IMUX_L28.WL1END2
CLBLL_L_X4Y96.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y96.IMUX22.LOGIC_OUTS11
CLBLM_R_X5Y96.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[26]
INT_R_X5Y96.IMUX19.LOGIC_OUTS1
CLBLM_R_X5Y96.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y96.BYP_ALT5.LOGIC_OUTS1
INT_R_X5Y96.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y96.IMUX39.BYP_BOUNCE5
CLBLM_R_X5Y96.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[25]
CLBLM_R_X7Y96.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X7Y96.WL1BEG0.LOGIC_OUTS9
INT_L_X6Y96.WW2BEG0.WL1END0
INT_L_X4Y96.IMUX_L18.WW2END0
CLBLL_L_X4Y96.CLBLL_LL_B2.CLBLL_IMUX18
CLBLM_R_X7Y96.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y96.WW2BEG3.LOGIC_OUTS17
INT_R_X5Y96.IMUX15.WW2END3
CLBLM_R_X5Y96.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[25]
INT_R_X5Y96.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y96.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y96.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y96.ER1BEG1.LOGIC_OUTS0
INT_L_X6Y96.EL1BEG0.ER1END1
INT_R_X7Y96.IMUX16.EL1END0
CLBLM_R_X7Y96.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[24]
INT_R_X5Y96.WL1BEG_N3.WL1END0
INT_L_X4Y96.IMUX_L8.WL1END_N1_3
CLBLL_L_X4Y96.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X7Y96.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X7Y96.WL1BEG1.LOGIC_OUTS14
INT_L_X6Y96.WL1BEG0.WL1END1
INT_R_X5Y96.IMUX2.WL1END0
CLBLM_R_X5Y96.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[24]
INT_R_X7Y93.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y93.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y93.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y93.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y95.NR1BEG0.NN2END0
INT_R_X7Y96.IMUX32.NR1END0
CLBLM_R_X7Y96.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[23]
INT_R_X5Y95.WR1BEG3.WR1END2
INT_L_X4Y95.IMUX_L38.WR1END3
CLBLL_L_X4Y95.CLBLL_LL_D3.CLBLL_IMUX38
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y95.WL1BEG0.LOGIC_OUTS19
INT_L_X6Y95.WR1BEG2.WL1END0
INT_R_X5Y95.IMUX44.WR1END2
CLBLM_R_X5Y95.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[23]
INT_R_X7Y95.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y95.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y95.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y95.IMUX46.NL1BEG_N3
CLBLM_R_X7Y95.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[22]
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y95.WR1BEG2.LOGIC_OUTS19
INT_L_X4Y95.IMUX_L28.WR1END2
CLBLL_L_X4Y95.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y95.IMUX22.LOGIC_OUTS11
CLBLM_R_X5Y95.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[22]
INT_R_X7Y95.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y95.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y95.WW2BEG1.LOGIC_OUTS5
INT_R_X5Y95.IMUX36.WW2END1
CLBLM_R_X5Y95.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[20]
INT_L_X4Y95.IMUX_L11.ER1END1
CLBLL_L_X4Y95.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y95.WW4BEG1.LOGIC_OUTS23
INT_R_X3Y95.ER1BEG1.WW4END1
INT_L_X4Y95.EL1BEG0.ER1END1
INT_R_X5Y95.IMUX1.EL1END0
CLBLM_R_X5Y95.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[20]
INT_R_X7Y95.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y95.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y95.IMUX45.LOGIC_OUTS6
CLBLM_R_X7Y95.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[19]
INT_L_X4Y94.IMUX_L40.ER1END0
CLBLL_L_X4Y94.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X7Y94.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y94.WW4BEG0.LOGIC_OUTS22
INT_R_X3Y93.ER1BEG_S0.WW4END_S0_0
INT_L_X4Y94.NE2BEG0.ER1END0
INT_R_X5Y94.IMUX47.NE2END_S3_0
CLBLM_R_X5Y94.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[19]
INT_R_X7Y94.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y94.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y94.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y94.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y94.IMUX31.NL1END_S3_0
CLBLM_R_X7Y94.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[24]
INT_R_X7Y64.WW2BEG3.LOGIC_OUTS17
INT_R_X5Y65.IMUX8.WW2END_N0_3
CLBLM_R_X5Y65.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y64.SR1BEG_S0.LOGIC_OUTS17
INT_R_X7Y64.SE2BEG0.SR1BEG_S0
INT_L_X8Y63.SS6BEG0.SE2END0
INT_L_X8Y57.SR1BEG1.SS6END0
INT_L_X8Y56.IMUX_L11.SR1END1
CLBLM_L_X8Y56.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[24]
INT_R_X7Y64.IMUX0.LOGIC_OUTS0
CLBLM_R_X7Y64.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y64.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y64.IMUX16.LOGIC_OUTS0
CLBLM_R_X7Y64.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[23]
INT_R_X7Y55.WR1BEG2.LOGIC_OUTS19
INT_L_X6Y55.WR1BEG3.WR1END2
INT_R_X5Y55.NN2BEG3.WR1END3
INT_R_X5Y57.NN6BEG3.NN2END3
INT_R_X5Y63.NL1BEG2.NN6END3
INT_R_X5Y64.IMUX44.NL1END2
CLBLM_R_X5Y64.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y55.ER1BEG2.LOGIC_OUTS19
INT_L_X8Y55.IMUX_L44.ER1END2
CLBLM_L_X8Y55.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[23]
INT_R_X7Y54.IMUX19.LOGIC_OUTS1
CLBLM_R_X7Y54.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y54.NR1BEG1.LOGIC_OUTS1
INT_R_X7Y55.GFAN1.NR1END1
INT_R_X7Y55.IMUX36.GFAN1
CLBLM_R_X7Y55.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[22]
INT_R_X7Y55.NR1BEG3.LOGIC_OUTS17
INT_R_X7Y56.NE2BEG3.NR1END3
INT_L_X8Y57.NW2BEG3.NE2END3
INT_R_X7Y58.NW6BEG3.NW2END3
INT_R_X5Y62.NN2BEG3.NW6END3
INT_R_X5Y64.IMUX22.NN2END3
CLBLM_R_X5Y64.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y55.EL1BEG2.LOGIC_OUTS17
INT_L_X8Y55.IMUX_L28.EL1END2
CLBLM_L_X8Y55.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[22]
INT_R_X7Y54.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y54.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y54.NR1BEG0.LOGIC_OUTS4
INT_R_X7Y55.IMUX16.NR1END0
CLBLM_R_X7Y55.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[21]
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y55.WR1BEG_S0.LOGIC_OUTS15
INT_L_X6Y56.NW2BEG0.WR1END0
INT_R_X5Y57.NN6BEG0.NW2END0
INT_R_X5Y63.NR1BEG0.NN6END0
INT_R_X5Y64.IMUX24.NR1END0
CLBLM_R_X5Y64.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y55.EL1BEG0.LOGIC_OUTS23
INT_L_X8Y55.IMUX_L24.EL1END0
CLBLM_L_X8Y55.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[21]
INT_R_X7Y55.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y55.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y55.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y55.IMUX47.NL1END_S3_0
CLBLM_R_X7Y55.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[20]
INT_R_X7Y56.NW2BEG0.NR1END0
INT_L_X6Y57.NE6BEG0.NW2END0
INT_L_X8Y61.NW6BEG0.NE6END0
INT_L_X6Y64.SW2BEG3.NW6END_S0_0
INT_R_X5Y64.IMUX8.SW2END_N0_3
CLBLM_R_X5Y64.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y55.NR1BEG0.LOGIC_OUTS18
INT_R_X7Y56.EL1BEG_N3.NR1END0
INT_L_X8Y55.IMUX_L7.EL1END3
CLBLM_L_X8Y55.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[20]
INT_R_X7Y54.IMUX20.LOGIC_OUTS2
CLBLM_R_X7Y54.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y54.NL1BEG1.LOGIC_OUTS2
INT_R_X7Y55.IMUX33.NL1END1
CLBLM_R_X7Y55.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[19]
INT_R_X7Y54.WW2BEG1.LOGIC_OUTS19
INT_R_X5Y54.NN6BEG2.WW2END1
INT_R_X5Y60.NN2BEG2.NN6END2
INT_R_X5Y62.BYP_ALT2.NN2END2
INT_R_X5Y62.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y63.IMUX40.BYP_BOUNCE_N3_2
CLBLM_R_X5Y63.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y54.ER1BEG2.LOGIC_OUTS19
INT_L_X8Y54.IMUX_L44.ER1END2
CLBLM_L_X8Y54.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[19]
INT_R_X7Y50.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y50.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y50.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y50.NN2BEG3.NL1BEG_N3
INT_R_X7Y52.NN2BEG3.NN2END3
INT_R_X7Y54.IMUX46.NN2END3
CLBLM_R_X7Y54.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[18]
INT_R_X7Y54.NW2BEG3.LOGIC_OUTS15
INT_L_X6Y55.NW2BEG3.NW2END3
INT_R_X5Y56.NN6BEG3.NW2END3
INT_R_X5Y62.NR1BEG3.NN6END3
INT_R_X5Y63.IMUX22.NR1END3
CLBLM_R_X5Y63.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y54.EL1BEG2.LOGIC_OUTS15
INT_L_X8Y54.IMUX_L28.EL1END2
CLBLM_L_X8Y54.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[18]
INT_R_X7Y52.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y52.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y52.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y54.IMUX40.NN2END0
CLBLM_R_X7Y54.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[17]
INT_L_X8Y54.NR1BEG0.EL1END0
INT_L_X8Y55.NE2BEG0.NR1END0
INT_R_X9Y56.WW4BEG0.NE2END0
INT_R_X5Y56.NN6BEG0.WW4END0
INT_R_X5Y62.NR1BEG0.NN6END0
INT_R_X5Y63.IMUX24.NR1END0
CLBLM_R_X5Y63.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y54.EL1BEG0.LOGIC_OUTS23
INT_L_X8Y54.IMUX_L17.EL1END0
CLBLM_L_X8Y54.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[17]
INT_R_X7Y54.IMUX15.NL1END_S3_0
CLBLM_R_X7Y54.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y54.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y54.IMUX47.NL1END_S3_0
CLBLM_R_X7Y54.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[16]
INT_R_X7Y55.NL1BEG1.NL1END2
INT_R_X7Y56.NN2BEG1.NL1END1
INT_R_X7Y58.NW6BEG1.NN2END1
INT_R_X5Y62.NL1BEG0.NW6END1
INT_R_X5Y63.IMUX8.NL1END0
CLBLM_R_X5Y63.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y54.NL1BEG2.LOGIC_OUTS11
INT_R_X7Y55.EL1BEG1.NL1END2
INT_L_X8Y55.SL1BEG1.EL1END1
INT_L_X8Y54.IMUX_L2.SL1END1
CLBLM_L_X8Y54.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[16]
INT_R_X7Y54.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y54.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y54.IMUX37.LOGIC_OUTS6
CLBLM_R_X7Y54.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[15]
INT_R_X7Y53.WR1BEG_S0.LOGIC_OUTS15
INT_L_X6Y54.NW2BEG0.WR1END0
INT_R_X5Y55.NN6BEG0.NW2END0
INT_R_X5Y61.NR1BEG0.NN6END0
INT_R_X5Y62.IMUX40.NR1END0
CLBLM_R_X5Y62.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y53.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y53.EL1BEG2.LOGIC_OUTS15
INT_L_X8Y53.IMUX_L44.EL1END2
CLBLM_L_X8Y53.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[15]
INT_R_X7Y51.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y51.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y51.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y53.IMUX40.NN2END0
CLBLM_R_X7Y53.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[14]
INT_R_X7Y50.NN6BEG0.NW2END0
INT_R_X7Y56.NN6BEG0.NN6END0
INT_R_X7Y61.WW2BEG3.NN6END_S1_0
INT_R_X5Y62.IMUX32.WW2END_N0_3
CLBLM_R_X5Y62.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y48.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y48.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y49.NW2BEG0.NL1END0
INT_R_X7Y50.NN2BEG0.NW2END0
INT_R_X7Y52.NE2BEG0.NN2END0
INT_L_X8Y53.IMUX_L32.NE2END0
CLBLM_L_X8Y53.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[14]
INT_L_X8Y48.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y48.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y48.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y48.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X8Y48.IMUX_L46.NL1BEG_N3
CLBLM_L_X8Y48.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[13]
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y51.NN2BEG3.LOGIC_OUTS17
INT_R_X7Y53.NL1BEG2.NN2END3
INT_R_X7Y54.NW2BEG2.NL1END2
INT_L_X6Y55.NN6BEG2.NW2END2
INT_L_X6Y61.NW2BEG2.NN6END2
INT_R_X5Y62.IMUX27.NW2END2
CLBLM_R_X5Y62.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X7Y51.NE2BEG1.LOGIC_OUTS9
INT_L_X8Y52.NL1BEG0.NE2END1
INT_L_X8Y53.IMUX_L24.NL1END0
CLBLM_L_X8Y53.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[13]
INT_R_X7Y51.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y51.FAN_ALT3.NL1END_S3_0
INT_R_X7Y51.FAN_BOUNCE3.FAN_ALT3
INT_R_X7Y51.IMUX27.FAN_BOUNCE3
CLBLM_R_X7Y51.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y51.IMUX26.LOGIC_OUTS5
CLBLM_R_X7Y51.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[12]
INT_R_X7Y55.WW2BEG3.LOGIC_OUTS11
INT_R_X5Y56.NN2BEG0.WW2END_N0_3
INT_R_X5Y58.NN2BEG0.NN2END0
INT_R_X5Y60.NN2BEG0.NN2END0
INT_R_X5Y62.IMUX8.NN2END0
CLBLM_R_X5Y62.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y55.SE2BEG3.LOGIC_OUTS11
INT_L_X8Y54.SL1BEG3.SE2END3
INT_L_X8Y53.IMUX_L7.SL1END3
CLBLM_L_X8Y53.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[12]
INT_R_X7Y55.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y55.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y55.IMUX37.LOGIC_OUTS6
CLBLM_R_X7Y55.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[11]
INT_L_X8Y52.NR1BEG3.LOGIC_OUTS_L17
INT_L_X8Y53.NW2BEG3.NR1END3
INT_R_X7Y54.NN2BEG3.NW2END3
INT_R_X7Y56.NW6BEG3.NN2END3
INT_R_X5Y60.NL1BEG2.NW6END3
INT_R_X5Y61.IMUX44.NL1END2
CLBLM_R_X5Y61.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y52.IMUX_L38.LOGIC_OUTS_L17
CLBLM_L_X8Y52.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[11]
INT_L_X8Y49.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y49.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y49.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X8Y49.NN2BEG3.NL1BEG_N3
INT_L_X8Y51.NR1BEG3.NN2END3
INT_L_X8Y52.IMUX_L14.NR1END3
CLBLM_L_X8Y52.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[10]
INT_R_X7Y55.NN6BEG0.NN6END0
INT_R_X7Y60.WW2BEG3.NN6END_S1_0
INT_R_X5Y61.IMUX32.WW2END_N0_3
CLBLM_R_X5Y61.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y46.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y46.WR1BEG_S0.LOGIC_OUTS_L11
INT_R_X7Y47.NN2BEG0.WR1END0
INT_R_X7Y49.NN6BEG0.NN2END0
INT_R_X7Y55.EL1BEG_N3.NN6END0
INT_L_X8Y54.SS2BEG3.EL1END3
INT_L_X8Y52.IMUX_L31.SS2END3
CLBLM_L_X8Y52.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[10]
INT_L_X8Y46.FAN_ALT1.NL1BEG_N3
INT_L_X8Y46.FAN_BOUNCE1.FAN_ALT1
INT_L_X8Y46.IMUX_L2.FAN_BOUNCE1
CLBLM_L_X8Y46.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_L_X8Y46.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y46.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X8Y46.IMUX_L37.NL1BEG_N3
CLBLM_L_X8Y46.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[9]
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y52.WW2BEG1.LOGIC_OUTS19
INT_R_X5Y52.ER1BEG2.WW2END1
INT_L_X6Y52.NR1BEG2.ER1END2
INT_L_X6Y53.NE2BEG2.NR1END2
INT_R_X7Y54.NN6BEG2.NE2END2
INT_R_X7Y60.NW2BEG2.NN6END2
INT_L_X6Y61.WL1BEG0.NW2END2
INT_R_X5Y61.IMUX18.WL1END0
CLBLM_R_X5Y61.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y52.EL1BEG2.LOGIC_OUTS11
INT_L_X8Y52.IMUX_L27.EL1END2
CLBLM_L_X8Y52.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[9]
INT_R_X7Y52.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y52.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y52.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y52.IMUX39.NL1END_S3_0
CLBLM_R_X7Y52.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[8]
INT_R_X7Y52.WL1BEG1.LOGIC_OUTS10
INT_L_X6Y52.NL1BEG1.WL1END1
INT_L_X6Y53.NE2BEG1.NL1END1
INT_R_X7Y54.NN6BEG1.NE2END1
INT_R_X7Y60.NW2BEG1.NN6END1
INT_L_X6Y61.WL1BEG_N3.NW2END1
INT_R_X5Y61.IMUX8.WL1END_N1_3
CLBLM_R_X5Y61.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X7Y52.ER1BEG3.LOGIC_OUTS10
INT_L_X8Y52.IMUX_L7.ER1END3
CLBLM_L_X8Y52.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[8]
INT_R_X7Y52.IMUX29.LOGIC_OUTS6
CLBLM_R_X7Y52.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y52.IMUX21.LOGIC_OUTS6
CLBLM_R_X7Y52.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[7]
INT_R_X7Y49.NW6BEG2.NN2END2
INT_R_X5Y53.NN6BEG2.NW6END2
INT_R_X5Y59.NR1BEG2.NN6END2
INT_R_X5Y60.IMUX44.NR1END2
CLBLM_R_X5Y60.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X7Y45.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y45.NR1BEG3.LOGIC_OUTS15
INT_R_X7Y46.NL1BEG2.NR1END3
INT_R_X7Y47.NN2BEG2.NL1END2
INT_R_X7Y49.NE2BEG2.NN2END2
INT_L_X8Y50.NR1BEG2.NE2END2
INT_L_X8Y51.IMUX_L44.NR1END2
CLBLM_L_X8Y51.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[7]
INT_L_X8Y44.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y44.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y44.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y44.NW2BEG0.LOGIC_OUTS_L4
INT_R_X7Y45.IMUX40.NW2END0
CLBLM_R_X7Y45.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[6]
INT_L_X8Y45.NL1BEG1.LOGIC_OUTS_L10
INT_L_X8Y46.NN2BEG1.NL1END1
INT_L_X8Y48.NW2BEG1.NN2END1
INT_R_X7Y49.NW6BEG1.NW2END1
INT_R_X5Y53.NN6BEG1.NW6END1
INT_R_X5Y59.NL1BEG0.NN6END1
INT_R_X5Y60.IMUX32.NL1END0
CLBLM_R_X5Y60.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_L_X8Y45.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_L_X8Y45.WR1BEG3.LOGIC_OUTS_L10
INT_R_X7Y45.NN2BEG3.WR1END3
INT_R_X7Y47.NN2BEG3.NN2END3
INT_R_X7Y49.NE2BEG3.NN2END3
INT_L_X8Y50.BYP_ALT6.NE2END3
INT_L_X8Y50.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y51.IMUX_L32.BYP_BOUNCE_N3_6
CLBLM_L_X8Y51.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[6]
INT_L_X8Y45.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y45.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y45.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y45.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X8Y45.IMUX_L21.NL1BEG_N3
CLBLM_L_X8Y45.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[5]
INT_R_X7Y49.NW6BEG3.NN6END3
INT_R_X5Y53.NN6BEG3.NW6END3
INT_R_X5Y59.NR1BEG3.NN6END3
INT_R_X5Y60.IMUX15.NR1END3
CLBLM_R_X5Y60.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y40.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y40.NR1BEG0.LOGIC_OUTS22
INT_R_X7Y41.NL1BEG_N3.NR1END0
INT_R_X7Y41.NN2BEG3.NL1BEG_N3
INT_R_X7Y43.NN6BEG3.NN2END3
INT_R_X7Y49.NN2BEG3.NN6END3
INT_R_X7Y51.EL1BEG2.NN2END3
INT_L_X8Y51.IMUX_L27.EL1END2
CLBLM_L_X8Y51.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[5]
INT_L_X8Y40.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y40.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y40.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y40.NW2BEG0.LOGIC_OUTS_L4
INT_R_X7Y40.IMUX31.NW2END_S0_0
CLBLM_R_X7Y40.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[4]
INT_L_X8Y51.NN6BEG0.NN6END0
INT_L_X8Y57.NW6BEG0.NN6END0
INT_L_X6Y60.SW2BEG3.NW6END_S0_0
INT_R_X5Y60.IMUX8.SW2END_N0_3
CLBLM_R_X5Y60.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_L_X8Y42.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y42.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y43.NN2BEG0.NL1END0
INT_L_X8Y45.NN6BEG0.NN2END0
INT_L_X8Y51.NW2BEG0.NN6END0
INT_R_X7Y52.EL1BEG_N3.NW2END0
INT_L_X8Y51.IMUX_L7.EL1END3
CLBLM_L_X8Y51.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[4]
INT_L_X8Y42.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y42.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y42.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y42.IMUX_L41.LOGIC_OUTS_L4
CLBLM_L_X8Y42.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[3]
INT_R_X7Y50.NR1BEG0.LOGIC_OUTS18
INT_R_X7Y51.NW2BEG0.NR1END0
INT_L_X6Y52.NE6BEG0.NW2END0
INT_L_X8Y56.NW6BEG0.NE6END0
INT_L_X6Y59.WL1BEG2.NW6END_S0_0
INT_R_X5Y59.IMUX44.WL1END2
CLBLM_R_X5Y59.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y50.ER1BEG1.LOGIC_OUTS18
INT_L_X8Y50.BYP_ALT4.ER1END1
INT_L_X8Y50.BYP_BOUNCE4.BYP_ALT4
INT_L_X8Y50.IMUX_L44.BYP_BOUNCE4
CLBLM_L_X8Y50.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[3]
INT_R_X7Y50.IMUX15.NL1END_S3_0
CLBLM_R_X7Y50.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y50.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y50.IMUX23.NL1END_S3_0
CLBLM_R_X7Y50.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[2]
INT_L_X8Y50.NR1BEG0.EL1END0
INT_L_X8Y51.NN2BEG0.NR1END0
INT_L_X8Y53.NW2BEG0.NN2END0
INT_R_X7Y54.NN6BEG0.NW2END0
INT_R_X7Y59.WW2BEG3.NN6END_S1_0
INT_R_X5Y59.IMUX31.WW2END3
CLBLM_R_X5Y59.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_L_X8Y49.NW2BEG1.LOGIC_OUTS_L9
INT_R_X7Y50.EL1BEG0.NW2END1
INT_L_X8Y50.IMUX_L32.EL1END0
CLBLM_L_X8Y50.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[2]
INT_L_X8Y49.IMUX_L18.LOGIC_OUTS_L5
CLBLM_L_X8Y49.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_L_X8Y49.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X8Y49.IMUX_L26.LOGIC_OUTS_L5
CLBLM_L_X8Y49.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[1]
INT_R_X7Y48.NN6BEG2.NE2END2
INT_R_X7Y54.NW6BEG2.NN6END2
INT_R_X5Y58.NL1BEG1.NW6END2
INT_R_X5Y59.IMUX17.NL1END1
CLBLM_R_X5Y59.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y46.WL1BEG2.LOGIC_OUTS15
INT_L_X6Y46.NL1BEG2.WL1END2
INT_L_X6Y47.NE2BEG2.NL1END2
INT_R_X7Y48.NL1BEG1.NE2END2
INT_R_X7Y49.NE2BEG1.NL1END1
INT_L_X8Y50.IMUX_L18.NE2END1
CLBLM_L_X8Y50.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[1]
INT_R_X7Y46.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y46.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y46.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y46.IMUX45.NL1BEG_N3
CLBLM_R_X7Y46.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[0]
INT_R_X7Y53.NN6BEG0.NN6END0
INT_R_X7Y58.WW2BEG3.NN6END_S1_0
INT_R_X5Y59.IMUX8.WW2END_N0_3
CLBLM_R_X5Y59.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X6Y44.NW2BEG0.NN2END0
INT_R_X5Y45.NN2BEG0.NW2END0
INT_R_X5Y47.IMUX40.NN2END0
CLBLM_R_X5Y47.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y41.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y41.WR1BEG_S0.LOGIC_OUTS17
INT_L_X6Y42.NN2BEG0.WR1END0
INT_L_X6Y44.NE2BEG0.NN2END0
INT_R_X7Y45.NN2BEG0.NE2END0
INT_R_X7Y47.NN6BEG0.NN2END0
INT_R_X7Y53.EL1BEG_N3.NN6END0
INT_L_X8Y52.SS2BEG3.EL1END3
INT_L_X8Y50.IMUX_L7.SS2END3
CLBLM_L_X8Y50.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[0]
INT_L_X8Y41.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y41.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y41.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y41.WR1BEG1.LOGIC_OUTS_L4
INT_R_X7Y41.IMUX25.WR1END1
CLBLM_R_X7Y41.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[31]
INT_R_X5Y97.WR1BEG3.WW2END1
INT_L_X4Y97.IMUX_L38.WR1END3
CLBLL_L_X4Y97.CLBLL_LL_D3.CLBLL_IMUX38
CLBLM_R_X7Y97.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y97.WW2BEG1.LOGIC_OUTS23
INT_R_X5Y97.IMUX44.WW2END1
CLBLM_R_X5Y97.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[31]
INT_R_X7Y97.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y97.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y97.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y97.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y97.IMUX45.NL1BEG_N3
CLBLM_R_X7Y97.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[30]
INT_R_X5Y97.WL1BEG2.LOGIC_OUTS17
INT_L_X4Y97.IMUX_L22.WL1END2
CLBLL_L_X4Y97.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y97.IMUX22.LOGIC_OUTS17
CLBLM_R_X5Y97.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[30]
INT_R_X5Y97.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y97.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y97.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y97.IMUX16.LOGIC_OUTS0
CLBLM_R_X5Y97.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[28]
INT_R_X5Y97.WL1BEG0.WR1END2
INT_L_X4Y97.IMUX_L2.WL1END0
CLBLL_L_X4Y97.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X7Y97.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y97.WR1BEG1.LOGIC_OUTS18
INT_L_X6Y97.WR1BEG2.WR1END1
INT_R_X5Y97.FAN_ALT7.WR1END2
INT_R_X5Y97.FAN_BOUNCE7.FAN_ALT7
INT_R_X5Y97.IMUX8.FAN_BOUNCE7
CLBLM_R_X5Y97.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[28]
INT_R_X5Y95.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y95.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y95.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y95.NE2BEG0.LOGIC_OUTS0
INT_L_X6Y96.NL1BEG_N3.NE2END0
INT_L_X6Y96.NE2BEG3.NL1BEG_N3
INT_R_X7Y97.IMUX23.NE2END3
CLBLM_R_X7Y97.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[21]
INT_R_X7Y95.WW4BEG3.LOGIC_OUTS15
INT_R_X3Y95.ER1BEG3.WW4END3
INT_L_X4Y95.IMUX_L15.ER1END3
CLBLL_L_X4Y95.CLBLL_LL_B1.CLBLL_IMUX15
CLBLM_R_X7Y95.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y95.WW2BEG3.LOGIC_OUTS15
INT_R_X5Y95.IMUX15.WW2END3
CLBLM_R_X5Y95.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[21]
INT_R_X7Y94.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y94.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y94.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y94.NR1BEG0.LOGIC_OUTS4
INT_R_X7Y95.IMUX40.NR1END0
CLBLM_R_X7Y95.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[18]
INT_R_X5Y94.WR1BEG3.WW2END1
INT_L_X4Y94.IMUX_L22.WR1END3
CLBLL_L_X4Y94.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X7Y94.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y94.WW2BEG1.LOGIC_OUTS23
INT_R_X5Y94.IMUX28.WW2END1
CLBLM_R_X5Y94.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[18]
INT_R_X7Y90.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y90.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y90.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y90.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y92.NL1BEG_N3.NN2END0
INT_R_X7Y92.NN2BEG3.NL1BEG_N3
INT_R_X7Y94.IMUX38.NN2END3
CLBLM_R_X7Y94.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[17]
INT_R_X5Y94.WR1BEG2.WW2END0
INT_L_X4Y94.IMUX_L27.WR1END2
CLBLL_L_X4Y94.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X7Y94.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y94.WW2BEG0.LOGIC_OUTS18
INT_R_X5Y94.IMUX18.WW2END0
CLBLM_R_X5Y94.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[17]
INT_R_X7Y93.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y93.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y93.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y93.NR1BEG1.LOGIC_OUTS5
INT_R_X7Y94.GFAN0.NR1END1
INT_R_X7Y94.IMUX33.GFAN0
CLBLM_R_X7Y94.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[16]
INT_R_X5Y94.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y94.IMUX_L1.WL1END0
CLBLL_L_X4Y94.CLBLL_LL_A3.CLBLL_IMUX1
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y94.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y94.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[16]
INT_R_X5Y94.BYP_ALT2.LOGIC_OUTS2
INT_R_X5Y94.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y94.IMUX30.BYP_BOUNCE2
CLBLM_R_X5Y94.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y94.IMUX36.LOGIC_OUTS2
CLBLM_R_X5Y94.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[15]
INT_R_X5Y93.WR1BEG2.WW2END0
INT_L_X4Y93.IMUX_L44.WR1END2
CLBLL_L_X4Y93.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X7Y93.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y93.WW2BEG0.LOGIC_OUTS22
INT_R_X5Y93.NL1BEG0.WW2END0
INT_R_X5Y93.IMUX47.NL1END_S3_0
CLBLM_R_X5Y93.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[15]
INT_R_X7Y91.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y91.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y91.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y91.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y93.IMUX32.NN2END0
CLBLM_R_X7Y93.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[14]
INT_R_X5Y93.WL1BEG2.LOGIC_OUTS17
INT_L_X4Y93.IMUX_L22.WL1END2
CLBLL_L_X4Y93.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y93.IMUX22.LOGIC_OUTS17
CLBLM_R_X5Y93.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[14]
INT_R_X5Y87.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y87.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y87.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y87.NE6BEG0.LOGIC_OUTS4
INT_R_X7Y91.NW2BEG0.NE6END0
INT_L_X6Y91.WL1BEG2.NW2END_S0_0
INT_R_X5Y91.NN2BEG3.WL1END2
INT_R_X5Y93.IMUX14.NN2END3
CLBLM_R_X5Y93.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[13]
INT_R_X5Y93.SW2BEG1.LOGIC_OUTS19
INT_L_X4Y92.NL1BEG1.SW2END1
INT_L_X4Y93.IMUX_L17.NL1END1
CLBLL_L_X4Y93.CLBLL_LL_B3.CLBLL_IMUX17
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y93.IMUX18.LOGIC_OUTS19
CLBLM_R_X5Y93.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[13]
INT_R_X5Y88.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y88.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y88.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y88.NN6BEG0.LOGIC_OUTS4
INT_R_X5Y93.SR1BEG_S0.NN6END_S1_0
INT_R_X5Y93.BYP_ALT4.SR1BEG_S0
INT_R_X5Y93.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y93.IMUX36.BYP_BOUNCE4
CLBLM_R_X5Y93.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[12]
INT_R_X5Y93.WL1BEG0.LOGIC_OUTS9
INT_L_X4Y93.IMUX_L2.WL1END0
CLBLL_L_X4Y93.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y93.IMUX2.LOGIC_OUTS9
CLBLM_R_X5Y93.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[12]
INT_R_X5Y89.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y89.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y89.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y89.NN2BEG0.LOGIC_OUTS4
INT_R_X5Y91.NN2BEG0.NN2END0
INT_R_X5Y93.IMUX16.NN2END0
CLBLM_R_X5Y93.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[11]
INT_R_X5Y92.WL1BEG_N3.LOGIC_OUTS18
INT_L_X4Y92.NL1BEG_N3.WL1END_N1_3
INT_L_X4Y92.IMUX_L45.NL1BEG_N3
CLBLL_L_X4Y92.CLBLL_LL_D2.CLBLL_IMUX45
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y92.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y92.IMUX38.NL1BEG_N3
CLBLM_R_X5Y92.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[11]
INT_R_X7Y89.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y89.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y89.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y89.WR1BEG1.LOGIC_OUTS4
INT_L_X6Y89.WR1BEG2.WR1END1
INT_R_X5Y89.NN2BEG2.WR1END2
INT_R_X5Y91.NR1BEG2.NN2END2
INT_R_X5Y92.IMUX20.NR1END2
CLBLM_R_X5Y92.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[10]
INT_R_X5Y92.WL1BEG1.LOGIC_OUTS10
INT_L_X4Y92.BYP_ALT4.WL1END1
INT_L_X4Y92.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y92.IMUX_L22.BYP_BOUNCE4
CLBLL_L_X4Y92.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y92.IMUX29.LOGIC_OUTS10
CLBLM_R_X5Y92.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[10]
INT_R_X5Y89.IMUX15.NL1END_S3_0
CLBLM_R_X5Y89.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X5Y89.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y89.NL1BEG0.LOGIC_OUTS5
INT_R_X5Y90.NN2BEG0.NL1END0
INT_R_X5Y91.BYP_ALT7.NN2END_S2_0
INT_R_X5Y91.BYP_BOUNCE7.BYP_ALT7
INT_R_X5Y92.IMUX33.BYP_BOUNCE_N3_7
CLBLM_R_X5Y92.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[9]
INT_L_X4Y92.SR1BEG_S0.LOGIC_OUTS_L11
INT_L_X4Y92.IMUX_L18.SR1BEG_S0
CLBLL_L_X4Y92.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X4Y92.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y92.EL1BEG2.LOGIC_OUTS_L11
INT_R_X5Y92.IMUX27.EL1END2
CLBLM_R_X5Y92.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[9]
INT_R_X7Y92.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y92.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y92.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y92.WW2BEG1.LOGIC_OUTS5
INT_R_X5Y92.WL1BEG0.WW2END1
INT_L_X4Y92.IMUX_L41.WL1END0
CLBLL_L_X4Y92.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[8]
INT_R_X5Y92.NW2BEG1.LOGIC_OUTS19
INT_L_X4Y93.SW2BEG0.NW2END1
INT_R_X3Y92.ER1BEG1.SW2END0
INT_L_X4Y92.IMUX_L11.ER1END1
CLBLL_L_X4Y92.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y92.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y92.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[8]
INT_R_X5Y88.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y88.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y88.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y88.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y90.NN2BEG1.NN2END1
INT_R_X5Y92.BYP_ALT4.NN2END1
INT_R_X5Y92.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y92.IMUX46.BYP_BOUNCE4
CLBLM_R_X5Y92.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[7]
INT_R_X5Y90.NW2BEG2.LOGIC_OUTS10
INT_L_X4Y91.IMUX_L44.NW2END2
CLBLL_L_X4Y91.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y90.NR1BEG2.LOGIC_OUTS10
INT_R_X5Y91.IMUX45.NR1END2
CLBLM_R_X5Y91.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[7]
INT_R_X7Y90.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y90.IMUX6.NL1BEG_N3
CLBLM_R_X7Y90.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X7Y90.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y90.WW2BEG0.LOGIC_OUTS0
INT_R_X5Y90.NL1BEG0.WW2END0
INT_R_X5Y90.IMUX23.NL1END_S3_0
CLBLM_R_X5Y90.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[6]
INT_L_X4Y91.IMUX_L22.LOGIC_OUTS_L11
CLBLL_L_X4Y91.CLBLL_LL_C3.CLBLL_IMUX22
CLBLL_L_X4Y91.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y91.EL1BEG2.LOGIC_OUTS_L11
INT_R_X5Y91.IMUX28.EL1END2
CLBLM_R_X5Y91.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[6]
INT_R_X7Y85.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y85.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y85.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y85.WW2BEG0.LOGIC_OUTS4
INT_R_X5Y85.NN2BEG1.WW2END0
INT_R_X5Y87.NN2BEG1.NN2END1
INT_R_X5Y89.WR1BEG2.NN2END1
INT_L_X4Y89.NN2BEG2.WR1END2
INT_L_X4Y91.IMUX_L36.NN2END2
CLBLL_L_X4Y91.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[5]
INT_R_X5Y91.WR1BEG2.LOGIC_OUTS19
INT_L_X4Y91.IMUX_L27.WR1END2
CLBLL_L_X4Y91.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y91.IMUX18.LOGIC_OUTS19
CLBLM_R_X5Y91.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[5]
INT_R_X7Y84.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y84.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y84.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y84.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y86.NW2BEG0.NN2END0
INT_L_X6Y87.NN2BEG0.NW2END0
INT_L_X6Y89.NN2BEG0.NN2END0
INT_L_X6Y91.WR1BEG1.NN2END0
INT_R_X5Y91.IMUX41.WR1END1
CLBLM_R_X5Y91.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[4]
INT_R_X5Y91.SW2BEG3.LOGIC_OUTS11
INT_L_X4Y91.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y91.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y91.SR1BEG_S0.LOGIC_OUTS11
INT_R_X5Y91.IMUX1.SR1BEG_S0
CLBLM_R_X5Y91.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[4]
INT_R_X7Y85.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y85.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y85.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y85.NE6BEG1.LOGIC_OUTS5
INT_R_X9Y89.NW6BEG1.NE6END1
INT_R_X7Y93.WL1BEG_N3.NW6END1
INT_L_X6Y92.SW2BEG3.WL1END3
INT_R_X5Y91.IMUX46.SW2END3
CLBLM_R_X5Y91.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[3]
INT_R_X5Y90.NW2BEG0.LOGIC_OUTS18
INT_L_X4Y90.IMUX_L47.NW2END_S0_0
CLBLL_L_X4Y90.CLBLL_LL_D5.CLBLL_IMUX47
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y90.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y90.IMUX45.NL1BEG_N3
CLBLM_R_X5Y90.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[3]
INT_R_X5Y86.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y86.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y86.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y86.NN2BEG0.LOGIC_OUTS4
INT_R_X5Y88.NR1BEG0.NN2END0
INT_R_X5Y89.NR1BEG0.NR1END0
INT_R_X5Y90.IMUX33.NR1END0
CLBLM_R_X5Y90.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[2]
INT_R_X5Y90.WR1BEG3.WW2END1
INT_L_X4Y90.IMUX_L29.WR1END3
CLBLL_L_X4Y90.CLBLL_LL_C2.CLBLL_IMUX29
CLBLM_R_X7Y90.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X7Y90.WW2BEG1.LOGIC_OUTS13
INT_R_X5Y90.IMUX28.WW2END1
CLBLM_R_X5Y90.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[2]
INT_R_X5Y87.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y87.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y87.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y87.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y88.NL1BEG0.NE2END1
INT_L_X6Y89.NE2BEG0.NL1END0
INT_R_X7Y90.IMUX24.NE2END0
CLBLM_R_X7Y90.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[1]
INT_L_X4Y90.IMUX_L27.ER1END1
CLBLL_L_X4Y90.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X7Y90.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y90.WW4BEG1.LOGIC_OUTS19
INT_R_X3Y90.ER1BEG1.WW4END1
INT_L_X4Y90.EL1BEG0.ER1END1
INT_R_X5Y90.IMUX17.EL1END0
CLBLM_R_X5Y90.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[1]
INT_R_X5Y84.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y84.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y84.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y84.NW2BEG3.NL1BEG_N3
INT_L_X4Y85.NE6BEG3.NW2END3
INT_L_X6Y89.NE2BEG3.NE6END3
INT_R_X7Y90.IMUX37.NE2END3
CLBLM_R_X7Y90.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5304.X[0]
INT_R_X5Y90.WR1BEG1.NN2END0
INT_L_X4Y90.IMUX_L11.WR1END1
CLBLL_L_X4Y90.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y88.NW2BEG0.LOGIC_OUTS22
INT_L_X4Y88.SS6BEG3.NW2END_S0_0
INT_L_X4Y82.EE2BEG3.SS6END3
INT_L_X6Y82.SS6BEG3.EE2END3
INT_L_X6Y76.SW2BEG3.SS6END3
INT_R_X5Y75.SS6BEG3.SW2END3
INT_R_X5Y69.WL1BEG2.SS6END3
INT_L_X4Y69.IMUX_L22.WL1END2
CLBLL_L_X4Y69.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y88.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y88.NN2BEG0.LOGIC_OUTS22
INT_R_X5Y90.IMUX1.NN2END0
CLBLM_R_X5Y90.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col1[0]
INT_R_X7Y85.IMUX19.LOGIC_OUTS1
CLBLM_R_X7Y85.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X7Y85.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y85.NL1BEG0.LOGIC_OUTS1
INT_R_X7Y86.NN2BEG0.NL1END0
INT_R_X7Y87.WW2BEG3.NN2END_S2_0
INT_R_X5Y88.IMUX32.WW2END_N0_3
CLBLM_R_X5Y88.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[31]
INT_R_X7Y57.WW2BEG3.LOGIC_OUTS17
INT_R_X5Y58.NE6BEG0.WW2END_N0_3
INT_R_X7Y62.NN2BEG0.NE6END0
INT_R_X7Y64.NW2BEG0.NN2END0
INT_L_X6Y65.NW2BEG0.NW2END0
INT_R_X5Y66.IMUX40.NW2END0
CLBLM_R_X5Y66.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y57.EL1BEG2.LOGIC_OUTS17
INT_L_X8Y57.IMUX_L44.EL1END2
CLBLM_L_X8Y57.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[31]
INT_R_X7Y55.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y55.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y55.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y57.IMUX16.NN2END0
CLBLM_R_X7Y57.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[30]
INT_L_X8Y57.SR1BEG2.LOGIC_OUTS_L19
INT_L_X8Y56.SW2BEG2.SR1END2
INT_R_X7Y55.NW6BEG3.SW2END2
INT_R_X5Y59.NN6BEG3.NW6END3
INT_R_X5Y65.NR1BEG3.NN6END3
INT_R_X5Y66.IMUX31.NR1END3
CLBLM_R_X5Y66.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y57.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y57.IMUX_L31.NL1END_S3_0
CLBLM_L_X8Y57.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[30]
INT_L_X8Y53.IMUX_L0.LOGIC_OUTS_L0
CLBLM_L_X8Y53.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y53.NN2BEG0.LOGIC_OUTS_L0
INT_L_X8Y55.NN2BEG0.NN2END0
INT_L_X8Y57.BYP_ALT0.NN2END0
INT_L_X8Y57.BYP_BOUNCE0.BYP_ALT0
INT_L_X8Y57.IMUX_L36.BYP_BOUNCE0
CLBLM_L_X8Y57.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[29]
INT_L_X8Y57.NE2BEG3.LOGIC_OUTS_L11
INT_R_X9Y58.WR1BEG_S0.NE2END3
INT_L_X8Y59.NW2BEG0.WR1END0
INT_R_X7Y60.NN6BEG0.NW2END0
INT_R_X7Y65.WW2BEG3.NN6END_S1_0
INT_R_X5Y66.IMUX24.WW2END_N0_3
CLBLM_R_X5Y66.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_L_X8Y57.WR1BEG_S0.LOGIC_OUTS_L11
INT_R_X7Y57.SR1BEG_S0.WR1END_S1_0
INT_R_X7Y57.ER1BEG1.SR1BEG_S0
INT_L_X8Y57.IMUX_L27.ER1END1
CLBLM_L_X8Y57.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[29]
INT_L_X8Y54.IMUX_L19.LOGIC_OUTS_L1
CLBLM_L_X8Y54.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y54.NL1BEG0.LOGIC_OUTS_L1
INT_L_X8Y55.NL1BEG_N3.NL1END0
INT_L_X8Y55.NL1BEG2.NL1BEG_N3
INT_L_X8Y56.NL1BEG1.NL1END2
INT_L_X8Y57.IMUX_L41.NL1END1
CLBLM_L_X8Y57.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[28]
INT_L_X8Y57.NL1BEG2.LOGIC_OUTS_L17
INT_L_X8Y58.NN2BEG2.NL1END2
INT_L_X8Y60.NW2BEG2.NN2END2
INT_R_X7Y61.NW6BEG2.NW2END2
INT_R_X5Y65.NL1BEG1.NW6END2
INT_R_X5Y66.IMUX1.NL1END1
CLBLM_R_X5Y66.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y57.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_L_X8Y57.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X8Y57.IMUX_L1.SR1BEG_S0
CLBLM_L_X8Y57.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[28]
INT_L_X8Y54.IMUX_L0.LOGIC_OUTS_L0
CLBLM_L_X8Y54.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y54.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y54.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X8Y54.NN2BEG3.NL1BEG_N3
INT_L_X8Y56.NR1BEG3.NN2END3
INT_L_X8Y57.IMUX_L14.NR1END3
CLBLM_L_X8Y57.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[27]
INT_L_X8Y56.WW2BEG1.LOGIC_OUTS_L19
INT_L_X6Y56.NW2BEG2.WW2END1
INT_R_X5Y57.NN6BEG2.NW2END2
INT_R_X5Y63.NE2BEG2.NN6END2
INT_L_X6Y64.WR1BEG3.NE2END2
INT_R_X5Y64.NL1BEG2.WR1END3
INT_R_X5Y65.IMUX44.NL1END2
CLBLM_R_X5Y65.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_L_X8Y56.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X8Y56.NL1BEG0.LOGIC_OUTS_L19
INT_L_X8Y56.IMUX_L47.NL1END_S3_0
CLBLM_L_X8Y56.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[27]
INT_L_X8Y53.IMUX_L19.LOGIC_OUTS_L1
CLBLM_L_X8Y53.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_L_X8Y53.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_L_X8Y53.NR1BEG1.LOGIC_OUTS_L1
INT_L_X8Y54.NN2BEG1.NR1END1
INT_L_X8Y56.IMUX_L41.NN2END1
CLBLM_L_X8Y56.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[26]
INT_R_X7Y56.WR1BEG_S0.LOGIC_OUTS15
INT_L_X6Y57.NW2BEG0.WR1END0
INT_R_X5Y58.NE2BEG0.NW2END0
INT_L_X6Y59.NE6BEG0.NE2END0
INT_L_X8Y63.NW6BEG0.NE6END0
INT_L_X6Y66.SW2BEG3.NW6END_S0_0
INT_R_X5Y65.IMUX31.SW2END3
CLBLM_R_X5Y65.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_R_X7Y56.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y56.EL1BEG2.LOGIC_OUTS15
INT_L_X8Y56.IMUX_L28.EL1END2
CLBLM_L_X8Y56.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[26]
INT_R_X7Y54.BYP_ALT0.LOGIC_OUTS0
INT_R_X7Y54.BYP_BOUNCE0.BYP_ALT0
INT_R_X7Y54.IMUX10.BYP_BOUNCE0
CLBLM_R_X7Y54.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_R_X7Y54.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y54.NN2BEG0.LOGIC_OUTS0
INT_R_X7Y56.IMUX40.NN2END0
CLBLM_R_X7Y56.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5301.X[25]
INT_R_X7Y56.NR1BEG1.LOGIC_OUTS19
INT_R_X7Y57.NW2BEG1.NR1END1
INT_L_X6Y58.NE6BEG1.NW2END1
INT_L_X8Y62.NW6BEG1.NE6END1
INT_L_X6Y66.WL1BEG_N3.NW6END1
INT_R_X5Y65.IMUX15.WL1END3
CLBLM_R_X5Y65.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y56.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y56.EL1BEG0.LOGIC_OUTS19
INT_L_X8Y56.IMUX_L24.EL1END0
CLBLM_L_X8Y56.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff1_col0[25]
INT_L_X8Y52.IMUX_L0.LOGIC_OUTS_L0
CLBLM_L_X8Y52.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_L_X8Y52.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_L_X8Y52.NN2BEG0.LOGIC_OUTS_L0
INT_L_X8Y54.NN2BEG0.NN2END0
INT_L_X8Y56.WR1BEG1.NN2END0
INT_R_X7Y56.IMUX41.WR1END1
CLBLM_R_X7Y56.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[28]
INT_R_X5Y82.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y82.IMUX_L1.WL1END0
CLBLL_L_X4Y82.CLBLL_LL_A3.CLBLL_IMUX1
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y82.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y82.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[28]
INT_R_X5Y94.NL1BEG_N3.LOGIC_OUTS0
INT_R_X5Y94.IMUX6.NL1BEG_N3
CLBLM_R_X5Y94.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X5Y94.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y94.SW2BEG0.LOGIC_OUTS0
INT_L_X4Y93.SE6BEG0.SW2END0
INT_L_X6Y89.SS6BEG0.SE6END0
INT_L_X6Y83.WL1BEG_N3.SS6END0
INT_R_X5Y82.IMUX39.WL1END3
CLBLM_R_X5Y82.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[27]
INT_L_X4Y81.WL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y81.SR1BEG1.WL1END0
INT_R_X3Y80.ER1BEG2.SR1END1
INT_L_X4Y80.NR1BEG2.ER1END2
INT_L_X4Y81.IMUX_L45.NR1END2
CLBLL_L_X4Y81.CLBLL_LL_D2.CLBLL_IMUX45
CLBLL_L_X4Y81.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y81.ER1BEG2.LOGIC_OUTS_L19
INT_R_X5Y81.IMUX45.ER1END2
CLBLM_R_X5Y81.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[27]
INT_R_X5Y93.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y93.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y93.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y93.SS2BEG0.LOGIC_OUTS0
INT_R_X5Y91.SR1BEG1.SS2END0
INT_R_X5Y90.SL1BEG1.SR1END1
INT_R_X5Y89.SW2BEG1.SL1END1
INT_L_X4Y88.SS6BEG1.SW2END1
INT_L_X4Y82.SR1BEG2.SS6END1
INT_L_X4Y81.IMUX_L46.SR1END2
CLBLL_L_X4Y81.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[26]
INT_R_X5Y81.NW2BEG0.LOGIC_OUTS18
INT_L_X4Y81.IMUX_L31.NW2END_S0_0
CLBLL_L_X4Y81.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y81.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y81.IMUX22.NL1BEG_N3
CLBLM_R_X5Y81.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[26]
INT_R_X5Y83.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y83.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y83.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y83.SS2BEG0.LOGIC_OUTS4
INT_R_X5Y81.IMUX33.SS2END0
CLBLM_R_X5Y81.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[25]
INT_R_X5Y81.WL1BEG0.LOGIC_OUTS9
INT_L_X4Y81.IMUX_L24.WL1END0
CLBLL_L_X4Y81.CLBLL_LL_B5.CLBLL_IMUX24
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y81.IMUX18.LOGIC_OUTS9
CLBLM_R_X5Y81.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[25]
INT_R_X5Y84.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y84.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y84.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y84.SL1BEG2.LOGIC_OUTS6
INT_R_X5Y83.SS2BEG2.SL1END2
INT_R_X5Y81.IMUX14.SS2END2
CLBLM_R_X5Y81.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[24]
INT_R_X5Y81.SW2BEG3.LOGIC_OUTS17
INT_L_X4Y81.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y81.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y81.FAN_ALT1.LOGIC_OUTS17
INT_R_X5Y81.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y81.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y81.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[24]
INT_R_X5Y92.IMUX19.LOGIC_OUTS1
CLBLM_R_X5Y92.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y92.SE6BEG1.LOGIC_OUTS1
INT_R_X7Y88.SW6BEG1.SE6END1
INT_R_X5Y84.SL1BEG1.SW6END1
INT_R_X5Y83.SL1BEG1.SL1END1
INT_R_X5Y82.SL1BEG1.SL1END1
INT_R_X5Y81.IMUX26.SL1END1
CLBLM_R_X5Y81.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[23]
INT_R_X5Y80.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y80.IMUX_L40.WL1END0
CLBLL_L_X4Y80.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y80.NL1BEG0.LOGIC_OUTS19
INT_R_X5Y80.IMUX47.NL1END_S3_0
CLBLM_R_X5Y80.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[23]
INT_R_X5Y83.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y83.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y83.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y83.SL1BEG2.LOGIC_OUTS6
INT_R_X5Y82.SS2BEG2.SL1END2
INT_R_X5Y80.IMUX37.SS2END2
CLBLM_R_X5Y80.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[22]
INT_R_X5Y80.NW2BEG3.NL1BEG_N3
INT_L_X4Y81.SR1BEG3.NW2END3
INT_L_X4Y80.IMUX_L31.SR1END3
CLBLL_L_X4Y80.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y80.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y80.IMUX22.NL1BEG_N3
CLBLM_R_X5Y80.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[22]
INT_L_X4Y77.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X4Y77.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X4Y77.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y77.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y77.NR1BEG1.ER1END1
INT_R_X5Y78.NN2BEG1.NR1END1
INT_R_X5Y80.IMUX33.NN2END1
CLBLM_R_X5Y80.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[21]
INT_R_X5Y80.WL1BEG2.LOGIC_OUTS17
INT_L_X4Y80.SR1BEG3.WL1END2
INT_L_X4Y80.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y80.CLBLL_LL_B5.CLBLL_IMUX24
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y80.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y80.IMUX18.SR1BEG_S0
CLBLM_R_X5Y80.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[21]
INT_R_X5Y90.IMUX39.LOGIC_OUTS3
CLBLM_R_X5Y90.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y90.SW6BEG3.LOGIC_OUTS3
INT_R_X3Y86.ER1BEG_S0.SW6END3
INT_L_X4Y87.LV_L0.ER1END0
INT_L_X4Y87.SS6BEG0.LV_L0
INT_L_X4Y81.SE2BEG0.SS6END0
INT_R_X5Y80.IMUX16.SE2END0
CLBLM_R_X5Y80.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[20]
INT_R_X5Y80.SW2BEG3.LOGIC_OUTS11
INT_L_X4Y80.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y80.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y80.FAN_ALT1.LOGIC_OUTS11
INT_R_X5Y80.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y80.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y80.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[20]
INT_R_X5Y90.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y90.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y90.SE6BEG0.LOGIC_OUTS0
INT_R_X7Y86.SW6BEG0.SE6END0
INT_R_X5Y82.SS2BEG0.SW6END0
INT_R_X5Y80.IMUX41.SS2END0
CLBLM_R_X5Y80.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[19]
INT_R_X5Y79.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y79.IMUX_L44.WL1END2
CLBLL_L_X4Y79.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y79.IMUX38.LOGIC_OUTS11
CLBLM_R_X5Y79.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[19]
INT_R_X7Y76.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y76.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y76.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y76.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y78.NW2BEG0.NN2END0
INT_L_X6Y79.WR1BEG1.NW2END0
INT_R_X5Y79.IMUX41.WR1END1
CLBLM_R_X5Y79.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[18]
INT_R_X5Y79.NW2BEG0.LOGIC_OUTS18
INT_L_X4Y79.IMUX_L31.NW2END_S0_0
CLBLL_L_X4Y79.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y79.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y79.IMUX22.NL1BEG_N3
CLBLM_R_X5Y79.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[18]
INT_R_X7Y79.IMUX20.LOGIC_OUTS2
CLBLM_R_X7Y79.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X7Y79.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y79.WW2BEG2.LOGIC_OUTS2
INT_R_X5Y79.IMUX30.WW2END2
CLBLM_R_X5Y79.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[17]
INT_R_X5Y79.WR1BEG2.LOGIC_OUTS9
INT_L_X4Y79.IMUX_L27.WR1END2
CLBLL_L_X4Y79.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y79.IMUX18.LOGIC_OUTS9
CLBLM_R_X5Y79.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[17]
INT_R_X7Y77.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y77.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y77.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y77.WW2BEG0.LOGIC_OUTS4
INT_R_X5Y77.NN2BEG1.WW2END0
INT_R_X5Y79.IMUX25.NN2END1
CLBLM_R_X5Y79.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[16]
INT_R_X5Y79.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y79.IMUX_L2.WL1END0
CLBLL_L_X4Y79.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X5Y79.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y79.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y79.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[16]
INT_R_X5Y80.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y80.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y80.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y80.SR1BEG1.LOGIC_OUTS0
INT_R_X5Y79.IMUX36.SR1END1
CLBLM_R_X5Y79.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[15]
INT_R_X5Y78.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y78.IMUX_L40.WL1END0
CLBLL_L_X4Y78.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y78.FAN_ALT2.LOGIC_OUTS19
INT_R_X5Y78.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y78.IMUX40.FAN_BOUNCE2
CLBLM_R_X5Y78.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[15]
INT_R_X7Y77.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y77.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y77.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y77.NW2BEG1.LOGIC_OUTS5
INT_L_X6Y78.WR1BEG2.NW2END1
INT_R_X5Y78.IMUX36.WR1END2
CLBLM_R_X5Y78.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[14]
INT_R_X5Y78.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y78.IMUX_L28.WL1END2
CLBLL_L_X4Y78.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y78.IMUX22.LOGIC_OUTS11
CLBLM_R_X5Y78.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[14]
INT_R_X7Y74.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y74.IMUX6.NL1BEG_N3
CLBLM_R_X7Y74.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X7Y74.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y74.NR1BEG0.LOGIC_OUTS0
INT_R_X7Y75.NN2BEG0.NR1END0
INT_R_X7Y77.NW2BEG0.NN2END0
INT_L_X6Y78.WR1BEG1.NW2END0
INT_R_X5Y78.IMUX41.WR1END1
CLBLM_R_X5Y78.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[13]
INT_R_X5Y78.WR1BEG2.LOGIC_OUTS9
INT_L_X4Y78.IMUX_L27.WR1END2
CLBLL_L_X4Y78.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y78.IMUX18.LOGIC_OUTS9
CLBLM_R_X5Y78.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[13]
INT_R_X5Y74.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y74.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y74.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y74.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y74.NR1BEG3.NL1BEG_N3
INT_R_X5Y75.NN2BEG3.NR1END3
INT_R_X5Y77.BYP_ALT6.NN2END3
INT_R_X5Y77.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y78.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X5Y78.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[12]
INT_R_X5Y78.WR1BEG1.LOGIC_OUTS18
INT_L_X4Y78.IMUX_L2.WR1END1
CLBLL_L_X4Y78.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X5Y78.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y78.IMUX1.LOGIC_OUTS18
CLBLM_R_X5Y78.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[12]
INT_R_X7Y74.IMUX19.LOGIC_OUTS1
CLBLM_R_X7Y74.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X7Y74.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y74.NW2BEG1.LOGIC_OUTS1
INT_L_X6Y75.NN2BEG1.NW2END1
INT_L_X6Y77.NW2BEG1.NN2END1
INT_R_X5Y78.IMUX33.NW2END1
CLBLM_R_X5Y78.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[11]
INT_R_X5Y77.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y77.IMUX_L44.WL1END2
CLBLL_L_X4Y77.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y77.IMUX38.LOGIC_OUTS11
CLBLM_R_X5Y77.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[11]
INT_R_X5Y71.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y71.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y71.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y71.NN2BEG0.LOGIC_OUTS4
INT_R_X5Y73.NN2BEG0.NN2END0
INT_R_X5Y75.NN2BEG0.NN2END0
INT_R_X5Y77.NL1BEG_N3.NN2END0
INT_R_X5Y77.IMUX46.NL1BEG_N3
CLBLM_R_X5Y77.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[10]
INT_R_X5Y77.WR1BEG2.LOGIC_OUTS9
INT_L_X4Y77.IMUX_L28.WR1END2
CLBLL_L_X4Y77.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y77.NL1BEG0.LOGIC_OUTS9
INT_R_X5Y77.IMUX31.NL1END_S3_0
CLBLM_R_X5Y77.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[10]
INT_R_X5Y71.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y71.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y71.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y71.NE2BEG2.LOGIC_OUTS6
INT_L_X6Y72.WR1BEG3.NE2END2
INT_R_X5Y72.NN2BEG3.WR1END3
INT_R_X5Y74.NN2BEG3.NN2END3
INT_R_X5Y76.BYP_ALT6.NN2END3
INT_R_X5Y76.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y77.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X5Y77.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[9]
INT_R_X5Y77.WR1BEG_S0.LOGIC_OUTS17
INT_L_X4Y77.SR1BEG_S0.WR1END_S1_0
INT_L_X4Y77.IMUX_L17.SR1BEG_S0
CLBLL_L_X4Y77.CLBLL_LL_B3.CLBLL_IMUX17
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y77.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y77.IMUX18.SR1BEG_S0
CLBLM_R_X5Y77.CLBLM_M_B2.CLBLM_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[9]
INT_R_X5Y75.FAN_ALT0.NL1END0
INT_R_X5Y75.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y74.FAN_ALT5.FAN_BOUNCE_S3_0
INT_R_X5Y74.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y74.IMUX17.FAN_BOUNCE5
CLBLM_R_X5Y74.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_R_X5Y74.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y74.NL1BEG0.LOGIC_OUTS5
INT_R_X5Y75.NW2BEG0.NL1END0
INT_L_X4Y76.NE2BEG0.NW2END0
INT_R_X5Y77.IMUX16.NE2END0
CLBLM_R_X5Y77.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[8]
INT_R_X5Y77.WL1BEG0.LOGIC_OUTS19
INT_L_X4Y77.IMUX_L2.WL1END0
CLBLL_L_X4Y77.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X5Y77.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y77.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y77.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[8]
INT_R_X5Y69.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y69.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y69.NR1BEG0.LOGIC_OUTS4
INT_R_X5Y70.NN2BEG0.NR1END0
INT_R_X5Y72.EE2BEG0.NN2END0
INT_R_X7Y72.NN6BEG0.EE2END0
INT_R_X7Y77.WW2BEG3.NN6END_S1_0
INT_R_X5Y77.IMUX39.WW2END3
CLBLM_R_X5Y77.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[7]
INT_R_X5Y76.NW2BEG3.NL1BEG_N3
INT_L_X4Y77.SR1BEG3.NW2END3
INT_L_X4Y76.IMUX_L47.SR1END3
CLBLL_L_X4Y76.CLBLL_LL_D5.CLBLL_IMUX47
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y76.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y76.IMUX38.NL1BEG_N3
CLBLM_R_X5Y76.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[7]
INT_R_X5Y73.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y73.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y73.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y73.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y73.NN2BEG3.NL1BEG_N3
INT_R_X5Y75.NL1BEG2.NN2END3
INT_R_X5Y76.IMUX20.NL1END2
CLBLM_R_X5Y76.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[6]
INT_R_X5Y76.WR1BEG_S0.LOGIC_OUTS17
INT_L_X4Y76.IMUX_L31.WR1END_S1_0
CLBLL_L_X4Y76.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y76.IMUX22.LOGIC_OUTS17
CLBLM_R_X5Y76.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[6]
INT_R_X5Y73.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y73.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y73.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y73.NE2BEG1.LOGIC_OUTS5
INT_L_X6Y74.NW2BEG1.NE2END1
INT_R_X5Y75.NL1BEG0.NW2END1
INT_R_X5Y76.IMUX16.NL1END0
CLBLM_R_X5Y76.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[5]
INT_L_X4Y76.IMUX_L17.SR1BEG_S0
CLBLL_L_X4Y76.CLBLL_LL_B3.CLBLL_IMUX17
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y76.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X4Y76.ER1BEG1.SR1BEG_S0
INT_R_X5Y76.IMUX27.ER1END1
CLBLM_R_X5Y76.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[5]
INT_R_X5Y74.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y74.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y74.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y74.NL1BEG1.LOGIC_OUTS6
INT_R_X5Y75.NW2BEG1.NL1END1
INT_L_X4Y76.IMUX_L25.NW2END1
CLBLL_L_X4Y76.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[4]
INT_R_X5Y76.WR1BEG2.LOGIC_OUTS19
INT_L_X4Y76.BYP_ALT5.WR1END2
INT_L_X4Y76.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y76.IMUX_L7.BYP_BOUNCE5
CLBLL_L_X4Y76.CLBLL_LL_A1.CLBLL_IMUX7
CLBLM_R_X5Y76.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y76.IMUX2.LOGIC_OUTS19
CLBLM_R_X5Y76.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[4]
INT_R_X5Y71.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y71.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y71.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y71.NN2BEG1.LOGIC_OUTS5
INT_R_X5Y73.NR1BEG1.NN2END1
INT_R_X5Y74.NN2BEG1.NR1END1
INT_R_X5Y76.IMUX41.NN2END1
CLBLM_R_X5Y76.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[3]
INT_R_X5Y75.SW2BEG2.LOGIC_OUTS10
INT_L_X4Y74.BYP_ALT3.SW2END2
INT_L_X4Y74.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y75.BYP_ALT0.BYP_BOUNCE_N3_3
INT_L_X4Y75.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y75.IMUX_L44.BYP_BOUNCE0
CLBLL_L_X4Y75.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y75.IMUX45.LOGIC_OUTS10
CLBLM_R_X5Y75.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[3]
INT_R_X5Y73.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y73.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y73.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y73.ER1BEG3.LOGIC_OUTS6
INT_L_X6Y73.NR1BEG3.ER1END3
INT_L_X6Y74.NW2BEG3.NR1END3
INT_R_X5Y75.IMUX30.NW2END3
CLBLM_R_X5Y75.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[2]
INT_R_X5Y75.WL1BEG_N3.LOGIC_OUTS18
INT_L_X4Y75.NL1BEG_N3.WL1END_N1_3
INT_L_X4Y75.IMUX_L22.NL1BEG_N3
CLBLL_L_X4Y75.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y75.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y75.IMUX22.NL1BEG_N3
CLBLM_R_X5Y75.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[2]
INT_R_X5Y69.IMUX29.LOGIC_OUTS6
CLBLM_R_X5Y69.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X5Y69.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y69.NW6BEG2.LOGIC_OUTS6
INT_R_X3Y73.EL1BEG1.NW6END2
INT_L_X4Y73.EL1BEG0.EL1END1
INT_R_X5Y73.NR1BEG0.EL1END0
INT_R_X5Y74.NR1BEG0.NR1END0
INT_R_X5Y75.IMUX33.NR1END0
CLBLM_R_X5Y75.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[1]
INT_R_X5Y75.WW2BEG0.SR1BEG_S0
INT_R_X3Y75.ER1BEG1.WW2END0
INT_L_X4Y75.IMUX_L27.ER1END1
CLBLL_L_X4Y75.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y75.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y75.IMUX17.SR1BEG_S0
CLBLM_R_X5Y75.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[1]
INT_R_X5Y74.IMUX38.LOGIC_OUTS7
CLBLM_R_X5Y74.CLBLM_M_D3.CLBLM_IMUX38
CLBLM_R_X5Y74.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X5Y74.NL1BEG2.LOGIC_OUTS7
INT_R_X5Y75.IMUX19.NL1END2
CLBLM_R_X5Y75.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[0]
INT_R_X5Y75.FAN_ALT1.LOGIC_OUTS11
INT_R_X5Y75.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y75.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y75.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y75.NW2BEG3.LOGIC_OUTS11
INT_L_X4Y76.SW6BEG2.NW2END3
INT_L_X2Y72.ER1BEG3.SW6END2
INT_R_X3Y72.SE2BEG3.ER1END3
INT_L_X4Y71.BYP_ALT7.SE2END3
INT_L_X4Y71.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y72.IMUX_L9.BYP_BOUNCE_N3_7
CLBLL_L_X4Y72.CLBLL_L_A5.CLBLL_IMUX9
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y75.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y75.FAN_ALT1.WL1END2
INT_L_X4Y75.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y75.IMUX_L2.FAN_BOUNCE1
CLBLL_L_X4Y75.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[0]
INT_L_X4Y67.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X5Y66.NR1BEG3.EL1END3
INT_R_X5Y67.WR1BEG_S0.NR1END3
INT_L_X4Y68.FAN_ALT0.WR1END0
INT_L_X4Y68.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y67.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X4Y67.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y67.NE6BEG0.LOGIC_OUTS_L0
INT_L_X6Y71.NN2BEG0.NE6END0
INT_L_X6Y73.WR1BEG1.NN2END0
INT_R_X5Y73.NW2BEG1.WR1END1
INT_L_X4Y74.NE2BEG1.NW2END1
INT_R_X5Y75.IMUX41.NE2END1
CLBLM_R_X5Y75.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[28]
INT_R_X7Y49.NE6BEG0.LOGIC_OUTS18
INT_R_X9Y53.NW6BEG0.NE6END0
INT_R_X7Y57.NW6BEG0.NW6END0
INT_R_X5Y60.SW2BEG3.NW6END_S0_0
INT_L_X4Y60.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y60.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y49.WL1BEG_N3.LOGIC_OUTS18
INT_L_X6Y48.WW2BEG3.WL1END3
INT_L_X4Y48.IMUX_L7.WW2END3
CLBLL_L_X4Y48.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[28]
INT_R_X7Y57.IMUX0.LOGIC_OUTS0
CLBLM_R_X7Y57.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y57.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y57.EL1BEG_N3.LOGIC_OUTS0
INT_L_X8Y56.SS2BEG3.EL1END3
INT_L_X8Y54.SW6BEG3.SS2END3
INT_L_X6Y50.SE2BEG3.SW6END3
INT_R_X7Y49.IMUX30.SE2END3
CLBLM_R_X7Y49.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[27]
INT_R_X7Y50.WR1BEG_S0.LOGIC_OUTS11
INT_L_X6Y51.NN2BEG0.WR1END0
INT_L_X6Y53.NN6BEG0.NN2END0
INT_L_X6Y58.WW2BEG3.NN6END_S1_0
INT_L_X4Y59.IMUX_L40.WW2END_N0_3
CLBLL_L_X4Y59.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y50.SW6BEG3.LOGIC_OUTS11
INT_R_X5Y47.NW2BEG0.SW6END_N0_3
INT_L_X4Y47.IMUX_L47.NW2END_S0_0
CLBLL_L_X4Y47.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[27]
INT_R_X7Y62.IMUX0.LOGIC_OUTS0
CLBLM_R_X7Y62.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y62.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y62.EE2BEG3.NL1BEG_N3
INT_R_X9Y62.SW6BEG3.EE2END3
INT_R_X7Y58.SS6BEG3.SW6END3
INT_R_X7Y52.SS2BEG3.SS6END3
INT_R_X7Y50.IMUX39.SS2END3
CLBLM_R_X7Y50.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[26]
INT_R_X7Y49.WW4BEG0.LOGIC_OUTS22
INT_R_X3Y49.NN6BEG0.WW4END0
INT_R_X3Y55.NR1BEG0.NN6END0
INT_R_X3Y56.NE2BEG0.NR1END0
INT_L_X4Y57.NN2BEG0.NE2END0
INT_L_X4Y59.IMUX_L32.NN2END0
CLBLL_L_X4Y59.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y49.SS6BEG0.LOGIC_OUTS22
INT_R_X7Y43.NW6BEG1.SS6END0
INT_R_X5Y47.WR1BEG2.NW6END1
INT_L_X4Y47.IMUX_L28.WR1END2
CLBLL_L_X4Y47.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[26]
INT_R_X7Y60.IMUX0.LOGIC_OUTS0
CLBLM_R_X7Y60.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y60.SW2BEG0.LOGIC_OUTS0
INT_L_X6Y59.SL1BEG0.SW2END0
INT_L_X6Y58.SS2BEG0.SL1END0
INT_L_X6Y56.SS6BEG0.SS2END0
INT_L_X6Y50.SE2BEG0.SS6END0
INT_R_X7Y49.IMUX32.SE2END0
CLBLM_R_X7Y49.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[25]
INT_R_X7Y47.NW2BEG2.LOGIC_OUTS14
INT_L_X6Y48.NW6BEG2.NW2END2
INT_L_X4Y52.NN6BEG2.NW6END2
INT_L_X4Y58.NL1BEG1.NN6END2
INT_L_X4Y59.IMUX_L17.NL1END1
CLBLL_L_X4Y59.CLBLL_LL_B3.CLBLL_IMUX17
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X7Y47.WW2BEG2.LOGIC_OUTS14
INT_R_X5Y47.WL1BEG1.WW2END2
INT_L_X4Y47.IMUX_L27.WL1END1
CLBLL_L_X4Y47.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[25]
INT_R_X7Y47.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y47.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y47.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y47.IMUX29.NL1BEG_N3
CLBLM_R_X7Y47.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[24]
INT_R_X7Y49.NN6BEG1.LOGIC_OUTS19
INT_R_X7Y55.NW6BEG1.NN6END1
INT_R_X5Y59.WL1BEG_N3.NW6END1
INT_L_X4Y59.IMUX_L8.WL1END_N1_3
CLBLL_L_X4Y59.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y49.SW2BEG1.LOGIC_OUTS19
INT_L_X6Y48.WL1BEG0.SW2END1
INT_R_X5Y48.WL1BEG_N3.WL1END0
INT_L_X4Y47.IMUX_L7.WL1END3
CLBLL_L_X4Y47.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[24]
INT_R_X7Y61.IMUX6.NL1BEG_N3
CLBLM_R_X7Y61.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X7Y61.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y61.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y61.EE2BEG3.NL1BEG_N3
INT_R_X9Y61.SW6BEG3.EE2END3
INT_R_X7Y57.SS6BEG3.SW6END3
INT_R_X7Y51.SS2BEG3.SS6END3
INT_R_X7Y49.IMUX39.SS2END3
CLBLM_R_X7Y49.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[23]
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y50.NR1BEG1.LOGIC_OUTS_L23
INT_L_X4Y51.NW2BEG1.NR1END1
INT_R_X3Y52.NN6BEG1.NW2END1
INT_R_X3Y58.EL1BEG0.NN6END1
INT_L_X4Y58.IMUX_L40.EL1END0
CLBLL_L_X4Y58.CLBLL_LL_D1.CLBLL_IMUX40
CLBLL_L_X4Y50.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X4Y50.SS2BEG3.LOGIC_OUTS_L15
INT_L_X4Y48.SS2BEG3.SS2END3
INT_L_X4Y46.IMUX_L38.SS2END3
CLBLL_L_X4Y46.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[23]
INT_R_X5Y50.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y50.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y50.WR1BEG1.LOGIC_OUTS0
INT_L_X4Y50.BYP_ALT1.WR1END1
INT_L_X4Y50.BYP_BOUNCE1.BYP_ALT1
INT_L_X4Y50.IMUX_L45.BYP_BOUNCE1
CLBLL_L_X4Y50.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[22]
INT_R_X7Y47.NR1BEG3.LOGIC_OUTS17
INT_R_X7Y48.NW2BEG3.NR1END3
INT_L_X6Y49.NN2BEG3.NW2END3
INT_L_X6Y51.NN2BEG3.NN2END3
INT_L_X6Y53.NW6BEG3.NN2END3
INT_L_X4Y57.NL1BEG2.NW6END3
INT_L_X4Y58.IMUX_L28.NL1END2
CLBLL_L_X4Y58.CLBLL_LL_C4.CLBLL_IMUX28
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y47.WW2BEG3.LOGIC_OUTS17
INT_R_X5Y47.SW2BEG3.WW2END3
INT_L_X4Y46.IMUX_L31.SW2END3
CLBLL_L_X4Y46.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[22]
INT_R_X7Y63.IMUX0.LOGIC_OUTS0
CLBLM_R_X7Y63.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y63.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y63.NR1BEG0.LOGIC_OUTS0
INT_R_X7Y64.LV18.NR1END0
INT_R_X7Y55.SS6BEG1.LV9
INT_R_X7Y49.SS2BEG1.SS6END1
INT_R_X7Y47.IMUX26.SS2END1
CLBLM_R_X7Y47.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[21]
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X7Y46.WW2BEG3.LOGIC_OUTS11
INT_R_X5Y47.NN2BEG0.WW2END_N0_3
INT_R_X5Y49.EE2BEG0.NN2END0
INT_R_X7Y49.SE2BEG0.EE2END0
INT_L_X8Y48.NN6BEG0.SE2END0
INT_L_X8Y54.NW6BEG0.NN6END0
INT_L_X6Y57.WW2BEG3.NW6END_S0_0
INT_L_X4Y58.IMUX_L24.WW2END_N0_3
CLBLL_L_X4Y58.CLBLL_LL_B5.CLBLL_IMUX24
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y46.WL1BEG0.LOGIC_OUTS19
INT_L_X6Y46.WW2BEG0.WL1END0
INT_L_X4Y46.IMUX_L17.WW2END0
CLBLL_L_X4Y46.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[21]
INT_R_X5Y55.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y55.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y55.EL1BEG_N3.LOGIC_OUTS0
INT_L_X6Y54.SL1BEG3.EL1END3
INT_L_X6Y53.SW2BEG3.SL1END3
INT_R_X5Y52.SE6BEG3.SW2END3
INT_R_X7Y48.SS2BEG3.SE6END3
INT_R_X7Y46.IMUX46.SS2END3
CLBLM_R_X7Y46.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[20]
INT_R_X7Y48.NL1BEG0.LOGIC_OUTS9
INT_R_X7Y49.EE2BEG0.NL1END0
INT_R_X9Y49.NN6BEG0.EE2END0
INT_R_X9Y54.WW2BEG3.NN6END_S1_0
INT_R_X7Y55.NW6BEG0.WW2END_N0_3
INT_R_X5Y58.SW2BEG3.NW6END_S0_0
INT_L_X4Y58.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y58.CLBLL_LL_A5.CLBLL_IMUX8
CLBLM_R_X7Y48.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X7Y48.SW2BEG1.LOGIC_OUTS9
INT_L_X6Y47.WL1BEG0.SW2END1
INT_R_X5Y47.SW2BEG0.WL1END0
INT_L_X4Y46.IMUX_L1.SW2END0
CLBLL_L_X4Y46.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[20]
INT_R_X5Y49.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y49.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y49.ER1BEG1.LOGIC_OUTS4
INT_L_X6Y49.SE2BEG1.ER1END1
INT_R_X7Y48.IMUX26.SE2END1
CLBLM_R_X7Y48.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[19]
INT_R_X7Y45.SR1BEG3.LOGIC_OUTS16
INT_R_X7Y44.SR1BEG_S0.SR1END3
INT_R_X7Y44.LV0.SR1BEG_S0
INT_R_X7Y53.NW6BEG1.LV9
INT_R_X5Y57.WR1BEG2.NW6END1
INT_L_X4Y57.IMUX_L44.WR1END2
CLBLL_L_X4Y57.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X7Y45.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y45.WW2BEG2.LOGIC_OUTS16
INT_R_X5Y45.WR1BEG_S0.WW2END2
INT_L_X4Y45.IMUX_L47.WR1END_S1_0
CLBLL_L_X4Y45.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[19]
INT_R_X7Y45.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y45.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y45.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y45.IMUX9.LOGIC_OUTS4
CLBLM_R_X7Y45.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[18]
INT_R_X7Y49.WW2BEG2.LOGIC_OUTS14
INT_R_X5Y49.NW2BEG3.WW2END2
INT_L_X4Y50.NN6BEG3.NW2END3
INT_L_X4Y56.NR1BEG3.NN6END3
INT_L_X4Y57.IMUX_L31.NR1END3
CLBLL_L_X4Y57.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X7Y49.SW6BEG2.LOGIC_OUTS14
INT_R_X5Y45.WL1BEG1.SW6END2
INT_L_X4Y45.BYP_ALT4.WL1END1
INT_L_X4Y45.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y45.IMUX_L22.BYP_BOUNCE4
CLBLL_L_X4Y45.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[18]
INT_R_X5Y51.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y51.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y51.SE2BEG0.LOGIC_OUTS4
INT_L_X6Y50.EL1BEG_N3.SE2END0
INT_R_X7Y49.IMUX22.EL1END3
CLBLM_R_X7Y49.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[17]
INT_R_X5Y48.NN2BEG1.LOGIC_OUTS23
INT_R_X5Y50.NN6BEG1.NN2END1
INT_R_X5Y56.NW2BEG1.NN6END1
INT_L_X4Y57.IMUX_L18.NW2END1
CLBLL_L_X4Y57.CLBLL_LL_B2.CLBLL_IMUX18
CLBLM_R_X5Y48.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y48.WR1BEG2.LOGIC_OUTS23
INT_L_X4Y48.SW2BEG1.WR1END2
INT_R_X3Y47.SE2BEG1.SW2END1
INT_L_X4Y46.FAN_ALT2.SE2END1
INT_L_X4Y46.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y46.FAN_ALT4.FAN_BOUNCE2
INT_L_X4Y46.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y45.IMUX_L15.FAN_BOUNCE_S3_4
CLBLL_L_X4Y45.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[17]
INT_R_X5Y48.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y48.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y48.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y48.NL1BEG_N3.LOGIC_OUTS0
INT_R_X5Y48.IMUX38.NL1BEG_N3
CLBLM_R_X5Y48.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[16]
INT_L_X4Y49.NW6BEG1.LOGIC_OUTS_L13
INT_L_X2Y53.NE6BEG1.NW6END1
INT_L_X4Y57.NL1BEG0.NE6END1
INT_L_X4Y57.IMUX_L7.NL1END_S3_0
CLBLL_L_X4Y57.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS13.CLBLL_LL_B
INT_L_X4Y49.SL1BEG1.LOGIC_OUTS_L13
INT_L_X4Y48.SS2BEG1.SL1END1
INT_L_X4Y46.SL1BEG1.SS2END1
INT_L_X4Y45.IMUX_L2.SL1END1
CLBLL_L_X4Y45.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[16]
INT_R_X5Y49.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y49.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y49.WW2BEG1.LOGIC_OUTS5
INT_R_X3Y49.ER1BEG2.WW2END1
INT_L_X4Y49.FAN_ALT1.ER1END2
INT_L_X4Y49.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y49.IMUX_L18.FAN_BOUNCE1
CLBLL_L_X4Y49.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[15]
INT_R_X7Y44.NW2BEG3.LOGIC_OUTS15
INT_L_X6Y45.NW6BEG3.NW2END3
INT_L_X4Y49.NN6BEG3.NW6END3
INT_L_X4Y55.NR1BEG3.NN6END3
INT_L_X4Y56.IMUX_L38.NR1END3
CLBLL_L_X4Y56.CLBLL_LL_D3.CLBLL_IMUX38
CLBLM_R_X7Y44.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X7Y44.WW2BEG3.LOGIC_OUTS15
INT_R_X5Y44.WL1BEG2.WW2END3
INT_L_X4Y44.IMUX_L45.WL1END2
CLBLL_L_X4Y44.CLBLL_LL_D2.CLBLL_IMUX45

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[15]
INT_R_X7Y44.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y44.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y44.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y44.NL1BEG_N3.LOGIC_OUTS4
INT_R_X7Y44.IMUX38.NL1BEG_N3
CLBLM_R_X7Y44.CLBLM_M_D3.CLBLM_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[14]
INT_R_X7Y47.WL1BEG0.LOGIC_OUTS23
INT_L_X6Y47.NW2BEG1.WL1END0
INT_R_X5Y48.EL1BEG0.NW2END1
INT_L_X6Y48.EE2BEG0.EL1END0
INT_L_X8Y48.NE2BEG0.EE2END0
INT_R_X9Y49.NW2BEG0.NE2END0
INT_L_X8Y49.WW2BEG3.NW2END_S0_0
INT_L_X6Y50.NW6BEG0.WW2END_N0_3
INT_L_X4Y54.NN2BEG0.NW6END0
INT_L_X4Y56.IMUX_L32.NN2END0
CLBLL_L_X4Y56.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y47.SW6BEG1.LOGIC_OUTS23
INT_R_X5Y43.NW2BEG2.SW6END1
INT_L_X4Y44.IMUX_L28.NW2END2
CLBLL_L_X4Y44.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[14]
INT_R_X7Y47.IMUX15.NL1END_S3_0
CLBLM_R_X7Y47.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y47.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y47.IMUX47.NL1END_S3_0
CLBLM_R_X7Y47.CLBLM_M_D5.CLBLM_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[13]
INT_R_X5Y46.NN2BEG3.WW2END2
INT_R_X5Y48.NE6BEG3.NN2END3
INT_R_X7Y52.NW6BEG3.NE6END3
INT_R_X5Y56.WL1BEG1.NW6END3
INT_L_X4Y56.IMUX_L27.WL1END1
CLBLL_L_X4Y56.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y46.WW2BEG2.LOGIC_OUTS16
INT_R_X5Y46.ER1BEG3.WW2END2
INT_L_X6Y46.SS2BEG3.ER1END3
INT_L_X6Y44.WW2BEG3.SS2END3
INT_L_X4Y44.IMUX_L15.WW2END3
CLBLL_L_X4Y44.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[13]
INT_R_X5Y46.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y46.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y46.ER1BEG1.LOGIC_OUTS0
INT_L_X6Y46.ER1BEG2.ER1END1
INT_R_X7Y46.IMUX6.ER1END2
CLBLM_R_X7Y46.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[12]
INT_R_X7Y44.NW2BEG1.LOGIC_OUTS19
INT_L_X6Y45.NW6BEG1.NW2END1
INT_L_X4Y49.NN6BEG1.NW6END1
INT_L_X4Y55.NR1BEG1.NN6END1
INT_L_X4Y56.IMUX_L2.NR1END1
CLBLL_L_X4Y56.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X7Y44.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y44.WW2BEG1.LOGIC_OUTS19
INT_R_X5Y44.WR1BEG3.WW2END1
INT_L_X4Y44.IMUX_L7.WR1END3
CLBLL_L_X4Y44.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[12]
INT_R_X5Y43.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y43.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y43.ER1BEG1.LOGIC_OUTS4
INT_L_X6Y43.NE2BEG1.ER1END1
INT_R_X7Y44.IMUX41.NE2END1
CLBLM_R_X7Y44.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[11]
INT_R_X7Y45.NL1BEG_N3.LOGIC_OUTS22
INT_R_X7Y45.NE2BEG3.NL1BEG_N3
INT_L_X8Y46.NW6BEG3.NE2END3
INT_L_X6Y50.NW6BEG3.NW6END3
INT_L_X4Y54.NL1BEG2.NW6END3
INT_L_X4Y55.IMUX_L44.NL1END2
CLBLL_L_X4Y55.CLBLL_LL_D4.CLBLL_IMUX44
CLBLM_R_X7Y45.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y45.WW4BEG0.LOGIC_OUTS22
INT_R_X3Y44.ER1BEG_S0.WW4END_S0_0
INT_L_X4Y45.SS2BEG0.ER1END0
INT_L_X4Y43.IMUX_L40.SS2END0
CLBLL_L_X4Y43.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[11]
INT_R_X5Y46.IMUX19.LOGIC_OUTS1
CLBLM_R_X5Y46.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y46.SE2BEG1.LOGIC_OUTS1
INT_L_X6Y45.ER1BEG2.SE2END1
INT_R_X7Y45.IMUX22.ER1END2
CLBLM_R_X7Y45.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[10]
INT_R_X7Y43.WW4BEG0.LOGIC_OUTS22
INT_R_X3Y43.NE6BEG0.WW4END0
INT_R_X5Y47.NE6BEG0.NE6END0
INT_R_X7Y51.WW4BEG0.NE6END0
INT_R_X3Y51.NE6BEG0.WW4END0
INT_R_X5Y55.NW2BEG0.NE6END0
INT_L_X4Y55.IMUX_L31.NW2END_S0_0
CLBLL_L_X4Y55.CLBLL_LL_C5.CLBLL_IMUX31
CLBLM_R_X7Y43.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X7Y43.WW2BEG0.LOGIC_OUTS22
INT_R_X5Y43.WR1BEG2.WW2END0
INT_L_X4Y43.IMUX_L28.WR1END2
CLBLL_L_X4Y43.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[10]
INT_L_X8Y43.IMUX_L1.LOGIC_OUTS_L4
CLBLM_L_X8Y43.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_L_X8Y43.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y43.NW2BEG0.LOGIC_OUTS_L4
INT_R_X7Y43.IMUX31.NW2END_S0_0
CLBLM_R_X7Y43.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[9]
INT_R_X5Y43.ER1BEG3.WW2END2
INT_L_X6Y43.ER1BEG_S0.ER1END3
INT_R_X7Y44.NE2BEG0.ER1END0
INT_L_X8Y45.NW6BEG0.NE2END0
INT_L_X6Y49.NN6BEG0.NW6END0
INT_L_X6Y54.WW2BEG3.NN6END_S1_0
INT_L_X4Y55.IMUX_L24.WW2END_N0_3
CLBLL_L_X4Y55.CLBLL_LL_B5.CLBLL_IMUX24
CLBLM_R_X7Y43.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y43.WW2BEG2.LOGIC_OUTS16
INT_R_X5Y43.WL1BEG1.WW2END2
INT_L_X4Y43.IMUX_L27.WL1END1
CLBLL_L_X4Y43.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[9]
INT_R_X7Y43.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y43.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y43.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y43.IMUX9.LOGIC_OUTS4
CLBLM_R_X7Y43.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[8]
INT_L_X4Y41.ER1BEG_S0.LOGIC_OUTS_L11
INT_R_X5Y42.LV0.ER1END0
INT_R_X5Y51.NW6BEG1.LV9
INT_R_X3Y55.EL1BEG0.NW6END1
INT_L_X4Y55.IMUX_L1.EL1END0
CLBLL_L_X4Y55.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y41.NN2BEG3.LOGIC_OUTS_L11
INT_L_X4Y43.IMUX_L7.NN2END3
CLBLL_L_X4Y43.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[8]
INT_R_X5Y41.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y41.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y41.WR1BEG1.LOGIC_OUTS0
INT_L_X4Y41.IMUX_L41.WR1END1
CLBLL_L_X4Y41.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[7]
INT_R_X7Y42.NL1BEG1.LOGIC_OUTS10
INT_R_X7Y43.NN2BEG1.NL1END1
INT_R_X7Y45.NN6BEG1.NN2END1
INT_R_X7Y51.NW6BEG1.NN6END1
INT_R_X5Y55.SW2BEG0.NW6END1
INT_L_X4Y54.IMUX_L40.SW2END0
CLBLL_L_X4Y54.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X7Y42.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X7Y42.WW2BEG2.LOGIC_OUTS10
INT_R_X5Y42.WR1BEG_S0.WW2END2
INT_L_X4Y42.IMUX_L47.WR1END_S1_0
CLBLL_L_X4Y42.CLBLL_LL_D5.CLBLL_IMUX47

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[7]
INT_R_X7Y41.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y41.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y41.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y41.NR1BEG0.LOGIC_OUTS4
INT_R_X7Y42.IMUX33.NR1END0
CLBLM_R_X7Y42.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[6]
INT_R_X5Y44.NN6BEG0.WW2END_N0_3
INT_R_X5Y49.SR1BEG_S0.NN6END_S1_0
INT_R_X5Y49.SE2BEG0.SR1BEG_S0
INT_L_X6Y48.NN6BEG0.SE2END0
INT_L_X6Y53.WW2BEG3.NN6END_S1_0
INT_L_X4Y54.IMUX_L32.WW2END_N0_3
CLBLL_L_X4Y54.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X7Y43.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y43.WW2BEG3.LOGIC_OUTS17
INT_R_X5Y43.SW2BEG3.WW2END3
INT_L_X4Y42.IMUX_L31.SW2END3
CLBLL_L_X4Y42.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[6]
INT_R_X7Y42.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y42.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y42.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y42.NR1BEG0.LOGIC_OUTS4
INT_R_X7Y43.IMUX16.NR1END0
CLBLM_R_X7Y43.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[5]
INT_R_X7Y42.NW2BEG3.LOGIC_OUTS21
INT_L_X6Y43.NN6BEG3.NW2END3
INT_L_X6Y49.NW6BEG3.NN6END3
INT_L_X4Y53.NL1BEG2.NW6END3
INT_L_X4Y54.IMUX_L27.NL1END2
CLBLL_L_X4Y54.CLBLL_LL_B4.CLBLL_IMUX27
CLBLM_R_X7Y42.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X7Y42.WR1BEG_S0.LOGIC_OUTS21
INT_L_X6Y42.WW2BEG3.WR1END_S1_0
INT_L_X4Y42.IMUX_L15.WW2END3
CLBLL_L_X4Y42.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[5]
INT_R_X7Y40.IMUX1.LOGIC_OUTS4
CLBLM_R_X7Y40.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X7Y40.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y40.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y42.IMUX24.NN2END0
CLBLM_R_X7Y42.CLBLM_M_B5.CLBLM_IMUX24

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[4]
INT_R_X7Y45.WW4BEG2.LOGIC_OUTS10
INT_R_X3Y45.NE6BEG2.WW4END2
INT_R_X5Y49.NW6BEG2.NE6END2
INT_R_X3Y53.NE2BEG2.NW6END2
INT_L_X4Y54.FAN_ALT5.NE2END2
INT_L_X4Y54.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y54.IMUX_L11.FAN_BOUNCE5
CLBLL_L_X4Y54.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_R_X7Y45.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X7Y45.SW6BEG2.LOGIC_OUTS10
INT_R_X5Y41.NL1BEG2.SW6END2
INT_R_X5Y42.WR1BEG3.NL1END2
INT_L_X4Y42.IMUX_L7.WR1END3
CLBLL_L_X4Y42.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[4]
INT_R_X7Y46.IMUX18.LOGIC_OUTS5
CLBLM_R_X7Y46.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y46.SR1BEG2.LOGIC_OUTS5
INT_R_X7Y45.IMUX21.SR1END2
CLBLM_R_X7Y45.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[3]
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y43.NL1BEG1.LOGIC_OUTS14
INT_R_X5Y44.NW2BEG1.NL1END1
INT_L_X4Y45.NN2BEG1.NW2END1
INT_L_X4Y47.NN6BEG1.NN2END1
INT_L_X4Y53.NL1BEG0.NN6END1
INT_L_X4Y53.IMUX_L47.NL1END_S3_0
CLBLL_L_X4Y53.CLBLL_LL_D5.CLBLL_IMUX47
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y43.SW2BEG0.LOGIC_OUTS22
INT_L_X4Y42.FAN_ALT2.SW2END0
INT_L_X4Y42.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y41.IMUX_L38.FAN_BOUNCE_S3_2
CLBLL_L_X4Y41.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[3]
INT_R_X5Y43.IMUX18.LOGIC_OUTS5
CLBLM_R_X5Y43.CLBLM_M_B2.CLBLM_IMUX18
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y43.FAN_ALT2.LOGIC_OUTS5
INT_R_X5Y43.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y43.IMUX32.FAN_BOUNCE2
CLBLM_R_X5Y43.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[2]
INT_R_X5Y46.NL1BEG_N3.LOGIC_OUTS12
INT_R_X5Y46.NW2BEG3.NL1BEG_N3
INT_L_X4Y47.NN6BEG3.NW2END3
INT_L_X4Y53.SR1BEG3.NN6END3
INT_L_X4Y53.IMUX_L32.SR1END_N3_3
CLBLL_L_X4Y53.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_R_X5Y46.SW6BEG0.LOGIC_OUTS12
INT_R_X3Y42.SE2BEG0.SW6END0
INT_L_X4Y41.IMUX_L32.SE2END0
CLBLL_L_X4Y41.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[2]
INT_R_X5Y46.IMUX30.BYP_BOUNCE2
CLBLM_R_X5Y46.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y46.BYP_ALT2.LOGIC_OUTS2
INT_R_X5Y46.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y46.FAN_ALT1.BYP_BOUNCE2
INT_R_X5Y46.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y46.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y46.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[1]
INT_R_X5Y41.WW2BEG0.LOGIC_OUTS18
INT_R_X3Y41.ER1BEG1.WW2END0
INT_L_X4Y41.EE2BEG1.ER1END1
INT_L_X6Y41.NN6BEG1.EE2END1
INT_L_X6Y47.NN6BEG1.NN6END1
INT_L_X6Y53.WW2BEG0.NN6END1
INT_L_X4Y53.IMUX_L18.WW2END0
CLBLL_L_X4Y53.CLBLL_LL_B2.CLBLL_IMUX18
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y41.NW2BEG0.LOGIC_OUTS18
INT_L_X4Y41.IMUX_L15.NW2END_S0_0
CLBLL_L_X4Y41.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[1]
INT_R_X5Y41.IMUX19.LOGIC_OUTS1
CLBLM_R_X5Y41.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y41.NL1BEG0.LOGIC_OUTS1
INT_R_X5Y41.IMUX23.NL1END_S3_0
CLBLM_R_X5Y41.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[0]
INT_R_X5Y49.SW6BEG1.LOGIC_OUTS19
INT_R_X3Y45.SL1BEG1.SW6END1
INT_R_X3Y44.SE2BEG1.SL1END1
INT_L_X4Y43.SS2BEG1.SE2END1
INT_L_X4Y41.IMUX_L11.SS2END1
CLBLL_L_X4Y41.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y49.SL1BEG1.LOGIC_OUTS19
INT_R_X5Y48.SR1BEG2.SL1END1
INT_R_X5Y47.IMUX37.SR1END2
CLBLM_R_X5Y47.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y49.NW2BEG1.LOGIC_OUTS19
INT_L_X4Y50.NN2BEG1.NW2END1
INT_L_X4Y52.NL1BEG0.NN2END1
INT_L_X4Y53.IMUX_L8.NL1END0
CLBLL_L_X4Y53.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[0]
INT_R_X5Y51.FAN_ALT2.LOGIC_OUTS5
INT_R_X5Y51.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y51.IMUX24.FAN_BOUNCE2
CLBLM_R_X5Y51.CLBLM_M_B5.CLBLM_IMUX24
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y51.SL1BEG1.LOGIC_OUTS5
INT_R_X5Y50.FAN_ALT2.SL1END1
INT_R_X5Y50.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y49.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X5Y49.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[31]
INT_L_X4Y82.IMUX_L38.LOGIC_OUTS_L11
CLBLL_L_X4Y82.CLBLL_LL_D3.CLBLL_IMUX38
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y82.EL1BEG2.LOGIC_OUTS_L11
INT_R_X5Y82.IMUX44.EL1END2
CLBLM_R_X5Y82.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[31]
INT_R_X5Y98.IMUX1.LOGIC_OUTS4
CLBLM_R_X5Y98.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y98.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y98.SL1BEG0.LOGIC_OUTS4
INT_R_X5Y97.SW2BEG0.SL1END0
INT_L_X4Y96.SS6BEG0.SW2END0
INT_L_X4Y90.SS6BEG0.SS6END0
INT_L_X4Y84.SS2BEG0.SS6END0
INT_L_X4Y82.IMUX_L41.SS2END0
CLBLL_L_X4Y82.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[30]
INT_R_X5Y82.WL1BEG2.LOGIC_OUTS17
INT_L_X4Y82.IMUX_L22.WL1END2
CLBLL_L_X4Y82.CLBLL_LL_C3.CLBLL_IMUX22
CLBLM_R_X5Y82.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y82.IMUX22.LOGIC_OUTS17
CLBLM_R_X5Y82.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[30]
INT_R_X5Y92.IMUX0.LOGIC_OUTS0
CLBLM_R_X5Y92.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y92.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y92.SS2BEG0.LOGIC_OUTS0
INT_R_X5Y90.SS6BEG0.SS2END0
INT_R_X5Y84.SS2BEG0.SS6END0
INT_R_X5Y82.IMUX25.SS2END0
CLBLM_R_X5Y82.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[29]
INT_L_X4Y82.SR1BEG3.LOGIC_OUTS_L10
INT_L_X4Y82.IMUX_L24.SR1END_N3_3
CLBLL_L_X4Y82.CLBLL_LL_B5.CLBLL_IMUX24
CLBLL_L_X4Y82.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y82.ER1BEG3.LOGIC_OUTS_L10
INT_R_X5Y82.IMUX15.ER1END3
CLBLM_R_X5Y82.CLBLM_M_B1.CLBLM_IMUX15

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col1[29]
INT_R_X5Y90.IMUX19.LOGIC_OUTS1
CLBLM_R_X5Y90.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y90.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y90.SS6BEG1.LOGIC_OUTS1
INT_R_X5Y84.SR1BEG2.SS6END1
INT_R_X5Y83.SW2BEG2.SR1END2
INT_L_X4Y82.IMUX_L21.SW2END2
CLBLL_L_X4Y82.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[31]
INT_R_X5Y51.EL1BEG_N3.EL1END0
INT_L_X6Y50.EE2BEG3.EL1END3
INT_L_X8Y50.NN6BEG3.EE2END3
INT_L_X8Y56.NW6BEG3.NN6END3
INT_L_X6Y60.WW2BEG2.NW6END3
INT_L_X4Y60.IMUX_L38.WW2END2
CLBLL_L_X4Y60.CLBLL_LL_D3.CLBLL_IMUX38
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y51.WW4BEG1.LOGIC_OUTS19
INT_R_X3Y51.ER1BEG1.WW4END1
INT_L_X4Y51.EL1BEG0.ER1END1
INT_R_X5Y51.SL1BEG0.EL1END0
INT_R_X5Y50.SW2BEG0.SL1END0
INT_L_X4Y49.SR1BEG1.SW2END0
INT_L_X4Y48.IMUX_L44.SR1END1
CLBLL_L_X4Y48.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[31]
INT_R_X7Y51.IMUX6.NL1BEG_N3
CLBLM_R_X7Y51.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X7Y51.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y51.NL1BEG_N3.LOGIC_OUTS0
INT_R_X7Y51.IMUX46.NL1BEG_N3
CLBLM_R_X7Y51.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[30]
INT_R_X7Y49.WL1BEG0.LOGIC_OUTS23
INT_L_X6Y49.NN2BEG1.WL1END0
INT_L_X6Y51.NL1BEG0.NN2END1
INT_L_X6Y52.NN2BEG0.NL1END0
INT_L_X6Y54.NN6BEG0.NN2END0
INT_L_X6Y59.WW2BEG3.NN6END_S1_0
INT_L_X4Y60.IMUX_L32.WW2END_N0_3
CLBLL_L_X4Y60.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y49.WW2BEG1.LOGIC_OUTS23
INT_R_X5Y49.WL1BEG0.WW2END1
INT_L_X4Y49.FAN_ALT4.WL1END0
INT_L_X4Y49.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y48.IMUX_L31.FAN_BOUNCE_S3_4
CLBLL_L_X4Y48.CLBLL_LL_C5.CLBLL_IMUX31

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[30]
INT_R_X7Y60.IMUX19.LOGIC_OUTS1
CLBLM_R_X7Y60.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y60.SS6BEG1.LOGIC_OUTS1
INT_R_X7Y54.SE6BEG1.SS6END1
INT_R_X9Y50.WL1BEG0.SE6END1
INT_L_X8Y50.SW2BEG0.WL1END0
INT_R_X7Y49.IMUX40.SW2END0
CLBLM_R_X7Y49.CLBLM_M_D1.CLBLM_IMUX40

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5289.X[29]
INT_R_X7Y49.NW2BEG0.LOGIC_OUTS8
INT_L_X6Y50.NN2BEG0.NW2END0
INT_L_X6Y52.NR1BEG0.NN2END0
INT_L_X6Y53.NN2BEG0.NR1END0
INT_L_X6Y55.NN6BEG0.NN2END0
INT_L_X6Y60.WW2BEG3.NN6END_S1_0
INT_L_X4Y60.IMUX_L15.WW2END3
CLBLL_L_X4Y60.CLBLL_LL_B1.CLBLL_IMUX15
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X7Y49.WW2BEG0.LOGIC_OUTS8
INT_R_X5Y49.SW2BEG0.WW2END0
INT_L_X4Y48.IMUX_L17.SW2END0
CLBLL_L_X4Y48.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.accum_u.u_mem.mem_buff0_col0[29]
INT_R_X7Y60.IMUX20.LOGIC_OUTS2
CLBLM_R_X7Y60.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X7Y60.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y60.SL1BEG2.LOGIC_OUTS2
INT_R_X7Y59.SR1BEG3.SL1END2
INT_R_X7Y58.SS2BEG3.SR1END3
INT_R_X7Y56.SS6BEG3.SS2END3
INT_R_X7Y50.SS2BEG3.SS6END3
INT_R_X7Y49.IMUX0.SS2END_N0_3
CLBLM_R_X7Y49.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$techmap19370$abc$15846$auto$blifparse.cc:536:parse_blif$15904.A[4]
INT_R_X3Y92.IMUX8.NL1END0
CLBLM_R_X3Y92.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y91.NL1BEG0.LOGIC_OUTS23
INT_R_X3Y91.IMUX7.NL1END_S3_0
CLBLM_R_X3Y91.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[15]
CLBLM_R_X5Y35.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y35.NW2BEG3.LOGIC_OUTS17
INT_L_X4Y36.FAN_ALT1.NW2END3
INT_L_X4Y36.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y36.BYP_ALT4.FAN_BOUNCE1
INT_L_X4Y36.BYP_L4.BYP_ALT4
CLBLL_L_X4Y36.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[14]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y36.NE2BEG2.LOGIC_OUTS16
INT_L_X6Y37.NR1BEG2.NE2END2
INT_L_X6Y38.NN2BEG2.NR1END2
INT_L_X6Y40.NW2BEG2.NN2END2
INT_R_X5Y41.NN6BEG2.NW2END2
INT_R_X5Y47.EE2BEG2.NN6END2
INT_R_X7Y47.BYP_ALT2.EE2END2
INT_R_X7Y47.BYP2.BYP_ALT2
CLBLM_R_X7Y47.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[13]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y39.NE2BEG2.LOGIC_OUTS2
INT_L_X6Y40.NN2BEG2.NE2END2
INT_L_X6Y42.NN2BEG2.NN2END2
INT_L_X6Y44.NN2BEG2.NN2END2
INT_L_X6Y46.NE2BEG2.NN2END2
INT_R_X7Y47.BYP_ALT5.NE2END2
INT_R_X7Y47.BYP5.BYP_ALT5
CLBLM_R_X7Y47.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[12]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y36.WL1BEG2.LOGIC_OUTS17
INT_L_X4Y36.NL1BEG2.WL1END2
INT_L_X4Y37.NN2BEG2.NL1END2
INT_L_X4Y39.BYP_ALT2.NN2END2
INT_L_X4Y39.BYP_L2.BYP_ALT2
CLBLL_L_X4Y39.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[11]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y39.NN2BEG0.LOGIC_OUTS0
INT_R_X5Y41.NE2BEG0.NN2END0
INT_L_X6Y42.NE6BEG0.NE2END0
INT_L_X8Y46.NW6BEG0.NE6END0
INT_L_X6Y50.NE2BEG0.NW6END0
INT_R_X7Y51.NR1BEG0.NE2END0
INT_R_X7Y52.NR1BEG0.NR1END0
INT_R_X7Y53.BYP_ALT1.NR1END0
INT_R_X7Y53.BYP1.BYP_ALT1
CLBLM_R_X7Y53.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[10]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y39.NN6BEG3.LOGIC_OUTS3
INT_R_X5Y45.EL1BEG2.NN6END3
INT_L_X6Y45.NE2BEG2.EL1END2
INT_R_X7Y46.BYP_ALT5.NE2END2
INT_R_X7Y46.BYP5.BYP_ALT5
CLBLM_R_X7Y46.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[9]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y36.NN2BEG0.LOGIC_OUTS18
INT_R_X5Y38.NW2BEG0.NN2END0
INT_L_X4Y39.BYP_ALT0.NW2END0
INT_L_X4Y39.BYP_L0.BYP_ALT0
CLBLL_L_X4Y39.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[8]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y39.WR1BEG2.LOGIC_OUTS1
INT_L_X4Y39.BYP_ALT5.WR1END2
INT_L_X4Y39.BYP_L5.BYP_ALT5
CLBLL_L_X4Y39.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[7]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y38.NR1BEG3.LOGIC_OUTS_L3
INT_L_X4Y39.BYP_ALT7.NR1END3
INT_L_X4Y39.BYP_L7.BYP_ALT7
CLBLL_L_X4Y39.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[6]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y36.NW6BEG1.LOGIC_OUTS19
INT_R_X3Y40.NE2BEG1.NW6END1
INT_L_X4Y41.SE6BEG1.NE2END1
INT_L_X6Y37.WL1BEG0.SE6END1
INT_R_X5Y37.NW2BEG1.WL1END0
INT_L_X4Y38.NE6BEG1.NW2END1
INT_L_X6Y42.NW6BEG1.NE6END1
INT_L_X4Y46.WL1BEG_N3.NW6END1
INT_R_X3Y45.BYP_ALT7.WL1END3
INT_R_X3Y45.BYP7.BYP_ALT7
CLBLM_R_X3Y45.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[5]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y38.SL1BEG1.LOGIC_OUTS_L1
INT_L_X4Y37.SR1BEG2.SL1END1
INT_L_X4Y36.BYP_ALT6.SR1END2
INT_L_X4Y36.BYP_L6.BYP_ALT6
CLBLL_L_X4Y36.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[4]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y45.SR1BEG1.LOGIC_OUTS0
INT_R_X5Y44.SS2BEG1.SR1END1
INT_R_X5Y42.SS2BEG1.SS2END1
INT_R_X5Y40.BYP_ALT5.SS2END1
INT_R_X5Y40.BYP5.BYP_ALT5
CLBLM_R_X5Y40.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[3]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y38.NW6BEG0.LOGIC_OUTS_L0
INT_L_X2Y42.NE6BEG0.NW6END0
INT_L_X4Y46.WR1BEG1.NE6END0
INT_R_X3Y46.SR1BEG1.WR1END1
INT_R_X3Y45.BYP_ALT2.SR1END1
INT_R_X3Y45.BYP2.BYP_ALT2
CLBLM_R_X3Y45.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[2]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y45.SS2BEG2.LOGIC_OUTS2
INT_R_X5Y43.SL1BEG2.SS2END2
INT_R_X5Y42.SS2BEG2.SL1END2
INT_R_X5Y40.SR1BEG3.SS2END2
INT_R_X5Y40.BYP_ALT0.SR1END_N3_3
INT_R_X5Y40.BYP0.BYP_ALT0
CLBLM_R_X5Y40.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[1]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y45.SW2BEG3.LOGIC_OUTS3
INT_L_X4Y44.SE6BEG3.SW2END3
INT_L_X6Y40.WL1BEG2.SE6END3
INT_R_X5Y40.BYP_ALT2.WL1END2
INT_R_X5Y40.BYP2.BYP_ALT2
CLBLM_R_X5Y40.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.accum_u.u_align.col0_delay_reg[0]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y45.SL1BEG3.LOGIC_OUTS17
INT_R_X5Y44.SS2BEG3.SL1END3
INT_R_X5Y42.SS2BEG3.SS2END3
INT_R_X5Y40.BYP_ALT7.SS2END3
INT_R_X5Y40.BYP7.BYP_ALT7
CLBLM_R_X5Y40.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.$techmap19370$abc$15846$auto$blifparse.cc:536:parse_blif$15904.A[3]
INT_R_X3Y91.NL1BEG2.LOGIC_OUTS17
INT_R_X3Y92.IMUX11.NL1END2
CLBLM_R_X3Y92.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y91.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y91.IMUX1.SR1BEG_S0
CLBLM_R_X3Y91.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.u_align.$abc$16131$auto$opt_dff.cc:306:combine_resets$4323
INT_R_X5Y45.NN2BEG2.NN6END2
INT_R_X5Y47.NN6BEG2.NN2END2
INT_R_X5Y53.CTRL0.NN6END2
CLBLM_R_X5Y53.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y35.FAN_ALT1.SS2END2
INT_R_X5Y35.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y35.CTRL0.FAN_BOUNCE1
CLBLM_R_X5Y35.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y36.NN2BEG2.NR1END2
INT_R_X5Y38.NR1BEG2.NN2END2
INT_R_X5Y39.CTRL0.NR1END2
CLBLM_R_X5Y39.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y38.SE2BEG2.SW2END2
INT_R_X5Y37.SS2BEG2.SE2END2
INT_R_X5Y35.NR1BEG2.SS2END2
INT_R_X5Y36.CTRL0.NR1END2
CLBLM_R_X5Y36.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y39.SW2BEG2.LOGIC_OUTS14
INT_L_X4Y38.FAN_ALT1.SW2END2
INT_L_X4Y38.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y38.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y38.CLBLL_L_SR.CLBLL_CTRL0
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X5Y39.NN6BEG2.LOGIC_OUTS14
INT_R_X5Y45.CTRL0.NN6END2
CLBLM_R_X5Y45.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.mlp_u.accum_u.u_align.$abc$16131$auto$opt_dff.cc:272:make_patterns_logic$4333
INT_L_X2Y54.NN6BEG2.NW6END2
INT_L_X2Y60.NR1BEG2.NN6END2
INT_L_X2Y61.FAN_ALT7.NR1END2
INT_L_X2Y61.FAN_L7.FAN_ALT7
CLBLL_L_X2Y61.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y53.WR1BEG2.LOGIC_OUTS9
INT_L_X4Y53.WW2BEG1.WR1END2
INT_L_X2Y53.NN6BEG2.WW2END1
INT_L_X2Y59.NR1BEG2.NN6END2
INT_L_X2Y60.FAN_ALT7.NR1END2
INT_L_X2Y60.FAN_L7.FAN_ALT7
CLBLL_L_X2Y60.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y53.NE2BEG1.LOGIC_OUTS9
INT_L_X6Y54.NR1BEG1.NE2END1
INT_L_X6Y55.NN2BEG1.NR1END1
INT_L_X6Y57.NN2BEG1.NN2END1
INT_L_X6Y59.NN6BEG1.NN2END1
INT_L_X6Y65.NE2BEG1.NN6END1
INT_R_X7Y66.FAN_ALT6.NE2END1
INT_R_X7Y66.FAN6.FAN_ALT6
CLBLM_R_X7Y66.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y50.NW6BEG2.SS2END1
INT_L_X2Y54.NN2BEG2.NW6END2
INT_L_X2Y56.FAN_ALT7.NN2END2
INT_L_X2Y56.FAN_L7.FAN_ALT7
CLBLL_L_X2Y56.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y52.WL1BEG0.SW2END1
INT_R_X3Y52.SR1BEG1.WL1END0
INT_R_X3Y51.FAN_ALT6.SR1END1
INT_R_X3Y51.FAN6.FAN_ALT6
CLBLM_R_X3Y51.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y52.SE6BEG1.SW2END1
INT_L_X6Y48.SE2BEG1.SE6END1
INT_R_X7Y47.FAN_ALT6.SE2END1
INT_R_X7Y47.FAN6.FAN_ALT6
CLBLM_R_X7Y47.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y53.EL1BEG0.LOGIC_OUTS9
INT_L_X6Y53.ER1BEG1.EL1END0
INT_R_X7Y53.FAN_ALT7.ER1END1
INT_R_X7Y53.FAN7.FAN_ALT7
CLBLM_R_X7Y53.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y45.NR1BEG1.SS6END1
INT_R_X7Y46.FAN_ALT6.NR1END1
INT_R_X7Y46.FAN6.FAN_ALT6
CLBLM_R_X7Y46.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y40.WL1BEG0.SL1END1
INT_L_X4Y40.SR1BEG1.WL1END0
INT_L_X4Y39.FAN_ALT6.SR1END1
INT_L_X4Y39.FAN_L6.FAN_ALT6
CLBLL_L_X4Y39.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y50.SS6BEG1.SS2END1
INT_L_X4Y44.SS6BEG1.SS6END1
INT_L_X4Y38.SS2BEG1.SS6END1
INT_L_X4Y36.FAN_ALT7.SS2END1
INT_L_X4Y36.FAN_L7.FAN_ALT7
CLBLL_L_X4Y36.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y53.SW2BEG1.LOGIC_OUTS9
INT_L_X4Y52.SS2BEG1.SW2END1
INT_L_X4Y50.EE2BEG1.SS2END1
INT_L_X6Y50.SW6BEG1.EE2END1
INT_L_X4Y46.SW2BEG1.SW6END1
INT_R_X3Y45.FAN_ALT6.SW2END1
INT_R_X3Y45.FAN6.FAN_ALT6
CLBLM_R_X3Y45.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X5Y53.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y53.SE2BEG1.LOGIC_OUTS9
INT_L_X6Y52.SE2BEG1.SE2END1
INT_R_X7Y51.SS6BEG1.SE2END1
INT_R_X7Y45.SW6BEG1.SS6END1
INT_R_X5Y41.SL1BEG1.SW6END1
INT_R_X5Y40.FAN_ALT6.SL1END1
INT_R_X5Y40.FAN6.FAN_ALT6
CLBLM_R_X5Y40.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.mlp_u.accum_u.u_align.pending
INT_R_X5Y53.WL1BEG_N3.LOGIC_OUTS0
INT_L_X4Y53.NL1BEG_N3.WL1END_N1_3
INT_L_X4Y53.NE2BEG3.NL1BEG_N3
INT_R_X5Y54.NW6BEG3.NE2END3
INT_R_X3Y58.NN6BEG3.NW6END3
INT_R_X3Y64.NR1BEG3.NN6END3
INT_R_X3Y65.BYP_ALT7.NR1END3
INT_R_X3Y65.BYP7.BYP_ALT7
CLBLM_R_X3Y65.CLBLM_L_DX.CLBLM_BYP7
CLBLM_R_X5Y53.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y53.IMUX16.LOGIC_OUTS0
CLBLM_R_X5Y53.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.u_align.$abc$16131$auto$opt_dff.cc:306:combine_resets$4344
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y62.WL1BEG2.LOGIC_OUTS11
INT_L_X4Y62.NN2BEG3.WL1END2
INT_L_X4Y64.NL1BEG2.NN2END3
INT_L_X4Y65.WR1BEG3.NL1END2
INT_R_X3Y65.FAN_ALT1.WR1END3
INT_R_X3Y65.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y65.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y65.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.mlp_u.accum_u.aligned_valid
INT_R_X5Y91.NN6BEG3.NN6END3
INT_R_X5Y97.EE2BEG3.NN6END3
INT_R_X7Y97.IMUX7.EE2END3
CLBLM_R_X7Y97.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y82.LV_L0.LV_L18
INT_L_X4Y91.NN6BEG1.LV_L9
INT_L_X4Y97.EL1BEG0.NN6END1
INT_R_X5Y97.IMUX9.EL1END0
CLBLM_R_X5Y97.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y92.IMUX8.SL1END0
CLBLM_R_X7Y92.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y93.NN2BEG1.NE2END1
INT_R_X5Y95.IMUX3.NN2END1
CLBLM_R_X5Y95.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y87.NW6BEG3.LV_L18
INT_L_X2Y91.NE6BEG3.NW6END3
INT_L_X4Y95.EE2BEG3.NE6END3
INT_L_X6Y95.ER1BEG_S0.EE2END3
INT_R_X7Y96.IMUX2.ER1END0
CLBLM_R_X7Y96.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y96.IMUX26.NE2END1
CLBLM_R_X5Y96.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y95.NE2BEG1.NN6END1
INT_R_X5Y96.IMUX10.NE2END1
CLBLM_R_X5Y96.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y93.IMUX8.EE2END0
CLBLM_R_X7Y93.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y80.LV0.LV18
INT_R_X5Y89.NN6BEG1.LV9
INT_R_X5Y95.EE2BEG1.NN6END1
INT_R_X7Y95.IMUX11.EE2END1
CLBLM_R_X7Y95.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y95.IMUX15.EE2END3
CLBLM_R_X7Y95.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y89.NE6BEG1.LV_L9
INT_L_X6Y93.NE2BEG1.NE6END1
INT_R_X7Y94.IMUX11.NE2END1
CLBLM_R_X7Y94.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y69.NW6BEG0.NE2END0
INT_R_X3Y73.LV0.NW6END0
INT_R_X3Y91.NE6BEG3.LV18
INT_R_X5Y95.EE2BEG3.NE6END3
INT_R_X7Y95.IMUX22.EE2END3
CLBLM_R_X7Y95.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X4Y89.LH12.LV_L9
INT_L_X4Y89.NE6BEG0.LH12
INT_L_X6Y93.NE2BEG0.NE6END0
INT_R_X7Y94.IMUX17.NE2END0
CLBLM_R_X7Y94.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y90.IMUX2.NR1END1
CLBLM_R_X7Y90.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y93.IMUX24.EE2END0
CLBLM_R_X7Y93.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y87.NN6BEG3.LV_L18
INT_L_X4Y93.NE2BEG3.NN6END3
INT_R_X5Y94.IMUX23.NE2END3
CLBLM_R_X5Y94.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X5Y85.NN6BEG3.NE6END3
INT_R_X5Y91.EE2BEG3.NN6END3
INT_R_X7Y91.IMUX7.EE2END3
CLBLM_R_X7Y91.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y87.IMUX2.EE2END1
CLBLM_R_X5Y87.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y88.IMUX8.NR1END0
CLBLM_R_X5Y88.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y89.IMUX11.EE2END1
CLBLM_R_X5Y89.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y89.IMUX11.NE2END1
CLBLM_R_X7Y89.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y89.IMUX27.EE2END1
CLBLM_R_X5Y89.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y87.NN6BEG0.NN6END0
INT_R_X5Y93.EE2BEG0.NN6END0
INT_R_X7Y93.SL1BEG0.EE2END0
INT_R_X7Y92.IMUX24.SL1END0
CLBLM_R_X7Y92.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y63.LV0.SR1BEG_S0
INT_R_X5Y81.LV0.LV18
INT_R_X5Y81.NN6BEG0.LV0
INT_R_X5Y87.NR1BEG0.NN6END0
INT_R_X5Y88.IMUX17.NR1END0
CLBLM_R_X5Y88.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y84.NE6BEG1.NN6END1
INT_L_X6Y88.NE2BEG1.NE6END1
INT_R_X7Y89.NR1BEG1.NE2END1
INT_R_X7Y90.IMUX10.NR1END1
CLBLM_R_X7Y90.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y75.NN6BEG3.WW2END2
INT_R_X3Y81.NE6BEG3.NN6END3
INT_R_X5Y85.EE2BEG3.NE6END3
INT_R_X7Y85.IMUX7.EE2END3
CLBLM_R_X7Y85.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y79.NE6BEG1.NE6END1
INT_R_X7Y83.NL1BEG0.NE6END1
INT_R_X7Y84.IMUX8.NL1END0
CLBLM_R_X7Y84.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y85.IMUX17.EE2END0
CLBLM_R_X7Y85.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y86.IMUX2.NE2END1
CLBLM_R_X5Y86.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y87.IMUX27.EE2END1
CLBLM_R_X5Y87.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y84.IMUX8.SR1END_N3_3
CLBLM_R_X5Y84.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y70.NW6BEG0.LV_L0
INT_L_X2Y74.NE6BEG0.NW6END0
INT_L_X4Y78.NE2BEG0.NE6END0
INT_R_X5Y79.NN6BEG0.NE2END0
INT_R_X5Y85.EE2BEG0.NN6END0
INT_R_X7Y85.IMUX16.EE2END0
CLBLM_R_X7Y85.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y61.SE6BEG0.EE2END0
INT_R_X7Y57.SS2BEG0.SE6END0
INT_R_X7Y55.IMUX2.SS2END0
CLBLM_R_X7Y55.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X8Y53.IMUX_L9.EE2END0
CLBLM_L_X8Y53.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X8Y54.IMUX_L16.EE2END0
CLBLM_L_X8Y54.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y64.SS6BEG0.SW6END0
INT_L_X4Y58.SE6BEG0.SS6END0
INT_L_X6Y54.EE2BEG0.SE6END0
INT_L_X8Y54.IMUX_L9.EE2END0
CLBLM_L_X8Y54.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y64.SR1BEG_S0.NW2END_S0_0
INT_R_X3Y64.SE2BEG0.SR1BEG_S0
INT_L_X4Y63.SS6BEG0.SE2END0
INT_L_X4Y57.SE6BEG0.SS6END0
INT_L_X6Y53.EE2BEG0.SE6END0
INT_L_X8Y53.IMUX_L16.EE2END0
CLBLM_L_X8Y53.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y54.IMUX6.SE2END3
CLBLM_R_X7Y54.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y71.SW6BEG1.LV9
INT_R_X3Y67.SW2BEG1.SW6END1
INT_L_X2Y66.SE6BEG1.SW2END1
INT_L_X4Y62.SE6BEG1.SE6END1
INT_L_X6Y58.SS6BEG1.SE6END1
INT_L_X6Y52.EE2BEG1.SS6END1
INT_L_X8Y52.IMUX_L3.EE2END1
CLBLM_L_X8Y52.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y64.EE2BEG1.NN2END1
INT_R_X5Y64.EE2BEG1.EE2END1
INT_R_X7Y64.IMUX10.EE2END1
CLBLM_R_X7Y64.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y54.IMUX25.SE2END0
CLBLM_R_X7Y54.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X7Y54.IMUX7.SE2END3
CLBLM_R_X7Y54.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y61.EE2BEG0.SS2END0
INT_R_X5Y61.SS6BEG0.EE2END0
INT_R_X5Y55.EE2BEG0.SS6END0
INT_R_X7Y55.IMUX24.EE2END0
CLBLM_R_X7Y55.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X6Y55.SE2BEG3.SE6END3
INT_R_X7Y54.IMUX30.SE2END3
CLBLM_R_X7Y54.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X7Y50.IMUX2.SE2END1
CLBLM_R_X7Y50.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X6Y53.SE2BEG1.SE6END1
INT_R_X7Y52.IMUX11.SE2END1
CLBLM_R_X7Y52.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y60.SS6BEG1.SE6END1
INT_R_X5Y54.EE2BEG1.SS6END1
INT_R_X7Y54.IMUX27.EE2END1
CLBLM_R_X7Y54.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y55.EE2BEG1.SE6END1
INT_L_X6Y55.EL1BEG0.EE2END1
INT_R_X7Y54.IMUX31.EL1END_S3_0
CLBLM_R_X7Y54.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X7Y51.IMUX8.EE2END0
CLBLM_R_X7Y51.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y66.EE2BEG1.SE2END1
INT_L_X6Y66.SS6BEG1.EE2END1
INT_L_X6Y60.SS6BEG1.SS6END1
INT_L_X6Y54.SS6BEG1.SS6END1
INT_L_X6Y48.EE2BEG1.SS6END1
INT_L_X8Y48.IMUX_L11.EE2END1
CLBLM_L_X8Y48.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y51.IMUX17.EE2END0
CLBLM_R_X7Y51.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X2Y56.EE4BEG1.SW6END1
INT_L_X6Y56.EL1BEG0.EE4END1
INT_R_X7Y55.IMUX31.EL1END_S3_0
CLBLM_R_X7Y55.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X8Y49.IMUX_L7.SS2END3
CLBLM_L_X8Y49.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y54.SE6BEG3.SW6END3
INT_L_X4Y50.SE6BEG3.SE6END3
INT_L_X6Y46.EE2BEG3.SE6END3
INT_L_X8Y46.IMUX_L7.EE2END3
CLBLM_L_X8Y46.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y55.EE2BEG0.SE6END0
INT_L_X6Y55.SE2BEG0.EE2END0
INT_R_X7Y54.SS2BEG0.SE2END0
INT_R_X7Y52.IMUX17.SS2END0
CLBLM_R_X7Y52.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X2Y63.SE2BEG3.SW2END3
INT_R_X3Y62.SW2BEG3.SE2END3
INT_L_X2Y61.SE6BEG3.SW2END3
INT_L_X4Y57.SE6BEG3.SE6END3
INT_L_X6Y53.SE2BEG3.SE6END3
INT_R_X7Y52.IMUX31.SE2END3
CLBLM_R_X7Y52.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y54.SS6BEG3.SS6END3
INT_L_X4Y48.SE6BEG3.SS6END3
INT_L_X6Y44.EE2BEG3.SE6END3
INT_L_X8Y44.IMUX_L7.EE2END3
CLBLM_L_X8Y44.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y49.SE6BEG0.SS6END0
INT_L_X6Y45.EE2BEG0.SE6END0
INT_L_X8Y45.IMUX_L8.EE2END0
CLBLM_L_X8Y45.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X8Y40.IMUX_L11.ER1END1
CLBLM_L_X8Y40.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y41.NR1BEG1.NR1END1
INT_L_X8Y42.IMUX_L11.NR1END1
CLBLM_L_X8Y42.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y55.SE6BEG1.SE6END1
INT_L_X6Y51.SE2BEG1.SE6END1
INT_R_X7Y50.IMUX27.SE2END1
CLBLM_R_X7Y50.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y63.SE6BEG3.SW2END3
INT_L_X4Y59.SE6BEG3.SE6END3
INT_L_X6Y55.SE6BEG3.SE6END3
INT_L_X8Y51.SS2BEG3.SE6END3
INT_L_X8Y49.IMUX_L15.SS2END3
CLBLM_L_X8Y49.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y46.IMUX11.EE2END1
CLBLM_R_X7Y46.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y41.IMUX_L2.NR1END1
CLBLM_L_X8Y41.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y68.EE2BEG0.NL1END0
INT_L_X6Y68.SW6BEG0.EE2END0
INT_L_X4Y64.LV_L0.SW6END0
INT_L_X4Y73.LH12.LV_L9
INT_L_X4Y73.LV_L0.LH12
INT_L_X4Y91.NN6BEG3.LV_L18
INT_L_X4Y97.NE2BEG3.NN6END3
INT_R_X5Y98.IMUX7.NE2END3
CLBLM_R_X5Y98.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y85.NN6BEG3.LV_L18
INT_L_X4Y91.NE2BEG3.NN6END3
INT_R_X5Y92.IMUX6.NE2END3
CLBLM_R_X5Y92.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y66.EL1BEG0.NR1END1
INT_L_X4Y66.NR1BEG0.EL1END0
INT_L_X4Y67.LV_L0.NR1END0
INT_L_X4Y85.LH12.LV_L18
INT_L_X4Y85.NE6BEG0.LH12
INT_L_X6Y89.NW2BEG0.NE6END0
INT_R_X5Y90.IMUX16.NW2END0
CLBLM_R_X5Y90.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y93.NE2BEG1.NN6END1
INT_R_X5Y94.IMUX3.NE2END1
CLBLM_R_X5Y94.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y69.NE6BEG0.LV_L0
INT_L_X6Y73.NW6BEG0.NE6END0
INT_L_X4Y77.LV_L0.NW6END0
INT_L_X4Y86.NN6BEG1.LV_L9
INT_L_X4Y92.NE2BEG1.NN6END1
INT_R_X5Y93.IMUX3.NE2END1
CLBLM_R_X5Y93.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y83.IMUX2.NE2END1
CLBLM_R_X5Y83.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y68.NE6BEG1.NE2END1
INT_L_X6Y72.NN6BEG1.NE6END1
INT_L_X6Y78.NN6BEG1.NN6END1
INT_L_X6Y84.WR1BEG2.NN6END1
INT_R_X5Y84.IMUX28.WR1END2
CLBLM_R_X5Y84.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y87.NE6BEG1.NN6END1
INT_R_X5Y91.NL1BEG0.NE6END1
INT_R_X5Y92.IMUX16.NL1END0
CLBLM_R_X5Y92.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y65.NN2BEG3.LOGIC_OUTS3
INT_R_X3Y67.NR1BEG3.NN2END3
INT_R_X3Y68.NN2BEG3.NR1END3
INT_R_X3Y70.NN2BEG3.NN2END3
INT_R_X3Y72.NN2BEG3.NN2END3
INT_R_X3Y74.NE6BEG3.NN2END3
INT_R_X5Y78.NN6BEG3.NE6END3
INT_R_X5Y84.SR1BEG3.NN6END3
INT_R_X5Y83.IMUX31.SR1END3
CLBLM_R_X5Y83.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y77.IMUX_L3.NR1END1
CLBLL_L_X4Y77.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X5Y90.IMUX46.NE2END3
CLBLM_R_X5Y90.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y83.NN6BEG3.LV_L18
INT_L_X4Y89.NE2BEG3.NN6END3
INT_R_X5Y90.IMUX6.NE2END3
CLBLM_R_X5Y90.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y76.IMUX8.EE2END0
CLBLM_R_X7Y76.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y79.EE2BEG3.NE6END3
INT_R_X7Y79.IMUX23.EE2END3
CLBLM_R_X7Y79.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X5Y71.NN6BEG3.NE2END3
INT_R_X5Y77.EE2BEG3.NN6END3
INT_R_X7Y77.IMUX7.EE2END3
CLBLM_R_X7Y77.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y80.IMUX3.NE2END1
CLBLM_R_X5Y80.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y62.NN6BEG0.LV0
INT_R_X5Y68.NW6BEG0.NN6END0
INT_R_X3Y72.NE6BEG0.NW6END0
INT_R_X5Y76.EE2BEG0.NE6END0
INT_R_X7Y76.NR1BEG0.EE2END0
INT_R_X7Y77.IMUX17.NR1END0
CLBLM_R_X7Y77.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y74.IMUX3.EE2END1
CLBLM_R_X7Y74.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y74.IMUX2.NE2END1
CLBLM_R_X5Y74.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y64.NE6BEG1.NN2END1
INT_R_X5Y68.NN6BEG1.NE6END1
INT_R_X5Y74.EE2BEG1.NN6END1
INT_R_X7Y74.IMUX26.EE2END1
CLBLM_R_X7Y74.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y71.IMUX7.NE2END3
CLBLM_R_X5Y71.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y71.IMUX22.NE2END3
CLBLM_R_X5Y71.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X4Y73.NE2BEG1.NN6END1
INT_R_X5Y74.IMUX18.NE2END1
CLBLM_R_X5Y74.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X3Y67.NE2BEG1.NE2END1
INT_L_X4Y68.NE2BEG1.NE2END1
INT_R_X5Y69.IMUX2.NE2END1
CLBLM_R_X5Y69.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y73.IMUX11.EE2END1
CLBLM_R_X5Y73.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y73.EE2BEG1.NN6END1
INT_R_X5Y73.IMUX27.EE2END1
CLBLM_R_X5Y73.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y74.IMUX32.EL1END0
CLBLM_R_X5Y74.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y71.IMUX15.NE2END3
CLBLM_R_X5Y71.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y74.EL1BEG0.NR1END1
INT_R_X5Y73.IMUX31.EL1END_S3_0
CLBLM_R_X5Y73.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y67.NL1BEG0.NE2END1
INT_L_X4Y68.NE2BEG0.NL1END0
INT_R_X5Y69.IMUX32.NE2END0
CLBLM_R_X5Y69.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y66.NN2BEG2.NL1END2
INT_R_X3Y68.NN6BEG2.NN2END2
INT_R_X3Y74.EE2BEG2.NN6END2
INT_R_X5Y74.IMUX45.EE2END2
CLBLM_R_X5Y74.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y67.IMUX_L10.NE2END1
CLBLL_L_X4Y67.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y61.SE6BEG0.SS2END0
INT_R_X5Y57.SS6BEG0.SE6END0
INT_R_X5Y51.EE2BEG0.SS6END0
INT_R_X7Y51.IMUX9.EE2END0
CLBLM_R_X7Y51.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y65.EE4BEG3.LOGIC_OUTS3
INT_R_X7Y65.LH0.EE4END3
INT_L_X4Y65.LV_L0.LH0
INT_L_X4Y65.SE6BEG0.LV_L0
INT_L_X6Y61.EL1BEG_N3.SE6END0
INT_R_X7Y60.IMUX14.EL1END3
CLBLM_R_X7Y60.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y67.SS6BEG2.LVB0
INT_R_X3Y61.EE4BEG2.SS6END2
INT_R_X7Y61.SL1BEG2.EE4END2
INT_R_X7Y60.IMUX21.SL1END2
CLBLM_R_X7Y60.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y57.EE2BEG1.SS2END1
INT_R_X7Y57.IMUX10.EE2END1
CLBLM_R_X7Y57.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y67.SE6BEG1.NE2END1
INT_R_X5Y63.EL1BEG0.SE6END1
INT_L_X6Y63.SE2BEG0.EL1END0
INT_R_X7Y62.IMUX9.SE2END0
CLBLM_R_X7Y62.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y62.WW2BEG0.SR1BEG_S0
INT_R_X3Y62.NN2BEG1.WW2END0
INT_R_X3Y64.SE6BEG1.NN2END1
INT_R_X5Y60.EE2BEG1.SE6END1
INT_R_X7Y60.IMUX10.EE2END1
CLBLM_R_X7Y60.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y47.IMUX2.EE2END1
CLBLM_R_X7Y47.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y65.SE6BEG1.NN2END1
INT_R_X5Y61.EE2BEG1.SE6END1
INT_R_X7Y61.IMUX10.EE2END1
CLBLM_R_X7Y61.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y52.ER1BEG2.SE6END1
INT_R_X5Y52.SS2BEG2.ER1END2
INT_R_X5Y50.IMUX6.SS2END2
CLBLM_R_X5Y50.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y65.SW2BEG1.SW2END1
INT_L_X2Y64.EE4BEG1.SW2END1
INT_L_X6Y64.SE2BEG1.EE4END1
INT_R_X7Y63.IMUX3.SE2END1
CLBLM_R_X7Y63.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y55.IMUX3.ER1END1
CLBLM_R_X5Y55.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y49.IMUX7.SW2END3
CLBLM_R_X5Y49.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y50.SE6BEG1.SW6END1
INT_R_X5Y46.EE2BEG1.SE6END1
INT_R_X7Y46.SL1BEG1.EE2END1
INT_R_X7Y45.IMUX2.SL1END1
CLBLM_R_X7Y45.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y51.IMUX11.SE2END1
CLBLM_R_X5Y51.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y59.SE2BEG3.SS6END3
INT_L_X4Y58.SW6BEG3.SE2END3
INT_L_X2Y54.LH0.SW6END3
INT_R_X3Y54.SS6BEG1.LH6
INT_R_X3Y48.EE2BEG1.SS6END1
INT_R_X5Y48.IMUX10.EE2END1
CLBLM_R_X5Y48.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y49.IMUX27.ER1END1
CLBLM_R_X5Y49.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y64.SS2BEG3.SL1END3
INT_R_X5Y62.SS6BEG3.SS2END3
INT_R_X5Y56.SS6BEG3.SS6END3
INT_R_X5Y50.SS6BEG3.SS6END3
INT_R_X5Y44.EE2BEG3.SS6END3
INT_R_X7Y44.IMUX7.EE2END3
CLBLM_R_X7Y44.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y47.EE2BEG1.SS2END1
INT_R_X7Y47.IMUX18.EE2END1
CLBLM_R_X7Y47.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y46.IMUX9.EE2END0
CLBLM_R_X5Y46.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y61.SS6BEG0.SS2END0
INT_R_X3Y55.SS6BEG0.SS6END0
INT_R_X3Y49.SS6BEG0.SS6END0
INT_R_X3Y43.EE2BEG0.SS6END0
INT_R_X5Y43.IMUX8.EE2END0
CLBLM_R_X5Y43.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y46.IMUX16.EE2END0
CLBLM_R_X5Y46.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y40.ER1BEG1.SL1END0
INT_L_X8Y40.NR1BEG1.ER1END1
INT_L_X8Y41.NN2BEG1.NR1END1
INT_L_X8Y43.IMUX_L11.NN2END1
CLBLM_L_X8Y43.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y53.SS6BEG3.SS6END3
INT_R_X3Y47.SE6BEG3.SS6END3
INT_R_X5Y43.EE2BEG3.SE6END3
INT_R_X7Y43.IMUX7.EE2END3
CLBLM_R_X7Y43.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y41.IMUX9.SL1END0
CLBLM_R_X5Y41.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y59.SS6BEG3.SS6END3
INT_R_X3Y53.LH12.SS6END3
INT_R_X3Y53.SE6BEG0.LH12
INT_R_X5Y49.SS2BEG0.SE6END0
INT_R_X5Y47.SS6BEG0.SS2END0
INT_R_X5Y41.EE2BEG0.SS6END0
INT_R_X7Y41.IMUX8.EE2END0
CLBLM_R_X7Y41.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y56.SS2BEG0.SS6END0
INT_R_X5Y54.SS6BEG0.SS2END0
INT_R_X5Y48.SE6BEG0.SS6END0
INT_R_X7Y44.SS2BEG0.SE6END0
INT_R_X7Y42.IMUX2.SS2END0
CLBLM_R_X7Y42.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y45.EE4BEG0.LV0
INT_R_X9Y45.SW6BEG0.EE4END0
INT_R_X7Y41.SL1BEG0.SW6END0
INT_R_X7Y40.IMUX8.SL1END0
CLBLM_R_X7Y40.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y46.EE2BEG0.SS6END0
INT_R_X5Y46.EE2BEG0.EE2END0
INT_R_X7Y46.IMUX17.EE2END0
CLBLM_R_X7Y46.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y65.SE6BEG3.LOGIC_OUTS3
INT_R_X5Y61.SW2BEG3.SE6END3
INT_L_X4Y60.SS6BEG3.SW2END3
INT_L_X4Y54.SE6BEG3.SS6END3
INT_L_X6Y50.SW2BEG3.SE6END3
INT_R_X5Y49.WW2BEG3.SW2END3
INT_R_X3Y49.SS6BEG3.WW2END3
INT_R_X3Y43.EE2BEG3.SS6END3
INT_R_X5Y43.IMUX15.EE2END3
CLBLM_R_X5Y43.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y64.NW2BEG0.SW2END_N0_3
INT_R_X3Y64.SW2BEG3.NW2END_S0_0
INT_L_X2Y63.EE4BEG3.SW2END3
INT_L_X6Y63.SS6BEG3.EE4END3
INT_L_X6Y57.SW6BEG3.SS6END3
INT_L_X4Y53.SS6BEG3.SW6END3
INT_L_X4Y47.SE2BEG3.SS6END3
INT_R_X5Y46.IMUX23.SE2END3
CLBLM_R_X5Y46.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X5Y63.SL1BEG3.SS2END3
INT_R_X5Y62.SR1BEG_S0.SL1END3
INT_R_X5Y62.LV0.SR1BEG_S0
INT_R_X5Y62.SS6BEG0.LV0
INT_R_X5Y56.SW6BEG0.SS6END0
INT_R_X3Y52.SS6BEG0.SW6END0
INT_R_X3Y46.SE6BEG0.SS6END0
INT_R_X5Y42.SL1BEG0.SE6END0
INT_R_X5Y41.IMUX25.SL1END0
CLBLM_R_X5Y41.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y51.IMUX27.SE2END1
CLBLM_R_X5Y51.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y88.NN6BEG3.LV_L18
INT_L_X4Y94.NL1BEG2.NN6END3
INT_L_X4Y95.FAN_ALT6.NL1END2
INT_L_X4Y95.FAN_L6.FAN_ALT6
CLBLL_L_X4Y95.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y69.NN6BEG3.NE6END3
INT_R_X5Y75.WW2BEG2.NN6END3
INT_R_X3Y75.NE6BEG3.WW2END2
INT_R_X5Y79.WR1BEG_S0.NE6END3
INT_L_X4Y80.LV_L0.WR1END0
INT_L_X4Y89.NN6BEG1.LV_L9
INT_L_X4Y95.NR1BEG1.NN6END1
INT_L_X4Y96.FAN_ALT6.NR1END1
INT_L_X4Y96.FAN_L6.FAN_ALT6
CLBLL_L_X4Y96.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y78.NN6BEG1.LV_L9
INT_L_X4Y84.NR1BEG1.NN6END1
INT_L_X4Y85.FAN_ALT6.NR1END1
INT_L_X4Y85.FAN_L6.FAN_ALT6
CLBLL_L_X4Y85.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y65.NW2BEG3.LOGIC_OUTS3
INT_L_X2Y66.NE6BEG3.NW2END3
INT_L_X4Y70.NE2BEG3.NE6END3
INT_R_X5Y71.WR1BEG_S0.NE2END3
INT_L_X4Y72.LV_L0.WR1END0
INT_L_X4Y81.NN6BEG1.LV_L9
INT_L_X4Y87.NN6BEG1.NN6END1
INT_L_X4Y93.NR1BEG1.NN6END1
INT_L_X4Y94.FAN_ALT6.NR1END1
INT_L_X4Y94.FAN_L6.FAN_ALT6
CLBLL_L_X4Y94.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y73.NN6BEG1.NN6END1
INT_L_X4Y79.NE2BEG1.NN6END1
INT_R_X5Y80.NW6BEG1.NE2END1
INT_R_X3Y84.NE6BEG1.NW6END1
INT_R_X5Y88.NW6BEG1.NE6END1
INT_R_X3Y92.NE2BEG1.NW6END1
INT_L_X4Y93.FAN_ALT6.NE2END1
INT_L_X4Y93.FAN_L6.FAN_ALT6
CLBLL_L_X4Y93.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y75.NE6BEG1.NN6END1
INT_R_X5Y79.NW6BEG1.NE6END1
INT_R_X3Y83.NN6BEG1.NW6END1
INT_R_X3Y89.EE2BEG1.NN6END1
INT_R_X5Y89.FAN_ALT6.EE2END1
INT_R_X5Y89.FAN6.FAN_ALT6
CLBLM_R_X5Y89.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y70.LV_L0.WR1END0
INT_L_X4Y79.NN6BEG1.LV_L9
INT_L_X4Y85.NE2BEG1.NN6END1
INT_R_X5Y86.FAN_ALT6.NE2END1
INT_R_X5Y86.FAN6.FAN_ALT6
CLBLM_R_X5Y86.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y79.NN6BEG1.NN6END1
INT_R_X3Y85.NN6BEG1.NN6END1
INT_R_X3Y91.EE2BEG1.NN6END1
INT_R_X5Y91.FAN_ALT6.EE2END1
INT_R_X5Y91.FAN6.FAN_ALT6
CLBLM_R_X5Y91.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y87.NR1BEG1.EE2END1
INT_R_X5Y88.FAN_ALT6.NR1END1
INT_R_X5Y88.FAN6.FAN_ALT6
CLBLM_R_X5Y88.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y65.NW2BEG2.SW2END1
INT_L_X2Y66.NE2BEG2.NW2END2
INT_R_X3Y67.LVB0.NE2END2
INT_R_X3Y79.NN6BEG2.LVB12
INT_R_X3Y85.EE2BEG2.NN6END2
INT_R_X5Y85.FAN_ALT7.EE2END2
INT_R_X5Y85.FAN7.FAN_ALT7
CLBLM_R_X5Y85.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y77.NN2BEG1.NR1END1
INT_L_X4Y79.FAN_ALT6.NN2END1
INT_L_X4Y79.FAN_L6.FAN_ALT6
CLBLL_L_X4Y79.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y63.NN6BEG1.WW2END0
INT_R_X3Y69.NN6BEG1.NN6END1
INT_R_X3Y75.NN6BEG1.NN6END1
INT_R_X3Y81.NN6BEG1.NN6END1
INT_R_X3Y87.EE2BEG1.NN6END1
INT_R_X5Y87.FAN_ALT6.EE2END1
INT_R_X5Y87.FAN6.FAN_ALT6
CLBLM_R_X5Y87.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y83.FAN_ALT6.NE2END1
INT_R_X5Y83.FAN6.FAN_ALT6
CLBLM_R_X5Y83.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y67.NN6BEG1.NE2END1
INT_R_X3Y73.NN6BEG1.NN6END1
INT_R_X3Y79.NR1BEG1.NN6END1
INT_R_X3Y80.FAN_ALT6.NR1END1
INT_R_X3Y80.FAN6.FAN_ALT6
CLBLM_R_X3Y80.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y76.NR1BEG1.NN6END1
INT_L_X4Y77.NR1BEG1.NR1END1
INT_L_X4Y78.FAN_ALT6.NR1END1
INT_L_X4Y78.FAN_L6.FAN_ALT6
CLBLL_L_X4Y78.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y74.NN2BEG1.NR1END1
INT_L_X4Y76.FAN_ALT6.NN2END1
INT_L_X4Y76.FAN_L6.FAN_ALT6
CLBLL_L_X4Y76.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y67.NN6BEG1.NE2END1
INT_L_X4Y73.NR1BEG1.NN6END1
INT_L_X4Y74.FAN_ALT6.NR1END1
INT_L_X4Y74.FAN_L6.FAN_ALT6
CLBLL_L_X4Y74.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y65.EE2BEG1.NN2END1
INT_R_X5Y65.EL1BEG0.EE2END1
INT_L_X6Y65.ER1BEG1.EL1END0
INT_R_X7Y65.FAN_ALT7.ER1END1
INT_R_X7Y65.FAN7.FAN_ALT7
CLBLM_R_X7Y65.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y65.NR1BEG1.NN2END1
INT_R_X3Y66.NE2BEG1.NR1END1
INT_L_X4Y67.NE2BEG1.NE2END1
INT_R_X5Y68.FAN_ALT6.NE2END1
INT_R_X5Y68.FAN6.FAN_ALT6
CLBLM_R_X5Y68.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y59.EE4BEG1.LH6
INT_L_X6Y59.SE2BEG1.EE4END1
INT_R_X7Y58.FAN_ALT6.SE2END1
INT_R_X7Y58.FAN6.FAN_ALT6
CLBLM_R_X7Y58.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y65.NL1BEG2.LOGIC_OUTS3
INT_R_X3Y66.NE2BEG2.NL1END2
INT_L_X4Y67.FAN_ALT7.NE2END2
INT_L_X4Y67.FAN_L7.FAN_ALT7
CLBLL_L_X4Y67.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y59.EE2BEG1.SE6END1
INT_R_X7Y59.FAN_ALT6.EE2END1
INT_R_X7Y59.FAN6.FAN_ALT6
CLBLM_R_X7Y59.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y57.SE2BEG1.SW6END1
INT_R_X5Y56.FAN_ALT6.SE2END1
INT_R_X5Y56.FAN6.FAN_ALT6
CLBLM_R_X5Y56.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y57.ER1BEG2.SS2END1
INT_L_X6Y57.SE2BEG2.ER1END2
INT_R_X7Y56.FAN_ALT7.SE2END2
INT_R_X7Y56.FAN7.FAN_ALT7
CLBLM_R_X7Y56.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y55.EE2BEG1.ER1END1
INT_R_X7Y55.FAN_ALT6.EE2END1
INT_R_X7Y55.FAN6.FAN_ALT6
CLBLM_R_X7Y55.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y55.ER1BEG1.SE6END0
INT_R_X5Y55.FAN_ALT7.ER1END1
INT_R_X5Y55.FAN7.FAN_ALT7
CLBLM_R_X5Y55.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y67.EE2BEG1.NE2END1
INT_R_X5Y67.SW6BEG1.EE2END1
INT_R_X3Y63.SE6BEG1.SW6END1
INT_R_X5Y59.SS2BEG1.SE6END1
INT_R_X5Y57.FAN_ALT6.SS2END1
INT_R_X5Y57.FAN6.FAN_ALT6
CLBLM_R_X5Y57.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y65.SS6BEG3.LOGIC_OUTS3
INT_R_X3Y59.LH0.SS6END3
INT_L_X2Y59.SE6BEG1.LH6
INT_L_X4Y55.SE2BEG1.SE6END1
INT_R_X5Y54.FAN_ALT6.SE2END1
INT_R_X5Y54.FAN6.FAN_ALT6
CLBLM_R_X5Y54.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y63.SS2BEG0.WW2END0
INT_R_X3Y61.ER1BEG1.SS2END0
INT_L_X4Y61.EE2BEG1.ER1END1
INT_L_X6Y61.SW6BEG1.EE2END1
INT_L_X4Y57.SE6BEG1.SW6END1
INT_L_X6Y53.SW2BEG1.SE6END1
INT_R_X5Y52.FAN_ALT7.SW2END1
INT_R_X5Y52.FAN7.FAN_ALT7
CLBLM_R_X5Y52.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y66.SS6BEG1.SE2END1
INT_L_X4Y60.SW6BEG1.SS6END1
INT_L_X2Y56.SE6BEG1.SW6END1
INT_L_X4Y52.SE2BEG1.SE6END1
INT_R_X5Y51.FAN_ALT6.SE2END1
INT_R_X5Y51.FAN6.FAN_ALT6
CLBLM_R_X5Y51.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y63.LV18.SR1BEG_S0
INT_R_X5Y54.SW6BEG1.LV9
INT_R_X3Y50.ER1BEG2.SW6END1
INT_L_X4Y50.EE2BEG2.ER1END2
INT_L_X6Y50.SE2BEG2.EE2END2
INT_R_X7Y49.FAN_ALT7.SE2END2
INT_R_X7Y49.FAN7.FAN_ALT7
CLBLM_R_X7Y49.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y65.NE6BEG3.LOGIC_OUTS3
INT_R_X5Y69.WR1BEG_S0.NE6END3
INT_L_X4Y69.SR1BEG_S0.WR1END_S1_0
INT_L_X4Y69.LV_L0.SR1BEG_S0
INT_L_X4Y69.LVB_L12.LV_L0
INT_L_X4Y57.SS6BEG2.LVB_L0
INT_L_X4Y51.SE6BEG2.SS6END2
INT_L_X6Y47.EE2BEG2.SE6END2
INT_L_X8Y47.FAN_ALT7.EE2END2
INT_L_X8Y47.FAN_L7.FAN_ALT7
CLBLM_L_X8Y47.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y65.SL1BEG3.EE2END3
INT_R_X5Y64.SW2BEG3.SL1END3
INT_L_X4Y63.SW6BEG3.SW2END3
INT_L_X2Y59.LH12.SW6END3
INT_L_X2Y59.SE6BEG0.LH12
INT_L_X4Y55.SS6BEG0.SE6END0
INT_L_X4Y49.ER1BEG1.SS6END0
INT_R_X5Y49.FAN_ALT6.ER1END1
INT_R_X5Y49.FAN6.FAN_ALT6
CLBLM_R_X5Y49.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y66.NE2BEG1.NW2END1
INT_R_X3Y67.SE2BEG1.NE2END1
INT_L_X4Y66.SW2BEG1.SE2END1
INT_R_X3Y65.SS6BEG1.SW2END1
INT_R_X3Y59.SE6BEG1.SS6END1
INT_R_X5Y55.SS6BEG1.SE6END1
INT_R_X5Y49.SS2BEG1.SS6END1
INT_R_X5Y47.FAN_ALT6.SS2END1
INT_R_X5Y47.FAN6.FAN_ALT6
CLBLM_R_X5Y47.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y65.EE2BEG3.LOGIC_OUTS3
INT_R_X5Y65.SS2BEG3.EE2END3
INT_R_X5Y63.SR1BEG_S0.SS2END3
INT_R_X5Y63.WW2BEG0.SR1BEG_S0
INT_R_X3Y63.NN2BEG1.WW2END0
INT_R_X3Y65.NW2BEG1.NN2END1
INT_L_X2Y66.NE6BEG1.NW2END1
INT_L_X4Y70.NN6BEG1.NE6END1
INT_L_X4Y76.NN6BEG1.NN6END1
INT_L_X4Y82.NE2BEG1.NN6END1
INT_R_X5Y83.BYP_ALT4.NE2END1
INT_R_X5Y83.BYP4.BYP_ALT4
CLBLM_R_X5Y83.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]
INT_L_X2Y72.LVB_L12.LV_L0
INT_L_X2Y72.NN6BEG2.LVB_L12
INT_L_X2Y78.EE2BEG2.NN6END2
INT_L_X4Y78.IMUX_L45.EE2END2
CLBLL_L_X4Y78.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y96.EE4BEG1.NN6END1
INT_L_X6Y96.NE2BEG1.EE4END1
INT_R_X7Y97.IMUX11.NE2END1
CLBLM_R_X7Y97.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y97.IMUX3.EE2END1
CLBLM_R_X5Y97.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y79.LV0.NN6END0
INT_R_X3Y88.NE6BEG1.LV9
INT_R_X5Y92.EE2BEG1.NE6END1
INT_R_X7Y92.IMUX2.EE2END1
CLBLM_R_X7Y92.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X1Y82.LV0.NN6END0
INT_R_X1Y91.NE6BEG1.LV9
INT_R_X3Y95.EE2BEG1.NE6END1
INT_R_X5Y95.IMUX10.EE2END1
CLBLM_R_X5Y95.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y96.IMUX8.EE2END0
CLBLM_R_X7Y96.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y96.IMUX25.EE2END0
CLBLM_R_X5Y96.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y96.IMUX3.EE2END1
CLBLM_R_X5Y96.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y80.LV0.NN6END0
INT_R_X3Y89.NE6BEG1.LV9
INT_R_X5Y93.EE2BEG1.NE6END1
INT_R_X7Y93.IMUX2.EE2END1
CLBLM_R_X7Y93.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y81.LV_L0.LV_L18
INT_L_X4Y90.NE6BEG1.LV_L9
INT_L_X6Y94.NE2BEG1.NE6END1
INT_R_X7Y95.IMUX2.NE2END1
CLBLM_R_X7Y95.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y82.LVB_L0.NN6END3
INT_L_X2Y94.EE4BEG2.LVB_L12
INT_L_X6Y94.NE2BEG2.EE4END2
INT_R_X7Y95.IMUX27.NE2END2
CLBLM_R_X7Y95.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y93.EE4BEG3.LV_L18
INT_L_X6Y93.ER1BEG_S0.EE4END3
INT_R_X7Y94.IMUX2.ER1END0
CLBLM_R_X7Y94.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y76.LV0.LV18
INT_R_X3Y94.EE4BEG3.LV18
INT_R_X7Y94.NR1BEG3.EE4END3
INT_R_X7Y95.IMUX31.NR1END3
CLBLM_R_X7Y95.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X7Y94.IMUX24.EE2END0
CLBLM_R_X7Y94.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X2Y89.EE4BEG1.LV_L9
INT_L_X6Y89.NE2BEG1.EE4END1
INT_R_X7Y90.IMUX11.NE2END1
CLBLM_R_X7Y90.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X2Y88.EE2BEG0.NN6END0
INT_L_X4Y88.NE6BEG0.EE2END0
INT_L_X6Y92.NE2BEG0.NE6END0
INT_R_X7Y93.IMUX17.NE2END0
CLBLM_R_X7Y93.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y94.IMUX21.EE2END2
CLBLM_R_X5Y94.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y91.EE2BEG0.EE2END0
INT_R_X7Y91.IMUX8.EE2END0
CLBLM_R_X7Y91.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X3Y92.NN6BEG0.NN6END0
INT_R_X3Y98.EE2BEG0.NN6END0
INT_R_X5Y98.IMUX8.EE2END0
CLBLM_R_X5Y98.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y92.IMUX3.EE2END1
CLBLM_R_X5Y92.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X2Y90.EE2BEG0.NR1END0
INT_L_X4Y90.ER1BEG1.EE2END0
INT_R_X5Y90.IMUX26.ER1END1
CLBLM_R_X5Y90.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y94.IMUX0.EE2END0
CLBLM_R_X5Y94.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y62.NN6BEG0.LH12
INT_L_X2Y68.LV_L0.NN6END0
INT_L_X2Y86.NN6BEG3.LV_L18
INT_L_X2Y92.EE2BEG3.NN6END3
INT_L_X4Y92.ER1BEG_S0.EE2END3
INT_R_X5Y93.IMUX10.ER1END0
CLBLM_R_X5Y93.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y83.IMUX7.EE2END3
CLBLM_R_X5Y83.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y72.NW6BEG3.NN6END3
INT_R_X1Y76.NE2BEG3.NW6END3
INT_L_X2Y77.NN6BEG3.NE2END3
INT_L_X2Y83.NE2BEG3.NN6END3
INT_R_X3Y84.EE2BEG3.NE2END3
INT_R_X5Y84.IMUX31.EE2END3
CLBLM_R_X5Y84.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y86.NN6BEG1.NN6END1
INT_R_X3Y92.EE2BEG1.NN6END1
INT_R_X5Y92.IMUX26.EE2END1
CLBLM_R_X5Y92.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X2Y82.NE2BEG3.NN6END3
INT_R_X3Y83.EE2BEG3.NE2END3
INT_R_X5Y83.IMUX22.EE2END3
CLBLM_R_X5Y83.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X2Y73.NE6BEG0.NN6END0
INT_L_X4Y77.NL1BEG_N3.NE6END0
INT_L_X4Y77.IMUX_L6.NL1BEG_N3
CLBLL_L_X4Y77.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y87.NE6BEG2.LVB_L12
INT_L_X4Y91.SE2BEG2.NE6END2
INT_R_X5Y90.IMUX37.SE2END2
CLBLM_R_X5Y90.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y90.EE2BEG0.NN6END0
INT_R_X5Y90.IMUX9.EE2END0
CLBLM_R_X5Y90.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X7Y77.SL1BEG1.EE2END1
INT_R_X7Y76.IMUX2.SL1END1
CLBLM_R_X7Y76.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y77.NN2BEG3.NE2END3
INT_R_X7Y79.IMUX30.NN2END3
CLBLM_R_X7Y79.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y63.LH0.LV_L0
INT_R_X1Y63.NN6BEG1.LH6
INT_R_X1Y69.NE6BEG1.NN6END1
INT_R_X3Y73.NE6BEG1.NE6END1
INT_R_X5Y77.EE2BEG1.NE6END1
INT_R_X7Y77.IMUX11.EE2END1
CLBLM_R_X7Y77.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y80.IMUX10.EE2END1
CLBLM_R_X5Y80.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y76.EE4BEG3.NN6END3
INT_L_X6Y76.NE2BEG3.EE4END3
INT_R_X7Y77.IMUX15.NE2END3
CLBLM_R_X7Y77.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y78.IMUX47.NR1END3
CLBLM_R_X5Y78.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y97.IMUX_L47.EE2END3
CLBLL_L_X4Y97.CLBLL_LL_D5.CLBLL_IMUX47
INT_R_X1Y63.LH0.LV0
INT_L_X4Y63.LV_L0.LH6
INT_L_X4Y63.NW6BEG0.LV_L0
INT_L_X2Y67.NN6BEG0.NW6END0
INT_L_X2Y73.LV_L0.NN6END0
INT_L_X2Y91.NN6BEG3.LV_L18
INT_L_X2Y97.EE2BEG3.NN6END3
INT_L_X4Y97.IMUX_L31.EE2END3
CLBLL_L_X4Y97.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y97.IMUX_L18.EE2END1
CLBLL_L_X4Y97.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y82.LV_L0.NN6END0
INT_L_X2Y91.NN6BEG1.LV_L9
INT_L_X2Y97.EE2BEG1.NN6END1
INT_L_X4Y97.IMUX_L11.EE2END1
CLBLL_L_X4Y97.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y96.IMUX_L38.EE2END3
CLBLL_L_X4Y96.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y96.IMUX_L32.EE2END0
CLBLL_L_X4Y96.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y96.IMUX_L15.EE2END3
CLBLL_L_X4Y96.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X3Y85.NW6BEG0.NN6END0
INT_R_X1Y89.NE2BEG0.NW6END0
INT_L_X2Y90.NN6BEG0.NE2END0
INT_L_X2Y96.EE2BEG0.NN6END0
INT_L_X4Y96.IMUX_L1.EE2END0
CLBLL_L_X4Y96.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y95.IMUX_L45.EE2END2
CLBLL_L_X4Y95.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X2Y94.NL1BEG2.NE2END3
INT_L_X2Y95.EE2BEG2.NL1END2
INT_L_X4Y95.IMUX_L29.EE2END2
CLBLL_L_X4Y95.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y89.NN6BEG0.NN6END0
INT_L_X2Y95.EE2BEG0.NN6END0
INT_L_X4Y95.IMUX_L24.EE2END0
CLBLL_L_X4Y95.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y95.IMUX_L2.EE2END1
CLBLL_L_X4Y95.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y83.NW6BEG2.NE6END2
INT_R_X1Y87.NE2BEG2.NW6END2
INT_L_X2Y88.NN6BEG2.NE2END2
INT_L_X2Y94.EE2BEG2.NN6END2
INT_L_X4Y94.IMUX_L44.EE2END2
CLBLL_L_X4Y94.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y94.IMUX_L32.EE2END0
CLBLL_L_X4Y94.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y94.IMUX_L24.EE2END0
CLBLL_L_X4Y94.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y94.IMUX_L8.EE2END0
CLBLL_L_X4Y94.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y93.IMUX_L45.EE2END2
CLBLL_L_X4Y93.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X5Y97.IMUX40.EE2END0
CLBLM_R_X5Y97.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X1Y63.SR1BEG_S0.NW6END_S0_0
INT_R_X1Y63.LV0.SR1BEG_S0
INT_R_X1Y81.NE6BEG3.LV18
INT_R_X3Y85.NN6BEG3.NE6END3
INT_R_X3Y91.NN6BEG3.NN6END3
INT_R_X3Y97.EE2BEG3.NN6END3
INT_R_X5Y97.IMUX31.EE2END3
CLBLM_R_X5Y97.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y97.IMUX27.EE2END1
CLBLM_R_X5Y97.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X2Y96.NE2BEG1.NN6END1
INT_R_X3Y97.EE2BEG1.NE2END1
INT_R_X5Y97.IMUX11.EE2END1
CLBLM_R_X5Y97.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y96.IMUX38.EE2END3
CLBLM_R_X5Y96.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y90.LVB12.LV18
INT_R_X3Y90.NN6BEG2.LVB12
INT_R_X3Y96.EE2BEG2.NN6END2
INT_R_X5Y96.IMUX29.EE2END2
CLBLM_R_X5Y96.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X3Y90.NN6BEG0.NN6END0
INT_R_X3Y96.EE2BEG0.NN6END0
INT_R_X5Y96.IMUX24.EE2END0
CLBLM_R_X5Y96.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X2Y81.LH0.LV_L0
INT_R_X3Y81.LV0.LH6
INT_R_X3Y90.NN6BEG1.LV9
INT_R_X3Y96.EE2BEG1.NN6END1
INT_R_X5Y96.IMUX11.EE2END1
CLBLM_R_X5Y96.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y95.IMUX47.EE2END3
CLBLM_R_X5Y95.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X5Y95.IMUX28.EE2END2
CLBLM_R_X5Y95.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X2Y88.NE2BEG0.NN6END0
INT_R_X3Y89.NN6BEG0.NE2END0
INT_R_X3Y95.EE2BEG0.NN6END0
INT_R_X5Y95.IMUX17.EE2END0
CLBLM_R_X5Y95.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y89.NN6BEG3.LV18
INT_R_X3Y95.EE2BEG3.NN6END3
INT_R_X5Y95.IMUX7.EE2END3
CLBLM_R_X5Y95.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y94.IMUX45.EE2END2
CLBLM_R_X5Y94.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y94.IMUX22.EE2END3
CLBLM_R_X5Y94.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y68.NW6BEG0.NE6END0
INT_R_X1Y72.LV0.NW6END0
INT_R_X1Y90.NE6BEG3.LV18
INT_R_X3Y94.EE2BEG3.NE6END3
INT_R_X5Y94.IMUX15.EE2END3
CLBLM_R_X5Y94.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y94.IMUX1.EE2END0
CLBLM_R_X5Y94.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y61.SW2BEG0.SR1BEG_S0
INT_L_X2Y60.WW4BEG1.SW2END0
INT_R_X1Y60.NN2BEG1.EE4END1
INT_R_X1Y62.NN6BEG1.NN2END1
INT_R_X1Y68.NN6BEG1.NN6END1
INT_R_X1Y74.NN6BEG1.NN6END1
INT_R_X1Y80.NN6BEG1.NN6END1
INT_R_X1Y86.EL1BEG0.NN6END1
INT_L_X2Y86.EE2BEG0.EL1END0
INT_L_X4Y86.NN6BEG0.EE2END0
INT_L_X4Y92.NE2BEG0.NN6END0
INT_R_X5Y93.IMUX40.NE2END0
CLBLM_R_X5Y93.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y82.IMUX_L47.EE2END3
CLBLL_L_X4Y82.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y82.IMUX_L31.EE2END3
CLBLL_L_X4Y82.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y82.IMUX_L15.EE2END3
CLBLL_L_X4Y82.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y76.NN6BEG1.NE2END1
INT_L_X2Y82.EE2BEG1.NN6END1
INT_L_X4Y82.IMUX_L2.EE2END1
CLBLL_L_X4Y82.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y81.IMUX_L40.EE2END0
CLBLL_L_X4Y81.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y81.IMUX_L32.EE2END0
CLBLL_L_X4Y81.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y81.IMUX_L17.EE2END0
CLBLL_L_X4Y81.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y81.IMUX_L1.EE2END0
CLBLL_L_X4Y81.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y80.IMUX_L38.EE2END3
CLBLL_L_X4Y80.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y80.IMUX_L22.EE2END3
CLBLL_L_X4Y80.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y80.IMUX_L15.EE2END3
CLBLL_L_X4Y80.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X4Y80.IMUX_L7.EE2END3
CLBLL_L_X4Y80.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y79.IMUX_L38.EE2END3
CLBLL_L_X4Y79.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y79.IMUX_L22.EE2END3
CLBLL_L_X4Y79.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y79.IMUX_L15.EE2END3
CLBLL_L_X4Y79.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y79.EE2BEG3.NN6END3
INT_L_X4Y79.IMUX_L7.EE2END3
CLBLL_L_X4Y79.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X5Y82.IMUX40.EE2END0
CLBLM_R_X5Y82.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y82.IMUX29.EE2END2
CLBLM_R_X5Y82.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y82.IMUX17.EE2END0
CLBLM_R_X5Y82.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y82.IMUX8.EE2END0
CLBLM_R_X5Y82.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y81.IMUX44.EE2END2
CLBLM_R_X5Y81.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X5Y81.IMUX28.EE2END2
CLBLM_R_X5Y81.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X1Y61.NN6BEG3.EE4END3
INT_R_X1Y67.NN6BEG3.NN6END3
INT_R_X1Y73.NN6BEG3.NN6END3
INT_R_X1Y79.NE2BEG3.NN6END3
INT_L_X2Y80.EE2BEG3.NE2END3
INT_L_X4Y80.ER1BEG_S0.EE2END3
INT_R_X5Y81.IMUX17.ER1END0
CLBLM_R_X5Y81.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X5Y81.IMUX11.NE2END1
CLBLM_R_X5Y81.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y80.IMUX40.EE2END0
CLBLM_R_X5Y80.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y80.IMUX32.EE2END0
CLBLM_R_X5Y80.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y80.EE2BEG0.NN6END0
INT_R_X5Y80.IMUX24.EE2END0
CLBLM_R_X5Y80.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y80.IMUX11.EE2END1
CLBLM_R_X5Y80.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y79.IMUX45.EE2END2
CLBLM_R_X5Y79.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y79.IMUX31.EE2END3
CLBLM_R_X5Y79.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y79.IMUX15.EE2END3
CLBLM_R_X5Y79.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X5Y79.IMUX7.EE2END3
CLBLM_R_X5Y79.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y62.LH12.NE2END3
INT_L_X2Y62.LV_L0.LH12
INT_L_X2Y80.LV_L0.LV_L18
INT_L_X2Y89.NN6BEG1.LV_L9
INT_L_X2Y95.EE2BEG1.NN6END1
INT_L_X4Y95.IMUX_L10.EE2END1
CLBLL_L_X4Y95.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y76.WW4BEG0.WW2END_N0_3
INT_R_X1Y76.NN6BEG0.EE4END0
INT_R_X1Y82.NE2BEG0.NN6END0
INT_L_X2Y83.NN6BEG0.NE2END0
INT_L_X2Y89.NR1BEG0.NN6END0
INT_L_X2Y90.LV_L18.NR1END0
INT_L_X2Y90.NN6BEG3.LV_L18
INT_L_X2Y96.EE2BEG3.NN6END3
INT_L_X4Y96.IMUX_L6.EE2END3
CLBLL_L_X4Y96.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y81.LV_L0.NN6END0
INT_L_X2Y90.NN6BEG1.LV_L9
INT_L_X2Y96.EE2BEG1.NN6END1
INT_L_X4Y96.IMUX_L26.EE2END1
CLBLL_L_X4Y96.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X1Y63.NE2BEG0.EE4END0
INT_L_X2Y64.EE2BEG0.NE2END0
INT_L_X4Y64.NN6BEG0.EE2END0
INT_L_X4Y70.NN6BEG0.NN6END0
INT_L_X4Y75.WW2BEG3.NN6END_S1_0
INT_L_X2Y76.NN6BEG0.WW2END_N0_3
INT_L_X2Y82.NN6BEG0.NN6END0
INT_L_X2Y88.NN6BEG0.NN6END0
INT_L_X2Y94.EE2BEG0.NN6END0
INT_L_X4Y94.IMUX_L25.EE2END0
CLBLL_L_X4Y94.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y85.IMUX_L6.EE2END3
CLBLL_L_X4Y85.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y66.NN6BEG3.NE6END3
INT_R_X3Y72.NW2BEG3.NN6END3
INT_L_X2Y73.NN6BEG3.NW2END3
INT_L_X2Y79.NN6BEG3.NN6END3
INT_L_X2Y85.EE2BEG3.NN6END3
INT_L_X4Y85.IMUX_L14.EE2END3
CLBLL_L_X4Y85.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y59.NW6BEG0.SW6END_N0_3
INT_L_X0Y63.NW6BEG0.NW6END0
INT_R_X1Y67.NR1BEG0.NE6END0
INT_R_X1Y68.LV0.NR1END0
INT_R_X1Y86.NE6BEG3.LV18
INT_R_X3Y90.EL1BEG2.NE6END3
INT_L_X4Y90.NE2BEG2.EL1END2
INT_R_X5Y91.IMUX21.NE2END2
CLBLM_R_X5Y91.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y83.NN6BEG2.NE6END2
INT_R_X3Y89.EE2BEG2.NN6END2
INT_R_X5Y89.IMUX37.EE2END2
CLBLM_R_X5Y89.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y89.NW6BEG3.LV18
INT_R_X1Y93.NE2BEG3.NW6END3
INT_L_X2Y94.EE2BEG3.NE2END3
INT_L_X4Y94.IMUX_L6.EE2END3
CLBLL_L_X4Y94.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y87.NN6BEG2.LVB_L12
INT_L_X2Y93.EE2BEG2.NN6END2
INT_L_X4Y93.IMUX_L21.EE2END2
CLBLL_L_X4Y93.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X5Y91.IMUX9.EE2END0
CLBLM_R_X5Y91.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y89.IMUX9.NL1END1
CLBLM_R_X5Y89.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X1Y62.NN6BEG3.EE4END3
INT_R_X1Y68.LVB0.NN6END3
INT_R_X1Y80.NE6BEG2.LVB12
INT_R_X3Y84.NE6BEG2.NE6END2
INT_R_X5Y88.NL1BEG1.NE6END2
INT_R_X5Y89.IMUX25.NL1END1
CLBLM_R_X5Y89.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y80.NN6BEG1.LV9
INT_R_X3Y86.EE2BEG1.NN6END1
INT_R_X5Y86.IMUX10.EE2END1
CLBLM_R_X5Y86.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y88.IMUX25.NL1END1
CLBLM_R_X5Y88.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y91.EE2BEG0.NN6END0
INT_R_X5Y91.IMUX25.EE2END0
CLBLM_R_X5Y91.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X1Y79.LVB12.LV18
INT_R_X1Y79.NE6BEG2.LVB12
INT_R_X3Y83.NE6BEG2.NE6END2
INT_R_X5Y87.NL1BEG1.NE6END2
INT_R_X5Y88.IMUX10.NL1END1
CLBLM_R_X5Y88.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y97.IMUX28.NE2END2
CLBLM_R_X7Y97.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y90.LV18.NN6END0
INT_R_X3Y90.NN6BEG3.LV18
INT_R_X3Y96.EE2BEG3.NN6END3
INT_R_X5Y96.IMUX46.EE2END3
CLBLM_R_X5Y96.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y80.NN6BEG0.NN6END0
INT_R_X3Y86.NN6BEG0.NN6END0
INT_R_X3Y92.NE6BEG0.NN6END0
INT_R_X5Y96.EE2BEG0.NE6END0
INT_R_X7Y96.IMUX25.EE2END0
CLBLM_R_X7Y96.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y80.LVB0.NN6END3
INT_R_X3Y92.NE6BEG2.LVB12
INT_R_X5Y96.EE2BEG2.NE6END2
INT_R_X7Y96.IMUX28.EE2END2
CLBLM_R_X7Y96.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y95.EE2BEG2.EE2END2
INT_R_X7Y95.IMUX36.EE2END2
CLBLM_R_X7Y95.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y89.LVB12.LV18
INT_R_X3Y89.NN6BEG2.LVB12
INT_R_X3Y95.EE2BEG2.NN6END2
INT_R_X5Y95.IMUX37.EE2END2
CLBLM_R_X5Y95.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X7Y93.NN2BEG3.EE2END3
INT_R_X7Y95.IMUX38.NN2END3
CLBLM_R_X7Y95.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X7Y94.IMUX32.EE2END0
CLBLM_R_X7Y94.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X7Y97.IMUX44.NE2END2
CLBLM_R_X7Y97.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X2Y63.WW4BEG0.NW2END0
INT_R_X1Y63.NN6BEG0.EE4END0
INT_R_X1Y69.NE6BEG0.NN6END0
INT_R_X3Y73.NN6BEG0.NE6END0
INT_R_X3Y79.NN6BEG0.NN6END0
INT_R_X3Y85.NN6BEG0.NN6END0
INT_R_X3Y91.NN6BEG0.NN6END0
INT_R_X3Y97.EE2BEG0.NN6END0
INT_R_X5Y97.IMUX25.EE2END0
CLBLM_R_X5Y97.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y71.NW6BEG0.LV0
INT_R_X1Y75.EL1BEG_N3.NW6END0
INT_L_X2Y74.EE2BEG3.EL1END3
INT_L_X4Y74.NN6BEG3.EE2END3
INT_L_X4Y80.LVB_L0.NN6END3
INT_L_X4Y92.NE6BEG2.LVB_L12
INT_L_X6Y96.NE2BEG2.NE6END2
INT_R_X7Y97.IMUX21.NE2END2
CLBLM_R_X7Y97.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X2Y75.NE2BEG0.NN6END0
INT_R_X3Y76.NE6BEG0.NE2END0
INT_R_X5Y80.NW6BEG0.NE6END0
INT_R_X3Y84.NN6BEG0.NW6END0
INT_R_X3Y90.NE6BEG0.NN6END0
INT_R_X5Y94.EE2BEG0.NE6END0
INT_R_X7Y94.IMUX40.EE2END0
CLBLM_R_X7Y94.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X2Y62.EE2BEG3.NE2END3
INT_L_X4Y62.SW6BEG3.EE2END3
INT_L_X2Y58.LH0.SW6END3
INT_R_X3Y58.LV0.LH6
INT_R_X3Y76.LVB0.LV18
INT_R_X3Y88.NN6BEG2.LVB12
INT_R_X3Y94.EE2BEG2.NN6END2
INT_R_X5Y94.EE2BEG2.EE2END2
INT_R_X7Y94.IMUX20.EE2END2
CLBLM_R_X7Y94.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y74.NN6BEG0.NN6END0
INT_R_X3Y80.NE6BEG0.NN6END0
INT_R_X5Y84.NW6BEG0.NE6END0
INT_R_X3Y88.NN6BEG0.NW6END0
INT_R_X3Y94.EE2BEG0.NN6END0
INT_R_X5Y94.IMUX41.EE2END0
CLBLM_R_X5Y94.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X2Y63.NE2BEG0.NW2END0
INT_R_X3Y64.NN6BEG0.NE2END0
INT_R_X3Y70.NR1BEG0.NN6END0
INT_R_X3Y71.LV0.NR1END0
INT_R_X3Y89.NE6BEG3.LV18
INT_R_X5Y93.EE2BEG3.NE6END3
INT_R_X7Y93.IMUX31.EE2END3
CLBLM_R_X7Y93.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X2Y61.NE2BEG3.LOGIC_OUTS_L7
INT_R_X3Y62.NW6BEG3.NE2END3
INT_R_X1Y66.LVB0.NW6END3
INT_R_X1Y78.NE6BEG2.LVB12
INT_R_X3Y82.EE2BEG2.NE6END2
INT_R_X5Y82.IMUX36.EE2END2
CLBLM_R_X5Y82.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X2Y75.NN6BEG0.NN6END0
INT_L_X2Y81.EE2BEG0.NN6END0
INT_L_X4Y81.IMUX_L41.EE2END0
CLBLL_L_X4Y81.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y73.NW6BEG2.LVB12
INT_R_X1Y77.NE6BEG2.NW6END2
INT_R_X3Y81.EE2BEG2.NE6END2
INT_R_X5Y81.IMUX21.EE2END2
CLBLM_R_X5Y81.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y61.SR1BEG_S0.WR1END_S1_0
INT_R_X3Y61.WW2BEG0.SR1BEG_S0
INT_R_X1Y61.NN6BEG1.WW2END0
INT_R_X1Y67.NE6BEG1.NN6END1
INT_R_X3Y71.NW6BEG1.NE6END1
INT_R_X1Y75.NE2BEG1.NW6END1
INT_L_X2Y76.NE6BEG1.NE2END1
INT_L_X4Y80.NE2BEG1.NE6END1
INT_R_X5Y81.IMUX19.NE2END1
CLBLM_R_X5Y81.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y61.EE2BEG3.LOGIC_OUTS_L7
INT_L_X4Y61.WR1BEG_S0.EE2END3
INT_R_X3Y62.NW2BEG0.WR1END0
INT_L_X2Y63.NN6BEG0.NW2END0
INT_L_X2Y69.NN6BEG0.NN6END0
INT_L_X2Y75.LV_L0.NN6END0
INT_L_X2Y75.LVB_L0.LV_L0
INT_L_X2Y75.NE6BEG2.LVB_L0
INT_L_X4Y79.NE2BEG2.NE6END2
INT_R_X5Y80.IMUX36.NE2END2
CLBLM_R_X5Y80.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X2Y62.WW4BEG3.NE2END3
INT_R_X1Y62.NE6BEG3.EE4END3
INT_R_X3Y66.NW6BEG3.NE6END3
INT_R_X1Y70.NE6BEG3.NW6END3
INT_R_X3Y74.NN6BEG3.NE6END3
INT_R_X3Y80.EE2BEG3.NN6END3
INT_R_X5Y80.IMUX30.EE2END3
CLBLM_R_X5Y80.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X1Y61.LH12.EE4END3
INT_R_X1Y61.LV0.LH12
INT_R_X1Y70.NE6BEG1.LV9
INT_R_X3Y74.NN6BEG1.NE6END1
INT_R_X3Y80.EE2BEG1.NN6END1
INT_R_X5Y80.IMUX19.EE2END1
CLBLM_R_X5Y80.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X5Y79.IMUX46.EE2END3
CLBLM_R_X5Y79.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y61.LVB0.SE2END3
INT_R_X3Y73.NN6BEG2.LVB12
INT_R_X3Y79.EE2BEG2.NN6END2
INT_R_X5Y79.IMUX20.EE2END2
CLBLM_R_X5Y79.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y73.NN6BEG3.NN6END3
INT_R_X3Y79.EE2BEG3.NN6END3
INT_R_X5Y79.IMUX14.EE2END3
CLBLM_R_X5Y79.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y61.NN6BEG3.SE2END3
INT_R_X3Y67.NN6BEG3.NN6END3
INT_R_X3Y73.NE6BEG3.NN6END3
INT_R_X5Y77.NR1BEG3.NE6END3
INT_R_X5Y78.IMUX39.NR1END3
CLBLM_R_X5Y78.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y82.IMUX_L39.EE2END3
CLBLL_L_X4Y82.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y62.SE2BEG3.NE2END3
INT_R_X3Y61.SS2BEG3.SE2END3
INT_R_X3Y60.NW6BEG0.SS2END_N0_3
INT_R_X1Y64.NE6BEG0.NW6END0
INT_R_X3Y68.NN6BEG0.NE6END0
INT_R_X3Y74.NW6BEG0.NN6END0
INT_R_X1Y78.NE6BEG0.NW6END0
INT_R_X3Y82.EE2BEG0.NE6END0
INT_R_X5Y82.IMUX16.EE2END0
CLBLM_R_X5Y82.CLBLM_L_B3.CLBLM_IMUX16
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y61.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y61.NE2BEG3.EE4END3
INT_L_X2Y62.NE6BEG3.NE2END3
INT_L_X4Y66.NW6BEG3.NE6END3
INT_L_X2Y70.NN6BEG3.NW6END3
INT_L_X2Y76.NN6BEG3.NN6END3
INT_L_X2Y82.EE2BEG3.NN6END3
INT_L_X4Y82.IMUX_L30.EE2END3
CLBLL_L_X4Y82.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[14]
INT_L_X2Y55.EE2BEG3.ER1END3
INT_L_X4Y55.EE2BEG3.EE2END3
INT_L_X6Y55.NE6BEG3.EE2END3
INT_L_X8Y59.WR1BEG_S0.NE6END3
INT_R_X7Y60.LV0.WR1END0
INT_R_X7Y78.WW4BEG3.LV18
INT_R_X3Y78.ER1BEG3.WW4END3
INT_L_X4Y78.IMUX_L31.ER1END3
CLBLL_L_X4Y78.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X5Y87.IMUX7.EE2END3
CLBLM_R_X5Y87.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y56.WR1BEG2.LOGIC_OUTS_L5
INT_R_X1Y56.SR1BEG2.WR1END2
INT_R_X1Y55.ER1BEG3.SR1END2
INT_L_X2Y55.LH12.ER1END3
INT_L_X2Y55.LV_L0.LH12
INT_L_X2Y73.EE4BEG3.LV_L18
INT_L_X6Y73.ER1BEG_S0.EE4END3
INT_R_X7Y74.IMUX10.ER1END0
CLBLM_R_X7Y74.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y78.IMUX31.SL1END3
CLBLM_R_X5Y78.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y93.NE2BEG0.NN6END0
INT_L_X4Y93.IMUX_L31.NE2END_S3_0
CLBLL_L_X4Y93.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X5Y93.IMUX32.EE2END0
CLBLM_R_X5Y93.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X1Y77.LV18.NW6END0
INT_R_X1Y77.NE6BEG3.LV18
INT_R_X3Y81.NN6BEG3.NE6END3
INT_R_X3Y87.EE2BEG3.NN6END3
INT_R_X5Y87.IMUX6.EE2END3
CLBLM_R_X5Y87.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y76.SW6BEG3.LV18
INT_R_X3Y73.NW6BEG0.SW6END_N0_3
INT_R_X1Y77.NN6BEG0.NW6END0
INT_R_X1Y83.NE6BEG0.NN6END0
INT_R_X3Y87.NN6BEG0.NE6END0
INT_R_X3Y93.EE2BEG0.NN6END0
INT_R_X5Y93.IMUX25.EE2END0
CLBLM_R_X5Y93.CLBLM_L_B5.CLBLM_IMUX25
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y56.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y57.EL1BEG0.NR1END1
INT_R_X3Y57.EE2BEG0.EL1END0
INT_R_X5Y57.NR1BEG0.EE2END0
INT_R_X5Y58.LV0.NR1END0
INT_R_X5Y76.NE6BEG3.LV18
INT_R_X7Y80.WR1BEG_S0.NE6END3
INT_L_X6Y80.SW2BEG3.WR1END_S1_0
INT_R_X5Y79.SL1BEG3.SW2END3
INT_R_X5Y78.IMUX46.SL1END3
CLBLM_R_X5Y78.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[13]
INT_R_X3Y78.NR1BEG0.NE6END0
INT_R_X3Y79.EL1BEG_N3.NR1END0
INT_L_X4Y78.IMUX_L15.EL1END3
CLBLL_L_X4Y78.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X5Y86.NL1BEG_N3.NN6END0
INT_R_X5Y86.NR1BEG3.NL1BEG_N3
INT_R_X5Y87.BYP_ALT6.NR1END3
INT_R_X5Y87.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y88.IMUX2.BYP_BOUNCE_N3_6
CLBLM_R_X5Y88.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y56.WR1BEG1.LOGIC_OUTS_L4
INT_R_X1Y56.NN2BEG1.WR1END1
INT_R_X1Y58.NN6BEG1.NN2END1
INT_R_X1Y64.NE6BEG1.NN6END1
INT_R_X3Y68.NN6BEG1.NE6END1
INT_R_X3Y74.EE2BEG1.NN6END1
INT_R_X5Y74.IMUX11.EE2END1
CLBLM_R_X5Y74.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y78.IMUX17.EE2END0
CLBLM_R_X5Y78.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X1Y74.NN6BEG0.NN6END0
INT_R_X1Y80.NN6BEG0.NN6END0
INT_R_X1Y86.NN6BEG0.NN6END0
INT_R_X1Y92.NE2BEG0.NN6END0
INT_L_X2Y93.EE2BEG0.NE2END0
INT_L_X4Y93.IMUX_L24.EE2END0
CLBLL_L_X4Y93.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X5Y93.BYP_ALT1.WR1END1
INT_R_X5Y93.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y93.IMUX27.BYP_BOUNCE1
CLBLM_R_X5Y93.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X1Y62.NR1BEG0.NN6END0
INT_R_X1Y63.NN2BEG0.NR1END0
INT_R_X1Y65.NN6BEG0.NN2END0
INT_R_X1Y71.NE6BEG0.NN6END0
INT_R_X3Y75.NN2BEG0.NE6END0
INT_R_X3Y77.NW6BEG0.NN2END0
INT_R_X1Y81.NE6BEG0.NW6END0
INT_R_X3Y85.EE2BEG0.NE6END0
INT_R_X5Y85.IMUX8.EE2END0
CLBLM_R_X5Y85.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y78.NN2BEG0.EE2END0
INT_R_X5Y80.NN6BEG0.NN2END0
INT_R_X5Y86.NE6BEG0.NN6END0
INT_R_X7Y90.NW2BEG0.NE6END0
INT_L_X6Y91.NN2BEG0.NW2END0
INT_L_X6Y93.WR1BEG1.NN2END0
INT_R_X5Y93.IMUX41.WR1END1
CLBLM_R_X5Y93.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y56.WW4BEG0.LOGIC_OUTS_L4
INT_R_X1Y56.NN6BEG0.EE4END0
INT_R_X1Y62.NN6BEG0.NN6END0
INT_R_X1Y68.NN6BEG0.NN6END0
INT_R_X1Y74.NE6BEG0.NN6END0
INT_R_X3Y78.EE2BEG0.NE6END0
INT_R_X5Y78.IMUX25.EE2END0
CLBLM_R_X5Y78.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[12]
INT_R_X5Y78.WR1BEG3.NE2END2
INT_L_X4Y78.IMUX_L7.WR1END3
CLBLL_L_X4Y78.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y61.WR1BEG3.LOGIC_OUTS_L6
INT_R_X1Y61.LVB0.WR1END3
INT_R_X1Y73.NE6BEG2.LVB12
INT_R_X3Y77.NW6BEG2.NE6END2
INT_R_X1Y81.NE2BEG2.NW6END2
INT_L_X2Y82.NN6BEG2.NE2END2
INT_L_X2Y88.EE2BEG2.NN6END2
INT_L_X4Y88.ER1BEG3.EE2END2
INT_R_X5Y89.IMUX8.ER1END_N3_3
CLBLM_R_X5Y89.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y73.BYP_ALT6.NN2END3
INT_R_X7Y73.BYP_BOUNCE6.BYP_ALT6
INT_R_X7Y74.IMUX16.BYP_BOUNCE_N3_6
CLBLM_R_X7Y74.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y78.FAN_ALT5.NE2END2
INT_R_X5Y78.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y78.IMUX11.FAN_BOUNCE5
CLBLM_R_X5Y78.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y93.NW2BEG1.NN2END1
INT_L_X4Y94.SR1BEG1.NW2END1
INT_L_X4Y93.IMUX_L11.SR1END1
CLBLL_L_X4Y93.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y93.IMUX11.NN2END1
CLBLM_R_X5Y93.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y71.EE4BEG2.NE6END2
INT_L_X8Y71.WR1BEG3.EE4END2
INT_R_X7Y71.NN2BEG3.WR1END3
INT_R_X7Y73.WW4BEG3.NN2END3
INT_R_X3Y73.NW6BEG3.WW4END3
INT_R_X1Y77.NN6BEG3.NW6END3
INT_R_X1Y83.NE2BEG3.NN6END3
INT_L_X2Y84.EE2BEG3.NE2END3
INT_L_X4Y84.ER1BEG_S0.EE2END3
INT_R_X5Y85.IMUX24.ER1END0
CLBLM_R_X5Y85.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y77.NE6BEG2.NN6END2
INT_L_X6Y81.NN2BEG2.NE6END2
INT_L_X6Y83.NE6BEG2.NN2END2
INT_L_X8Y87.NW2BEG2.NE6END2
INT_R_X7Y88.NN2BEG2.NW2END2
INT_R_X7Y90.NW2BEG2.NN2END2
INT_L_X6Y91.WL1BEG0.NW2END2
INT_R_X5Y91.NN2BEG1.WL1END0
INT_R_X5Y93.IMUX26.NN2END1
CLBLM_R_X5Y93.CLBLM_L_B4.CLBLM_IMUX26
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y61.NN6BEG2.LOGIC_OUTS_L6
INT_L_X2Y67.NE6BEG2.NN6END2
INT_L_X4Y71.NN6BEG2.NE6END2
INT_L_X4Y77.NE2BEG2.NN6END2
INT_R_X5Y78.IMUX20.NE2END2
CLBLM_R_X5Y78.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[11]
INT_R_X1Y61.NN2BEG1.EE4END1
INT_R_X1Y63.NN2BEG1.NN2END1
INT_R_X1Y65.NN6BEG1.NN2END1
INT_R_X1Y71.NN6BEG1.NN6END1
INT_R_X1Y77.EL1BEG0.NN6END1
INT_L_X2Y77.EE2BEG0.EL1END0
INT_L_X4Y77.IMUX_L40.EE2END0
CLBLL_L_X4Y77.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X3Y67.LV0.NR1END0
INT_R_X3Y85.NE6BEG3.LV18
INT_R_X5Y89.EE2BEG3.NE6END3
INT_R_X7Y89.IMUX7.EE2END3
CLBLM_R_X7Y89.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y71.SE6BEG1.NE6END1
INT_L_X6Y67.WL1BEG0.SE6END1
INT_R_X5Y67.NN2BEG1.WL1END0
INT_R_X5Y69.NN2BEG1.NN2END1
INT_R_X5Y71.IMUX11.NN2END1
CLBLM_R_X5Y71.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y77.FAN_ALT2.NW2END1
INT_R_X5Y77.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y77.IMUX40.FAN_BOUNCE2
CLBLM_R_X5Y77.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y92.EL1BEG2.NN6END3
INT_L_X4Y92.IMUX_L44.EL1END2
CLBLL_L_X4Y92.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X5Y92.IMUX47.EE2END3
CLBLM_R_X5Y92.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X2Y61.SE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y60.NE6BEG1.SE2END1
INT_R_X5Y64.WW4BEG1.NE6END1
INT_R_X1Y64.NN6BEG1.WW4END1
INT_R_X1Y70.NN6BEG1.NN6END1
INT_R_X1Y76.NN6BEG1.NN6END1
INT_R_X1Y82.NE2BEG1.NN6END1
INT_L_X2Y83.EE2BEG1.NE2END1
INT_L_X4Y83.ER1BEG2.EE2END1
INT_R_X5Y83.IMUX6.ER1END2
CLBLM_R_X5Y83.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X2Y61.WW4BEG1.LOGIC_OUTS_L5
INT_R_X1Y61.SE2BEG1.EE4END1
INT_L_X2Y60.NN6BEG1.SE2END1
INT_L_X2Y66.EL1BEG0.NN6END1
INT_R_X3Y66.NR1BEG0.EL1END0
INT_R_X3Y67.NR1BEG0.NR1END0
INT_R_X3Y68.LV0.NR1END0
INT_R_X3Y86.NN6BEG3.LV18
INT_R_X3Y92.EE2BEG3.NN6END3
INT_R_X5Y92.IMUX23.EE2END3
CLBLM_R_X5Y92.CLBLM_L_C3.CLBLM_IMUX23
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y61.NN6BEG1.LOGIC_OUTS_L5
INT_L_X2Y67.NE6BEG1.NN6END1
INT_L_X4Y71.NE6BEG1.NE6END1
INT_L_X6Y75.NR1BEG1.NE6END1
INT_L_X6Y76.NW2BEG1.NR1END1
INT_R_X5Y77.IMUX41.NW2END1
CLBLM_R_X5Y77.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[10]
INT_L_X6Y76.WW2BEG3.NN2END_S2_0
INT_L_X4Y77.IMUX_L32.WW2END_N0_3
CLBLL_L_X4Y77.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X6Y82.WW4BEG3.LV_L18
INT_L_X2Y82.NN6BEG3.WW4END3
INT_L_X2Y88.EE2BEG3.NN6END3
INT_L_X4Y88.ER1BEG_S0.EE2END3
INT_R_X5Y89.IMUX17.ER1END0
CLBLM_R_X5Y89.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y72.WR1BEG1.NE6END0
INT_L_X6Y72.WL1BEG_N3.WR1END1
INT_R_X5Y71.IMUX31.WL1END3
CLBLM_R_X5Y71.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y77.BYP_ALT4.WR1END1
INT_R_X5Y77.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y77.IMUX22.BYP_BOUNCE4
CLBLM_R_X5Y77.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y92.WR1BEG3.EE2END2
INT_L_X4Y92.IMUX_L29.WR1END3
CLBLL_L_X4Y92.CLBLL_LL_C2.CLBLL_IMUX29
INT_R_X5Y92.IMUX28.EE2END2
CLBLM_R_X5Y92.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y63.EE2BEG0.NN2END0
INT_L_X6Y63.NR1BEG0.EE2END0
INT_L_X6Y64.LV_L0.NR1END0
INT_L_X6Y73.WW4BEG1.LV_L9
INT_L_X2Y73.NN6BEG1.WW4END1
INT_L_X2Y79.EE2BEG1.NN6END1
INT_L_X4Y79.IMUX_L3.EE2END1
CLBLL_L_X4Y79.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y61.WW4BEG0.LOGIC_OUTS_L4
INT_R_X1Y61.NE6BEG0.EE4END0
INT_R_X3Y65.NW2BEG0.NE6END0
INT_L_X2Y65.SW2BEG3.NW2END_S0_0
INT_R_X1Y64.LVB0.SW2END3
INT_R_X1Y76.NN6BEG2.LVB12
INT_R_X1Y82.NE6BEG2.NN6END2
INT_R_X3Y86.NN6BEG2.NE6END2
INT_R_X3Y92.EE2BEG2.NN6END2
INT_R_X5Y92.IMUX21.EE2END2
CLBLM_R_X5Y92.CLBLM_L_C4.CLBLM_IMUX21
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y61.EE2BEG0.LOGIC_OUTS_L4
INT_L_X4Y61.NN2BEG0.EE2END0
INT_L_X4Y63.NE6BEG0.NN2END0
INT_L_X6Y67.NW2BEG0.NE6END0
INT_R_X5Y68.NE6BEG0.NW2END0
INT_R_X7Y72.NN2BEG0.NE6END0
INT_R_X7Y74.NW2BEG0.NN2END0
INT_L_X6Y75.NN2BEG0.NW2END0
INT_L_X6Y77.WR1BEG1.NN2END0
INT_R_X5Y77.IMUX25.WR1END1
CLBLM_R_X5Y77.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[9]
INT_R_X3Y77.EL1BEG2.NE6END3
INT_L_X4Y77.IMUX_L27.EL1END2
CLBLL_L_X4Y77.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X3Y62.NW6BEG0.NE6END0
INT_R_X1Y66.NN6BEG0.NW6END0
INT_R_X1Y72.NN6BEG0.NN6END0
INT_R_X1Y78.NN6BEG0.NN6END0
INT_R_X1Y84.NE6BEG0.NN6END0
INT_R_X3Y88.NE6BEG0.NE6END0
INT_R_X5Y92.EE2BEG0.NE6END0
INT_R_X7Y92.IMUX17.EE2END0
CLBLM_R_X7Y92.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X1Y58.NE6BEG0.LV0
INT_R_X3Y62.NN6BEG0.NE6END0
INT_R_X3Y68.NL1BEG_N3.NN6END0
INT_R_X3Y68.NE2BEG3.NL1BEG_N3
INT_L_X4Y69.NE6BEG3.NE2END3
INT_L_X6Y73.WR1BEG_S0.NE6END3
INT_R_X5Y74.IMUX24.WR1END0
CLBLM_R_X5Y74.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y77.IMUX27.EE2END1
CLBLM_R_X5Y77.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y91.NL1BEG0.NN6END1
INT_L_X4Y92.IMUX_L24.NL1END0
CLBLL_L_X4Y92.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X1Y76.LH0.LV18
INT_L_X4Y76.LV_L0.LH6
INT_L_X4Y85.NN6BEG1.LV_L9
INT_L_X4Y91.NE2BEG1.NN6END1
INT_R_X5Y92.IMUX18.NE2END1
CLBLM_R_X5Y92.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X1Y55.SR1BEG_S0.SR1END3
INT_R_X1Y55.LV0.SR1BEG_S0
INT_R_X1Y73.NE6BEG3.LV18
INT_R_X3Y77.NE6BEG3.NE6END3
INT_R_X5Y81.NN6BEG3.NE6END3
INT_R_X5Y87.SR1BEG3.NN6END3
INT_R_X5Y87.IMUX16.SR1END_N3_3
CLBLM_R_X5Y87.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X2Y56.WL1BEG2.LOGIC_OUTS_L7
INT_R_X1Y56.SR1BEG3.WL1END2
INT_R_X1Y55.ER1BEG_S0.SR1END3
INT_L_X2Y56.LV_L0.ER1END0
INT_L_X2Y74.LVB_L0.LV_L18
INT_L_X2Y86.NN6BEG2.LVB_L12
INT_L_X2Y92.EE2BEG2.NN6END2
INT_L_X4Y92.IMUX_L37.EE2END2
CLBLL_L_X4Y92.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y56.NR1BEG3.LOGIC_OUTS_L7
INT_L_X2Y57.WR1BEG_S0.NR1END3
INT_R_X1Y58.LV0.WR1END0
INT_R_X1Y67.NN6BEG1.LV9
INT_R_X1Y73.NE6BEG1.NN6END1
INT_R_X3Y77.EE2BEG1.NE6END1
INT_R_X5Y77.IMUX19.EE2END1
CLBLM_R_X5Y77.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[8]
INT_R_X3Y78.EL1BEG_N3.NN2END0
INT_L_X4Y77.IMUX_L7.EL1END3
CLBLL_L_X4Y77.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y60.SE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y59.NN6BEG0.SE2END0
INT_R_X3Y65.NW6BEG0.NN6END0
INT_R_X1Y69.NN6BEG0.NW6END0
INT_R_X1Y75.WW4BEG0.NN6END0
INT_L_X2Y75.NE6BEG0.EE4END0
INT_L_X4Y79.NW6BEG0.NE6END0
INT_L_X2Y83.NE6BEG0.NW6END0
INT_L_X4Y87.NE2BEG0.NE6END0
INT_R_X5Y88.IMUX24.NE2END0
CLBLM_R_X5Y88.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X2Y71.EL1BEG2.NN6END3
INT_R_X3Y71.SE2BEG2.EL1END2
INT_L_X4Y70.SE2BEG2.SE2END2
INT_R_X5Y69.FAN_ALT5.SE2END2
INT_R_X5Y69.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y69.IMUX11.FAN_BOUNCE5
CLBLM_R_X5Y69.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y77.FAN_ALT5.SL1END2
INT_R_X5Y77.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y77.IMUX1.FAN_BOUNCE5
CLBLM_R_X5Y77.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y92.WR1BEG1.EE2END0
INT_L_X4Y92.IMUX_L2.WR1END1
CLBLL_L_X4Y92.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X5Y92.IMUX8.EE2END0
CLBLM_R_X5Y92.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X1Y88.LV18.NN6END0
INT_R_X1Y79.NE6BEG1.LV9
INT_R_X3Y83.EE2BEG1.NE6END1
INT_R_X5Y83.IMUX26.EE2END1
CLBLM_R_X5Y83.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X2Y60.NR1BEG3.NL1BEG_N3
INT_L_X2Y61.NN2BEG3.NR1END3
INT_L_X2Y63.NN2BEG3.NN2END3
INT_L_X2Y65.NN6BEG3.NN2END3
INT_L_X2Y71.NE6BEG3.NN6END3
INT_L_X4Y75.WR1BEG_S0.NE6END3
INT_R_X3Y76.NN2BEG0.WR1END0
INT_R_X3Y78.NW6BEG0.NN2END0
INT_R_X1Y82.NN6BEG0.NW6END0
INT_R_X1Y88.NE6BEG0.NN6END0
INT_R_X3Y92.EE2BEG0.NE6END0
INT_R_X5Y92.IMUX41.EE2END0
CLBLM_R_X5Y92.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y60.NL1BEG_N3.LOGIC_OUTS_L4
INT_L_X2Y60.NL1BEG2.NL1BEG_N3
INT_L_X2Y61.NE2BEG2.NL1END2
INT_R_X3Y62.LVB0.NE2END2
INT_R_X3Y74.NE6BEG2.LVB12
INT_R_X5Y78.SL1BEG2.NE6END2
INT_R_X5Y77.IMUX36.SL1END2
CLBLM_R_X5Y77.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[7]
INT_L_X4Y76.IMUX_L44.EL1END2
CLBLL_L_X4Y76.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X6Y65.WW4BEG0.NE6END0
INT_L_X2Y65.LV_L0.WW4END0
INT_L_X2Y83.NN6BEG3.LV_L18
INT_L_X2Y89.EE4BEG3.NN6END3
INT_L_X6Y89.ER1BEG_S0.EE4END3
INT_R_X7Y90.IMUX9.ER1END0
CLBLM_R_X7Y90.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y60.NL1BEG0.LOGIC_OUTS_L5
INT_L_X2Y61.NW2BEG0.NL1END0
INT_R_X1Y62.NE6BEG0.NW2END0
INT_R_X3Y66.NN2BEG0.NE6END0
INT_R_X3Y68.NE6BEG0.NN2END0
INT_R_X5Y72.NR1BEG0.NE6END0
INT_R_X5Y73.IMUX8.NR1END0
CLBLM_R_X5Y73.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y76.IMUX47.EE2END3
CLBLM_R_X5Y76.CLBLM_M_D5.CLBLM_IMUX47
INT_L_X4Y91.IMUX_L38.EE2END3
CLBLL_L_X4Y91.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y91.SL1BEG3.EE2END3
INT_L_X4Y90.ER1BEG_S0.SL1END3
INT_R_X5Y91.IMUX40.ER1END0
CLBLM_R_X5Y91.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y76.EL1BEG2.NE6END3
INT_L_X4Y76.SS2BEG2.EL1END2
INT_L_X4Y74.SW2BEG2.SS2END2
INT_R_X3Y73.ER1BEG3.SW2END2
INT_L_X4Y74.IMUX_L0.ER1END_N3_3
CLBLL_L_X4Y74.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X5Y66.WW2BEG2.NW2END3
INT_R_X3Y66.WR1BEG_S0.WW2END2
INT_L_X2Y67.LV_L0.WR1END0
INT_L_X2Y85.NN6BEG3.LV_L18
INT_L_X2Y91.EE2BEG3.NN6END3
INT_L_X4Y91.SE2BEG3.EE2END3
INT_R_X5Y90.IMUX30.SE2END3
CLBLM_R_X5Y90.CLBLM_L_C5.CLBLM_IMUX30
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y60.EL1BEG0.LOGIC_OUTS_L5
INT_R_X3Y60.NE2BEG0.EL1END0
INT_L_X4Y61.NE6BEG0.NE2END0
INT_L_X6Y65.NL1BEG_N3.NE6END0
INT_L_X6Y65.NW2BEG3.NL1BEG_N3
INT_R_X5Y66.WW4BEG3.NW2END3
INT_R_X1Y66.NN6BEG3.WW4END3
INT_R_X1Y72.NE6BEG3.NN6END3
INT_R_X3Y76.EE2BEG3.NE6END3
INT_R_X5Y76.IMUX30.EE2END3
CLBLM_R_X5Y76.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[6]
INT_R_X5Y76.WR1BEG3.EE2END2
INT_L_X4Y76.IMUX_L29.WR1END3
CLBLL_L_X4Y76.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X2Y78.NN6BEG2.NE2END2
INT_L_X2Y84.EE4BEG2.NN6END2
INT_L_X6Y84.ER1BEG3.EE4END2
INT_R_X7Y85.IMUX8.ER1END_N3_3
CLBLM_R_X7Y85.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X1Y72.NE2BEG1.NN6END1
INT_L_X2Y73.EL1BEG0.NE2END1
INT_R_X3Y73.EE2BEG0.EL1END0
INT_R_X5Y73.IMUX17.EE2END0
CLBLM_R_X5Y73.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X2Y60.NN6BEG2.LOGIC_OUTS_L6
INT_L_X2Y66.WW4BEG2.NN6END2
INT_R_X1Y66.NE6BEG2.EE4END2
INT_R_X3Y70.NN6BEG2.NE6END2
INT_R_X3Y76.EE2BEG2.NN6END2
INT_R_X5Y76.IMUX28.EE2END2
CLBLM_R_X5Y76.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X4Y91.IMUX_L28.EE2END2
CLBLL_L_X4Y91.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y60.NE6BEG2.LOGIC_OUTS_L6
INT_L_X4Y64.NW2BEG2.NE6END2
INT_R_X3Y65.NW6BEG2.NW2END2
INT_R_X1Y69.NN6BEG2.NW6END2
INT_R_X1Y75.NN6BEG2.NN6END2
INT_R_X1Y81.NE6BEG2.NN6END2
INT_R_X3Y85.NN6BEG2.NE6END2
INT_R_X3Y91.EE2BEG2.NN6END2
INT_R_X5Y91.IMUX29.EE2END2
CLBLM_R_X5Y91.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X2Y60.SW2BEG2.LOGIC_OUTS_L6
INT_R_X1Y59.LVB0.SW2END2
INT_R_X1Y71.NN6BEG2.LVB12
INT_R_X1Y77.NE2BEG2.NN6END2
INT_L_X2Y78.NN2BEG2.NE2END2
INT_L_X2Y80.EL1BEG1.NN2END2
INT_R_X3Y80.IMUX10.EL1END1
CLBLM_R_X3Y80.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y60.NE2BEG2.LOGIC_OUTS_L6
INT_R_X3Y61.WR1BEG3.NE2END2
INT_L_X2Y61.LVB_L0.WR1END3
INT_L_X2Y73.LVB_L0.LVB_L12
INT_L_X2Y85.NN6BEG2.LVB_L12
INT_L_X2Y91.EE2BEG2.NN6END2
INT_L_X4Y91.IMUX_L37.EE2END2
CLBLL_L_X4Y91.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y60.NL1BEG1.LOGIC_OUTS_L6
INT_L_X2Y61.NE2BEG1.NL1END1
INT_R_X3Y62.NW6BEG1.NE2END1
INT_R_X1Y66.NN6BEG1.NW6END1
INT_R_X1Y72.NE6BEG1.NN6END1
INT_R_X3Y76.EE2BEG1.NE6END1
INT_R_X5Y76.IMUX19.EE2END1
CLBLM_R_X5Y76.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[5]
INT_L_X4Y76.IMUX_L24.WR1END0
CLBLL_L_X4Y76.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y52.ER1BEG_S0.EL1END3
INT_R_X5Y53.LV0.ER1END0
INT_R_X5Y62.NW6BEG1.LV9
INT_R_X3Y66.NN6BEG1.NW6END1
INT_R_X3Y72.EE2BEG1.NN6END1
INT_R_X5Y72.NN6BEG1.EE2END1
INT_R_X5Y78.NN6BEG1.NN6END1
INT_R_X5Y84.EE2BEG1.NN6END1
INT_R_X7Y84.IMUX11.EE2END1
CLBLM_R_X7Y84.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X3Y53.EL1BEG_N3.NR1END0
INT_L_X4Y52.NR1BEG3.EL1END3
INT_L_X4Y53.LVB_L0.NR1END3
INT_L_X4Y65.NW6BEG2.LVB_L12
INT_L_X2Y69.NE6BEG2.NW6END2
INT_L_X4Y73.NE2BEG2.NE6END2
INT_R_X5Y74.IMUX28.NE2END2
CLBLM_R_X5Y74.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y75.NR1BEG3.NE6END3
INT_R_X5Y76.IMUX15.NR1END3
CLBLM_R_X5Y76.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y90.NR1BEG3.NN6END3
INT_L_X4Y91.IMUX_L15.NR1END3
CLBLL_L_X4Y91.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X5Y91.IMUX15.NE2END3
CLBLM_R_X5Y91.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y76.LV_L18.WR1END0
INT_L_X4Y67.NW6BEG1.LV_L9
INT_L_X2Y71.NE6BEG1.NW6END1
INT_L_X4Y75.SL1BEG1.NE6END1
INT_L_X4Y74.IMUX_L26.SL1END1
CLBLL_L_X4Y74.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y53.NE2BEG0.NR1END0
INT_L_X4Y54.NN6BEG0.NE2END0
INT_L_X4Y60.NN6BEG0.NN6END0
INT_L_X4Y66.LV_L0.NN6END0
INT_L_X4Y84.NN6BEG3.LV_L18
INT_L_X4Y90.NE2BEG3.NN6END3
INT_R_X5Y91.IMUX37.NE2END3
CLBLM_R_X5Y91.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y51.NR1BEG0.LOGIC_OUTS18
INT_R_X3Y52.NR1BEG0.NR1END0
INT_R_X3Y53.LV0.NR1END0
INT_R_X3Y71.NE6BEG3.LV18
INT_R_X5Y75.WR1BEG_S0.NE6END3
INT_L_X4Y76.IMUX_L16.WR1END0
CLBLL_L_X4Y76.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[4]
INT_R_X9Y77.WW4BEG3.LH0
INT_R_X5Y77.SR1BEG3.WW4END3
INT_R_X5Y76.SW2BEG3.SR1END3
INT_L_X4Y76.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y76.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X5Y76.NW6BEG3.NE2END3
INT_R_X3Y80.NE6BEG3.NW6END3
INT_R_X5Y84.NR1BEG3.NE6END3
INT_R_X5Y85.EL1BEG2.NR1END3
INT_L_X6Y85.ER1BEG3.EL1END2
INT_R_X7Y85.IMUX15.ER1END3
CLBLM_R_X7Y85.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y75.SE6BEG3.NN6END3
INT_L_X6Y71.SW2BEG3.SE6END3
INT_R_X5Y70.BYP_ALT6.SW2END3
INT_R_X5Y70.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y71.IMUX24.BYP_BOUNCE_N3_6
CLBLM_R_X5Y71.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y76.IMUX7.NE2END3
CLBLM_R_X5Y76.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y91.IMUX_L2.NR1END1
CLBLL_L_X4Y91.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y91.EL1BEG0.NR1END1
INT_R_X5Y91.IMUX8.EL1END0
CLBLM_R_X5Y91.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y76.NL1BEG2.NE2END3
INT_R_X5Y77.NW2BEG2.NL1END2
INT_L_X4Y78.IMUX_L3.NW2END2
CLBLL_L_X4Y78.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y52.NE2BEG0.EL1END0
INT_R_X5Y53.EE4BEG0.NE2END0
INT_R_X9Y53.NN6BEG0.EE4END0
INT_R_X9Y59.LV0.NN6END0
INT_R_X9Y77.LH0.LV18
INT_L_X2Y77.LV_L0.LH0
INT_L_X2Y86.NE6BEG1.LV_L9
INT_L_X4Y90.NR1BEG1.NE6END1
INT_L_X4Y91.EE2BEG1.NR1END1
INT_L_X6Y91.WR1BEG2.EE2END1
INT_R_X5Y91.IMUX36.WR1END2
CLBLM_R_X5Y91.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y51.NR1BEG1.LOGIC_OUTS19
INT_R_X3Y52.EL1BEG0.NR1END1
INT_L_X4Y52.SS2BEG0.EL1END0
INT_L_X4Y50.NR1BEG0.SS2END0
INT_L_X4Y51.LV_L0.NR1END0
INT_L_X4Y69.NN6BEG3.LV_L18
INT_L_X4Y75.NE2BEG3.NN6END3
INT_R_X5Y76.IMUX46.NE2END3
CLBLM_R_X5Y76.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[3]
INT_R_X3Y75.NR1BEG3.NN6END3
INT_R_X3Y76.NL1BEG2.NR1END3
INT_R_X3Y77.EL1BEG1.NL1END2
INT_L_X4Y77.SL1BEG1.EL1END1
INT_L_X4Y76.SW2BEG1.SL1END1
INT_R_X3Y75.NL1BEG1.SW2END1
INT_R_X3Y76.EL1BEG0.NL1END1
INT_L_X4Y75.IMUX_L47.EL1END_S3_0
CLBLL_L_X4Y75.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X4Y64.LH0.NE6END3
INT_R_X1Y64.LV0.LH6
INT_R_X1Y82.NE6BEG3.LV18
INT_R_X3Y86.EE2BEG3.NE6END3
INT_R_X5Y86.IMUX7.EE2END3
CLBLM_R_X5Y86.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y72.EE4BEG3.NN6END3
INT_L_X6Y72.WR1BEG_S0.EE4END3
INT_R_X5Y73.IMUX32.WR1END0
CLBLM_R_X5Y73.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y75.IMUX47.EE2END3
CLBLM_R_X5Y75.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X1Y65.NE2BEG3.NW6END3
INT_L_X2Y66.NN6BEG3.NE2END3
INT_L_X2Y72.LVB_L0.NN6END3
INT_L_X2Y84.NN6BEG2.LVB_L12
INT_L_X2Y90.EE2BEG2.NN6END2
INT_L_X4Y90.IMUX_L45.EE2END2
CLBLL_L_X4Y90.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X5Y90.IMUX44.EE2END2
CLBLM_R_X5Y90.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X2Y60.NE6BEG3.LOGIC_OUTS_L7
INT_L_X4Y64.NW6BEG3.NE6END3
INT_L_X2Y68.NW6BEG3.NW6END3
INT_L_X0Y72.NE6BEG3.NW6END3
INT_L_X2Y76.EE2BEG3.NE6END3
INT_L_X4Y76.IMUX_L6.EE2END3
CLBLL_L_X4Y76.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X1Y65.NN6BEG3.NW6END3
INT_R_X1Y71.EL1BEG2.NN6END3
INT_L_X2Y71.NE2BEG2.EL1END2
INT_R_X3Y72.LVB0.NE2END2
INT_R_X3Y84.NN6BEG2.LVB12
INT_R_X3Y90.EE2BEG2.NN6END2
INT_R_X5Y90.IMUX20.EE2END2
CLBLM_R_X5Y90.CLBLM_L_C2.CLBLM_IMUX20
CLBLL_L_X2Y60.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y60.NE2BEG3.LOGIC_OUTS_L7
INT_R_X3Y61.NW6BEG3.NE2END3
INT_R_X1Y65.NE6BEG3.NW6END3
INT_R_X3Y69.NN6BEG3.NE6END3
INT_R_X3Y75.EE2BEG3.NN6END3
INT_R_X5Y75.IMUX23.EE2END3
CLBLM_R_X5Y75.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[2]
INT_L_X8Y66.NN6BEG0.NE2END0
INT_L_X8Y72.NW6BEG0.NN6END0
INT_L_X6Y75.WW2BEG3.NW6END_S0_0
INT_L_X4Y75.IMUX_L31.WW2END3
CLBLL_L_X4Y75.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X5Y87.IMUX24.NL1END0
CLBLM_R_X5Y87.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X6Y69.WL1BEG2.NW6END_S0_0
INT_R_X5Y69.IMUX22.WL1END2
CLBLM_R_X5Y69.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X5Y75.IMUX28.WR1END2
CLBLM_R_X5Y75.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y89.WR1BEG_S0.NN2END3
INT_L_X4Y90.IMUX_L32.WR1END0
CLBLL_L_X4Y90.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X7Y73.LV0.NN6END0
INT_R_X7Y82.NW6BEG1.LV9
INT_R_X5Y86.NL1BEG0.NW6END1
INT_R_X5Y87.NL1BEG_N3.NL1END0
INT_R_X5Y87.NN2BEG3.NL1BEG_N3
INT_R_X5Y89.BYP_ALT6.NN2END3
INT_R_X5Y89.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y90.IMUX32.BYP_BOUNCE_N3_6
CLBLM_R_X5Y90.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X7Y65.NE2BEG0.NR1END0
INT_L_X8Y66.NW6BEG0.NE2END0
INT_L_X6Y70.NW6BEG0.NW6END0
INT_L_X4Y74.NL1BEG_N3.NW6END0
INT_L_X4Y74.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y74.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X7Y65.LV0.NR1END0
INT_R_X7Y83.NN6BEG3.LV18
INT_R_X7Y89.NR1BEG3.NN6END3
INT_R_X7Y90.IMUX15.NR1END3
CLBLM_R_X7Y90.CLBLM_M_B1.CLBLM_IMUX15
CLBLM_R_X7Y66.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y66.SS2BEG0.LOGIC_OUTS0
INT_R_X7Y64.NR1BEG0.SS2END0
INT_R_X7Y65.NN2BEG0.NR1END0
INT_R_X7Y67.NN6BEG0.NN2END0
INT_R_X7Y73.WR1BEG1.NN6END0
INT_L_X6Y73.NN2BEG1.WR1END1
INT_L_X6Y75.WR1BEG2.NN2END1
INT_R_X5Y75.IMUX20.WR1END2
CLBLM_R_X5Y75.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[1]
INT_L_X4Y75.IMUX_L17.EE2END0
CLBLL_L_X4Y75.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X3Y86.EE4BEG2.LVB12
INT_R_X7Y86.SL1BEG2.EE4END2
INT_R_X7Y85.SW2BEG2.SL1END2
INT_L_X6Y84.WL1BEG1.SW2END2
INT_R_X5Y84.IMUX11.WL1END1
CLBLM_R_X5Y84.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y75.SE2BEG0.EE2END0
INT_R_X5Y74.IMUX40.SE2END0
CLBLM_R_X5Y74.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y75.IMUX18.WR1END1
CLBLM_R_X5Y75.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X1Y57.NE2BEG2.NW2END2
INT_L_X2Y58.NR1BEG2.NE2END2
INT_L_X2Y59.WR1BEG3.NR1END2
INT_R_X1Y59.NN2BEG3.WR1END3
INT_R_X1Y61.NE6BEG3.NN2END3
INT_R_X3Y65.WR1BEG_S0.NE6END3
INT_L_X2Y66.LV_L0.WR1END0
INT_L_X2Y84.NN6BEG3.LV_L18
INT_L_X2Y90.EE2BEG3.NN6END3
INT_L_X4Y90.IMUX_L15.EE2END3
CLBLL_L_X4Y90.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X5Y90.NN2BEG2.NE6END2
INT_R_X5Y92.SR1BEG2.NN2END2
INT_R_X5Y91.SR1BEG3.SR1END2
INT_R_X5Y90.IMUX15.SR1END3
CLBLM_R_X5Y90.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X2Y56.NW2BEG2.LOGIC_OUTS_L6
INT_R_X1Y57.LVB0.NW2END2
INT_R_X1Y69.NE6BEG2.LVB12
INT_R_X3Y73.NE2BEG2.NE6END2
INT_L_X4Y74.IMUX_L36.NE2END2
CLBLL_L_X4Y74.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X3Y74.LVB0.LV18
INT_R_X3Y86.NE6BEG2.LVB12
INT_R_X5Y90.EE2BEG2.NE6END2
INT_R_X7Y90.IMUX36.EE2END2
CLBLM_R_X7Y90.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y56.SR1BEG3.LOGIC_OUTS_L6
INT_L_X2Y55.ER1BEG_S0.SR1END3
INT_R_X3Y56.LV0.ER1END0
INT_R_X3Y65.NW6BEG1.LV9
INT_R_X1Y69.NN6BEG1.NW6END1
INT_R_X1Y75.EL1BEG0.NN6END1
INT_L_X2Y75.EE2BEG0.EL1END0
INT_L_X4Y75.EE2BEG0.EE2END0
INT_L_X6Y75.WR1BEG1.EE2END0
INT_R_X5Y75.IMUX25.WR1END1
CLBLM_R_X5Y75.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[0]
INT_R_X5Y75.WR1BEG3.NE2END2
INT_L_X4Y75.IMUX_L7.WR1END3
CLBLL_L_X4Y75.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y55.NE6BEG0.NW6END0
INT_L_X4Y59.EE2BEG0.NE6END0
INT_L_X6Y59.NR1BEG0.EE2END0
INT_L_X6Y60.LV_L0.NR1END0
INT_L_X6Y78.NN6BEG3.LV_L18
INT_L_X6Y84.NE2BEG3.NN6END3
INT_R_X7Y85.IMUX14.NE2END3
CLBLM_R_X7Y85.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y67.FAN_ALT5.SE2END2
INT_L_X4Y67.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y67.IMUX_L3.FAN_BOUNCE5
CLBLL_L_X4Y67.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X5Y75.FAN_ALT5.NE2END2
INT_R_X5Y75.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y75.IMUX1.FAN_BOUNCE5
CLBLM_R_X5Y75.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y60.NR1BEG0.NE6END0
INT_R_X5Y61.LV0.NR1END0
INT_R_X5Y79.NN6BEG3.LV18
INT_R_X5Y85.NW6BEG3.NN6END3
INT_R_X3Y89.NE2BEG3.NW6END3
INT_L_X4Y90.IMUX_L7.NE2END3
CLBLL_L_X4Y90.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y51.NE6BEG0.LH12
INT_L_X6Y55.NW2BEG0.NE6END0
INT_R_X5Y55.WW2BEG3.NW2END_S0_0
INT_R_X3Y55.ER1BEG_S0.WW2END3
INT_L_X4Y56.LV_L0.ER1END0
INT_L_X4Y74.LV_L0.LV_L18
INT_L_X4Y83.NN6BEG1.LV_L9
INT_L_X4Y89.NE2BEG1.NN6END1
INT_R_X5Y90.IMUX2.NE2END1
CLBLM_R_X5Y90.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y68.WW2BEG1.NN6END2
INT_L_X2Y68.ER1BEG2.WW2END1
INT_R_X3Y68.SE2BEG2.ER1END2
INT_L_X4Y67.BYP_ALT3.SE2END2
INT_L_X4Y67.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y67.IMUX_L15.BYP_BOUNCE3
CLBLL_L_X4Y67.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X3Y51.ER1BEG3.LOGIC_OUTS16
INT_L_X4Y51.LH12.ER1END3
INT_L_X4Y51.NW6BEG0.LH12
INT_L_X2Y55.NE2BEG0.NW6END0
INT_R_X3Y56.NE6BEG0.NE2END0
INT_R_X5Y60.NW6BEG0.NE6END0
INT_R_X3Y64.LV0.NW6END0
INT_R_X3Y82.NN6BEG3.LV18
INT_R_X3Y88.EE2BEG3.NN6END3
INT_R_X5Y88.IMUX22.EE2END3
CLBLM_R_X5Y88.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y51.NE2BEG2.LOGIC_OUTS16
INT_L_X4Y52.NN2BEG2.NE2END2
INT_L_X4Y54.NW6BEG2.NN2END2
INT_L_X2Y58.NE6BEG2.NW6END2
INT_L_X4Y62.NN6BEG2.NE6END2
INT_L_X4Y68.NN6BEG2.NN6END2
INT_L_X4Y74.NE2BEG2.NN6END2
INT_R_X5Y75.IMUX36.NE2END2
CLBLM_R_X5Y75.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[15]
INT_L_X4Y56.IMUX_L47.WR1END_S1_0
CLBLL_L_X4Y56.CLBLL_LL_D5.CLBLL_IMUX47
INT_R_X7Y55.IMUX7.NE2END3
CLBLM_R_X7Y55.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y34.NN6BEG0.LV_L0
INT_L_X4Y40.LV_L0.NN6END0
INT_L_X4Y49.NE6BEG1.LV_L9
INT_L_X6Y53.EE2BEG1.NE6END1
INT_L_X8Y53.IMUX_L3.EE2END1
CLBLM_L_X8Y53.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y54.IMUX_L25.NR1END0
CLBLM_L_X8Y54.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X8Y54.IMUX_L10.EE2END1
CLBLM_L_X8Y54.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X8Y53.IMUX_L25.NR1END0
CLBLM_L_X8Y53.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X7Y54.IMUX9.NE2END0
CLBLM_R_X7Y54.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y48.NE6BEG3.LV_L18
INT_L_X6Y52.EE2BEG3.NE6END3
INT_L_X8Y52.IMUX_L6.EE2END3
CLBLM_L_X8Y52.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X7Y64.IMUX3.NE2END1
CLBLM_R_X7Y64.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y54.IMUX14.NE2END3
CLBLM_R_X7Y54.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y43.NE6BEG1.LV9
INT_R_X7Y47.NN6BEG1.NE6END1
INT_R_X7Y53.NR1BEG1.NN6END1
INT_R_X7Y54.IMUX11.NR1END1
CLBLM_R_X7Y54.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X7Y55.IMUX15.NE2END3
CLBLM_R_X7Y55.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X4Y49.NE6BEG3.LV_L18
INT_L_X6Y53.NE2BEG3.NE6END3
INT_R_X7Y54.IMUX23.NE2END3
CLBLM_R_X7Y54.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X7Y50.IMUX7.EE2END3
CLBLM_R_X7Y50.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y41.NN6BEG1.LV_L9
INT_L_X4Y47.NE6BEG1.NN6END1
INT_L_X6Y51.NE2BEG1.NE6END1
INT_R_X7Y52.IMUX2.NE2END1
CLBLM_R_X7Y52.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y49.NE6BEG0.NN6END0
INT_L_X6Y53.NE2BEG0.NE6END0
INT_R_X7Y54.IMUX17.NE2END0
CLBLM_R_X7Y54.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y54.IMUX28.EE2END2
CLBLM_R_X7Y54.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X7Y51.IMUX7.NE2END3
CLBLM_R_X7Y51.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y45.NN6BEG1.NN6END1
INT_R_X5Y51.EE2BEG1.NN6END1
INT_R_X7Y51.IMUX3.EE2END1
CLBLM_R_X7Y51.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y60.IMUX25.EL1END1
CLBLM_R_X7Y60.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y60.EE2BEG2.NR1END2
INT_L_X6Y60.ER1BEG3.EE2END2
INT_R_X7Y60.IMUX30.ER1END3
CLBLM_R_X7Y60.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X6Y56.NE2BEG1.NE6END1
INT_R_X7Y57.IMUX3.NE2END1
CLBLM_R_X7Y57.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y62.EE2BEG3.NE2END3
INT_R_X7Y62.IMUX6.EE2END3
CLBLM_R_X7Y62.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y44.LVB_L0.NN6END3
INT_L_X4Y56.NE6BEG2.LVB_L12
INT_L_X6Y60.EL1BEG1.NE6END2
INT_R_X7Y60.IMUX3.EL1END1
CLBLM_R_X7Y60.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y47.IMUX7.EE2END3
CLBLM_R_X7Y47.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y56.NE6BEG1.NN6END1
INT_L_X6Y60.NE2BEG1.NE6END1
INT_R_X7Y61.IMUX3.NE2END1
CLBLM_R_X7Y61.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y50.EL1BEG1.NN6END2
INT_R_X5Y50.IMUX10.EL1END1
CLBLM_R_X5Y50.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y43.LH12.LV9
INT_R_X5Y43.NN6BEG0.LH12
INT_R_X5Y49.NW6BEG0.NN6END0
INT_R_X3Y53.NN6BEG0.NW6END0
INT_R_X3Y59.NE6BEG0.NN6END0
INT_R_X5Y63.EE2BEG0.NE6END0
INT_R_X7Y63.IMUX9.EE2END0
CLBLM_R_X7Y63.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y55.IMUX9.NE2END0
CLBLM_R_X5Y55.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y49.IMUX8.NL1END0
CLBLM_R_X5Y49.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y45.IMUX11.EE2END1
CLBLM_R_X7Y45.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y42.NW6BEG0.NE6END0
INT_L_X2Y46.NE6BEG0.NW6END0
INT_L_X4Y50.NE2BEG0.NE6END0
INT_R_X5Y51.IMUX8.NE2END0
CLBLM_R_X5Y51.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y48.IMUX3.NL1END2
CLBLM_R_X5Y48.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X2Y38.LH0.LV_L0
INT_R_X3Y38.NN6BEG1.LH6
INT_R_X3Y44.NE6BEG1.NN6END1
INT_R_X5Y48.NL1BEG0.NE6END1
INT_R_X5Y49.IMUX24.NL1END0
CLBLM_R_X5Y49.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y36.NL1BEG1.NW2END2
INT_L_X4Y37.NE2BEG1.NL1END1
INT_R_X5Y38.NN6BEG1.NE2END1
INT_R_X5Y44.EE2BEG1.NN6END1
INT_R_X7Y44.IMUX11.EE2END1
CLBLM_R_X7Y44.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y43.NL1BEG2.NN6END3
INT_L_X4Y44.IMUX_L44.NL1END2
CLBLL_L_X4Y44.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X5Y66.IMUX44.EL1END2
CLBLM_R_X5Y66.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y60.NN6BEG3.LV_L18
INT_L_X4Y66.EL1BEG2.NN6END3
INT_R_X5Y66.IMUX28.EL1END2
CLBLM_R_X5Y66.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y66.IMUX18.EL1END1
CLBLM_R_X5Y66.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y36.SW6BEG0.LV_L0
INT_L_X2Y32.LV_L0.SW6END0
INT_L_X2Y50.LVB_L0.LV_L18
INT_L_X2Y62.NE6BEG2.LVB_L12
INT_L_X4Y66.EL1BEG1.NE6END2
INT_R_X5Y66.IMUX2.EL1END1
CLBLM_R_X5Y66.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y65.IMUX45.NR1END2
CLBLM_R_X5Y65.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y36.WR1BEG3.NW2END2
INT_R_X3Y36.LVB0.WR1END3
INT_R_X3Y48.LVB0.LVB12
INT_R_X3Y60.NE6BEG2.LVB12
INT_R_X5Y64.NR1BEG2.NE6END2
INT_R_X5Y65.IMUX29.NR1END2
CLBLM_R_X5Y65.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y65.IMUX18.NE2END1
CLBLM_R_X5Y65.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y64.NE2BEG1.NN6END1
INT_R_X5Y65.IMUX11.NE2END1
CLBLM_R_X5Y65.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y64.IMUX40.EL1END0
CLBLM_R_X5Y64.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X5Y64.IMUX32.EL1END0
CLBLM_R_X5Y64.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y64.IMUX17.EL1END0
CLBLM_R_X5Y64.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X4Y49.LV_L0.NN6END0
INT_L_X4Y58.NN6BEG1.LV_L9
INT_L_X4Y64.EL1BEG0.NN6END1
INT_R_X5Y64.IMUX1.EL1END0
CLBLM_R_X5Y64.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y63.IMUX44.EL1END2
CLBLM_R_X5Y63.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y57.LV_L18.WR1END0
INT_L_X4Y57.NN6BEG3.LV_L18
INT_L_X4Y63.EL1BEG2.NN6END3
INT_R_X5Y63.IMUX28.EL1END2
CLBLM_R_X5Y63.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y63.IMUX27.NR1END1
CLBLM_R_X5Y63.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y38.NE2BEG0.NW2END0
INT_R_X5Y39.NW6BEG0.NE2END0
INT_R_X3Y43.NN6BEG0.NW6END0
INT_R_X3Y49.LV0.NN6END0
INT_R_X3Y58.NE6BEG1.LV9
INT_R_X5Y62.NR1BEG1.NE6END1
INT_R_X5Y63.IMUX11.NR1END1
CLBLM_R_X5Y63.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y62.IMUX45.NE2END3
CLBLM_R_X5Y62.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X8Y57.IMUX_L40.EE2END0
CLBLM_L_X8Y57.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y57.IMUX_L28.EE2END2
CLBLM_L_X8Y57.CLBLM_M_C4.CLBLM_IMUX28
INT_L_X8Y57.IMUX_L24.EE2END0
CLBLM_L_X8Y57.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X8Y57.IMUX_L8.EE2END0
CLBLM_L_X8Y57.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y52.LH12.LV_L18
INT_L_X4Y52.NE6BEG0.LH12
INT_L_X6Y56.EE2BEG0.NE6END0
INT_L_X8Y56.IMUX_L40.EE2END0
CLBLM_L_X8Y56.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y34.LVB_L0.LV_L0
INT_L_X4Y46.NE6BEG2.LVB_L12
INT_L_X6Y50.NN6BEG2.NE6END2
INT_L_X6Y56.EE2BEG2.NN6END2
INT_L_X8Y56.IMUX_L29.EE2END2
CLBLM_L_X8Y56.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X8Y56.IMUX_L18.EE2END1
CLBLM_L_X8Y56.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y43.LH12.LV_L9
INT_L_X4Y43.LV_L0.LH12
INT_L_X4Y52.NE6BEG1.LV_L9
INT_L_X6Y56.EE2BEG1.NE6END1
INT_L_X8Y56.IMUX_L2.EE2END1
CLBLM_L_X8Y56.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y51.LVB_L12.LV_L18
INT_L_X4Y51.NE6BEG2.LVB_L12
INT_L_X6Y55.EE2BEG2.NE6END2
INT_L_X8Y55.IMUX_L45.EE2END2
CLBLM_L_X8Y55.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X6Y55.EE2BEG3.NE6END3
INT_L_X8Y55.IMUX_L22.EE2END3
CLBLM_L_X8Y55.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y55.IMUX_L18.EE2END1
CLBLM_L_X8Y55.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y51.NE6BEG1.LV_L9
INT_L_X6Y55.EE2BEG1.NE6END1
INT_L_X8Y55.IMUX_L2.EE2END1
CLBLM_L_X8Y55.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y44.LH12.LV_L9
INT_L_X4Y44.NE6BEG0.LH12
INT_L_X6Y48.NE6BEG0.NE6END0
INT_L_X8Y52.NR1BEG0.NE6END0
INT_L_X8Y53.NR1BEG0.NR1END0
INT_L_X8Y54.IMUX_L40.NR1END0
CLBLM_L_X8Y54.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X6Y54.EE2BEG3.NE6END3
INT_L_X8Y54.IMUX_L31.EE2END3
CLBLM_L_X8Y54.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X8Y54.IMUX_L27.EE2END1
CLBLM_L_X8Y54.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X6Y54.EE2BEG1.NE6END1
INT_L_X8Y54.IMUX_L11.EE2END1
CLBLM_L_X8Y54.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y49.LV_L18.NN6END0
INT_L_X4Y49.LVB_L12.LV_L18
INT_L_X4Y49.NE6BEG2.LVB_L12
INT_L_X6Y53.EE2BEG2.NE6END2
INT_L_X8Y53.IMUX_L45.EE2END2
CLBLM_L_X8Y53.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y60.IMUX_L45.NR1END2
CLBLL_L_X4Y60.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y59.NR1BEG2.NN6END2
INT_L_X4Y60.IMUX_L29.NR1END2
CLBLL_L_X4Y60.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X4Y60.IMUX_L17.NL1END1
CLBLL_L_X4Y60.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y53.NN6BEG2.LVB_L12
INT_L_X4Y59.NL1BEG1.NN6END2
INT_L_X4Y60.IMUX_L2.NL1END1
CLBLL_L_X4Y60.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y59.IMUX_L38.NE2END3
CLBLL_L_X4Y59.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y59.IMUX_L22.NE2END3
CLBLL_L_X4Y59.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y59.IMUX_L15.NE2END3
CLBLL_L_X4Y59.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X3Y52.NN6BEG3.LV18
INT_R_X3Y58.NE2BEG3.NN6END3
INT_L_X4Y59.IMUX_L7.NE2END3
CLBLL_L_X4Y59.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y58.IMUX_L38.GFAN1
CLBLL_L_X4Y58.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y58.GFAN1.NR1END1
INT_L_X4Y58.IMUX_L22.GFAN1
CLBLL_L_X4Y58.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X4Y58.IMUX_L18.NR1END1
CLBLL_L_X4Y58.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X4Y36.NN6BEG0.LV_L0
INT_L_X4Y42.LV_L0.NN6END0
INT_L_X4Y51.NN6BEG1.LV_L9
INT_L_X4Y57.NR1BEG1.NN6END1
INT_L_X4Y58.IMUX_L11.NR1END1
CLBLL_L_X4Y58.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y57.IMUX_L40.WR1END0
CLBLL_L_X4Y57.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y57.IMUX_L32.WR1END0
CLBLL_L_X4Y57.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y57.IMUX_L24.WR1END0
CLBLL_L_X4Y57.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X5Y56.WR1BEG_S0.NE6END3
INT_L_X4Y57.IMUX_L8.WR1END0
CLBLL_L_X4Y57.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y48.IMUX_L45.WR1END3
CLBLL_L_X4Y48.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y48.IMUX_L22.WR1END3
CLBLL_L_X4Y48.CLBLL_LL_C3.CLBLL_IMUX22
INT_R_X5Y48.WR1BEG3.NL1END2
INT_L_X4Y48.IMUX_L15.WR1END3
CLBLL_L_X4Y48.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X5Y38.NW2BEG3.NN2END3
INT_L_X4Y39.NW6BEG3.NW2END3
INT_L_X2Y43.NE6BEG3.NW6END3
INT_L_X4Y47.NL1BEG2.NE6END3
INT_L_X4Y48.IMUX_L11.NL1END2
CLBLL_L_X4Y48.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y47.IMUX_L40.EL1END0
CLBLL_L_X4Y47.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y47.IMUX_L32.EL1END0
CLBLL_L_X4Y47.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y47.IMUX_L17.EL1END0
CLBLL_L_X4Y47.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X5Y43.NW6BEG1.LV9
INT_R_X3Y47.EL1BEG0.NW6END1
INT_L_X4Y47.IMUX_L1.EL1END0
CLBLL_L_X4Y47.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y46.IMUX_L40.NL1END0
CLBLL_L_X4Y46.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X4Y45.NL1BEG0.NL1END1
INT_L_X4Y46.IMUX_L32.NL1END0
CLBLL_L_X4Y46.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y46.IMUX_L18.NL1END1
CLBLL_L_X4Y46.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X4Y45.NL1BEG1.NR1END2
INT_L_X4Y46.IMUX_L2.NL1END1
CLBLL_L_X4Y46.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X4Y45.IMUX_L45.NR1END2
CLBLL_L_X4Y45.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y44.NR1BEG2.NN6END2
INT_L_X4Y45.IMUX_L28.NR1END2
CLBLL_L_X4Y45.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X4Y45.IMUX_L18.NL1END1
CLBLL_L_X4Y45.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X4Y44.NL1BEG1.NN6END2
INT_L_X4Y45.IMUX_L1.NL1END1
CLBLL_L_X4Y45.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y55.NN6BEG0.NN6END0
INT_L_X4Y61.NN6BEG0.NN6END0
INT_L_X4Y67.NE2BEG0.NN6END0
INT_R_X5Y68.IMUX9.NE2END0
CLBLM_R_X5Y68.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y49.LV_L18.NN6END0
INT_L_X2Y49.LVB_L0.LV_L18
INT_L_X2Y61.EE4BEG2.LVB_L12
INT_L_X6Y61.NN6BEG2.EE4END2
INT_L_X6Y67.NW2BEG2.NN6END2
INT_R_X5Y68.IMUX19.NW2END2
CLBLM_R_X5Y68.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X7Y64.NL1BEG0.NE2END1
INT_R_X7Y65.IMUX8.NL1END0
CLBLM_R_X7Y65.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y36.NW2BEG3.NR1END3
INT_L_X4Y37.NN6BEG3.NW2END3
INT_L_X4Y43.WR1BEG_S0.NN6END3
INT_R_X3Y44.LV0.WR1END0
INT_R_X3Y62.NE6BEG3.LV18
INT_R_X5Y66.NW2BEG3.NE6END3
INT_L_X4Y67.NE2BEG3.NW2END3
INT_R_X5Y68.IMUX30.NE2END3
CLBLM_R_X5Y68.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X5Y58.EE2BEG3.NN6END3
INT_R_X7Y58.IMUX6.EE2END3
CLBLM_R_X7Y58.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X2Y39.LV_L0.NW6END0
INT_L_X2Y57.NE6BEG3.LV_L18
INT_L_X4Y61.NE2BEG3.NE6END3
INT_R_X5Y62.NW6BEG3.NE2END3
INT_R_X3Y66.NE2BEG3.NW6END3
INT_L_X4Y67.IMUX_L7.NE2END3
CLBLL_L_X4Y67.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X6Y58.ER1BEG3.EL1END2
INT_R_X7Y59.IMUX0.ER1END_N3_3
CLBLM_R_X7Y59.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y54.LV_L18.NN6END0
INT_L_X4Y45.LH12.LV_L9
INT_L_X4Y45.LV_L0.LH12
INT_L_X4Y54.NE6BEG1.LV_L9
INT_L_X6Y58.NE2BEG1.NE6END1
INT_R_X7Y59.IMUX26.NE2END1
CLBLM_R_X7Y59.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y33.ER1BEG_S0.SS2END3
INT_R_X5Y34.LV0.ER1END0
INT_R_X5Y52.NN6BEG3.LV18
INT_R_X5Y58.EL1BEG2.NN6END3
INT_L_X6Y58.NE2BEG2.EL1END2
INT_R_X7Y59.IMUX20.NE2END2
CLBLM_R_X7Y59.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y48.NN6BEG0.NN6END0
INT_L_X4Y54.NE2BEG0.NN6END0
INT_R_X5Y55.IMUX8.NE2END0
CLBLM_R_X5Y55.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y54.NE6BEG2.NN6END2
INT_R_X7Y58.NR1BEG2.NE6END2
INT_R_X7Y59.IMUX37.NR1END2
CLBLM_R_X7Y59.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X5Y56.NR1BEG0.NE2END0
INT_R_X5Y57.IMUX0.NR1END0
CLBLM_R_X5Y57.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y36.NN2BEG2.NW2END2
INT_L_X4Y38.NN6BEG2.NN2END2
INT_L_X4Y44.NN6BEG2.NN6END2
INT_L_X4Y50.NN6BEG2.NN6END2
INT_L_X4Y56.EL1BEG1.NN6END2
INT_R_X5Y56.IMUX10.EL1END1
CLBLM_R_X5Y56.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y33.LH0.SW6END3
INT_R_X3Y33.LV0.LH6
INT_R_X3Y51.NE6BEG3.LV18
INT_R_X5Y55.NR1BEG3.NE6END3
INT_R_X5Y56.IMUX14.NR1END3
CLBLM_R_X5Y56.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y49.NN6BEG0.NN6END0
INT_L_X4Y55.NE2BEG0.NN6END0
INT_R_X5Y56.EE2BEG0.NE2END0
INT_R_X7Y56.IMUX8.EE2END0
CLBLM_R_X7Y56.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y50.NN6BEG1.NN6END1
INT_L_X4Y56.NE2BEG1.NN6END1
INT_R_X5Y57.IMUX19.NE2END1
CLBLM_R_X5Y57.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y38.NE6BEG0.NW6END0
INT_L_X4Y42.NN6BEG0.NE6END0
INT_L_X4Y48.LV_L18.NN6END0
INT_L_X4Y48.NN6BEG3.LV_L18
INT_L_X4Y54.EE2BEG3.NN6END3
INT_L_X6Y54.ER1BEG_S0.EE2END3
INT_R_X7Y55.IMUX9.ER1END0
CLBLM_R_X7Y55.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y34.SS2BEG3.SS2END3
INT_L_X4Y32.SR1BEG_S0.SS2END3
INT_L_X4Y32.LV_L0.SR1BEG_S0
INT_L_X4Y50.LV_L0.LV_L18
INT_L_X4Y59.NE6BEG1.LV_L9
INT_L_X6Y63.NE2BEG1.NE6END1
INT_R_X7Y64.IMUX19.NE2END1
CLBLM_R_X7Y64.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X7Y55.IMUX41.NE2END1
CLBLM_R_X7Y55.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y44.NN6BEG1.LV_L9
INT_L_X4Y50.NE6BEG1.NN6END1
INT_L_X6Y54.NE2BEG1.NE6END1
INT_R_X7Y55.IMUX25.NE2END1
CLBLM_R_X7Y55.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X7Y55.IMUX45.NE2END3
CLBLM_R_X7Y55.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y44.NN6BEG3.NN6END3
INT_L_X4Y50.NE6BEG3.NN6END3
INT_L_X6Y54.NE2BEG3.NE6END3
INT_R_X7Y55.IMUX30.NE2END3
CLBLM_R_X7Y55.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X7Y54.IMUX36.EE2END2
CLBLM_R_X7Y54.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X5Y36.LVB0.NR1END3
INT_R_X5Y48.NN6BEG2.LVB12
INT_R_X5Y54.EE2BEG2.NN6END2
INT_R_X7Y54.IMUX45.EE2END2
CLBLM_R_X7Y54.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y35.NW2BEG2.WL1END1
INT_L_X4Y36.NW2BEG2.NW2END2
INT_R_X3Y37.LVB0.NW2END2
INT_R_X3Y49.NE6BEG2.LVB12
INT_R_X5Y53.EE2BEG2.NE6END2
INT_R_X7Y53.IMUX45.EE2END2
CLBLM_R_X7Y53.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y34.NW6BEG0.LV_L0
INT_L_X2Y38.LV_L0.NW6END0
INT_L_X2Y56.EE4BEG3.LV_L18
INT_L_X6Y56.ER1BEG_S0.EE4END3
INT_R_X7Y57.IMUX25.ER1END0
CLBLM_R_X7Y57.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y53.LVB_L12.LV_L18
INT_L_X4Y53.NE6BEG2.LVB_L12
INT_L_X6Y57.EE2BEG2.NE6END2
INT_L_X8Y57.IMUX_L37.EE2END2
CLBLM_L_X8Y57.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y36.WW2BEG3.LOGIC_OUTS_L21
INT_L_X2Y37.NN6BEG0.WW2END_N0_3
INT_L_X2Y43.NN6BEG0.NN6END0
INT_L_X2Y49.NE6BEG0.NN6END0
INT_L_X4Y53.NE6BEG0.NE6END0
INT_L_X6Y57.EE2BEG0.NE6END0
INT_L_X8Y57.IMUX_L25.EE2END0
CLBLM_L_X8Y57.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y36.SS2BEG3.LOGIC_OUTS_L21
INT_L_X4Y34.SR1BEG_S0.SS2END3
INT_L_X4Y34.LV_L0.SR1BEG_S0
INT_L_X4Y52.NE6BEG3.LV_L18
INT_L_X6Y56.EE2BEG3.NE6END3
INT_L_X8Y56.IMUX_L39.EE2END3
CLBLM_L_X8Y56.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y51.NE6BEG3.LV_L18
INT_L_X6Y55.NE2BEG3.NE6END3
INT_R_X7Y56.IMUX45.NE2END3
CLBLM_R_X7Y56.CLBLM_M_D2.CLBLM_IMUX45
INT_L_X4Y35.ER1BEG_S0.SL1END3
INT_R_X5Y36.NR1BEG0.ER1END0
INT_R_X5Y37.NW2BEG0.NR1END0
INT_L_X4Y37.SW6BEG3.NW2END_S0_0
INT_L_X2Y33.ER1BEG_S0.SW6END3
INT_R_X3Y34.LV0.ER1END0
INT_R_X3Y52.NE6BEG3.LV18
INT_R_X5Y56.EE2BEG3.NE6END3
INT_R_X7Y56.IMUX46.EE2END3
CLBLM_R_X7Y56.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X7Y49.IMUX20.EE2END2
CLBLM_R_X7Y49.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X5Y38.NN6BEG3.NN2END3
INT_R_X5Y44.NN6BEG3.NN6END3
INT_R_X5Y50.EE2BEG3.NN6END3
INT_R_X7Y50.IMUX46.EE2END3
CLBLM_R_X7Y50.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X7Y49.IMUX29.EE2END2
CLBLM_R_X7Y49.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X7Y47.IMUX22.EE2END3
CLBLM_R_X7Y47.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X7Y49.IMUX37.EE2END2
CLBLM_R_X7Y49.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y35.SR1BEG_S0.SL1END3
INT_L_X4Y35.LV_L0.SR1BEG_S0
INT_L_X4Y35.NW6BEG0.LV_L0
INT_L_X2Y39.NE6BEG0.NW6END0
INT_L_X4Y43.NN6BEG0.NE6END0
INT_L_X4Y49.NN2BEG0.NN6END0
INT_L_X4Y50.IMUX_L47.NN2END_S2_0
CLBLL_L_X4Y50.CLBLL_LL_D5.CLBLL_IMUX47
INT_R_X5Y47.EE2BEG3.NN6END3
INT_R_X7Y47.IMUX14.EE2END3
CLBLM_R_X7Y47.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y46.IMUX39.EE2END3
CLBLM_R_X7Y46.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X5Y35.NR1BEG3.SE2END3
INT_R_X5Y36.NN2BEG3.NR1END3
INT_R_X5Y38.NW6BEG3.NN2END3
INT_R_X3Y42.NE6BEG3.NW6END3
INT_R_X5Y46.EE2BEG3.NE6END3
INT_R_X7Y46.NN2BEG3.EE2END3
INT_R_X7Y48.IMUX14.NN2END3
CLBLM_R_X7Y48.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X6Y37.WR1BEG1.NR1END0
INT_R_X5Y37.NN2BEG1.WR1END1
INT_R_X5Y39.NN6BEG1.NN2END1
INT_R_X5Y45.EE2BEG1.NN6END1
INT_R_X7Y45.IMUX10.EE2END1
CLBLM_R_X7Y45.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y35.NN6BEG3.SE2END3
INT_R_X5Y41.NN6BEG3.NN6END3
INT_R_X5Y47.NL1BEG2.NN6END3
INT_R_X5Y48.IMUX44.NL1END2
CLBLM_R_X5Y48.CLBLM_M_D4.CLBLM_IMUX44
INT_L_X4Y36.SL1BEG3.LOGIC_OUTS_L21
INT_L_X4Y35.SS2BEG3.SL1END3
INT_L_X4Y33.SR1BEG_S0.SS2END3
INT_L_X4Y33.LV_L0.SR1BEG_S0
INT_L_X4Y42.NN6BEG1.LV_L9
INT_L_X4Y48.NL1BEG0.NN6END1
INT_L_X4Y49.IMUX_L24.NL1END0
CLBLL_L_X4Y49.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y36.SE2BEG3.LOGIC_OUTS_L21
INT_R_X5Y35.ER1BEG_S0.SE2END3
INT_L_X6Y36.NR1BEG0.ER1END0
INT_L_X6Y37.NW2BEG0.NR1END0
INT_R_X5Y38.NN6BEG0.NW2END0
INT_R_X5Y44.EE2BEG0.NN6END0
INT_R_X7Y44.IMUX40.EE2END0
CLBLM_R_X7Y44.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y38.NN6BEG3.NN2END3
INT_L_X4Y44.EE2BEG3.NN6END3
INT_L_X6Y44.NN6BEG3.EE2END3
INT_L_X6Y50.NE2BEG3.NN6END3
INT_R_X7Y51.IMUX37.NE2END3
CLBLM_R_X7Y51.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y36.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y36.SE2BEG2.EL1END2
INT_L_X6Y35.WL1BEG1.SE2END2
INT_R_X5Y35.NN2BEG2.WL1END1
INT_R_X5Y37.NN6BEG2.NN2END2
INT_R_X5Y43.NN6BEG2.NN6END2
INT_R_X5Y49.EE2BEG2.NN6END2
INT_R_X7Y49.IMUX44.EE2END2
CLBLM_R_X7Y49.CLBLM_M_D4.CLBLM_IMUX44
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y36.NN2BEG3.LOGIC_OUTS_L21
INT_L_X4Y38.NW2BEG3.NN2END3
INT_R_X3Y39.NE6BEG3.NW2END3
INT_R_X5Y43.NN6BEG3.NE6END3
INT_R_X5Y49.EE2BEG3.NN6END3
INT_R_X7Y49.IMUX6.EE2END3
CLBLM_R_X7Y49.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[14]
INT_L_X8Y48.NW2BEG2.NE2END2
INT_R_X7Y49.NN2BEG2.NW2END2
INT_R_X7Y51.NW6BEG2.NN2END2
INT_R_X5Y55.NW2BEG2.NW6END2
INT_L_X4Y56.IMUX_L28.NW2END2
CLBLL_L_X4Y56.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X7Y47.ER1BEG3.LOGIC_OUTS2
INT_L_X8Y48.IMUX_L8.ER1END_N3_3
CLBLM_L_X8Y48.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y47.SR1BEG3.LOGIC_OUTS2
INT_R_X7Y47.IMUX24.SR1END_N3_3
CLBLM_R_X7Y47.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y44.WW2BEG2.SS2END2
INT_R_X5Y44.WR1BEG_S0.WW2END2
INT_L_X4Y44.IMUX_L31.WR1END_S1_0
CLBLL_L_X4Y44.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X8Y52.NN6BEG2.NN2END2
INT_L_X8Y58.NW6BEG2.NN6END2
INT_L_X6Y62.WR1BEG3.NW6END2
INT_R_X5Y62.IMUX22.WR1END3
CLBLM_R_X5Y62.CLBLM_M_C3.CLBLM_IMUX22
INT_L_X8Y48.NN2BEG2.NE2END2
INT_L_X8Y50.NN2BEG2.NN2END2
INT_L_X8Y52.NR1BEG2.NN2END2
INT_L_X8Y53.IMUX_L28.NR1END2
CLBLM_L_X8Y53.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X7Y47.SL1BEG2.LOGIC_OUTS2
INT_R_X7Y46.SS2BEG2.SL1END2
INT_R_X7Y44.NW6BEG3.SS2END2
INT_R_X5Y48.NN6BEG3.NW6END3
INT_R_X5Y54.NR1BEG3.NN6END3
INT_R_X5Y55.IMUX47.NR1END3
CLBLM_R_X5Y55.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X7Y47.NE2BEG2.LOGIC_OUTS2
INT_L_X8Y48.IMUX_L36.NE2END2
CLBLM_L_X8Y48.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X7Y47.IMUX44.LOGIC_OUTS2
CLBLM_R_X7Y47.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[13]
INT_R_X7Y47.NR1BEG1.LOGIC_OUTS1
INT_R_X7Y48.NN2BEG1.NR1END1
INT_R_X7Y50.NW2BEG1.NN2END1
INT_L_X6Y51.NW6BEG1.NW2END1
INT_L_X4Y55.NL1BEG0.NW6END1
INT_L_X4Y56.IMUX_L24.NL1END0
CLBLL_L_X4Y56.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X7Y51.IMUX18.NN2END1
CLBLM_R_X7Y51.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y46.IMUX3.WW2END1
CLBLM_R_X5Y46.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y46.WW2BEG1.SL1END1
INT_R_X5Y46.SW2BEG1.WW2END1
INT_L_X4Y45.SL1BEG1.SW2END1
INT_L_X4Y44.IMUX_L27.SL1END1
CLBLL_L_X4Y44.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X7Y57.NW6BEG1.NW6END1
INT_R_X5Y61.NL1BEG0.NW6END1
INT_R_X5Y62.IMUX24.NL1END0
CLBLM_R_X5Y62.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y51.NN2BEG1.NN2END1
INT_R_X7Y53.EL1BEG0.NN2END1
INT_L_X8Y53.IMUX_L17.EL1END0
CLBLM_L_X8Y53.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y49.NE6BEG1.NN2END1
INT_R_X9Y53.NW6BEG1.NE6END1
INT_R_X7Y57.WW2BEG0.NW6END1
INT_R_X5Y57.IMUX33.WW2END0
CLBLM_R_X5Y57.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X7Y47.NN2BEG1.LOGIC_OUTS1
INT_R_X7Y49.NN2BEG1.NN2END1
INT_R_X7Y51.IMUX19.NN2END1
CLBLM_R_X7Y51.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X7Y47.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y47.SL1BEG1.LOGIC_OUTS1
INT_R_X7Y46.IMUX10.SL1END1
CLBLM_R_X7Y46.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[12]
INT_R_X5Y55.NW2BEG3.NN6END3
INT_L_X4Y56.SR1BEG3.NW2END3
INT_L_X4Y56.IMUX_L8.SR1END_N3_3
CLBLL_L_X4Y56.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X7Y55.FAN_ALT1.EE2END3
INT_R_X7Y55.FAN_BOUNCE1.FAN_ALT1
INT_R_X7Y55.IMUX28.FAN_BOUNCE1
CLBLM_R_X7Y55.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y43.FAN_ALT1.WR1END3
INT_R_X5Y43.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y43.IMUX2.FAN_BOUNCE1
CLBLM_R_X5Y43.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X6Y43.WR1BEG3.NE6END2
INT_R_X5Y43.WR1BEG_S0.WR1END3
INT_L_X4Y44.IMUX_L1.WR1END0
CLBLL_L_X4Y44.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y39.SR1BEG3.LOGIC_OUTS_L2
INT_L_X4Y38.WW2BEG3.SR1END3
INT_L_X2Y38.ER1BEG_S0.WW2END3
INT_R_X3Y39.LV0.ER1END0
INT_R_X3Y57.NE6BEG3.LV18
INT_R_X5Y61.NR1BEG3.NE6END3
INT_R_X5Y62.IMUX7.NR1END3
CLBLM_R_X5Y62.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y42.WW2BEG2.WW2END2
INT_L_X2Y42.NE6BEG3.WW2END2
INT_L_X4Y46.EE4BEG3.NE6END3
INT_L_X8Y46.NN6BEG3.EE4END3
INT_L_X8Y52.NL1BEG2.NN6END3
INT_L_X8Y53.IMUX_L11.NL1END2
CLBLM_L_X8Y53.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y39.NN6BEG2.LOGIC_OUTS_L2
INT_L_X4Y45.NN6BEG2.NN6END2
INT_L_X4Y51.EL1BEG1.NN6END2
INT_R_X5Y51.IMUX10.EL1END1
CLBLM_R_X5Y51.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X6Y43.SL1BEG2.NE6END2
INT_L_X6Y42.WW2BEG2.SL1END2
INT_L_X4Y42.NN6BEG3.WW2END2
INT_L_X4Y48.NE2BEG3.NN6END3
INT_R_X5Y49.NN6BEG3.NE2END3
INT_R_X5Y55.EE2BEG3.NN6END3
INT_R_X7Y55.IMUX46.EE2END3
CLBLM_R_X7Y55.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X4Y39.NE6BEG2.LOGIC_OUTS_L2
INT_L_X6Y43.NE2BEG2.NE6END2
INT_R_X7Y44.IMUX36.NE2END2
CLBLM_R_X7Y44.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[11]
INT_L_X6Y55.WR1BEG2.NN2END1
INT_R_X5Y55.WL1BEG0.WR1END2
INT_L_X4Y55.IMUX_L40.WL1END0
CLBLL_L_X4Y55.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X7Y47.NR1BEG0.SS6END0
INT_R_X7Y48.NE2BEG0.NR1END0
INT_L_X8Y49.IMUX_L8.NE2END0
CLBLM_L_X8Y49.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y46.IMUX14.WL1END2
CLBLM_R_X5Y46.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y47.WL1BEG_N3.SS6END0
INT_L_X6Y46.WL1BEG2.WL1END3
INT_R_X5Y46.SW2BEG2.WL1END2
INT_L_X4Y45.SS2BEG2.SW2END2
INT_L_X4Y43.IMUX_L45.SS2END2
CLBLL_L_X4Y43.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X6Y53.NN2BEG1.WR1END1
INT_L_X6Y55.NE2BEG1.NN2END1
INT_R_X7Y56.NW6BEG1.NE2END1
INT_R_X5Y60.NL1BEG0.NW6END1
INT_R_X5Y61.IMUX40.NL1END0
CLBLM_R_X5Y61.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X8Y52.IMUX_L40.SE2END0
CLBLM_L_X8Y52.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X7Y53.WR1BEG1.LOGIC_OUTS4
INT_L_X6Y53.SW2BEG0.WR1END1
INT_R_X5Y52.IMUX1.SW2END0
CLBLM_R_X5Y52.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X7Y53.SE2BEG0.LOGIC_OUTS4
INT_L_X8Y52.IMUX_L25.SE2END0
CLBLM_L_X8Y52.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X7Y53.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y53.SS6BEG0.LOGIC_OUTS4
INT_R_X7Y47.SS2BEG0.SS6END0
INT_R_X7Y45.IMUX32.SS2END0
CLBLM_R_X7Y45.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[10]
INT_R_X7Y46.NR1BEG1.LOGIC_OUTS1
INT_R_X7Y47.NW2BEG1.NR1END1
INT_L_X6Y48.NN2BEG1.NW2END1
INT_L_X6Y50.NW6BEG1.NN2END1
INT_L_X4Y54.NL1BEG0.NW6END1
INT_L_X4Y55.IMUX_L32.NL1END0
CLBLL_L_X4Y55.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X8Y46.IMUX_L1.EL1END0
CLBLM_L_X8Y46.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X7Y43.ER1BEG3.SR1END2
INT_L_X8Y43.IMUX_L7.ER1END3
CLBLM_L_X8Y43.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X6Y47.WL1BEG_N3.NW2END1
INT_R_X5Y46.SW2BEG3.WL1END3
INT_L_X4Y45.SS2BEG3.SW2END3
INT_L_X4Y43.IMUX_L31.SS2END3
CLBLL_L_X4Y43.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X7Y46.NN2BEG1.LOGIC_OUTS1
INT_R_X7Y48.NW2BEG1.NN2END1
INT_L_X6Y49.NN6BEG1.NW2END1
INT_L_X6Y55.NN6BEG1.NN6END1
INT_L_X6Y61.WR1BEG2.NN6END1
INT_R_X5Y61.IMUX28.WR1END2
CLBLM_R_X5Y61.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X7Y46.NW2BEG1.LOGIC_OUTS1
INT_L_X6Y47.NE6BEG1.NW2END1
INT_L_X8Y51.NL1BEG0.NE6END1
INT_L_X8Y52.IMUX_L32.NL1END0
CLBLM_L_X8Y52.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X7Y46.EL1BEG0.LOGIC_OUTS1
INT_L_X8Y46.NE2BEG0.EL1END0
INT_R_X9Y47.NW6BEG0.NE2END0
INT_R_X7Y51.NW6BEG0.NW6END0
INT_R_X5Y54.SR1BEG_S0.NW6END_S0_0
INT_R_X5Y54.IMUX10.SR1BEG_S0
CLBLM_R_X5Y54.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y46.ER1BEG2.LOGIC_OUTS1
INT_L_X8Y46.IMUX_L36.ER1END2
CLBLM_L_X8Y46.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X7Y46.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X7Y46.SS2BEG1.LOGIC_OUTS1
INT_R_X7Y44.SR1BEG2.SS2END1
INT_R_X7Y43.IMUX29.SR1END2
CLBLM_R_X7Y43.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[9]
INT_R_X5Y52.NW6BEG1.NE2END1
INT_R_X3Y56.EL1BEG0.NW6END1
INT_L_X4Y56.SL1BEG0.EL1END0
INT_L_X4Y55.IMUX_L17.SL1END0
CLBLL_L_X4Y55.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X7Y52.IMUX24.NE2END0
CLBLM_R_X7Y52.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X7Y43.IMUX2.NE2END1
CLBLM_R_X7Y43.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y43.IMUX_L17.NN2END0
CLBLL_L_X4Y43.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y39.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X4Y39.EE2BEG3.NL1BEG_N3
INT_L_X6Y39.NE2BEG3.EE2END3
INT_R_X7Y40.NW2BEG3.NE2END3
INT_L_X6Y41.NW6BEG3.NW2END3
INT_L_X4Y45.LVB_L0.NW6END3
INT_L_X4Y57.NE6BEG2.LVB_L12
INT_L_X6Y61.WR1BEG3.NE6END2
INT_R_X5Y61.IMUX15.WR1END3
CLBLM_R_X5Y61.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X3Y40.NE2BEG0.NW2END0
INT_L_X4Y41.NN2BEG0.NE2END0
INT_L_X4Y43.NE6BEG0.NN2END0
INT_L_X6Y47.NE6BEG0.NE6END0
INT_L_X8Y51.NR1BEG0.NE6END0
INT_L_X8Y52.IMUX_L24.NR1END0
CLBLM_L_X8Y52.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y39.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y39.NN2BEG1.WW2END0
INT_L_X2Y41.NN6BEG1.NN2END1
INT_L_X2Y47.NE6BEG1.NN6END1
INT_L_X4Y51.NE2BEG1.NE6END1
INT_R_X5Y52.IMUX18.NE2END1
CLBLM_R_X5Y52.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y39.NW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y40.NN6BEG0.NW2END0
INT_R_X3Y46.NE2BEG0.NN6END0
INT_L_X4Y47.NE6BEG0.NE2END0
INT_L_X6Y51.NE2BEG0.NE6END0
INT_R_X7Y52.NL1BEG_N3.NE2END0
INT_R_X7Y52.IMUX37.NL1BEG_N3
CLBLM_R_X7Y52.CLBLM_L_D4.CLBLM_IMUX37
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y39.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y39.NE2BEG1.ER1END1
INT_L_X6Y40.NN2BEG1.NE2END1
INT_L_X6Y42.NE2BEG1.NN2END1
INT_R_X7Y43.IMUX3.NE2END1
CLBLM_R_X7Y43.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[8]
INT_R_X3Y56.SS2BEG2.WW4END3
INT_R_X3Y54.ER1BEG3.SS2END2
INT_L_X4Y55.IMUX_L8.ER1END_N3_3
CLBLL_L_X4Y55.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X7Y52.IMUX32.ER1END0
CLBLM_R_X7Y52.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y41.IMUX3.NL1END2
CLBLM_R_X5Y41.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y40.NL1BEG2.NE2END3
INT_R_X5Y41.NW2BEG2.NL1END2
INT_L_X4Y42.NL1BEG1.NW2END2
INT_L_X4Y43.IMUX_L2.NL1END1
CLBLL_L_X4Y43.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y39.SS2BEG3.WW2END3
INT_L_X2Y37.EE4BEG3.SS2END3
INT_L_X6Y37.ER1BEG_S0.EE4END3
INT_R_X7Y38.LV0.ER1END0
INT_R_X7Y56.WW4BEG3.LV18
INT_R_X3Y56.NE6BEG3.WW4END3
INT_R_X5Y60.NR1BEG3.NE6END3
INT_R_X5Y61.IMUX7.NR1END3
CLBLM_R_X5Y61.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y39.WW2BEG3.LOGIC_OUTS_L17
INT_L_X2Y40.NN6BEG0.WW2END_N0_3
INT_L_X2Y46.EE4BEG0.NN6END0
INT_L_X6Y46.NN6BEG0.EE4END0
INT_L_X6Y52.EE2BEG0.NN6END0
INT_L_X8Y52.IMUX_L8.EE2END0
CLBLM_L_X8Y52.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y51.NE2BEG3.NN6END3
INT_R_X5Y52.NL1BEG2.NE2END3
INT_R_X5Y53.BYP_ALT2.NL1END2
INT_R_X5Y53.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y54.IMUX16.BYP_BOUNCE_N3_2
CLBLM_R_X5Y54.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y39.NN6BEG3.LOGIC_OUTS_L17
INT_L_X4Y45.NN6BEG3.NN6END3
INT_L_X4Y51.EE2BEG3.NN6END3
INT_L_X6Y51.ER1BEG_S0.EE2END3
INT_R_X7Y52.IMUX33.ER1END0
CLBLM_R_X7Y52.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y39.NE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y40.NW2BEG3.NE2END3
INT_L_X4Y41.IMUX_L46.NW2END3
CLBLL_L_X4Y41.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[7]
INT_L_X4Y39.WL1BEG2.LOGIC_OUTS_L3
INT_R_X3Y39.WL1BEG1.WL1END2
INT_L_X2Y39.NN2BEG2.WL1END1
INT_L_X2Y41.NE6BEG2.NN2END2
INT_L_X4Y45.NW6BEG2.NE6END2
INT_L_X2Y49.NE6BEG2.NW6END2
INT_L_X4Y53.NR1BEG2.NE6END2
INT_L_X4Y54.IMUX_L44.NR1END2
CLBLL_L_X4Y54.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X7Y43.EE2BEG3.NR1END3
INT_R_X9Y43.WR1BEG_S0.EE2END3
INT_L_X8Y44.IMUX_L8.WR1END0
CLBLM_L_X8Y44.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y39.ER1BEG_S0.LOGIC_OUTS_L3
INT_R_X5Y40.ER1BEG1.ER1END0
INT_L_X6Y40.NE2BEG1.ER1END1
INT_R_X7Y41.IMUX11.NE2END1
CLBLM_R_X7Y41.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y41.NL1BEG2.NN2END3
INT_L_X4Y42.IMUX_L44.NL1END2
CLBLL_L_X4Y42.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y39.SW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y38.SS2BEG3.SW2END3
INT_R_X3Y36.EE2BEG3.SS2END3
INT_R_X5Y36.WR1BEG_S0.EE2END3
INT_L_X4Y37.LV_L0.WR1END0
INT_L_X4Y55.NE6BEG3.LV_L18
INT_L_X6Y59.WR1BEG_S0.NE6END3
INT_R_X5Y60.IMUX40.WR1END0
CLBLM_R_X5Y60.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y39.NE6BEG3.LOGIC_OUTS_L3
INT_L_X6Y43.WR1BEG_S0.NE6END3
INT_R_X5Y44.NW2BEG0.WR1END0
INT_L_X4Y45.NE6BEG0.NW2END0
INT_L_X6Y49.NN2BEG0.NE6END0
INT_L_X6Y51.EE2BEG0.NN2END0
INT_L_X8Y51.IMUX_L40.EE2END0
CLBLM_L_X8Y51.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X4Y41.NN6BEG3.NN2END3
INT_L_X4Y47.NE6BEG3.NN6END3
INT_L_X6Y51.NW2BEG3.NE6END3
INT_R_X5Y52.IMUX29.NW2END3
CLBLM_R_X5Y52.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X7Y42.NR1BEG3.EE2END3
INT_R_X7Y43.NN2BEG3.NR1END3
INT_R_X7Y45.IMUX38.NN2END3
CLBLM_R_X7Y45.CLBLM_M_D3.CLBLM_IMUX38
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y39.NN2BEG3.LOGIC_OUTS_L3
INT_L_X4Y41.NE2BEG3.NN2END3
INT_R_X5Y42.EE2BEG3.NE2END3
INT_R_X7Y42.IMUX30.EE2END3
CLBLM_R_X7Y42.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[6]
INT_R_X3Y51.NN2BEG1.NN6END1
INT_R_X3Y53.NL1BEG0.NN2END1
INT_R_X3Y54.NE2BEG0.NL1END0
INT_L_X4Y54.IMUX_L31.NE2END_S3_0
CLBLL_L_X4Y54.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X2Y45.EE4BEG3.LH0
INT_L_X6Y45.EE2BEG3.EE4END3
INT_L_X8Y45.IMUX_L7.EE2END3
CLBLM_L_X8Y45.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y43.EL1BEG0.SE2END1
INT_L_X6Y43.SE2BEG0.EL1END0
INT_R_X7Y42.IMUX8.SE2END0
CLBLM_R_X7Y42.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y45.SL1BEG2.ER1END2
INT_L_X4Y44.SS2BEG2.SL1END2
INT_L_X4Y42.IMUX_L22.SS2END2
CLBLL_L_X4Y42.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X8Y45.ER1BEG3.EL1END2
INT_R_X9Y45.LH0.ER1END3
INT_L_X2Y45.LVB_L0.LH0
INT_L_X2Y57.NE6BEG2.LVB_L12
INT_L_X4Y61.SE2BEG2.NE6END2
INT_R_X5Y60.IMUX29.SE2END2
CLBLM_R_X5Y60.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X6Y45.NN6BEG2.EE2END2
INT_L_X6Y51.EE2BEG2.NN6END2
INT_L_X8Y51.IMUX_L28.EE2END2
CLBLM_L_X8Y51.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y45.NN6BEG1.LOGIC_OUTS19
INT_R_X3Y51.EE2BEG1.NN6END1
INT_R_X5Y51.IMUX26.EE2END1
CLBLM_R_X5Y51.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y45.ER1BEG2.LOGIC_OUTS19
INT_L_X4Y45.EE2BEG2.ER1END2
INT_L_X6Y45.ER1BEG3.EE2END2
INT_R_X7Y45.EL1BEG2.ER1END3
INT_L_X8Y45.IMUX_L20.EL1END2
CLBLM_L_X8Y45.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y45.SE2BEG1.LOGIC_OUTS19
INT_L_X4Y44.SE2BEG1.SE2END1
INT_R_X5Y43.EE2BEG1.SE2END1
INT_R_X7Y43.IMUX26.EE2END1
CLBLM_R_X7Y43.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[5]
INT_L_X4Y51.NR1BEG1.NN6END1
INT_L_X4Y52.NW2BEG1.NR1END1
INT_R_X3Y53.NE2BEG1.NW2END1
INT_L_X4Y54.IMUX_L18.NE2END1
CLBLL_L_X4Y54.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X8Y40.IMUX_L2.EE2END1
CLBLM_L_X8Y40.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y39.ER1BEG3.WW2END2
INT_L_X6Y39.ER1BEG_S0.ER1END3
INT_R_X7Y40.IMUX2.ER1END0
CLBLM_R_X7Y40.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X7Y40.SR1BEG2.WR1END2
INT_R_X7Y39.WW2BEG2.SR1END2
INT_R_X5Y39.NN2BEG3.WW2END2
INT_R_X5Y41.WR1BEG_S0.NN2END3
INT_L_X4Y42.IMUX_L24.WR1END0
CLBLL_L_X4Y42.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y51.NW6BEG1.NN6END1
INT_L_X2Y55.NE6BEG1.NW6END1
INT_L_X4Y59.NE2BEG1.NE6END1
INT_R_X5Y60.IMUX18.NE2END1
CLBLM_R_X5Y60.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X6Y51.EE2BEG1.EE2END1
INT_L_X8Y51.IMUX_L18.EE2END1
CLBLM_L_X8Y51.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y36.NE2BEG1.LOGIC_OUTS_L23
INT_R_X5Y37.NR1BEG1.NE2END1
INT_R_X5Y38.NW2BEG1.NR1END1
INT_L_X4Y39.NN6BEG1.NW2END1
INT_L_X4Y45.NN6BEG1.NN6END1
INT_L_X4Y51.EE2BEG1.NN6END1
INT_L_X6Y51.WR1BEG2.EE2END1
INT_R_X5Y51.IMUX20.WR1END2
CLBLM_R_X5Y51.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X6Y40.EL1BEG0.NE6END1
INT_R_X7Y40.IMUX32.EL1END0
CLBLM_R_X7Y40.CLBLM_M_C1.CLBLM_IMUX32
CLBLL_L_X4Y36.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y36.NE6BEG1.LOGIC_OUTS_L23
INT_L_X6Y40.EE2BEG1.NE6END1
INT_L_X8Y40.WR1BEG2.EE2END1
INT_R_X7Y40.NN2BEG2.WR1END2
INT_R_X7Y42.IMUX27.NN2END2
CLBLM_R_X7Y42.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[4]
INT_L_X6Y42.NW2BEG3.NL1BEG_N3
INT_R_X5Y43.NW6BEG3.NW2END3
INT_R_X3Y47.NN6BEG3.NW6END3
INT_R_X3Y53.NE2BEG3.NN6END3
INT_L_X4Y54.IMUX_L7.NE2END3
CLBLL_L_X4Y54.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X8Y42.IMUX_L8.EE2END0
CLBLM_L_X8Y42.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y46.IMUX24.NL1END0
CLBLM_R_X7Y46.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X6Y41.NW2BEG1.NE2END1
INT_R_X5Y42.WL1BEG_N3.NW2END1
INT_L_X4Y42.IMUX_L8.WL1END_N1_3
CLBLL_L_X4Y42.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X5Y40.ER1BEG2.LOGIC_OUTS1
INT_L_X6Y40.NE2BEG2.ER1END2
INT_R_X7Y41.NW2BEG2.NE2END2
INT_L_X6Y42.LVB_L0.NW2END2
INT_L_X6Y54.NN6BEG2.LVB_L12
INT_L_X6Y60.WR1BEG3.NN6END2
INT_R_X5Y60.IMUX7.WR1END3
CLBLM_R_X5Y60.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y50.NE2BEG0.NN2END0
INT_L_X8Y51.IMUX_L8.NE2END0
CLBLM_L_X8Y51.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X7Y45.NL1BEG0.NE2END1
INT_R_X7Y46.NN2BEG0.NL1END0
INT_R_X7Y48.NN2BEG0.NN2END0
INT_R_X7Y50.WR1BEG1.NN2END0
INT_L_X6Y50.NW2BEG1.WR1END1
INT_R_X5Y51.IMUX41.NW2END1
CLBLM_R_X5Y51.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X6Y42.NL1BEG_N3.NL1END0
INT_L_X6Y42.EE2BEG3.NL1BEG_N3
INT_L_X8Y42.IMUX_L39.EE2END3
CLBLM_L_X8Y42.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y40.NE2BEG1.LOGIC_OUTS1
INT_L_X6Y41.NL1BEG0.NE2END1
INT_L_X6Y42.EE2BEG0.NL1END0
INT_L_X8Y42.SS2BEG0.EE2END0
INT_L_X8Y40.WW4BEG1.SS2END0
INT_L_X4Y40.NE6BEG1.WW4END1
INT_L_X6Y44.NE2BEG1.NE6END1
INT_R_X7Y45.IMUX33.NE2END1
CLBLM_R_X7Y45.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[3]
INT_R_X5Y50.NW6BEG1.NW2END1
INT_R_X3Y54.SR1BEG1.NW6END1
INT_R_X3Y53.ER1BEG2.SR1END1
INT_L_X4Y53.IMUX_L44.ER1END2
CLBLL_L_X4Y53.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X7Y50.FAN_ALT2.NE2END1
INT_R_X7Y50.FAN_BOUNCE2.FAN_ALT2
INT_R_X7Y50.IMUX24.FAN_BOUNCE2
CLBLM_R_X7Y50.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y43.FAN_ALT5.SE2END2
INT_R_X5Y43.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y43.IMUX27.FAN_BOUNCE5
CLBLM_R_X5Y43.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y43.SW2BEG2.SE2END2
INT_L_X4Y42.SL1BEG2.SW2END2
INT_L_X4Y41.IMUX_L44.SL1END2
CLBLL_L_X4Y41.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X6Y49.NW2BEG1.NN2END1
INT_R_X5Y50.NW2BEG1.NW2END1
INT_L_X4Y51.WL1BEG_N3.NW2END1
INT_R_X3Y51.NW2BEG0.WL1END_N1_3
INT_L_X2Y52.NN6BEG0.NW2END0
INT_L_X2Y58.EE2BEG0.NN6END0
INT_L_X4Y58.NE2BEG0.EE2END0
INT_R_X5Y59.IMUX40.NE2END0
CLBLM_R_X5Y59.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X7Y49.NE2BEG0.EL1END0
INT_L_X8Y50.IMUX_L40.NE2END0
CLBLM_L_X8Y50.CLBLM_M_D1.CLBLM_IMUX40
INT_L_X6Y49.EL1BEG0.NN2END1
INT_R_X7Y49.IMUX8.EL1END0
CLBLM_R_X7Y49.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y43.NE2BEG2.SE2END2
INT_L_X6Y44.NL1BEG1.NE2END2
INT_L_X6Y45.NN2BEG1.NL1END1
INT_L_X6Y47.NN2BEG1.NN2END1
INT_L_X6Y49.NE2BEG1.NN2END1
INT_R_X7Y50.IMUX33.NE2END1
CLBLM_R_X7Y50.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y45.SE2BEG2.LOGIC_OUTS2
INT_L_X4Y44.SE2BEG2.SE2END2
INT_R_X5Y43.IMUX29.SE2END2
CLBLM_R_X5Y43.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[2]
INT_R_X5Y50.NN2BEG0.NW2END0
INT_R_X5Y51.WW2BEG3.NN2END_S2_0
INT_R_X3Y52.NL1BEG_N3.WW2END_N0_3
INT_R_X3Y52.NE2BEG3.NL1BEG_N3
INT_L_X4Y53.IMUX_L22.NE2END3
CLBLL_L_X4Y53.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X8Y49.IMUX_L24.EE2END0
CLBLM_L_X8Y49.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X6Y46.WW2BEG1.SL1END1
INT_L_X4Y46.ER1BEG2.WW2END1
INT_R_X5Y46.IMUX21.ER1END2
CLBLM_R_X5Y46.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y40.NW2BEG0.LOGIC_OUTS0
INT_L_X4Y41.NL1BEG_N3.NW2END0
INT_L_X4Y41.IMUX_L22.NL1BEG_N3
CLBLL_L_X4Y41.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X6Y49.NW2BEG0.NN6END0
INT_R_X5Y50.NN6BEG0.NW2END0
INT_R_X5Y56.NE2BEG0.NN6END0
INT_L_X6Y57.NN2BEG0.NE2END0
INT_L_X6Y59.WR1BEG1.NN2END0
INT_R_X5Y59.FAN_ALT2.WR1END1
INT_R_X5Y59.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y59.IMUX32.FAN_BOUNCE2
CLBLM_R_X5Y59.CLBLM_M_C1.CLBLM_IMUX32
INT_L_X8Y49.NN2BEG0.EE2END0
INT_L_X8Y50.IMUX_L31.NN2END_S2_0
CLBLM_L_X8Y50.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X6Y47.EE2BEG1.NE6END1
INT_L_X8Y47.IMUX_L11.EE2END1
CLBLM_L_X8Y47.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X8Y49.IMUX_L25.EE2END0
CLBLM_L_X8Y49.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y40.NE2BEG0.LOGIC_OUTS0
INT_L_X6Y41.NN2BEG0.NE2END0
INT_L_X6Y43.NN6BEG0.NN2END0
INT_L_X6Y49.EE2BEG0.NN6END0
INT_L_X8Y49.SS6BEG0.EE2END0
INT_L_X8Y43.WW4BEG1.SS6END0
INT_L_X4Y43.NE6BEG1.WW4END1
INT_L_X6Y47.SL1BEG1.NE6END1
INT_L_X6Y46.WL1BEG0.SL1END1
INT_R_X5Y46.IMUX1.WL1END0
CLBLM_R_X5Y46.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[1]
INT_L_X6Y42.NW2BEG1.NE2END1
INT_R_X5Y43.NN6BEG1.NW2END1
INT_R_X5Y49.NW6BEG1.NN6END1
INT_R_X3Y53.EL1BEG0.NW6END1
INT_L_X4Y53.IMUX_L17.EL1END0
CLBLL_L_X4Y53.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X7Y46.BYP_ALT0.NE2END0
INT_R_X7Y46.BYP_BOUNCE0.BYP_ALT0
INT_R_X7Y46.IMUX2.BYP_BOUNCE0
CLBLM_R_X7Y46.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y41.IMUX26.NL1END1
CLBLM_R_X5Y41.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y40.NW2BEG2.LOGIC_OUTS2
INT_L_X4Y41.IMUX_L27.NW2END2
CLBLL_L_X4Y41.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X5Y40.ER1BEG3.LOGIC_OUTS2
INT_L_X6Y40.NR1BEG3.ER1END3
INT_L_X6Y41.LVB_L0.NR1END3
INT_L_X6Y53.NN6BEG2.LVB_L12
INT_L_X6Y59.WR1BEG3.NN6END2
INT_R_X5Y59.IMUX15.WR1END3
CLBLM_R_X5Y59.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y46.NR1BEG0.NE2END0
INT_R_X7Y47.NE2BEG0.NR1END0
INT_L_X8Y48.NN2BEG0.NE2END0
INT_L_X8Y50.IMUX_L24.NN2END0
CLBLM_L_X8Y50.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y40.NN2BEG2.LOGIC_OUTS2
INT_R_X5Y42.NN6BEG2.NN2END2
INT_R_X5Y48.NL1BEG1.NN6END2
INT_R_X5Y49.IMUX9.NL1END1
CLBLM_R_X5Y49.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y40.NL1BEG1.LOGIC_OUTS2
INT_R_X5Y41.NE2BEG1.NL1END1
INT_L_X6Y42.NL1BEG0.NE2END1
INT_L_X6Y43.NN2BEG0.NL1END0
INT_L_X6Y45.NE2BEG0.NN2END0
INT_R_X7Y46.IMUX40.NE2END0
CLBLM_R_X7Y46.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y40.NR1BEG2.LOGIC_OUTS2
INT_R_X5Y41.IMUX20.NR1END2
CLBLM_R_X5Y41.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.accum_u.aligned_c0[0]
INT_L_X4Y41.SE2BEG0.ER1END0
INT_R_X5Y40.NE6BEG0.SE2END0
INT_R_X7Y44.NW6BEG0.NE6END0
INT_R_X5Y48.NW6BEG0.NW6END0
INT_R_X3Y52.NE2BEG0.NW6END0
INT_L_X4Y53.IMUX_L1.NE2END0
CLBLL_L_X4Y53.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X7Y41.EL1BEG_N3.NE2END0
INT_L_X8Y40.BYP_ALT6.EL1END3
INT_L_X8Y40.BYP_BOUNCE6.BYP_ALT6
INT_L_X8Y41.IMUX_L8.BYP_BOUNCE_N3_6
CLBLM_L_X8Y41.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y49.NR1BEG0.NR1END0
BRKH_INT_X5Y49.BRKH_INT_NR1BEG0_SLOW.BRKH_INT_NR1BEG0
INT_R_X5Y50.NR1BEG0.NR1END0
INT_R_X5Y51.IMUX17.NR1END0
CLBLM_R_X5Y51.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y41.WW4BEG0.NE2END0
INT_R_X3Y40.ER1BEG_S0.WW4END_S0_0
INT_L_X4Y41.IMUX_L2.ER1END0
CLBLL_L_X4Y41.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X5Y48.SE6BEG1.NN2END1
INT_R_X7Y44.WL1BEG0.SE6END1
INT_L_X6Y44.NN2BEG1.WL1END0
INT_L_X6Y46.NN6BEG1.NN2END1
INT_L_X6Y52.NN6BEG1.NN6END1
INT_L_X6Y58.NW2BEG1.NN6END1
INT_R_X5Y59.IMUX2.NW2END1
CLBLM_R_X5Y59.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y46.NN2BEG1.NN6END1
INT_R_X5Y48.NR1BEG1.NN2END1
INT_R_X5Y49.NE2BEG1.NR1END1
INT_L_X6Y50.EE2BEG1.NE2END1
INT_L_X8Y50.IMUX_L11.EE2END1
CLBLM_L_X8Y50.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y47.GFAN0.NR1END1
INT_R_X5Y47.IMUX0.GFAN0
CLBLM_R_X5Y47.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y40.EL1BEG0.LOGIC_OUTS19
INT_L_X6Y40.NE2BEG0.EL1END0
INT_R_X7Y41.IMUX16.NE2END0
CLBLM_R_X7Y41.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X5Y40.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y40.NN6BEG1.LOGIC_OUTS19
INT_R_X5Y46.NR1BEG1.NN6END1
INT_R_X5Y47.NL1BEG0.NR1END1
INT_R_X5Y48.NR1BEG0.NL1END0
INT_R_X5Y49.IMUX41.NR1END0
CLBLM_R_X5Y49.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.mmu_acc1_out[15]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y56.WW2BEG2.LOGIC_OUTS20
INT_R_X3Y56.NW6BEG3.WW2END2
INT_R_X1Y60.NE2BEG3.NW6END3
INT_L_X2Y61.BYP_ALT6.NE2END3
INT_L_X2Y61.BYP_L6.BYP_ALT6
CLBLL_L_X2Y61.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_acc1_out[14]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y61.WL1BEG1.LOGIC_OUTS16
INT_L_X2Y61.SW2BEG1.WL1END1
INT_R_X1Y60.SE2BEG1.SW2END1
INT_L_X2Y59.SS2BEG1.SE2END1
INT_L_X2Y57.SL1BEG1.SS2END1
INT_L_X2Y56.BYP_ALT4.SL1END1
INT_L_X2Y56.BYP_L4.BYP_ALT4
CLBLL_L_X2Y56.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_acc1_out[13]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y59.SW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y58.SL1BEG2.SW2END2
INT_R_X3Y57.SW2BEG2.SL1END2
INT_L_X2Y56.FAN_ALT5.SW2END2
INT_L_X2Y56.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y56.BYP_ALT1.FAN_BOUNCE5
INT_L_X2Y56.BYP_L1.BYP_ALT1
CLBLL_L_X2Y56.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_acc1_out[12]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y61.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y61.NW2BEG1.WW2END0
INT_R_X1Y62.EL1BEG0.NW2END1
INT_L_X2Y62.FAN_ALT0.EL1END0
INT_L_X2Y62.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y61.FAN_ALT3.FAN_BOUNCE_S3_0
INT_L_X2Y61.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y61.BYP_ALT3.FAN_BOUNCE3
INT_L_X2Y61.BYP_L3.BYP_ALT3
CLBLL_L_X2Y61.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_acc1_out[11]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y61.WW2BEG3.LOGIC_OUTS_L17
INT_L_X2Y61.SR1BEG_S0.WW2END3
INT_L_X2Y61.BYP_ALT4.SR1BEG_S0
INT_L_X2Y61.BYP_L4.BYP_ALT4
CLBLL_L_X2Y61.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_acc1_out[10]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y61.WR1BEG1.LOGIC_OUTS0
INT_L_X2Y61.BYP_ALT1.WR1END1
INT_L_X2Y61.BYP_L1.BYP_ALT1
CLBLL_L_X2Y61.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_acc1_out[9]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y61.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y61.LH12.ER1END3
INT_R_X5Y61.SW6BEG0.LH12
INT_R_X3Y57.WL1BEG_N3.SW6END0
INT_L_X2Y56.BYP_ALT6.WL1END3
INT_L_X2Y56.BYP_L6.BYP_ALT6
CLBLL_L_X2Y56.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_acc1_out[8]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y60.WW2BEG0.LOGIC_OUTS_L0
INT_L_X2Y60.BYP_ALT1.WW2END0
INT_L_X2Y60.BYP_L1.BYP_ALT1
CLBLL_L_X2Y60.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_u.mmu_acc1_out[7]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y60.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y61.SW2BEG1.NW2END2
INT_L_X2Y60.BYP_ALT4.SW2END1
INT_L_X2Y60.BYP_L4.BYP_ALT4
CLBLL_L_X2Y60.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_u.mmu_acc1_out[6]
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y60.SS2BEG3.LOGIC_OUTS_L17
INT_L_X4Y58.SL1BEG3.SS2END3
INT_L_X4Y57.WW2BEG3.SL1END3
INT_L_X2Y58.NL1BEG_N3.WW2END_N0_3
INT_L_X2Y58.NN2BEG3.NL1BEG_N3
INT_L_X2Y60.BYP_ALT3.NN2END3
INT_L_X2Y60.BYP_L3.BYP_ALT3
CLBLL_L_X2Y60.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_acc1_out[5]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y59.SW6BEG0.LOGIC_OUTS_L18
INT_L_X2Y55.SE2BEG0.SW6END0
INT_R_X3Y54.SW2BEG0.SE2END0
INT_L_X2Y53.SR1BEG1.SW2END0
INT_L_X2Y52.SL1BEG1.SR1END1
INT_L_X2Y51.ER1BEG2.SL1END1
INT_R_X3Y51.BYP_ALT2.ER1END2
INT_R_X3Y51.BYP2.BYP_ALT2
CLBLM_R_X3Y51.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_acc1_out[4]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y59.SW2BEG0.LOGIC_OUTS_L0
INT_R_X3Y58.SE6BEG0.SW2END0
INT_R_X5Y54.WL1BEG_N3.SE6END0
INT_L_X4Y53.SW2BEG3.WL1END3
INT_R_X3Y52.SL1BEG3.SW2END3
INT_R_X3Y51.BYP_ALT7.SL1END3
INT_R_X3Y51.BYP7.BYP_ALT7
CLBLM_R_X3Y51.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_acc1_out[3]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y59.NW2BEG3.LOGIC_OUTS17
INT_L_X2Y60.BYP_ALT6.NW2END3
INT_L_X2Y60.BYP_L6.BYP_ALT6
CLBLL_L_X2Y60.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_u.mmu_acc1_out[2]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y65.EE4BEG3.LOGIC_OUTS_L17
INT_L_X8Y65.WR1BEG_S0.EE4END3
INT_R_X7Y66.BYP_ALT0.WR1END0
INT_R_X7Y66.BYP0.BYP_ALT0
CLBLM_R_X7Y66.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc1_out[1]
CLBLL_L_X4Y59.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y59.SW6BEG3.LOGIC_OUTS_L17
INT_L_X2Y56.NL1BEG_N3.SW6END_N0_3
INT_L_X2Y56.BYP_ALT3.NL1BEG_N3
INT_L_X2Y56.BYP_L3.BYP_ALT3
CLBLL_L_X2Y56.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_u.mmu_acc1_out[0]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y53.SW2BEG1.LOGIC_OUTS_L1
INT_R_X3Y52.SR1BEG2.SW2END1
INT_R_X3Y51.SR1BEG3.SR1END2
INT_R_X3Y51.BYP_ALT0.SR1END_N3_3
INT_R_X3Y51.BYP0.BYP_ALT0
CLBLM_R_X3Y51.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc0_out[15]
CLBLM_R_X5Y35.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y35.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y35.BYP_ALT0.SR1END_N3_3
INT_R_X5Y35.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y35.BYP_ALT5.BYP_BOUNCE0
INT_R_X5Y35.BYP5.BYP_ALT5
CLBLM_R_X5Y35.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_acc0_out[14]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y36.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y36.BYP_ALT0.SR1END_N3_3
INT_R_X5Y36.BYP0.BYP_ALT0
CLBLM_R_X5Y36.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc0_out[13]
CLBLL_L_X4Y39.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y39.EL1BEG1.LOGIC_OUTS_L20
INT_R_X5Y39.BYP_ALT1.EL1END1
INT_R_X5Y39.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y39.BYP_ALT2.BYP_BOUNCE1
INT_R_X5Y39.BYP2.BYP_ALT2
CLBLM_R_X5Y39.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_acc0_out[12]
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y42.SW6BEG2.LOGIC_OUTS_L16
INT_L_X2Y38.SE2BEG2.SW6END2
INT_R_X3Y37.NE2BEG2.SE2END2
INT_L_X4Y38.EL1BEG1.NE2END2
INT_R_X5Y38.SS2BEG1.EL1END1
INT_R_X5Y36.BYP_ALT5.SS2END1
INT_R_X5Y36.BYP5.BYP_ALT5
CLBLM_R_X5Y36.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_acc0_out[11]
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y39.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y39.BYP_ALT0.SR1END_N3_3
INT_R_X5Y39.BYP0.BYP_ALT0
CLBLM_R_X5Y39.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc0_out[10]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y38.NL1BEG1.LOGIC_OUTS20
INT_R_X5Y39.NL1BEG0.NL1END1
INT_R_X5Y39.BYP_ALT7.NL1END_S3_0
INT_R_X5Y39.BYP7.BYP_ALT7
CLBLM_R_X5Y39.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_acc0_out[9]
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y42.SW2BEG2.LOGIC_OUTS16
INT_L_X4Y41.SE6BEG2.SW2END2
INT_L_X6Y37.SW2BEG2.SE6END2
INT_R_X5Y36.BYP_ALT2.SW2END2
INT_R_X5Y36.BYP2.BYP_ALT2
CLBLM_R_X5Y36.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_acc0_out[8]
CLBLM_R_X5Y42.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y42.SR1BEG1.LOGIC_OUTS0
INT_R_X5Y41.SS2BEG1.SR1END1
INT_R_X5Y39.BYP_ALT5.SS2END1
INT_R_X5Y39.BYP5.BYP_ALT5
CLBLM_R_X5Y39.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.mmu_acc0_out[7]
CLBLL_L_X4Y38.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y38.NR1BEG0.LOGIC_OUTS_L4
INT_L_X4Y39.FAN_ALT4.NR1END0
INT_L_X4Y39.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y38.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X4Y38.BYP_L7.BYP_ALT7
CLBLL_L_X4Y38.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.mmu_acc0_out[6]
CLBLM_R_X5Y36.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y36.NL1BEG_N3.LOGIC_OUTS4
INT_R_X5Y36.BYP_ALT6.NL1BEG_N3
INT_R_X5Y36.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y36.BYP_ALT7.BYP_BOUNCE6
INT_R_X5Y36.BYP7.BYP_ALT7
CLBLM_R_X5Y36.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_acc0_out[5]
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y41.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X4Y41.SR1BEG1.SR1BEG_S0
INT_L_X4Y40.SS2BEG1.SR1END1
INT_L_X4Y38.BYP_ALT5.SS2END1
INT_L_X4Y38.BYP_L5.BYP_ALT5
CLBLL_L_X4Y38.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.mmu_acc0_out[4]
CLBLM_R_X5Y37.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y37.NN6BEG0.LOGIC_OUTS4
INT_R_X5Y43.NN2BEG0.NN6END0
INT_R_X5Y45.BYP_ALT0.NN2END0
INT_R_X5Y45.BYP0.BYP_ALT0
CLBLM_R_X5Y45.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc0_out[3]
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y37.NE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y38.WR1BEG3.NE2END2
INT_L_X4Y38.SR1BEG3.WR1END3
INT_L_X4Y38.BYP_ALT0.SR1END_N3_3
INT_L_X4Y38.BYP_L0.BYP_ALT0
CLBLL_L_X4Y38.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.mmu_acc0_out[2]
CLBLL_L_X4Y37.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y37.NN6BEG0.LOGIC_OUTS_L4
INT_L_X4Y43.NL1BEG_N3.NN6END0
INT_L_X4Y43.NE2BEG3.NL1BEG_N3
INT_R_X5Y44.NL1BEG2.NE2END3
INT_R_X5Y45.BYP_ALT2.NL1END2
INT_R_X5Y45.BYP2.BYP_ALT2
CLBLM_R_X5Y45.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.mmu_acc0_out[1]
CLBLM_R_X5Y41.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y41.NN2BEG0.LOGIC_OUTS4
INT_R_X5Y43.NR1BEG0.NN2END0
INT_R_X5Y44.NN2BEG0.NR1END0
INT_R_X5Y45.BYP_ALT7.NN2END_S2_0
INT_R_X5Y45.BYP7.BYP_ALT7
CLBLM_R_X5Y45.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.mmu_acc0_out[0]
CLBLM_R_X5Y38.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y38.NN2BEG0.LOGIC_OUTS4
INT_R_X5Y40.NL1BEG_N3.NN2END0
INT_R_X5Y40.NN2BEG3.NL1BEG_N3
INT_R_X5Y42.NL1BEG2.NN2END3
INT_R_X5Y43.NN2BEG2.NL1END2
INT_R_X5Y45.BYP_ALT5.NN2END2
INT_R_X5Y45.BYP5.BYP_ALT5
CLBLM_R_X5Y45.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.uart_ctrl_u.$techmap19370$abc$15846$auto$blifparse.cc:536:parse_blif$15904.A[2]
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y91.NR1BEG3.LOGIC_OUTS11
INT_R_X3Y92.IMUX7.NR1END3
CLBLM_R_X3Y92.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y91.IMUX2.LOGIC_OUTS19
CLBLM_R_X3Y91.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.mlp_u.ap_data_col1[7]
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y73.WL1BEG1.LOGIC_OUTS16
INT_L_X2Y73.NL1BEG1.WL1END1
INT_L_X2Y74.FAN_ALT2.NL1END1
INT_L_X2Y74.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y74.BYP_ALT0.FAN_BOUNCE2
INT_L_X2Y74.BYP_L0.BYP_ALT0
CLBLL_L_X2Y74.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.ap_data_col1[6]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y75.SL1BEG2.LOGIC_OUTS_L16
INT_L_X2Y74.FAN_ALT5.SL1END2
INT_L_X2Y74.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y74.BYP_ALT5.FAN_BOUNCE5
INT_L_X2Y74.BYP_L5.BYP_ALT5
CLBLL_L_X2Y74.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_data_col1[5]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y72.WR1BEG3.LOGIC_OUTS_L16
INT_R_X1Y72.LVB12.WR1END3
INT_R_X1Y60.LVB12.LVB0
INT_R_X1Y48.WW4BEG2.LVB0
INT_L_X2Y48.NE2BEG2.EE4END2
INT_R_X3Y49.WR1BEG3.NE2END2
INT_L_X2Y49.SR1BEG3.WR1END3
INT_L_X2Y48.BYP_ALT7.SR1END3
INT_L_X2Y48.BYP_L7.BYP_ALT7
CLBLL_L_X2Y48.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col1[4]
CLBLL_L_X2Y72.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y72.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y71.NE2BEG3.EL1END3
INT_L_X4Y72.NW2BEG3.NE2END3
INT_R_X3Y73.NL1BEG2.NW2END3
INT_R_X3Y74.BYP_ALT2.NL1END2
INT_R_X3Y74.BYP2.BYP_ALT2
CLBLM_R_X3Y74.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_data_col1[3]
CLBLL_L_X2Y75.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y75.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X2Y75.SR1BEG1.SR1BEG_S0
INT_L_X2Y74.BYP_ALT2.SR1END1
INT_L_X2Y74.BYP_L2.BYP_ALT2
CLBLL_L_X2Y74.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.ap_data_col1[2]
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y73.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y74.BYP_ALT0.NR1END0
INT_R_X3Y74.BYP0.BYP_ALT0
CLBLM_R_X3Y74.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_data_col1[1]
CLBLM_R_X3Y76.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y76.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y75.SL1BEG3.SR1END3
INT_R_X3Y74.BYP_ALT7.SL1END3
INT_R_X3Y74.BYP7.BYP_ALT7
CLBLM_R_X3Y74.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col1[0]
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y74.WR1BEG3.LOGIC_OUTS6
INT_L_X2Y74.BYP_ALT6.WR1END3
INT_L_X2Y74.BYP_BOUNCE6.BYP_ALT6
INT_L_X2Y74.BYP_ALT7.BYP_BOUNCE6
INT_L_X2Y74.BYP_L7.BYP_ALT7
CLBLL_L_X2Y74.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col0[7]
CLBLM_R_X5Y48.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y48.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y49.NN2BEG2.NE2END2
INT_L_X6Y51.NE2BEG2.NN2END2
INT_R_X7Y52.BYP_ALT2.NE2END2
INT_R_X7Y52.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y52.BYP_ALT7.BYP_BOUNCE2
INT_R_X7Y52.BYP7.BYP_ALT7
CLBLM_R_X7Y52.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col0[6]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y47.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y48.NN2BEG2.NE2END2
INT_L_X6Y50.NN2BEG2.NN2END2
INT_L_X6Y52.EL1BEG1.NN2END2
INT_R_X7Y52.FAN_ALT2.EL1END1
INT_R_X7Y52.FAN_BOUNCE2.FAN_ALT2
INT_R_X7Y52.BYP_ALT0.FAN_BOUNCE2
INT_R_X7Y52.BYP0.BYP_ALT0
CLBLM_R_X7Y52.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_data_col0[5]
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y45.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y46.NE6BEG2.NE2END2
INT_L_X8Y50.WR1BEG3.NE6END2
INT_R_X7Y50.BYP_ALT6.WR1END3
INT_R_X7Y50.BYP_BOUNCE6.BYP_ALT6
INT_R_X7Y50.BYP_ALT7.BYP_BOUNCE6
INT_R_X7Y50.BYP7.BYP_ALT7
CLBLM_R_X7Y50.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col0[4]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y44.SR1BEG1.LOGIC_OUTS4
INT_R_X5Y43.BYP_ALT2.SR1END1
INT_R_X5Y43.BYP2.BYP_ALT2
CLBLM_R_X5Y43.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_u.ap_data_col0[3]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y46.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y47.NL1BEG1.NE2END2
INT_L_X6Y48.NL1BEG0.NL1END1
INT_L_X6Y49.NE2BEG0.NL1END0
INT_R_X7Y50.BYP_ALT0.NE2END0
INT_R_X7Y50.BYP0.BYP_ALT0
CLBLM_R_X7Y50.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.ap_data_col0[2]
CLBLM_R_X5Y44.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y44.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y43.BYP_ALT7.SR1END3
INT_R_X5Y43.BYP7.BYP_ALT7
CLBLM_R_X5Y43.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.ap_data_col0[1]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y50.NW6BEG2.LOGIC_OUTS20
INT_R_X3Y54.NL1BEG1.NW6END2
INT_R_X3Y55.NE2BEG1.NL1END1
INT_L_X4Y56.NN6BEG1.NE2END1
INT_L_X4Y62.NN6BEG1.NN6END1
INT_L_X4Y68.NN6BEG1.NN6END1
INT_L_X4Y74.WR1BEG2.NN6END1
INT_R_X3Y74.BYP_ALT5.WR1END2
INT_R_X3Y74.BYP5.BYP_ALT5
CLBLM_R_X3Y74.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_u.ap_data_col0[0]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X5Y47.WR1BEG1.LOGIC_OUTS4
INT_L_X4Y47.WR1BEG2.WR1END1
INT_R_X3Y47.NW2BEG2.WR1END2
INT_L_X2Y48.BYP_ALT5.NW2END2
INT_L_X2Y48.BYP_L5.BYP_ALT5
CLBLL_L_X2Y48.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_u.ap_valid
INT_L_X2Y41.NE6BEG0.WW2END_N0_3
INT_L_X4Y45.NW6BEG0.NE6END0
INT_L_X2Y49.LV_L0.NW6END0
INT_L_X2Y67.NN6BEG3.LV_L18
INT_L_X2Y73.NL1BEG2.NN6END3
INT_L_X2Y74.FAN_ALT6.NL1END2
INT_L_X2Y74.FAN_L6.FAN_ALT6
CLBLL_L_X2Y74.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y48.NE6BEG1.NW6END1
INT_R_X5Y52.EE2BEG1.NE6END1
INT_R_X7Y52.FAN_ALT6.EE2END1
INT_R_X7Y52.FAN6.FAN_ALT6
CLBLM_R_X7Y52.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y44.NN6BEG1.NE6END1
INT_R_X5Y50.EE2BEG1.NN6END1
INT_R_X7Y50.FAN_ALT6.EE2END1
INT_R_X7Y50.FAN6.FAN_ALT6
CLBLM_R_X7Y50.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y44.SL1BEG1.NE6END1
INT_R_X5Y43.FAN_ALT6.SL1END1
INT_R_X5Y43.FAN6.FAN_ALT6
CLBLM_R_X5Y43.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y40.NE6BEG0.LV_L0
INT_L_X4Y44.NN6BEG0.NE6END0
INT_L_X4Y50.NN6BEG0.NN6END0
INT_L_X4Y56.NN6BEG0.NN6END0
INT_L_X4Y62.NN6BEG0.NN6END0
INT_L_X4Y68.NN6BEG0.NN6END0
INT_L_X4Y74.WR1BEG1.NN6END0
INT_R_X3Y74.FAN_ALT6.WR1END1
INT_R_X3Y74.FAN6.FAN_ALT6
CLBLM_R_X3Y74.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y44.NW6BEG1.NE6END1
INT_R_X3Y48.WL1BEG_N3.NW6END1
INT_L_X2Y47.BYP_ALT7.WL1END3
INT_L_X2Y47.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y48.FAN_ALT6.BYP_BOUNCE_N3_7
INT_L_X2Y48.FAN_L6.FAN_ALT6
CLBLL_L_X2Y48.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y40.WW2BEG3.LOGIC_OUTS_L21
INT_L_X2Y40.SR1BEG_S0.WW2END3
INT_L_X2Y40.LV_L0.SR1BEG_S0
INT_L_X2Y40.LH0.LV_L0
INT_R_X3Y40.NE6BEG1.LH6
INT_R_X5Y44.NR1BEG1.NE6END1
INT_R_X5Y45.BYP_ALT4.NR1END1
INT_R_X5Y45.BYP4.BYP_ALT4
CLBLM_R_X5Y45.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.state[3]
INT_L_X2Y67.IMUX_L11.SL1END1
CLBLL_L_X2Y67.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y75.SL1BEG0.SS6END0
INT_R_X3Y74.SS2BEG0.SL1END0
INT_R_X3Y72.SS6BEG0.SS2END0
INT_R_X3Y66.WL1BEG_N3.SS6END0
INT_L_X2Y66.FAN_ALT0.WL1END_N1_3
INT_L_X2Y66.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y65.IMUX_L28.FAN_BOUNCE_S3_0
CLBLL_L_X2Y65.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y56.IMUX_L10.SW2END0
CLBLL_L_X2Y56.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y55.IMUX_L3.SS2END1
CLBLL_L_X2Y55.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y59.IMUX_L0.NW2END0
CLBLL_L_X2Y59.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y57.NR1BEG0.SS6END0
INT_R_X3Y58.NW2BEG0.NR1END0
INT_L_X2Y58.SR1BEG_S0.NW2END_S0_0
INT_L_X2Y58.IMUX_L10.SR1BEG_S0
CLBLL_L_X2Y58.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y63.WL1BEG_N3.SS6END0
INT_L_X2Y62.IMUX_L23.WL1END3
CLBLL_L_X2Y62.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y56.IMUX3.SR1END1
CLBLM_R_X3Y56.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y80.SR1BEG1.SL1END0
INT_R_X3Y79.SE2BEG1.SR1END1
INT_L_X4Y78.SS6BEG1.SE2END1
INT_L_X4Y72.SW6BEG1.SS6END1
INT_L_X2Y68.SL1BEG1.SW6END1
INT_L_X2Y67.SE2BEG1.SL1END1
INT_R_X3Y66.WL1BEG0.SE2END1
INT_L_X2Y66.IMUX_L24.WL1END0
CLBLL_L_X2Y66.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X3Y81.SW2BEG0.LOGIC_OUTS0
INT_L_X2Y80.SE6BEG0.SW2END0
INT_L_X4Y76.SW6BEG0.SE6END0
INT_L_X2Y72.SE6BEG0.SW6END0
INT_L_X4Y68.SW6BEG0.SE6END0
INT_L_X2Y64.SR1BEG1.SW6END0
INT_L_X2Y63.IMUX_L3.SR1END1
CLBLL_L_X2Y63.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y53.ER1BEG2.SW2END1
INT_R_X3Y53.IMUX21.ER1END2
CLBLM_R_X3Y53.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X2Y53.WW4BEG2.SW2END1
INT_R_X1Y53.EL1BEG1.EE4END2
INT_L_X2Y53.IMUX_L10.EL1END1
CLBLL_L_X2Y53.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y54.WL1BEG0.SS2END1
INT_L_X2Y54.IMUX_L9.WL1END0
CLBLL_L_X2Y54.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X3Y57.SW2BEG0.SS6END0
INT_L_X2Y56.IMUX_L25.SW2END0
CLBLL_L_X2Y56.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y69.SR1BEG1.SS6END0
INT_R_X3Y68.SE2BEG1.SR1END1
INT_L_X4Y67.SS6BEG1.SE2END1
INT_L_X4Y61.SW6BEG1.SS6END1
INT_L_X2Y57.SS2BEG1.SW6END1
INT_L_X2Y55.IMUX_L26.SS2END1
CLBLL_L_X2Y55.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y81.SS6BEG0.LOGIC_OUTS0
INT_R_X3Y75.SS6BEG0.SS6END0
INT_R_X3Y69.SS6BEG0.SS6END0
INT_R_X3Y63.SS6BEG0.SS6END0
INT_R_X3Y57.SR1BEG1.SS6END0
INT_R_X3Y56.SS2BEG1.SR1END1
INT_R_X3Y54.SW2BEG1.SS2END1
INT_L_X2Y53.IMUX_L26.SW2END1
CLBLL_L_X2Y53.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y81.IMUX_L10.WR1END1
CLBLL_L_X2Y81.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y81.WR1BEG1.LOGIC_OUTS0
INT_L_X2Y81.IMUX_L41.WR1END1
CLBLL_L_X2Y81.CLBLL_L_D1.CLBLL_IMUX41
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y81.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y80.SS2BEG0.SL1END0
INT_R_X3Y78.IMUX25.SS2END0
CLBLM_R_X3Y78.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.uart_ctrl_u.$techmap19370$abc$15846$auto$blifparse.cc:536:parse_blif$15904.A[1]
INT_R_X3Y81.NN2BEG0.LOGIC_OUTS8
INT_R_X3Y83.WR1BEG1.NN2END0
INT_L_X2Y83.IMUX_L10.WR1END1
CLBLL_L_X2Y83.CLBLL_L_A4.CLBLL_IMUX10
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y81.NE2BEG0.LOGIC_OUTS8
INT_L_X4Y82.NW6BEG0.NE2END0
INT_L_X2Y86.NE6BEG0.NW6END0
INT_L_X4Y90.NW2BEG0.NE6END0
INT_R_X3Y91.IMUX8.NW2END0
CLBLM_R_X3Y91.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.accum_en
INT_R_X7Y93.WW4BEG2.NN2END2
INT_R_X3Y93.NE6BEG2.WW4END2
INT_R_X5Y97.EE2BEG2.NE6END2
INT_R_X7Y97.IMUX4.EE2END2
CLBLM_R_X7Y97.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y96.NE2BEG2.NW2END2
INT_R_X5Y97.IMUX5.NE2END2
CLBLM_R_X5Y97.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y92.IMUX4.NN2END2
CLBLM_R_X7Y92.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y95.IMUX5.NN2END2
CLBLM_R_X5Y95.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y94.NN2BEG2.NE2END2
INT_R_X7Y96.IMUX4.NN2END2
CLBLM_R_X7Y96.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y96.IMUX13.NR1END2
CLBLM_R_X5Y96.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y96.IMUX5.NR1END2
CLBLM_R_X5Y96.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y93.IMUX4.NN2END2
CLBLM_R_X7Y93.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y95.IMUX4.NN2END2
CLBLM_R_X7Y95.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y95.IMUX12.NN2END2
CLBLM_R_X7Y95.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y94.IMUX4.NE2END2
CLBLM_R_X7Y94.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y93.NN2BEG2.NN2END2
INT_R_X7Y95.IMUX35.NN2END2
CLBLM_R_X7Y95.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y89.NE6BEG2.NN6END2
INT_L_X6Y93.NE2BEG2.NE6END2
INT_R_X7Y94.IMUX12.NE2END2
CLBLM_R_X7Y94.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y90.IMUX4.NR1END2
CLBLM_R_X7Y90.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y93.IMUX12.NN2END2
CLBLM_R_X7Y93.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X4Y94.EL1BEG1.NW2END2
INT_R_X5Y94.IMUX34.EL1END1
CLBLM_R_X5Y94.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y91.IMUX4.NN2END2
CLBLM_R_X7Y91.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y87.IMUX4.NL1END2
CLBLM_R_X5Y87.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y88.IMUX4.NR1END2
CLBLM_R_X5Y88.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y89.IMUX4.EL1END2
CLBLM_R_X5Y89.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y89.IMUX4.NE2END2
CLBLM_R_X7Y89.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y88.NL1BEG_N3.NL1END0
INT_R_X5Y88.NW2BEG3.NL1BEG_N3
INT_L_X4Y89.EL1BEG2.NW2END3
INT_R_X5Y89.IMUX12.EL1END2
CLBLM_R_X5Y89.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y90.NN2BEG2.NR1END2
INT_R_X7Y92.IMUX12.NN2END2
CLBLM_R_X7Y92.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y87.NR1BEG2.NL1END2
INT_R_X5Y88.IMUX12.NR1END2
CLBLM_R_X5Y88.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y89.NR1BEG2.NE2END2
INT_R_X7Y90.IMUX5.NR1END2
CLBLM_R_X7Y90.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y85.IMUX4.EE2END2
CLBLM_R_X7Y85.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y84.ER1BEG3.SW2END2
INT_L_X6Y84.EL1BEG2.ER1END3
INT_R_X7Y84.IMUX4.EL1END2
CLBLM_R_X7Y84.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y85.IMUX12.EE2END2
CLBLM_R_X7Y85.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X2Y77.NE6BEG2.LVB_L12
INT_L_X4Y81.NE6BEG2.NE6END2
INT_L_X6Y85.NW2BEG2.NE6END2
INT_R_X5Y86.IMUX4.NW2END2
CLBLM_R_X5Y86.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y86.NL1BEG2.NE2END3
INT_R_X5Y87.IMUX12.NL1END2
CLBLM_R_X5Y87.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y84.IMUX4.EL1END2
CLBLM_R_X5Y84.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y85.EL1BEG2.NN6END3
INT_R_X5Y85.EE2BEG2.EL1END2
INT_R_X7Y85.IMUX13.EE2END2
CLBLM_R_X7Y85.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X7Y55.IMUX4.SE2END2
CLBLM_R_X7Y55.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y53.IMUX_L5.SS2END2
CLBLM_L_X8Y53.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X8Y54.IMUX_L13.EE2END2
CLBLM_L_X8Y54.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X4Y64.SS6BEG2.SE2END2
INT_L_X4Y58.SE6BEG2.SS6END2
INT_L_X6Y54.EE2BEG2.SE6END2
INT_L_X8Y54.IMUX_L5.EE2END2
CLBLM_L_X8Y54.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X6Y65.SS6BEG2.EE4END2
INT_L_X6Y59.SE6BEG2.SS6END2
INT_L_X8Y55.SS2BEG2.SE6END2
INT_L_X8Y53.IMUX_L13.SS2END2
CLBLM_L_X8Y53.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X7Y54.IMUX5.SE2END2
CLBLM_R_X7Y54.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X6Y52.EE2BEG2.SS6END2
INT_L_X8Y52.IMUX_L5.EE2END2
CLBLM_L_X8Y52.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y64.IMUX5.EE2END2
CLBLM_R_X7Y64.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y54.IMUX13.SE2END2
CLBLM_R_X7Y54.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X7Y54.IMUX4.SE2END2
CLBLM_R_X7Y54.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y60.SE6BEG2.SE6END2
INT_L_X6Y56.SE2BEG2.SE6END2
INT_R_X7Y55.IMUX12.SE2END2
CLBLM_R_X7Y55.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y54.IMUX34.SE2END1
CLBLM_R_X7Y54.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y50.IMUX4.SE2END2
CLBLM_R_X7Y50.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y52.IMUX4.SS2END1
CLBLM_R_X7Y52.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y54.IMUX12.SE2END2
CLBLM_R_X7Y54.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y54.IMUX35.SE2END1
CLBLM_R_X7Y54.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X7Y51.IMUX4.SE2END2
CLBLM_R_X7Y51.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y58.SS6BEG2.WW2END2
INT_L_X4Y52.SE6BEG2.SS6END2
INT_L_X6Y48.EE2BEG2.SE6END2
INT_L_X8Y48.IMUX_L4.EE2END2
CLBLM_L_X8Y48.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y51.IMUX12.SE2END2
CLBLM_R_X7Y51.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X6Y58.SE2BEG1.SS6END1
INT_R_X7Y57.SS2BEG1.SE2END1
INT_R_X7Y55.IMUX35.SS2END1
CLBLM_R_X7Y55.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y49.IMUX_L4.EE2END2
CLBLM_L_X8Y49.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y50.SE6BEG2.SE6END2
INT_L_X6Y46.EE2BEG2.SE6END2
INT_L_X8Y46.IMUX_L4.EE2END2
CLBLM_L_X8Y46.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y52.IMUX12.SS2END1
CLBLM_R_X7Y52.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y55.EL1BEG1.ER1END2
INT_L_X6Y55.SE2BEG1.EL1END1
INT_R_X7Y54.SS2BEG1.SE2END1
INT_R_X7Y52.IMUX35.SS2END1
CLBLM_R_X7Y52.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X8Y44.IMUX_L4.EE2END2
CLBLM_L_X8Y44.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y65.EE4BEG2.LVB_L0
INT_L_X6Y65.SW6BEG2.EE4END2
INT_L_X4Y61.LVB_L12.SW6END2
INT_L_X4Y49.SE6BEG2.LVB_L0
INT_L_X6Y45.EE2BEG2.SE6END2
INT_L_X8Y45.IMUX_L4.EE2END2
CLBLM_L_X8Y45.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y40.IMUX_L4.EE2END2
CLBLM_L_X8Y40.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X8Y40.NN2BEG2.EE2END2
INT_L_X8Y42.IMUX_L4.NN2END2
CLBLM_L_X8Y42.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y57.SS6BEG1.SW2END1
INT_R_X5Y51.ER1BEG2.SS6END1
INT_L_X6Y51.SE2BEG2.ER1END2
INT_R_X7Y50.IMUX12.SE2END2
CLBLM_R_X7Y50.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X6Y49.EE2BEG2.SE6END2
INT_L_X8Y49.IMUX_L12.EE2END2
CLBLM_L_X8Y49.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y46.IMUX4.EE2END2
CLBLM_R_X7Y46.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y50.SS6BEG2.SE6END2
INT_L_X4Y44.SE6BEG2.SS6END2
INT_L_X6Y40.EE2BEG2.SE6END2
INT_L_X8Y40.NR1BEG2.EE2END2
INT_L_X8Y41.IMUX_L4.NR1END2
CLBLM_L_X8Y41.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y95.NR1BEG2.NN2END2
INT_R_X5Y96.NN2BEG2.NR1END2
INT_R_X5Y98.IMUX4.NN2END2
CLBLM_R_X5Y98.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y92.IMUX5.SE2END2
CLBLM_R_X5Y92.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y90.IMUX13.NE2END2
CLBLM_R_X5Y90.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X4Y93.NE2BEG2.NE6END2
INT_R_X5Y94.IMUX5.NE2END2
CLBLM_R_X5Y94.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X2Y88.NE6BEG2.LVB_L12
INT_L_X4Y92.NE2BEG2.NE6END2
INT_R_X5Y93.IMUX5.NE2END2
CLBLM_R_X5Y93.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y83.IMUX4.NL1END2
CLBLM_R_X5Y83.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y79.NE6BEG3.NW2END3
INT_L_X4Y83.NR1BEG3.NE6END3
INT_L_X4Y84.EL1BEG2.NR1END3
INT_R_X5Y84.IMUX35.EL1END2
CLBLM_R_X5Y84.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X4Y93.SE2BEG2.NE6END2
INT_R_X5Y92.IMUX13.SE2END2
CLBLM_R_X5Y92.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y82.NL1BEG2.NE6END3
INT_R_X5Y83.IMUX35.NL1END2
CLBLM_R_X5Y83.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y78.SW2BEG2.SS6END2
INT_L_X4Y77.IMUX_L5.SW2END2
CLBLL_L_X4Y77.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y64.EE4BEG0.LH12
INT_R_X7Y64.NN6BEG0.EE4END0
INT_R_X7Y70.NN6BEG0.NN6END0
INT_R_X7Y76.LV0.NN6END0
INT_R_X7Y85.WW4BEG1.LV9
INT_R_X3Y85.NE6BEG1.WW4END1
INT_R_X5Y89.NR1BEG1.NE6END1
INT_R_X5Y90.IMUX42.NR1END1
CLBLM_R_X5Y90.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y89.NE2BEG2.NN6END2
INT_R_X5Y90.IMUX5.NE2END2
CLBLM_R_X5Y90.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y74.NN2BEG2.WR1END2
INT_R_X5Y76.EE2BEG2.NN2END2
INT_R_X7Y76.IMUX4.EE2END2
CLBLM_R_X7Y76.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y79.IMUX34.EE2END1
CLBLM_R_X7Y79.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y77.IMUX4.SS2END1
CLBLM_R_X7Y77.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y78.NE6BEG3.WW2END2
INT_R_X5Y82.SL1BEG3.NE6END3
INT_R_X5Y81.SL1BEG3.SL1END3
INT_R_X5Y80.FAN_ALT3.SL1END3
INT_R_X5Y80.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y80.IMUX5.FAN_BOUNCE3
CLBLM_R_X5Y80.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y65.NE6BEG1.WW4END1
INT_R_X7Y69.NW6BEG1.NE6END1
INT_R_X5Y73.NN6BEG1.NW6END1
INT_R_X5Y79.EE2BEG1.NN6END1
INT_R_X7Y79.SS2BEG1.EE2END1
INT_R_X7Y77.IMUX12.SS2END1
CLBLM_R_X7Y77.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X7Y74.IMUX5.ER1END2
CLBLM_R_X7Y74.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y74.IMUX4.WR1END2
CLBLM_R_X5Y74.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X6Y74.ER1BEG2.EE4END1
INT_R_X7Y74.IMUX13.ER1END2
CLBLM_R_X7Y74.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y71.IMUX4.EL1END2
CLBLM_R_X5Y71.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y71.IMUX35.EL1END2
CLBLM_R_X5Y71.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y74.IMUX12.WR1END2
CLBLM_R_X5Y74.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y69.IMUX4.EL1END2
CLBLM_R_X5Y69.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y73.IMUX4.NN2END2
CLBLM_R_X5Y73.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y73.IMUX12.NN2END2
CLBLM_R_X5Y73.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y74.IMUX35.WR1END2
CLBLM_R_X5Y74.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X2Y67.NE6BEG3.NN2END3
INT_L_X4Y71.EL1BEG2.NE6END3
INT_R_X5Y71.IMUX12.EL1END2
CLBLM_R_X5Y71.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X4Y69.NE2BEG3.EE2END3
INT_R_X5Y70.NL1BEG2.NE2END3
INT_R_X5Y71.NN2BEG2.NL1END2
INT_R_X5Y73.IMUX35.NN2END2
CLBLM_R_X5Y73.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X2Y69.EE2BEG3.NN2END3
INT_L_X4Y69.EL1BEG2.EE2END3
INT_R_X5Y69.IMUX35.EL1END2
CLBLM_R_X5Y69.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X5Y74.IMUX43.WR1END2
CLBLM_R_X5Y74.CLBLM_M_D6.CLBLM_IMUX43
INT_L_X4Y66.NE2BEG1.NW2END1
INT_R_X5Y67.WR1BEG2.NE2END1
INT_L_X4Y67.IMUX_L5.WR1END2
CLBLL_L_X4Y67.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X6Y52.SE2BEG2.SS6END2
INT_R_X7Y51.IMUX5.SE2END2
CLBLM_R_X7Y51.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y60.IMUX13.EL1END2
CLBLM_R_X7Y60.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X6Y60.ER1BEG1.SE6END0
INT_R_X7Y60.IMUX34.ER1END1
CLBLM_R_X7Y60.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X7Y57.IMUX5.SE2END2
CLBLM_R_X7Y57.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y64.EL1BEG2.ER1END3
INT_R_X5Y64.EE2BEG2.EL1END2
INT_R_X7Y64.SS2BEG2.EE2END2
INT_R_X7Y62.IMUX5.SS2END2
CLBLM_R_X7Y62.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y64.ER1BEG3.SL1END2
INT_L_X4Y64.SS2BEG3.ER1END3
INT_L_X4Y62.SS2BEG3.SS2END3
INT_L_X4Y60.EE2BEG3.SS2END3
INT_L_X6Y60.EL1BEG2.EE2END3
INT_R_X7Y60.IMUX5.EL1END2
CLBLM_R_X7Y60.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y47.IMUX4.SR1END1
CLBLM_R_X7Y47.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X3Y65.SL1BEG2.SL1END2
INT_R_X3Y64.SE2BEG2.SL1END2
INT_L_X4Y63.SL1BEG2.SE2END2
INT_L_X4Y62.SE2BEG2.SL1END2
INT_R_X5Y61.EE2BEG2.SE2END2
INT_R_X7Y61.IMUX5.EE2END2
CLBLM_R_X7Y61.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y50.IMUX5.SL1END2
CLBLM_R_X5Y50.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y64.SE2BEG0.SE2END0
INT_R_X5Y63.ER1BEG1.SE2END0
INT_L_X6Y63.ER1BEG2.ER1END1
INT_R_X7Y63.IMUX5.ER1END2
CLBLM_R_X7Y63.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y55.IMUX5.ER1END2
CLBLM_R_X5Y55.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y49.IMUX4.SE2END2
CLBLM_R_X5Y49.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X7Y43.NN2BEG2.WL1END1
INT_R_X7Y45.IMUX4.NN2END2
CLBLM_R_X7Y45.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y51.IMUX4.NE2END2
CLBLM_R_X5Y51.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y48.IMUX5.SS2END2
CLBLM_R_X5Y48.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y49.IMUX12.SE2END2
CLBLM_R_X5Y49.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X2Y65.SE6BEG2.LVB_L0
INT_L_X4Y61.EE2BEG2.SE6END2
INT_L_X6Y61.SS6BEG2.EE2END2
INT_L_X6Y55.SE2BEG2.SS6END2
INT_R_X7Y54.SW6BEG2.SE2END2
INT_R_X5Y50.SS6BEG2.SW6END2
INT_R_X5Y44.EE2BEG2.SS6END2
INT_R_X7Y44.IMUX4.EE2END2
CLBLM_R_X7Y44.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y58.SE6BEG0.SE6END0
INT_R_X7Y54.SS6BEG0.SE6END0
INT_R_X7Y48.SR1BEG1.SS6END0
INT_R_X7Y47.IMUX12.SR1END1
CLBLM_R_X7Y47.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y46.IMUX5.SS2END2
CLBLM_R_X5Y46.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y43.IMUX4.NR1END2
CLBLM_R_X5Y43.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y46.IMUX13.SS2END2
CLBLM_R_X5Y46.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X8Y43.IMUX_L4.SL1END2
CLBLM_L_X8Y43.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y64.LVB_L12.SW2END2
INT_L_X2Y52.SE6BEG2.LVB_L0
INT_L_X4Y48.SE6BEG2.SE6END2
INT_L_X6Y44.EE2BEG2.SE6END2
INT_L_X8Y44.SL1BEG2.EE2END2
INT_L_X8Y43.WL1BEG1.SL1END2
INT_R_X7Y43.IMUX4.WL1END1
CLBLM_R_X7Y43.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y41.IMUX5.SS2END2
CLBLM_R_X5Y41.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X7Y41.IMUX4.EE2END2
CLBLM_R_X7Y41.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y42.EE2BEG2.NR1END2
INT_R_X7Y42.IMUX4.EE2END2
CLBLM_R_X7Y42.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y41.EE2BEG2.SE6END2
INT_R_X7Y41.SL1BEG2.EE2END2
INT_R_X7Y40.IMUX4.SL1END2
CLBLM_R_X7Y40.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y51.SL1BEG2.SW2END2
INT_R_X5Y50.SS2BEG2.SL1END2
INT_R_X5Y48.SS2BEG2.SS2END2
INT_R_X5Y46.EE2BEG2.SS2END2
INT_R_X7Y46.IMUX12.EE2END2
CLBLM_R_X7Y46.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y49.SW6BEG2.SE2END2
INT_R_X3Y45.SE6BEG2.SW6END2
INT_R_X5Y41.NR1BEG2.SE6END2
INT_R_X5Y42.NR1BEG2.NR1END2
INT_R_X5Y43.IMUX12.NR1END2
CLBLM_R_X5Y43.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y59.SS6BEG1.SE2END1
INT_R_X5Y53.SS6BEG1.SS6END1
INT_R_X5Y47.SL1BEG1.SS6END1
INT_R_X5Y46.IMUX34.SL1END1
CLBLM_R_X5Y46.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X5Y50.SS6BEG1.SS2END1
INT_R_X5Y44.SR1BEG2.SS6END1
INT_R_X5Y43.SS2BEG2.SR1END2
INT_R_X5Y41.IMUX13.SS2END2
CLBLM_R_X5Y41.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X4Y50.NE2BEG2.SE6END2
INT_R_X5Y51.IMUX12.NE2END2
CLBLM_R_X5Y51.CLBLM_M_B6.CLBLM_IMUX12
INT_R_X5Y68.IMUX0.SL1END0
CLBLM_R_X5Y68.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y65.NE6BEG0.LH12
INT_R_X5Y69.SL1BEG0.NE6END0
INT_R_X5Y68.IMUX25.SL1END0
CLBLM_R_X5Y68.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y66.ER1BEG1.EL1END0
INT_L_X6Y66.SE2BEG1.ER1END1
INT_R_X7Y65.IMUX2.SE2END1
CLBLM_R_X7Y65.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y67.NR1BEG3.NN2END3
INT_L_X2Y68.EE2BEG3.NR1END3
INT_L_X4Y68.EL1BEG2.EE2END3
INT_R_X5Y68.IMUX21.EL1END2
CLBLM_R_X5Y68.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y61.SL1BEG1.SE6END1
INT_L_X4Y60.SE2BEG1.SL1END1
INT_R_X5Y59.EL1BEG0.SE2END1
INT_L_X6Y59.SE2BEG0.EL1END0
INT_R_X7Y58.IMUX9.SE2END0
CLBLM_R_X7Y58.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y67.IMUX_L2.EL1END1
CLBLL_L_X4Y67.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y64.SE6BEG0.LH12
INT_R_X5Y60.ER1BEG1.SE6END0
INT_L_X6Y60.SE2BEG1.ER1END1
INT_R_X7Y59.IMUX10.SE2END1
CLBLM_R_X7Y59.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X9Y65.WW4BEG1.LH6
INT_R_X5Y65.NW2BEG1.WW4END1
INT_L_X4Y66.EL1BEG0.NW2END1
INT_R_X5Y66.EE2BEG0.EL1END0
INT_R_X7Y66.SS6BEG0.EE2END0
INT_R_X7Y60.SL1BEG0.SS6END0
INT_R_X7Y59.IMUX16.SL1END0
CLBLM_R_X7Y59.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y65.SS2BEG3.SR1END3
INT_R_X3Y63.SE6BEG3.SS2END3
INT_R_X5Y59.EE2BEG3.SE6END3
INT_R_X7Y59.IMUX30.EE2END3
CLBLM_R_X7Y59.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X5Y56.SR1BEG1.SS2END0
INT_R_X5Y55.IMUX11.SR1END1
CLBLM_R_X5Y55.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y59.EE2BEG2.SE2END2
INT_R_X7Y59.IMUX36.EE2END2
CLBLM_R_X7Y59.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X2Y64.SE6BEG2.SW2END2
INT_L_X4Y60.SE2BEG2.SE6END2
INT_R_X5Y59.SS2BEG2.SE2END2
INT_R_X5Y57.FAN_ALT5.SS2END2
INT_R_X5Y57.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y57.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y57.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y56.IMUX9.SS2END0
CLBLM_R_X5Y56.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y64.SS2BEG0.SL1END0
INT_R_X3Y62.SE6BEG0.SS2END0
INT_R_X5Y58.SS2BEG0.SE6END0
INT_R_X5Y56.IMUX25.SS2END0
CLBLM_R_X5Y56.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y61.SE6BEG1.SE6END1
INT_L_X6Y57.SE2BEG1.SE6END1
INT_R_X7Y56.IMUX11.SE2END1
CLBLM_R_X7Y56.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y57.IMUX26.SW2END1
CLBLM_R_X5Y57.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X6Y58.SE2BEG2.SS6END2
INT_R_X7Y57.SS2BEG2.SE2END2
INT_R_X7Y55.IMUX6.SS2END2
CLBLM_R_X7Y55.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y56.SW2BEG1.SE6END1
INT_L_X4Y55.ER1BEG2.SW2END1
INT_R_X5Y55.IMUX44.ER1END2
CLBLM_R_X5Y55.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y65.SL1BEG0.SR1BEG_S0
INT_R_X3Y64.ER1BEG1.SL1END0
INT_L_X4Y64.EE2BEG1.ER1END1
INT_L_X6Y64.SS6BEG1.EE2END1
INT_L_X6Y58.SW2BEG1.SS6END1
INT_R_X5Y57.IMUX20.SW2END1
CLBLM_R_X5Y57.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X5Y51.IMUX3.NR1END1
CLBLM_R_X5Y51.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y52.IMUX11.SS2END1
CLBLM_R_X5Y52.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y54.IMUX3.SS2END1
CLBLM_R_X5Y54.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y52.IMUX27.NL1END2
CLBLM_R_X5Y52.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y54.IMUX26.SS2END1
CLBLM_R_X5Y54.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X5Y51.NL1BEG2.SW2END2
INT_R_X5Y52.IMUX28.NL1END2
CLBLM_R_X5Y52.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y51.IMUX25.GFAN0
CLBLM_R_X5Y51.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X2Y65.SE6BEG1.LH6
INT_L_X4Y61.SW2BEG1.SE6END1
INT_R_X3Y60.SE6BEG1.SW2END1
INT_R_X5Y56.SS2BEG1.SE6END1
INT_R_X5Y54.SS2BEG1.SS2END1
INT_R_X5Y52.SS2BEG1.SS2END1
INT_R_X5Y50.NR1BEG1.SS2END1
INT_R_X5Y51.GFAN0.NR1END1
INT_R_X5Y51.IMUX33.GFAN0
CLBLM_R_X5Y51.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X6Y58.SS6BEG2.SS6END2
INT_L_X6Y52.SW2BEG2.SS6END2
INT_R_X5Y51.IMUX36.SW2END2
CLBLM_R_X5Y51.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y65.SE2BEG2.SL1END2
INT_L_X4Y64.SW6BEG2.SE2END2
INT_L_X2Y60.SE6BEG2.SW6END2
INT_L_X4Y56.SL1BEG2.SE6END2
INT_L_X4Y55.SS2BEG2.SL1END2
INT_L_X4Y53.SE6BEG2.SS2END2
INT_L_X6Y49.ER1BEG3.SE6END2
INT_R_X7Y49.IMUX7.ER1END3
CLBLM_R_X7Y49.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y67.EE4BEG3.NN2END3
INT_L_X6Y67.SS2BEG3.EE4END3
INT_L_X6Y65.SS6BEG3.SS2END3
INT_L_X6Y59.SS6BEG3.SS6END3
INT_L_X6Y53.SS6BEG3.SS6END3
INT_L_X6Y47.EE2BEG3.SS6END3
INT_L_X8Y47.IMUX_L7.EE2END3
CLBLM_L_X8Y47.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X2Y64.EE4BEG2.SW2END2
INT_L_X6Y64.SS6BEG2.EE4END2
INT_L_X6Y58.WW2BEG2.SS6END2
INT_L_X4Y58.SW6BEG2.WW2END2
INT_L_X2Y54.SE6BEG2.SW6END2
INT_L_X4Y50.SE2BEG2.SE6END2
INT_R_X5Y49.FAN_ALT5.SE2END2
INT_R_X5Y49.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y49.IMUX3.FAN_BOUNCE5
CLBLM_R_X5Y49.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y65.SR1BEG_S0.SR1END3
INT_R_X3Y65.SE2BEG0.SR1BEG_S0
INT_L_X4Y64.SE6BEG0.SE2END0
INT_L_X6Y60.SS6BEG0.SE6END0
INT_L_X6Y54.SS6BEG0.SS6END0
INT_L_X6Y48.SW2BEG0.SS6END0
INT_R_X5Y47.IMUX9.SW2END0
CLBLM_R_X5Y47.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y93.NW2BEG2.WW2END1
INT_L_X4Y94.NL1BEG1.NW2END2
INT_L_X4Y95.IMUX_L9.NL1END1
CLBLL_L_X4Y95.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y96.IMUX_L3.NW2END2
CLBLL_L_X4Y96.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X5Y93.NN2BEG2.WW2END1
INT_R_X5Y95.NW2BEG2.NN2END2
INT_L_X4Y96.IMUX_L19.NW2END2
CLBLL_L_X4Y96.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y94.IMUX_L26.NL1END1
CLBLL_L_X4Y94.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y78.NN6BEG0.NN6END0
INT_L_X4Y84.NR1BEG0.NN6END0
INT_L_X4Y85.IMUX_L0.NR1END0
CLBLL_L_X4Y85.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X5Y85.WL1BEG0.WL1END1
INT_L_X4Y85.IMUX_L25.WL1END0
CLBLL_L_X4Y85.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X5Y91.IMUX20.WW2END1
CLBLM_R_X5Y91.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X5Y89.IMUX39.EE2END3
CLBLM_R_X5Y89.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y77.LVB_L0.LVB_L12
INT_L_X2Y89.NE6BEG2.LVB_L12
INT_L_X4Y93.NL1BEG1.NE6END2
INT_L_X4Y94.IMUX_L9.NL1END1
CLBLL_L_X4Y94.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X7Y91.NN2BEG2.NN2END2
INT_R_X7Y93.WW2BEG1.NN2END2
INT_R_X5Y93.WR1BEG3.WW2END1
INT_L_X4Y93.IMUX_L23.WR1END3
CLBLL_L_X4Y93.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X5Y91.IMUX3.WW2END1
CLBLM_R_X5Y91.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X8Y83.LH0.LV_L18
INT_R_X3Y83.NN6BEG3.LH0
INT_R_X3Y89.EE2BEG3.NN6END3
INT_R_X5Y89.IMUX6.EE2END3
CLBLM_R_X5Y89.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y72.NW6BEG0.NE2END0
INT_L_X2Y76.LV_L0.NW6END0
INT_L_X2Y85.NE6BEG1.LV_L9
INT_L_X4Y89.EL1BEG0.NE6END1
INT_R_X5Y89.IMUX16.EL1END0
CLBLM_R_X5Y89.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X2Y67.NN2BEG3.NN2END3
INT_L_X2Y69.NE6BEG3.NN2END3
INT_L_X4Y73.NN6BEG3.NE6END3
INT_L_X4Y79.NN6BEG3.NN6END3
INT_L_X4Y85.NE2BEG3.NN6END3
INT_R_X5Y86.IMUX6.NE2END3
CLBLM_R_X5Y86.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y88.IMUX16.NL1END0
CLBLM_R_X5Y88.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y65.SW2BEG2.SL1END2
INT_L_X2Y64.LVB_L0.SW2END2
INT_L_X2Y76.LVB_L0.LVB_L12
INT_L_X2Y88.EE4BEG2.LVB_L12
INT_L_X6Y88.NE2BEG2.EE4END2
INT_R_X7Y89.NN2BEG2.NE2END2
INT_R_X7Y91.WW2BEG1.NN2END2
INT_R_X5Y91.IMUX19.WW2END1
CLBLM_R_X5Y91.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X5Y87.NL1BEG0.NR1END1
INT_R_X5Y88.IMUX0.NL1END0
CLBLM_R_X5Y88.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y87.IMUX10.NR1END1
CLBLM_R_X5Y87.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y85.IMUX11.WL1END1
CLBLM_R_X5Y85.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y85.IMUX27.WL1END1
CLBLM_R_X5Y85.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X5Y83.IMUX0.NW2END0
CLBLM_R_X5Y83.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y74.NE6BEG1.LH6
INT_L_X4Y78.NR1BEG1.NE6END1
INT_L_X4Y79.IMUX_L10.NR1END1
CLBLL_L_X4Y79.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X6Y85.WL1BEG1.SE6END2
INT_R_X5Y85.NL1BEG1.WL1END1
INT_R_X5Y86.NR1BEG1.NL1END1
INT_R_X5Y87.IMUX19.NR1END1
CLBLM_R_X5Y87.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y65.LH12.SR1END3
INT_R_X3Y65.NN6BEG0.LH12
INT_R_X3Y71.NE2BEG0.NN6END0
INT_L_X4Y72.NN6BEG0.NE2END0
INT_L_X4Y78.NE6BEG0.NN6END0
INT_L_X6Y82.NW2BEG0.NE6END0
INT_R_X5Y83.IMUX16.NW2END0
CLBLM_R_X5Y83.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y74.IMUX_L6.WR1END3
CLBLL_L_X4Y74.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y66.NE6BEG2.LOGIC_OUTS16
INT_R_X5Y70.NW2BEG2.NE6END2
INT_L_X4Y71.LVB_L0.NW2END2
INT_L_X4Y83.NN6BEG2.LVB_L12
INT_L_X4Y89.SE6BEG2.NN6END2
INT_L_X6Y85.SW2BEG2.SE6END2
INT_R_X5Y84.SS6BEG2.SW2END2
INT_R_X5Y78.WW2BEG2.SS6END2
INT_R_X3Y78.NW2BEG3.WW2END2
INT_L_X2Y79.NE2BEG3.NW2END3
INT_R_X3Y80.IMUX6.NE2END3
CLBLM_R_X3Y80.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y74.IMUX_L14.WR1END3
CLBLL_L_X4Y74.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y65.LVB_L0.LH6
INT_L_X2Y65.NN6BEG2.LVB_L0
INT_L_X2Y71.NN6BEG2.NN6END2
INT_L_X2Y77.NE2BEG2.NN6END2
INT_R_X3Y78.EL1BEG1.NE2END2
INT_L_X4Y78.IMUX_L10.EL1END1
CLBLL_L_X4Y78.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y66.SL1BEG2.LOGIC_OUTS16
INT_R_X3Y65.SR1BEG3.SL1END2
INT_R_X3Y64.LH12.SR1END3
INT_R_X3Y64.NE6BEG0.LH12
INT_R_X5Y68.NW2BEG0.NE6END0
INT_L_X4Y69.NN6BEG0.NW2END0
INT_L_X4Y75.NR1BEG0.NN6END0
INT_L_X4Y76.IMUX_L9.NR1END0
CLBLL_L_X4Y76.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y74.IMUX_L23.WR1END3
CLBLL_L_X4Y74.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y65.LH0.SR1END3
INT_L_X8Y65.LV_L0.LH0
INT_L_X8Y74.LH0.LV_L9
INT_L_X2Y74.EE4BEG1.LH6
INT_L_X6Y74.WR1BEG2.EE4END1
INT_R_X5Y74.WR1BEG3.WR1END2
INT_L_X4Y74.IMUX_L37.WR1END3
CLBLL_L_X4Y74.CLBLL_L_D4.CLBLL_IMUX37
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y66.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y65.WL1BEG2.SR1END3
INT_L_X2Y65.NN2BEG3.WL1END2
INT_L_X2Y67.EL1BEG2.NN2END3
INT_R_X3Y67.EL1BEG1.EL1END2
INT_L_X4Y67.IMUX_L18.EL1END1
CLBLL_L_X4Y67.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.$auto$xilinx_dffopt.cc:347:execute$19774
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15923.A[6]
INT_R_X3Y78.FAN_ALT1.LOGIC_OUTS17
INT_R_X3Y78.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y78.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y78.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y78.WL1BEG2.LOGIC_OUTS17
INT_L_X2Y78.SR1BEG3.WL1END2
INT_L_X2Y78.BYP_ALT0.SR1END_N3_3
INT_L_X2Y78.BYP_L0.BYP_ALT0
CLBLL_L_X2Y78.CLBLL_L_AX.CLBLL_BYP0
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y78.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y80.NL1BEG2.NN2END3
INT_R_X3Y81.IMUX3.NL1END2
CLBLM_R_X3Y81.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.$auto$xilinx_dffopt.cc:347:execute$19772
# routing for net tpu_inst.uart_ctrl_u.$techmap19365$abc$15846$auto$blifparse.cc:536:parse_blif$15901.A[1]
INT_R_X3Y78.IMUX39.LOGIC_OUTS21
CLBLM_R_X3Y78.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y78.NR1BEG3.LOGIC_OUTS21
INT_R_X3Y79.NE2BEG3.NR1END3
INT_L_X4Y80.WR1BEG_S0.NE2END3
INT_R_X3Y81.IMUX9.WR1END0
CLBLM_R_X3Y81.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.$auto$xilinx_dffopt.cc:347:execute$19770
# routing for net tpu_inst.uart_ctrl_u.$techmap19370$abc$15846$auto$blifparse.cc:536:parse_blif$15904.A[0]
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y84.SR1BEG1.LOGIC_OUTS_L8
INT_L_X2Y83.IMUX_L3.SR1END1
CLBLL_L_X2Y83.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y84.ER1BEG3.LOGIC_OUTS_L16
INT_R_X3Y84.LH0.ER1END3
INT_L_X2Y84.NN6BEG1.LH6
INT_L_X2Y90.NE2BEG1.NN6END1
INT_R_X3Y91.IMUX11.NE2END1
CLBLM_R_X3Y91.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.$auto$xilinx_dffopt.cc:347:execute$19768
# routing for net tpu_inst.uart_ctrl_u.$techmap19362$abc$15846$auto$blifparse.cc:536:parse_blif$15899.A[3]
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y84.IMUX_L9.LOGIC_OUTS_L18
CLBLL_L_X2Y84.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3877[0]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3877[1]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3877[2]
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[7]
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[6]
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[5]
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3877[3]
# routing for net tpu_inst.uart_ctrl_u.weight_seq_idx[0]
INT_L_X2Y82.ER1BEG2.LOGIC_OUTS_L1
INT_R_X3Y82.SS2BEG2.ER1END2
INT_R_X3Y80.SR1BEG3.SS2END2
INT_R_X3Y79.SW2BEG3.SR1END3
INT_L_X2Y78.SS6BEG3.SW2END3
INT_L_X2Y72.SL1BEG3.SS6END3
INT_L_X2Y71.BYP_ALT7.SL1END3
INT_L_X2Y71.BYP_L7.BYP_ALT7
CLBLL_L_X2Y71.CLBLL_L_DX.CLBLL_BYP7
INT_L_X2Y83.BYP_ALT5.NR1END1
INT_L_X2Y83.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y83.IMUX_L23.BYP_BOUNCE5
CLBLL_L_X2Y83.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y84.NL1BEG_N3.NL1END0
INT_L_X2Y84.FAN_ALT5.NL1BEG_N3
INT_L_X2Y84.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y84.IMUX_L33.FAN_BOUNCE5
CLBLL_L_X2Y84.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y82.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X2Y82.CLBLL_L_B2.CLBLL_IMUX19
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y82.NR1BEG1.LOGIC_OUTS_L1
INT_L_X2Y83.NL1BEG0.NR1END1
INT_L_X2Y84.IMUX_L16.NL1END0
CLBLL_L_X2Y84.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.uart_ctrl_u.$techmap19353$abc$15846$auto$blifparse.cc:536:parse_blif$15891.A[2]
INT_L_X2Y80.NR1BEG0.NL1END0
INT_L_X2Y81.IMUX_L9.NR1END0
CLBLL_L_X2Y81.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y79.IMUX_L23.NL1END_S3_0
CLBLL_L_X2Y79.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y82.IMUX_L25.BYP_BOUNCE_N3_7
CLBLL_L_X2Y82.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y79.NL1BEG0.LOGIC_OUTS_L19
INT_L_X2Y80.NN2BEG0.NL1END0
INT_L_X2Y81.BYP_ALT7.NN2END_S2_0
INT_L_X2Y81.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y82.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X2Y82.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.A[6]
INT_R_X3Y81.WL1BEG2.LOGIC_OUTS11
INT_L_X2Y81.IMUX_L6.WL1END2
CLBLL_L_X2Y81.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y81.WR1BEG2.LOGIC_OUTS19
INT_L_X2Y81.SR1BEG2.WR1END2
INT_L_X2Y80.SS2BEG2.SR1END2
INT_L_X2Y78.IMUX_L6.SS2END2
CLBLL_L_X2Y78.CLBLL_L_A1.CLBLL_IMUX6
INT_R_X3Y81.SR1BEG_S0.LOGIC_OUTS11
INT_R_X3Y81.BYP_ALT1.SR1BEG_S0
INT_R_X3Y81.BYP1.BYP_ALT1
CLBLM_R_X3Y81.CLBLM_M_AX.CLBLM_BYP1
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y81.IMUX10.LOGIC_OUTS19
CLBLM_R_X3Y81.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y82.NN2BEG0.WR1END0
INT_L_X2Y84.IMUX_L0.NN2END0
CLBLL_L_X2Y84.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y81.WR1BEG_S0.LOGIC_OUTS11
INT_L_X2Y82.IMUX_L16.WR1END0
CLBLL_L_X2Y82.CLBLL_L_B3.CLBLL_IMUX16
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y81.NR1BEG3.LOGIC_OUTS11
INT_R_X3Y82.NW2BEG3.NR1END3
INT_L_X2Y83.IMUX_L37.NW2END3
CLBLL_L_X2Y83.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.uart_ctrl_u.$techmap19351$abc$15846$auto$blifparse.cc:536:parse_blif$15887.A[1]
INT_L_X2Y83.BYP_ALT7.NR1END3
INT_L_X2Y83.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y84.IMUX_L3.BYP_BOUNCE_N3_7
CLBLL_L_X2Y84.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y82.NR1BEG3.LOGIC_OUTS_L11
INT_L_X2Y83.IMUX_L46.NR1END3
CLBLL_L_X2Y83.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.C[7]
# routing for net $PACKER_GND_NET$legal2353
# routing for net $PACKER_GND_NET$legal2351
# routing for net $PACKER_GND_NET$legal2349
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15909.A[3]
INT_R_X3Y83.FAN_ALT0.SW2END_N0_3
INT_R_X3Y83.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y82.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X3Y82.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y81.IMUX0.NN2END0
CLBLM_R_X3Y81.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y78.SW2BEG3.NW6END_S0_0
INT_L_X2Y78.IMUX_L0.SW2END_N0_3
CLBLL_L_X2Y78.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y79.NN2BEG0.NW6END0
INT_R_X3Y81.IMUX8.NN2END0
CLBLM_R_X3Y81.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y83.SW2BEG3.NW2END_S0_0
INT_R_X3Y83.NL1BEG_N3.SW2END_N0_3
INT_R_X3Y83.NW2BEG3.NL1BEG_N3
INT_L_X2Y84.IMUX_L6.NW2END3
CLBLL_L_X2Y84.CLBLL_L_A1.CLBLL_IMUX6
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y71.NE6BEG0.LOGIC_OUTS18
INT_R_X5Y75.NW6BEG0.NE6END0
INT_R_X3Y79.NE6BEG0.NW6END0
INT_R_X5Y83.NW2BEG0.NE6END0
INT_L_X4Y83.WW2BEG3.NW2END_S0_0
INT_L_X2Y83.IMUX_L39.WW2END3
CLBLL_L_X2Y83.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$fsm_map.cc:170:map_fsm$3877[4]
# routing for net tpu_inst.uart_ctrl_u.$techmap19356$abc$15846$auto$blifparse.cc:536:parse_blif$15886.A[4]
INT_L_X2Y83.FAN_ALT2.LOGIC_OUTS_L19
INT_L_X2Y83.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y83.FAN_ALT4.FAN_BOUNCE2
INT_L_X2Y83.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y82.IMUX_L13.FAN_BOUNCE_S3_4
CLBLL_L_X2Y82.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y82.IMUX_L9.WL1END0
CLBLL_L_X2Y82.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y83.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y82.WL1BEG0.SE2END1
INT_L_X2Y82.IMUX_L33.WL1END0
CLBLL_L_X2Y82.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y84.IMUX_L19.NR1END1
CLBLL_L_X2Y84.CLBLL_L_B2.CLBLL_IMUX19
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y83.NR1BEG1.LOGIC_OUTS_L19
INT_L_X2Y84.NN2BEG1.NR1END1
INT_L_X2Y86.WW4BEG1.NN2END1
INT_R_X1Y86.ER1BEG2.EE4END1
INT_L_X2Y86.IMUX_L21.ER1END2
CLBLL_L_X2Y86.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.uart_ctrl_u.$techmap19356$abc$15846$auto$blifparse.cc:536:parse_blif$15886.A[3]
INT_L_X2Y82.IMUX_L10.LOGIC_OUTS_L19
CLBLL_L_X2Y82.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y82.IMUX_L23.NL1END_S3_0
CLBLL_L_X2Y82.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y84.WR1BEG1.NE2END0
INT_L_X2Y84.IMUX_L25.WR1END1
CLBLL_L_X2Y84.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y82.NL1BEG0.LOGIC_OUTS_L19
INT_L_X2Y83.NE2BEG0.NL1END0
INT_R_X3Y84.NN2BEG0.NE2END0
INT_R_X3Y86.WR1BEG1.NN2END0
INT_L_X2Y86.IMUX_L33.WR1END1
CLBLL_L_X2Y86.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.uart_ctrl_u.$techmap19356$abc$15846$auto$blifparse.cc:536:parse_blif$15886.A[1]
INT_L_X2Y78.SR1BEG1.SR1BEG_S0
INT_L_X2Y77.SL1BEG1.SR1END1
INT_L_X2Y76.SL1BEG1.SL1END1
INT_L_X2Y75.SW2BEG1.SL1END1
INT_R_X1Y74.SS6BEG1.SW2END1
INT_R_X1Y68.ER1BEG2.SS6END1
INT_L_X2Y68.CTRL_L1.ER1END2
CLBLL_L_X2Y68.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y79.SL1BEG3.LOGIC_OUTS_L17
INT_L_X2Y78.SR1BEG_S0.SL1END3
INT_L_X2Y78.ER1BEG1.SR1BEG_S0
INT_R_X3Y78.SS2BEG1.ER1END1
INT_R_X3Y76.SE2BEG1.SS2END1
INT_L_X4Y75.SW6BEG1.SE2END1
INT_L_X2Y71.CTRL_L0.SW6END1
CLBLL_L_X2Y71.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y83.IMUX_L20.NL1END2
CLBLL_L_X2Y83.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y82.FAN_ALT3.NN2END3
INT_L_X2Y82.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y82.IMUX_L5.FAN_BOUNCE3
CLBLL_L_X2Y82.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y82.IMUX_L30.NN2END3
CLBLL_L_X2Y82.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y84.IMUX_L26.NL1END1
CLBLL_L_X2Y84.CLBLL_L_B4.CLBLL_IMUX26
CLBLL_L_X2Y79.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y79.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y80.NN2BEG3.NR1END3
INT_L_X2Y82.NL1BEG2.NN2END3
INT_L_X2Y83.NL1BEG1.NL1END2
INT_L_X2Y84.NW2BEG1.NL1END1
INT_R_X1Y85.NE2BEG1.NW2END1
INT_L_X2Y86.NL1BEG0.NE2END1
INT_L_X2Y86.IMUX_L23.NL1END_S3_0
CLBLL_L_X2Y86.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.CO[3]
CLBLL_L_X4Y61.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_mlp_layer[2]$legal2347
# routing for net $PACKER_GND_NET$legal2345
# routing for net tpu_mlp_layer[1]$legal2343
# routing for net tpu_inst.uart_ctrl_u.$techmap19356$abc$15846$auto$blifparse.cc:536:parse_blif$15886.A[0]
INT_L_X2Y80.FAN_ALT4.LOGIC_OUTS_L18
INT_L_X2Y80.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y79.IMUX_L21.FAN_BOUNCE_S3_4
CLBLL_L_X2Y79.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y80.NL1BEG1.LOGIC_OUTS_L10
INT_L_X2Y81.IMUX_L26.NL1END1
CLBLL_L_X2Y81.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y82.FAN_ALT5.NN2END2
INT_L_X2Y82.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y82.IMUX_L3.FAN_BOUNCE5
CLBLL_L_X2Y82.CLBLL_L_A2.CLBLL_IMUX3
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y80.NN2BEG2.LOGIC_OUTS_L10
INT_L_X2Y82.IMUX_L21.NN2END2
CLBLL_L_X2Y82.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y86.SL1BEG3.NE2END3
INT_L_X2Y85.SL1BEG3.SL1END3
INT_L_X2Y84.IMUX_L14.SL1END3
CLBLL_L_X2Y84.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X2Y80.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y80.NL1BEG_N3.LOGIC_OUTS_L18
INT_L_X2Y80.NE2BEG3.NL1BEG_N3
INT_R_X3Y81.NW6BEG3.NE2END3
INT_R_X1Y85.NE2BEG3.NW6END3
INT_L_X2Y86.IMUX_L30.NE2END3
CLBLL_L_X2Y86.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:306:combine_resets$4091
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y70.EE2BEG1.LOGIC_OUTS19
INT_R_X5Y70.SS6BEG1.EE2END1
INT_R_X5Y64.SS6BEG1.SS6END1
INT_R_X5Y58.WW2BEG1.SS6END1
INT_R_X3Y58.SR1BEG2.WW2END1
INT_R_X3Y57.CTRL1.SR1END2
CLBLM_R_X3Y57.CLBLM_M_SR.CLBLM_CTRL1

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.genblk1.O[3]
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.Y[2]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y72.ER1BEG1.LOGIC_OUTS22
INT_L_X4Y72.NE2BEG1.ER1END1
INT_R_X5Y73.WR1BEG2.NE2END1
INT_L_X4Y73.IMUX_L4.WR1END2
CLBLL_L_X4Y73.CLBLL_LL_A6.CLBLL_IMUX4

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.Y[1]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y72.SL1BEG3.LOGIC_OUTS21
INT_R_X3Y71.FAN_ALT3.SL1END3
INT_R_X3Y71.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y71.IMUX5.FAN_BOUNCE3
CLBLM_R_X3Y71.CLBLM_L_A6.CLBLM_IMUX5

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.Y[0]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y72.SE2BEG2.LOGIC_OUTS20
INT_L_X4Y71.IMUX_L12.SE2END2
CLBLL_L_X4Y71.CLBLL_LL_B6.CLBLL_IMUX12

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4098
INT_R_X5Y74.EE2BEG2.SE2END2
INT_R_X7Y74.FAN_ALT7.EE2END2
INT_R_X7Y74.FAN7.FAN_ALT7
CLBLM_R_X7Y74.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y81.NW2BEG2.NE6END2
INT_L_X4Y82.EL1BEG1.NW2END2
INT_R_X5Y82.FAN_ALT6.EL1END1
INT_R_X5Y82.FAN6.FAN_ALT6
CLBLM_R_X5Y82.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y75.NN2BEG1.EE2END1
INT_R_X5Y77.FAN_ALT6.NN2END1
INT_R_X5Y77.FAN6.FAN_ALT6
CLBLM_R_X5Y77.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y79.SL1BEG2.EE2END2
INT_R_X7Y78.FAN_ALT7.SL1END2
INT_R_X7Y78.FAN7.FAN_ALT7
CLBLM_R_X7Y78.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y60.NR1BEG1.EL1END1
INT_R_X5Y61.FAN_ALT6.NR1END1
INT_R_X5Y61.FAN6.FAN_ALT6
CLBLM_R_X5Y61.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y74.SW6BEG2.SE2END2
INT_R_X3Y70.SE6BEG2.SW6END2
INT_R_X5Y66.EE2BEG2.SE6END2
INT_R_X7Y66.FAN_ALT7.EE2END2
INT_R_X7Y66.FAN7.FAN_ALT7
CLBLM_R_X7Y66.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y79.BYP_ALT2.NN2END2
INT_R_X5Y79.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y79.FAN_ALT1.BYP_BOUNCE2
INT_R_X5Y79.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y79.FAN_ALT6.FAN_BOUNCE1
INT_R_X5Y79.FAN6.FAN_ALT6
CLBLM_R_X5Y79.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y73.FAN_ALT6.SS2END1
INT_R_X5Y73.FAN6.FAN_ALT6
CLBLM_R_X5Y73.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y77.NN2BEG2.NE2END2
INT_R_X5Y79.EE2BEG2.NN2END2
INT_R_X7Y79.FAN_ALT7.EE2END2
INT_R_X7Y79.FAN7.FAN_ALT7
CLBLM_R_X7Y79.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y76.NW2BEG2.NR1END2
INT_R_X3Y77.NE6BEG2.NW2END2
INT_R_X5Y81.EE2BEG2.NE6END2
INT_R_X7Y81.FAN_ALT7.EE2END2
INT_R_X7Y81.FAN7.FAN_ALT7
CLBLM_R_X7Y81.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y75.SS6BEG1.EE2END1
INT_R_X5Y69.SS2BEG1.SS6END1
INT_R_X5Y67.FAN_ALT6.SS2END1
INT_R_X5Y67.FAN6.FAN_ALT6
CLBLM_R_X5Y67.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y75.NR1BEG2.ER1END2
INT_L_X4Y76.NE2BEG2.NR1END2
INT_R_X5Y77.LVB12.NE2END2
INT_R_X5Y65.SW6BEG2.LVB0
INT_R_X3Y61.SE2BEG2.SW6END2
INT_L_X4Y60.EL1BEG1.SE2END2
INT_R_X5Y60.SS2BEG1.EL1END1
INT_R_X5Y58.FAN_ALT6.SS2END1
INT_R_X5Y58.FAN6.FAN_ALT6
CLBLM_R_X5Y58.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y75.ER1BEG2.LOGIC_OUTS9
INT_L_X4Y75.SE2BEG2.ER1END2
INT_R_X5Y74.SS2BEG2.SE2END2
INT_R_X5Y72.SS2BEG2.SS2END2
INT_R_X5Y70.EE2BEG2.SS2END2
INT_R_X7Y70.FAN_ALT7.EE2END2
INT_R_X7Y70.FAN7.FAN_ALT7
CLBLM_R_X7Y70.CLBLM_M_CE.CLBLM_FAN7
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y75.EE2BEG1.LOGIC_OUTS9
INT_R_X5Y75.SS2BEG1.EE2END1
INT_R_X5Y73.SS2BEG1.SS2END1
INT_R_X5Y71.FAN_ALT6.SS2END1
INT_R_X5Y71.FAN6.FAN_ALT6
CLBLM_R_X5Y71.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4116
INT_R_X5Y76.NW2BEG1.NE2END1
INT_L_X4Y77.SS6BEG0.NW2END1
INT_L_X4Y71.SS6BEG0.SS6END0
INT_L_X4Y65.ER1BEG1.SS6END0
INT_R_X5Y65.FAN_ALT6.ER1END1
INT_R_X5Y65.FAN6.FAN_ALT6
CLBLM_R_X5Y65.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y75.EL1BEG1.LOGIC_OUTS10
INT_L_X4Y75.NE2BEG1.EL1END1
INT_R_X5Y76.FAN_ALT6.NE2END1
INT_R_X5Y76.FAN6.FAN_ALT6
CLBLM_R_X5Y76.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y57.FAN_ALT7.EE2END2
INT_R_X5Y57.FAN7.FAN_ALT7
CLBLM_R_X5Y57.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y58.NW2BEG2.NR1END2
INT_L_X4Y59.EL1BEG1.NW2END2
INT_R_X5Y59.FAN_ALT6.EL1END1
INT_R_X5Y59.FAN6.FAN_ALT6
CLBLM_R_X5Y59.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y75.SS6BEG2.LOGIC_OUTS10
INT_R_X3Y69.SS6BEG2.SS6END2
INT_R_X3Y63.SS6BEG2.SS6END2
INT_R_X3Y57.EE2BEG2.SS6END2
INT_R_X5Y57.NR1BEG2.EE2END2
INT_R_X5Y58.FAN_ALT7.NR1END2
INT_R_X5Y58.FAN7.FAN_ALT7
CLBLM_R_X5Y58.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.uart_ctrl_u.$techmap19345$abc$15846$auto$blifparse.cc:536:parse_blif$15882.A[0]
INT_R_X3Y82.NW6BEG3.LOGIC_OUTS11
INT_R_X1Y86.EL1BEG2.NW6END3
INT_L_X2Y86.FAN_ALT5.EL1END2
INT_L_X2Y86.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y86.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X2Y86.CLBLL_L_A5.CLBLL_IMUX9
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y82.SL1BEG3.LOGIC_OUTS11
INT_R_X3Y81.SS2BEG3.SL1END3
INT_R_X3Y79.SS2BEG3.SS2END3
INT_R_X3Y77.SS2BEG3.SS2END3
INT_R_X3Y75.IMUX23.SS2END3
CLBLM_R_X3Y75.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4122
INT_L_X4Y79.SS2BEG1.SS2END1
INT_L_X4Y77.SS2BEG1.SS2END1
INT_L_X4Y75.SE2BEG1.SS2END1
INT_R_X5Y74.FAN_ALT6.SE2END1
INT_R_X5Y74.FAN6.FAN_ALT6
CLBLM_R_X5Y74.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y81.SE2BEG2.LOGIC_OUTS14
INT_L_X4Y80.SS6BEG2.SE2END2
INT_L_X4Y74.SS6BEG2.SS6END2
INT_L_X4Y68.SE2BEG2.SS6END2
INT_R_X5Y67.FAN_ALT7.SE2END2
INT_R_X5Y67.FAN7.FAN_ALT7
CLBLM_R_X5Y67.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y79.SE2BEG1.SS2END1
INT_R_X5Y78.FAN_ALT6.SE2END1
INT_R_X5Y78.FAN6.FAN_ALT6
CLBLM_R_X5Y78.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y81.SE2BEG1.EL1END1
INT_R_X5Y80.NR1BEG1.SE2END1
INT_R_X5Y81.FAN_ALT6.NR1END1
INT_R_X5Y81.FAN6.FAN_ALT6
CLBLM_R_X5Y81.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y81.SL1BEG1.EL1END1
INT_L_X4Y80.SS2BEG1.SL1END1
INT_L_X4Y78.SW6BEG1.SS2END1
INT_L_X2Y74.SE6BEG1.SW6END1
INT_L_X4Y70.SS6BEG1.SE6END1
INT_L_X4Y64.SE2BEG1.SS6END1
INT_R_X5Y63.FAN_ALT6.SE2END1
INT_R_X5Y63.FAN6.FAN_ALT6
CLBLM_R_X5Y63.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y81.SS6BEG2.LOGIC_OUTS14
INT_R_X3Y75.SE6BEG2.SS6END2
INT_R_X5Y71.SL1BEG2.SE6END2
INT_R_X5Y70.FAN_ALT7.SL1END2
INT_R_X5Y70.FAN7.FAN_ALT7
CLBLM_R_X5Y70.CLBLM_M_CE.CLBLM_FAN7
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y81.EL1BEG1.LOGIC_OUTS14
INT_L_X4Y81.SS2BEG1.EL1END1
INT_L_X4Y79.SS6BEG1.SS2END1
INT_L_X4Y73.SS6BEG1.SS6END1
INT_L_X4Y67.SE2BEG1.SS6END1
INT_R_X5Y66.FAN_ALT6.SE2END1
INT_R_X5Y66.FAN6.FAN_ALT6
CLBLM_R_X5Y66.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4134
CLBLM_R_X3Y96.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y96.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y96.FAN_ALT1.NL1BEG_N3
INT_R_X3Y96.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y96.FAN_ALT6.FAN_BOUNCE1
INT_R_X3Y96.FAN6.FAN_ALT6
CLBLM_R_X3Y96.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.genblk1.C[3]
# routing for net rst_counter[1]$legal2359
# routing for net rst_counter[0]$legal2357
# routing for net rst_counter[0]$legal2355
# routing for net tpu_inst.uart_ctrl_u.$techmap19341$abc$15846$auto$blifparse.cc:536:parse_blif$15879.A[0]
INT_L_X2Y67.IMUX_L2.SS2END0
CLBLL_L_X2Y67.CLBLL_LL_A2.CLBLL_IMUX2
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y78.SW2BEG2.LOGIC_OUTS16
INT_L_X2Y77.SS2BEG2.SW2END2
INT_L_X2Y75.SE6BEG2.SS2END2
INT_L_X4Y71.SW6BEG2.SE6END2
INT_L_X2Y67.SS2BEG2.SW6END2
INT_L_X2Y65.IMUX_L22.SS2END2
CLBLL_L_X2Y65.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X2Y56.IMUX_L9.NR1END0
CLBLL_L_X2Y56.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y55.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y55.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y63.SR1BEG1.SW2END0
INT_L_X2Y62.SS2BEG1.SR1END1
INT_L_X2Y60.SL1BEG1.SS2END1
INT_L_X2Y59.IMUX_L10.SL1END1
CLBLL_L_X2Y59.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y65.SS6BEG0.SS2END0
INT_L_X2Y59.SL1BEG0.SS6END0
INT_L_X2Y58.IMUX_L9.SL1END0
CLBLL_L_X2Y58.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y61.NL1BEG0.SW6END0
INT_L_X2Y61.BYP_ALT7.NL1END_S3_0
INT_L_X2Y61.BYP_BOUNCE7.BYP_ALT7
INT_L_X2Y62.IMUX_L33.BYP_BOUNCE_N3_7
CLBLL_L_X2Y62.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y56.EL1BEG_N3.NR1END0
INT_R_X3Y55.NR1BEG3.EL1END3
INT_R_X3Y56.IMUX6.NR1END3
CLBLM_R_X3Y56.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X2Y67.SL1BEG0.SS2END0
INT_L_X2Y66.IMUX_L17.SL1END0
CLBLL_L_X2Y66.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X4Y65.SW2BEG0.SE6END0
INT_R_X3Y64.SW2BEG0.SW2END0
INT_L_X2Y63.IMUX_L10.SW2END0
CLBLL_L_X2Y63.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y54.ER1BEG2.SR1END1
INT_R_X3Y54.SL1BEG2.ER1END2
INT_R_X3Y53.IMUX20.SL1END2
CLBLM_R_X3Y53.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X2Y69.WW4BEG1.SW6END0
INT_R_X1Y69.SS6BEG1.EE4END1
INT_R_X1Y63.SE6BEG1.SS6END1
INT_R_X3Y59.SS6BEG1.SE6END1
INT_R_X3Y53.WL1BEG0.SS6END1
INT_L_X2Y53.IMUX_L9.WL1END0
CLBLL_L_X2Y53.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y54.IMUX_L3.SR1END1
CLBLL_L_X2Y54.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y69.SS2BEG0.SW6END0
INT_L_X2Y67.SS2BEG0.SS2END0
INT_L_X2Y65.SW6BEG0.SS2END0
INT_L_X0Y61.SW6BEG0.SW6END0
INT_R_X1Y57.EL1BEG_N3.SE6END0
INT_L_X2Y56.IMUX_L14.EL1END3
CLBLL_L_X2Y56.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y55.NR1BEG0.SS6END0
INT_L_X2Y56.FAN_ALT0.NR1END0
INT_L_X2Y56.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y55.IMUX_L14.FAN_BOUNCE_S3_0
CLBLL_L_X2Y55.CLBLL_L_B1.CLBLL_IMUX14
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y78.SE6BEG0.LOGIC_OUTS8
INT_R_X5Y74.SW2BEG0.SE6END0
INT_L_X4Y73.SW6BEG0.SW2END0
INT_L_X2Y69.SE6BEG0.SW6END0
INT_L_X4Y65.SW6BEG0.SE6END0
INT_L_X2Y61.SS6BEG0.SW6END0
INT_L_X2Y55.SR1BEG1.SS6END0
INT_L_X2Y54.SL1BEG1.SR1END1
INT_L_X2Y53.IMUX_L19.SL1END1
CLBLL_L_X2Y53.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.X[0]
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5342.X[0]
# routing for net tpu_inst.mlp_u.$auto$pmux2shiftx.cc:714:execute$4567.Y[2]
# routing for net tpu_inst.mlp_u.$auto$pmux2shiftx.cc:714:execute$4567.Y[1]
# routing for net tpu_inst.mlp_u.$techmap18447$abc$16767$auto$blifparse.cc:536:parse_blif$16888.A[0]
INT_L_X4Y69.IMUX_L2.LOGIC_OUTS_L9
CLBLL_L_X4Y69.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y69.SE2BEG1.LOGIC_OUTS_L9
INT_R_X5Y68.WL1BEG0.SE2END1
INT_L_X4Y68.IMUX_L2.WL1END0
CLBLL_L_X4Y68.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.$auto$pmux2shiftx.cc:714:execute$4567.Y[0]
# routing for net tpu_inst.mlp_u.$techmap18450$abc$16767$auto$blifparse.cc:536:parse_blif$16884.A[1]
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y71.IMUX_L0.LOGIC_OUTS_L12
CLBLL_L_X4Y71.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[4]
CLBLL_L_X4Y62.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y62.WR1BEG3.LOGIC_OUTS_L20
INT_R_X3Y62.BYP_ALT3.WR1END3
INT_R_X3Y62.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y63.BYP_ALT0.BYP_BOUNCE_N3_3
INT_R_X3Y63.BYP0.BYP_ALT0
CLBLM_R_X3Y63.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_u.$procmux$2589.Y[4]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y63.SW6BEG2.LOGIC_OUTS16
INT_R_X1Y59.SS2BEG2.SW6END2
INT_R_X1Y57.ER1BEG3.SS2END2
INT_L_X2Y57.SE2BEG3.ER1END3
INT_R_X3Y56.SW2BEG3.SE2END3
INT_L_X2Y55.SL1BEG3.SW2END3
INT_L_X2Y54.SR1BEG_S0.SL1END3
INT_L_X2Y54.BYP_ALT4.SR1BEG_S0
INT_L_X2Y54.BYP_L4.BYP_ALT4
CLBLL_L_X2Y54.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.uart_ctrl_u.act_seq_idx[1]
INT_L_X2Y67.FAN_ALT1.SR1END2
INT_L_X2Y67.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y67.IMUX_L4.FAN_BOUNCE1
CLBLL_L_X2Y67.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X2Y66.SL1BEG3.SW6END3
INT_L_X2Y65.FAN_ALT3.SL1END3
INT_L_X2Y65.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y65.IMUX_L35.FAN_BOUNCE3
CLBLL_L_X2Y65.CLBLL_LL_C6.CLBLL_IMUX35
INT_L_X2Y56.IMUX_L5.FAN_BOUNCE3
CLBLL_L_X2Y56.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y55.IMUX_L5.FAN_BOUNCE3
CLBLL_L_X2Y55.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X5Y71.SS6BEG3.SS6END3
INT_R_X5Y65.SS6BEG3.SS6END3
INT_R_X5Y59.WL1BEG2.SS6END3
INT_L_X4Y59.WW2BEG2.WL1END2
INT_L_X2Y59.IMUX_L5.WW2END2
CLBLL_L_X2Y59.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y58.WL1BEG2.SS6END3
INT_L_X2Y58.IMUX_L5.WL1END2
CLBLL_L_X2Y58.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y69.SS6BEG1.SS6END1
INT_L_X2Y63.SL1BEG1.SS6END1
INT_L_X2Y62.IMUX_L34.SL1END1
CLBLL_L_X2Y62.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y56.WL1BEG2.SS6END3
INT_R_X3Y56.IMUX5.WL1END2
CLBLM_R_X3Y56.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y81.SS6BEG3.LOGIC_OUTS3
INT_R_X3Y75.LH0.SS6END3
INT_L_X2Y75.SS6BEG1.LH6
INT_L_X2Y69.SL1BEG1.SS6END1
INT_L_X2Y68.SR1BEG2.SL1END1
INT_L_X2Y67.SL1BEG2.SR1END2
INT_L_X2Y66.IMUX_L12.SL1END2
CLBLL_L_X2Y66.CLBLL_LL_B6.CLBLL_IMUX12
INT_R_X3Y64.SL1BEG3.SS6END3
INT_R_X3Y63.WL1BEG2.SL1END3
INT_L_X2Y63.IMUX_L5.WL1END2
CLBLL_L_X2Y63.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y53.NL1BEG2.NL1BEG_N3
INT_L_X2Y54.EL1BEG1.NL1END2
INT_R_X3Y54.SL1BEG1.EL1END1
INT_R_X3Y53.IMUX34.SL1END1
CLBLM_R_X3Y53.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X2Y53.IMUX_L5.NL1BEG_N3
CLBLL_L_X2Y53.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y55.SE2BEG3.SS2END3
INT_R_X3Y54.WL1BEG2.SE2END3
INT_L_X2Y54.IMUX_L5.WL1END2
CLBLL_L_X2Y54.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X5Y71.WW2BEG3.SS6END3
INT_R_X3Y71.SS2BEG3.WW2END3
INT_R_X3Y69.SS6BEG3.SS2END3
INT_R_X3Y63.SS6BEG3.SS6END3
INT_R_X3Y57.SW2BEG3.SS6END3
INT_L_X2Y56.FAN_ALT3.SW2END3
INT_L_X2Y56.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y56.IMUX_L13.FAN_BOUNCE3
CLBLL_L_X2Y56.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y78.SS2BEG3.SS2END3
INT_R_X3Y76.SS6BEG3.SS2END3
INT_R_X3Y70.SS6BEG3.SS6END3
INT_R_X3Y64.SS6BEG3.SS6END3
INT_R_X3Y58.SW2BEG3.SS6END3
INT_L_X2Y57.SS2BEG3.SW2END3
INT_L_X2Y55.FAN_ALT3.SS2END3
INT_L_X2Y55.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y55.IMUX_L13.FAN_BOUNCE3
CLBLL_L_X2Y55.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y81.SE6BEG3.LOGIC_OUTS3
INT_R_X5Y77.SS6BEG3.SE6END3
INT_R_X5Y71.SW2BEG3.SS6END3
INT_L_X4Y70.SW6BEG3.SW2END3
INT_L_X2Y66.SE6BEG3.SW6END3
INT_L_X4Y62.SS6BEG3.SE6END3
INT_L_X4Y56.SW6BEG3.SS6END3
INT_L_X2Y53.NL1BEG_N3.SW6END_N0_3
INT_L_X2Y53.IMUX_L13.NL1BEG_N3
CLBLL_L_X2Y53.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y80.SL1BEG3.SL1END3
INT_R_X3Y79.SR1BEG_S0.SL1END3
INT_R_X3Y79.SW2BEG0.SR1BEG_S0
INT_L_X2Y78.IMUX_L9.SW2END0
CLBLL_L_X2Y78.CLBLL_L_A5.CLBLL_IMUX9
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y81.SL1BEG3.LOGIC_OUTS3
INT_R_X3Y80.SS2BEG3.SL1END3
INT_R_X3Y79.FAN_ALT0.SS2END_N0_3
INT_R_X3Y79.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y78.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X3Y78.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[3]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y61.NL1BEG0.LOGIC_OUTS_L23
INT_L_X4Y62.NN2BEG0.NL1END0
INT_L_X4Y64.BYP_ALT0.NN2END0
INT_L_X4Y64.BYP_L0.BYP_ALT0
CLBLL_L_X4Y64.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.$procmux$2589.Y[3]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y64.SE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y63.EL1BEG1.SE2END2
INT_L_X6Y63.SE2BEG1.EL1END1
INT_R_X7Y62.BYP_ALT4.SE2END1
INT_R_X7Y62.BYP4.BYP_ALT4
CLBLM_R_X7Y62.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.uart_ctrl_u.act_seq_idx[0]
INT_L_X2Y81.BYP_ALT5.BYP_BOUNCE0
INT_L_X2Y81.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y81.IMUX_L5.BYP_BOUNCE5
CLBLL_L_X2Y81.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X2Y81.BYP_ALT0.LOGIC_OUTS_L0
INT_L_X2Y81.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y81.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y81.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y81.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y80.NR1BEG3.EL1END3
INT_R_X3Y81.IMUX6.NR1END3
CLBLM_R_X3Y81.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y81.SL1BEG0.LOGIC_OUTS_L0
INT_L_X2Y80.ER1BEG1.SL1END0
INT_R_X3Y80.SS2BEG1.ER1END1
INT_R_X3Y78.IMUX3.SS2END1
CLBLM_R_X3Y78.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[2]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y61.NE2BEG0.LOGIC_OUTS_L22
INT_R_X5Y62.NW6BEG0.NE2END0
INT_R_X3Y66.EL1BEG_N3.NW6END0
INT_L_X4Y65.NR1BEG3.EL1END3
INT_L_X4Y66.FAN_ALT1.NR1END3
INT_L_X4Y66.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y66.BYP_ALT2.FAN_BOUNCE1
INT_L_X4Y66.BYP_L2.BYP_ALT2
CLBLL_L_X4Y66.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.$procmux$2589.Y[2]
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y66.ER1BEG1.LOGIC_OUTS_L18
INT_R_X5Y66.SE2BEG1.ER1END1
INT_L_X6Y65.NR1BEG1.SE2END1
INT_L_X6Y66.EL1BEG0.NR1END1
INT_R_X7Y65.BYP_ALT7.EL1END_S3_0
INT_R_X7Y65.BYP7.BYP_ALT7
CLBLM_R_X7Y65.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.uart_ctrl_u.$techmap19381$abc$15846$auto$blifparse.cc:536:parse_blif$15921.A[0]
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y71.WW4BEG2.LOGIC_OUTS_L10
INT_R_X1Y71.SE2BEG2.EE4END2
INT_L_X2Y70.NN6BEG2.SE2END2
INT_L_X2Y76.NN6BEG2.NN6END2
INT_L_X2Y82.NR1BEG2.NN6END2
INT_L_X2Y83.IMUX_L21.NR1END2
CLBLL_L_X2Y83.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[1]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y61.NL1BEG2.LOGIC_OUTS_L21
INT_L_X4Y62.NN2BEG2.NL1END2
INT_L_X4Y64.BYP_ALT2.NN2END2
INT_L_X4Y64.BYP_L2.BYP_ALT2
CLBLL_L_X4Y64.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.$procmux$2589.Y[1]
CLBLL_L_X4Y64.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y64.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X5Y63.EL1BEG2.EL1END3
INT_L_X6Y63.SE2BEG2.EL1END2
INT_R_X7Y62.BYP_ALT3.SE2END2
INT_R_X7Y62.BYP3.BYP_ALT3
CLBLM_R_X7Y62.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.uart_ctrl_u.weight_seq_idx[1]
INT_L_X2Y67.SR1BEG2.SS6END1
INT_L_X2Y66.SR1BEG3.SR1END2
INT_L_X2Y66.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y66.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X1Y69.SE6BEG0.SS6END0
INT_R_X3Y65.WL1BEG_N3.SE6END0
INT_L_X2Y64.IMUX_L38.WL1END3
CLBLL_L_X2Y64.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X2Y53.IMUX_L23.SR1END3
CLBLL_L_X2Y53.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y54.SR1BEG3.SR1END2
INT_L_X2Y53.IMUX_L39.SR1END3
CLBLL_L_X2Y53.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y52.IMUX_L0.SR1END_N3_3
CLBLL_L_X2Y52.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y70.WW4BEG1.SS6END0
INT_R_X1Y70.SS6BEG1.EE4END1
INT_R_X1Y64.SS6BEG1.SS6END1
INT_R_X1Y58.SE2BEG1.SS6END1
INT_L_X2Y57.IMUX_L19.SE2END1
CLBLL_L_X2Y57.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y58.IMUX_L39.WL1END3
CLBLL_L_X2Y58.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y82.SW2BEG0.LOGIC_OUTS_L0
INT_R_X1Y81.SS6BEG0.SW2END0
INT_R_X1Y75.SS6BEG0.SS6END0
INT_R_X1Y69.SS6BEG0.SS6END0
INT_R_X1Y63.SE6BEG0.SS6END0
INT_R_X3Y59.WL1BEG_N3.SE6END0
INT_L_X2Y58.IMUX_L30.WL1END3
CLBLL_L_X2Y58.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y54.IMUX_L14.SR1END2
CLBLL_L_X2Y54.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y82.SS2BEG0.LOGIC_OUTS_L0
INT_L_X2Y80.WW4BEG1.SS2END0
INT_R_X1Y80.SE2BEG1.EE4END1
INT_L_X2Y79.SS6BEG1.SE2END1
INT_L_X2Y73.SS6BEG1.SS6END1
INT_L_X2Y67.SS6BEG1.SS6END1
INT_L_X2Y61.SS6BEG1.SS6END1
INT_L_X2Y55.SR1BEG2.SS6END1
INT_L_X2Y54.SS2BEG2.SR1END2
INT_L_X2Y52.SR1BEG3.SS2END2
INT_L_X2Y52.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y52.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y77.IMUX2.SW2END0
CLBLM_R_X3Y77.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y82.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y82.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y82.SE6BEG0.LOGIC_OUTS_L0
INT_L_X4Y78.SW2BEG0.SE6END0
INT_R_X3Y77.SW2BEG0.SW2END0
INT_L_X2Y76.SS6BEG0.SW2END0
INT_L_X2Y70.SE2BEG0.SS6END0
INT_R_X3Y69.SW2BEG0.SE2END0
INT_L_X2Y68.IMUX_L2.SW2END0
CLBLL_L_X2Y68.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.weight_seq_idx[2]
INT_R_X1Y82.SR1BEG3.WR1END3
INT_R_X1Y81.SS2BEG3.SR1END3
INT_R_X1Y79.SS6BEG3.SS2END3
INT_R_X1Y73.SS6BEG3.SS6END3
INT_R_X1Y67.SE2BEG3.SS6END3
INT_L_X2Y66.IMUX_L14.SE2END3
CLBLL_L_X2Y66.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X1Y65.SE2BEG2.SS6END2
INT_L_X2Y64.IMUX_L44.SE2END2
CLBLL_L_X2Y64.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X2Y54.FAN_ALT4.WR1END0
INT_L_X2Y54.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y53.IMUX_L21.FAN_BOUNCE_S3_4
CLBLL_L_X2Y53.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y80.SR1BEG3.SS2END2
INT_L_X2Y79.SS2BEG3.SR1END3
INT_L_X2Y77.SS6BEG3.SS2END3
INT_L_X2Y71.SS6BEG3.SS6END3
INT_L_X2Y65.SW6BEG3.SS6END3
INT_L_X0Y61.SW6BEG3.SW6END3
INT_R_X1Y57.SE6BEG3.SE6END3
INT_R_X3Y53.WL1BEG2.SE6END3
INT_L_X2Y53.IMUX_L36.WL1END2
CLBLL_L_X2Y53.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y54.NW2BEG0.WR1END0
INT_R_X1Y55.NN2BEG0.NW2END0
INT_R_X1Y57.NE2BEG0.NN2END0
INT_L_X2Y58.SL1BEG0.NE2END0
INT_L_X2Y57.IMUX_L25.SL1END0
CLBLL_L_X2Y57.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y58.IMUX_L36.SE2END2
CLBLL_L_X2Y58.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y82.SS2BEG2.LOGIC_OUTS_L2
INT_L_X2Y80.WL1BEG1.SS2END2
INT_R_X1Y80.SR1BEG2.WL1END1
INT_R_X1Y79.SS2BEG2.SR1END2
INT_R_X1Y77.SS6BEG2.SS2END2
INT_R_X1Y71.SS6BEG2.SS6END2
INT_R_X1Y65.SS6BEG2.SS6END2
INT_R_X1Y59.SE2BEG2.SS6END2
INT_L_X2Y58.IMUX_L20.SE2END2
CLBLL_L_X2Y58.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X1Y70.LVB12.LVB0
INT_R_X1Y58.SS6BEG2.LVB0
INT_R_X1Y52.ER1BEG3.SS6END2
INT_L_X2Y52.NE2BEG3.ER1END3
INT_R_X3Y53.WR1BEG_S0.NE2END3
INT_L_X2Y54.IMUX_L16.WR1END0
CLBLL_L_X2Y54.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y82.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y83.IMUX_L33.NL1END1
CLBLL_L_X2Y83.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X2Y84.IMUX_L20.NN2END2
CLBLL_L_X2Y84.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y82.WW4BEG2.LOGIC_OUTS_L2
INT_R_X1Y82.EL1BEG1.EE4END2
INT_L_X2Y82.IMUX_L34.EL1END1
CLBLL_L_X2Y82.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y82.NN2BEG2.LOGIC_OUTS_L2
INT_L_X2Y84.NW2BEG2.NN2END2
INT_R_X1Y85.EL1BEG1.NW2END2
INT_L_X2Y85.NE2BEG1.EL1END1
INT_R_X3Y86.WR1BEG2.NE2END1
INT_L_X2Y86.IMUX_L20.WR1END2
CLBLL_L_X2Y86.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y82.WR1BEG3.LOGIC_OUTS_L2
INT_R_X1Y82.LVB12.WR1END3
INT_R_X1Y70.WW4BEG2.LVB0
INT_L_X2Y70.SL1BEG2.EE4END2
INT_L_X2Y69.SR1BEG3.SL1END2
INT_L_X2Y68.IMUX_L7.SR1END3
CLBLL_L_X2Y68.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.$auto$alumacc.cc:512:replace_alu$5348.genblk1.O[0]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y61.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y60.WL1BEG2.SR1END3
INT_R_X3Y60.NN2BEG3.WL1END2
INT_R_X3Y62.NL1BEG2.NN2END3
INT_R_X3Y63.NL1BEG1.NL1END2
INT_R_X3Y64.EL1BEG0.NL1END1
INT_L_X4Y64.NR1BEG0.EL1END0
INT_L_X4Y65.BYP_ALT0.NR1END0
INT_L_X4Y65.BYP_L0.BYP_ALT0
CLBLL_L_X4Y65.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.$procmux$2589.Y[0]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y65.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y65.SE2BEG3.ER1END3
INT_L_X6Y64.SL1BEG3.SE2END3
INT_L_X6Y63.SE2BEG3.SL1END3
INT_R_X7Y62.BYP_ALT6.SE2END3
INT_R_X7Y62.BYP6.BYP_ALT6
CLBLM_R_X7Y62.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.uart_ctrl_u.weight_seq_idx[4]
INT_L_X2Y66.IMUX_L26.SS2END1
CLBLL_L_X2Y66.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y65.SR1BEG3.SS6END2
INT_L_X2Y64.IMUX_L47.SR1END3
CLBLL_L_X2Y64.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y53.IMUX_L34.SR1BEG_S0
CLBLL_L_X2Y53.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y55.SW2BEG2.SS2END2
INT_R_X1Y54.ER1BEG3.SW2END2
INT_L_X2Y54.SL1BEG3.ER1END3
INT_L_X2Y53.SR1BEG_S0.SL1END3
INT_L_X2Y53.IMUX_L42.SR1BEG_S0
CLBLL_L_X2Y53.CLBLL_L_D6.CLBLL_IMUX42
INT_L_X2Y57.IMUX_L14.SS2END2
CLBLL_L_X2Y57.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y58.IMUX_L37.SL1END2
CLBLL_L_X2Y58.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y59.SL1BEG2.SS6END2
INT_L_X2Y58.IMUX_L21.SL1END2
CLBLL_L_X2Y58.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y86.SE2BEG2.LOGIC_OUTS_L2
INT_R_X3Y85.SL1BEG2.SE2END2
INT_R_X3Y84.SW2BEG2.SL1END2
INT_L_X2Y83.SS6BEG2.SW2END2
INT_L_X2Y77.SS6BEG2.SS6END2
INT_L_X2Y71.SS6BEG2.SS6END2
INT_L_X2Y65.SS6BEG2.SS6END2
INT_L_X2Y59.SS2BEG2.SS6END2
INT_L_X2Y57.SS2BEG2.SS2END2
INT_L_X2Y55.FAN_ALT5.SS2END2
INT_L_X2Y55.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y55.FAN_ALT2.FAN_BOUNCE5
INT_L_X2Y55.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y55.FAN_ALT4.FAN_BOUNCE2
INT_L_X2Y55.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y54.IMUX_L13.FAN_BOUNCE_S3_4
CLBLL_L_X2Y54.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y84.IMUX_L21.SS2END2
CLBLL_L_X2Y84.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y86.SS2BEG2.LOGIC_OUTS_L2
INT_L_X2Y84.SS2BEG2.SS2END2
INT_L_X2Y82.IMUX_L6.SS2END2
CLBLL_L_X2Y82.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y86.SR1BEG3.LOGIC_OUTS_L2
INT_L_X2Y86.BYP_ALT0.SR1END_N3_3
INT_L_X2Y86.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y86.IMUX_L34.BYP_BOUNCE0
CLBLL_L_X2Y86.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y71.IMUX_L20.SW2END1
CLBLL_L_X2Y71.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y86.EL1BEG1.LOGIC_OUTS_L2
INT_R_X3Y86.SS2BEG1.EL1END1
INT_R_X3Y84.SS6BEG1.SS2END1
INT_R_X3Y78.SS6BEG1.SS6END1
INT_R_X3Y72.SW2BEG1.SS6END1
INT_L_X2Y71.SL1BEG1.SW2END1
INT_L_X2Y70.SS2BEG1.SL1END1
INT_L_X2Y68.SS2BEG1.SS2END1
INT_L_X2Y66.IMUX_L3.SS2END1
CLBLL_L_X2Y66.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16877.A[5]
INT_L_X4Y64.SL1BEG1.EL1END1
INT_L_X4Y63.WW2BEG1.SL1END1
INT_L_X2Y63.ER1BEG2.WW2END1
INT_R_X3Y63.IMUX5.ER1END2
CLBLM_R_X3Y63.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y63.NR1BEG2.LOGIC_OUTS_L10
INT_L_X4Y64.IMUX_L5.NR1END2
CLBLL_L_X4Y64.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y64.NW2BEG2.NW2END2
INT_L_X2Y65.NL1BEG1.NW2END2
INT_L_X2Y66.EE2BEG1.NL1END1
INT_L_X4Y66.IMUX_L34.EE2END1
CLBLL_L_X4Y66.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X4Y63.NW2BEG2.LOGIC_OUTS_L10
INT_R_X3Y64.EL1BEG1.NW2END2
INT_L_X4Y64.IMUX_L34.EL1END1
CLBLL_L_X4Y64.CLBLL_L_C6.CLBLL_IMUX34
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y63.NN2BEG2.LOGIC_OUTS_L10
INT_L_X4Y65.IMUX_L5.NN2END2
CLBLL_L_X4Y65.CLBLL_L_A6.CLBLL_IMUX5

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16877.A[1]
INT_R_X3Y63.IMUX6.SE2END3
CLBLM_R_X3Y63.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y63.ER1BEG_S0.SE2END3
INT_L_X4Y64.IMUX_L9.ER1END0
CLBLL_L_X4Y64.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y65.WL1BEG2.SE6END3
INT_L_X4Y65.NL1BEG2.WL1END2
INT_L_X4Y66.IMUX_L20.NL1END2
CLBLL_L_X4Y66.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X3Y65.EL1BEG2.LOGIC_OUTS17
INT_L_X4Y65.SL1BEG2.EL1END2
INT_L_X4Y64.IMUX_L21.SL1END2
CLBLL_L_X4Y64.CLBLL_L_C4.CLBLL_IMUX21
CLBLM_R_X3Y65.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y65.SW2BEG3.LOGIC_OUTS17
INT_L_X2Y64.SE2BEG3.SW2END3
INT_R_X3Y63.NN6BEG3.SE2END3
INT_R_X3Y69.SE6BEG3.NN6END3
INT_R_X5Y65.SW2BEG3.SE6END3
INT_L_X4Y65.IMUX_L0.SW2END_N0_3
CLBLL_L_X4Y65.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ub_b_wr_valid
INT_R_X3Y43.SE2BEG0.SR1BEG_S0
INT_L_X4Y42.NR1BEG0.SE2END0
INT_L_X4Y43.BYP_ALT0.NR1END0
INT_L_X4Y43.BYP_L0.BYP_ALT0
CLBLL_L_X4Y43.CLBLL_L_AX.CLBLL_BYP0
INT_R_X3Y45.ER1BEG_S0.LOGIC_OUTS11
INT_L_X4Y46.SS2BEG0.ER1END0
INT_L_X4Y44.IMUX_L10.SS2END0
CLBLL_L_X4Y44.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y43.NR1BEG3.SS2END3
INT_R_X3Y44.NR1BEG3.NR1END3
INT_R_X3Y45.FAN_ALT3.NR1END3
INT_R_X3Y45.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y45.IMUX5.FAN_BOUNCE3
CLBLM_R_X3Y45.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y42.SL1BEG1.ER1END1
INT_R_X3Y41.IMUX34.SL1END1
CLBLM_R_X3Y41.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y45.SS2BEG3.LOGIC_OUTS11
INT_R_X3Y43.SR1BEG_S0.SS2END3
INT_R_X3Y43.SW2BEG0.SR1BEG_S0
INT_L_X2Y42.ER1BEG1.SW2END0
INT_R_X3Y42.IMUX34.ER1END1
CLBLM_R_X3Y42.CLBLM_L_C6.CLBLM_IMUX34
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y45.NL1BEG2.LOGIC_OUTS11
INT_R_X3Y46.NL1BEG1.NL1END2
INT_R_X3Y47.IMUX34.NL1END1
CLBLM_R_X3Y47.CLBLM_L_C6.CLBLM_IMUX34

# routing for net tpu_inst.mlp_u.ub_b_wr_data[15]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y68.SW2BEG2.LOGIC_OUTS10
INT_L_X2Y67.SE6BEG2.SW2END2
INT_L_X4Y63.SW6BEG2.SE6END2
INT_L_X2Y59.SE6BEG2.SW6END2
INT_L_X4Y55.WL1BEG1.SE6END2
INT_R_X3Y55.BYP_ALT4.WL1END1
INT_R_X3Y55.BYP4.BYP_ALT4
CLBLM_R_X3Y55.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ub_b_wr_data[14]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y68.SS6BEG1.LOGIC_OUTS19
INT_R_X3Y62.SS6BEG1.SS6END1
INT_R_X3Y56.SL1BEG1.SS6END1
INT_R_X3Y55.FAN_ALT2.SL1END1
INT_R_X3Y55.FAN2.FAN_ALT2
CLBLM_R_X3Y55.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.ub_b_wr_data[13]
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y55.ER1BEG2.LOGIC_OUTS_L19
INT_R_X3Y55.BYP_ALT3.ER1END2
INT_R_X3Y55.BYP3.BYP_ALT3
CLBLM_R_X3Y55.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ub_b_wr_data[12]
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y67.WL1BEG_N3.LOGIC_OUTS18
INT_L_X2Y66.SR1BEG_S0.WL1END3
INT_L_X2Y66.LV_L18.SR1BEG_S0
INT_L_X2Y66.LVB_L12.LV_L18
INT_L_X2Y66.SE6BEG2.LVB_L12
INT_L_X4Y62.SS6BEG2.SE6END2
INT_L_X4Y56.SW2BEG2.SS6END2
INT_R_X3Y55.FAN_ALT5.SW2END2
INT_R_X3Y55.FAN5.FAN_ALT5
CLBLM_R_X3Y55.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.ub_b_wr_data[11]
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y59.EL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y59.SS2BEG0.EL1END0
INT_R_X3Y57.BYP_ALT1.SS2END0
INT_R_X3Y57.BYP1.BYP_ALT1
CLBLM_R_X3Y57.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ub_b_wr_data[10]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y66.SS6BEG3.LOGIC_OUTS17
INT_R_X3Y60.SE6BEG3.SS6END3
INT_R_X5Y56.WL1BEG2.SE6END3
INT_L_X4Y56.WR1BEG_S0.WL1END2
INT_R_X3Y57.FAN_ALT0.WR1END0
INT_R_X3Y57.FAN0.FAN_ALT0
CLBLM_R_X3Y57.CLBLM_M_AI.CLBLM_FAN0

# routing for net tpu_inst.mlp_u.ub_b_wr_data[9]
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y64.SS6BEG1.LOGIC_OUTS_L19
INT_L_X2Y58.SE2BEG1.SS6END1
INT_R_X3Y57.BYP_ALT4.SE2END1
INT_R_X3Y57.BYP4.BYP_ALT4
CLBLM_R_X3Y57.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ub_b_wr_data[8]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y58.SL1BEG1.LOGIC_OUTS9
INT_R_X3Y57.FAN_ALT2.SL1END1
INT_R_X3Y57.FAN2.FAN_ALT2
CLBLM_R_X3Y57.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.ub_b_wr_data[7]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y57.BYP_ALT3.LOGIC_OUTS10
INT_R_X3Y57.BYP3.BYP_ALT3
CLBLM_R_X3Y57.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ub_b_wr_data[6]
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y57.FAN_ALT1.LOGIC_OUTS11
INT_R_X3Y57.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y57.FAN_ALT5.FAN_BOUNCE1
INT_R_X3Y57.FAN5.FAN_ALT5
CLBLM_R_X3Y57.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.ub_b_wr_data[5]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y48.WL1BEG0.LOGIC_OUTS_L19
INT_R_X3Y48.BYP_ALT1.WL1END0
INT_R_X3Y48.BYP1.BYP_ALT1
CLBLM_R_X3Y48.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.ub_b_wr_data[4]
CLBLM_R_X3Y47.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y47.NL1BEG0.LOGIC_OUTS19
INT_R_X3Y48.FAN_ALT0.NL1END0
INT_R_X3Y48.FAN0.FAN_ALT0
CLBLM_R_X3Y48.CLBLM_M_AI.CLBLM_FAN0

# routing for net tpu_inst.mlp_u.ub_b_wr_data[3]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y50.SR1BEG1.LOGIC_OUTS18
BRKH_INT_X3Y49.BRKH_INT_SR1END1.BRKH_INT_SR1END1_SLOW
INT_R_X3Y49.SL1BEG1.SR1END1
INT_R_X3Y48.BYP_ALT4.SL1END1
INT_R_X3Y48.BYP4.BYP_ALT4
CLBLM_R_X3Y48.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.ub_b_wr_data[2]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y48.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y48.FAN_ALT2.SR1BEG_S0
INT_R_X3Y48.FAN2.FAN_ALT2
CLBLM_R_X3Y48.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.ub_b_wr_data[1]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y55.SE6BEG3.LOGIC_OUTS11
INT_R_X5Y51.SW6BEG3.SE6END3
INT_R_X3Y48.NL1BEG_N3.SW6END_N0_3
INT_R_X3Y48.BYP_ALT3.NL1BEG_N3
INT_R_X3Y48.BYP3.BYP_ALT3
CLBLM_R_X3Y48.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.ub_b_wr_data[0]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y48.FAN_ALT5.LOGIC_OUTS16
INT_R_X3Y48.FAN5.FAN_ALT5
CLBLM_R_X3Y48.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.ub_a_wr_data[15]
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y68.SL1BEG1.LOGIC_OUTS9
INT_R_X3Y67.SS2BEG1.SL1END1
INT_R_X3Y65.SS2BEG1.SS2END1
INT_R_X3Y63.BYP_ALT4.SS2END1
INT_R_X3Y63.BYP4.BYP_ALT4
CLBLM_R_X3Y63.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.refill_data[15]
INT_R_X3Y68.IMUX33.SL1END0
CLBLM_R_X3Y68.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y74.SE6BEG0.LOGIC_OUTS_L0
INT_L_X4Y70.SW2BEG0.SE6END0
INT_R_X3Y69.SL1BEG0.SW2END0
INT_R_X3Y68.IMUX25.SL1END0
CLBLM_R_X3Y68.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ub_a_wr_data[14]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y66.SL1BEG0.LOGIC_OUTS18
INT_R_X3Y65.SS2BEG0.SL1END0
INT_R_X3Y63.FAN_ALT2.SS2END0
INT_R_X3Y63.FAN2.FAN_ALT2
CLBLM_R_X3Y63.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.refill_data[14]
INT_L_X2Y69.SE2BEG2.SW2END2
INT_R_X3Y68.IMUX36.SE2END2
CLBLM_R_X3Y68.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y74.SE6BEG3.LOGIC_OUTS_L17
INT_L_X4Y70.WL1BEG2.SE6END3
INT_R_X3Y70.SW2BEG2.WL1END2
INT_L_X2Y69.SL1BEG2.SW2END2
INT_L_X2Y68.SL1BEG2.SL1END2
INT_L_X2Y67.SE2BEG2.SL1END2
INT_R_X3Y66.IMUX20.SE2END2
CLBLM_R_X3Y66.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ub_a_wr_data[13]
CLBLM_R_X3Y66.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y66.SR1BEG2.LOGIC_OUTS19
INT_R_X3Y65.SS2BEG2.SR1END2
INT_R_X3Y63.BYP_ALT3.SS2END2
INT_R_X3Y63.BYP3.BYP_ALT3
CLBLM_R_X3Y63.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.refill_data[13]
INT_L_X2Y53.NN2BEG1.NW2END1
INT_L_X2Y55.IMUX_L41.NN2END1
CLBLL_L_X2Y55.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y48.WW4BEG1.LOGIC_OUTS_L19
INT_R_X1Y48.NE6BEG1.EE4END1
INT_R_X3Y52.NW2BEG1.NE6END1
INT_L_X2Y53.NN6BEG1.NW2END1
INT_L_X2Y59.NN6BEG1.NN6END1
INT_L_X2Y65.NE2BEG1.NN6END1
INT_R_X3Y66.IMUX41.NE2END1
CLBLM_R_X3Y66.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ub_a_wr_data[12]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y63.ER1BEG3.LOGIC_OUTS_L10
INT_R_X3Y64.FAN_ALT0.ER1END_N3_3
INT_R_X3Y64.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y63.FAN_ALT5.FAN_BOUNCE_S3_0
INT_R_X3Y63.FAN5.FAN_ALT5
CLBLM_R_X3Y63.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.refill_data[12]
INT_R_X3Y72.SE6BEG2.SS2END2
INT_R_X5Y68.WL1BEG1.SE6END2
INT_L_X4Y68.SW2BEG1.WL1END1
INT_R_X3Y67.IMUX20.SW2END1
CLBLM_R_X3Y67.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y74.SS2BEG2.LOGIC_OUTS2
INT_R_X3Y72.SW6BEG2.SS2END2
INT_R_X1Y68.ER1BEG3.SW6END2
INT_L_X2Y68.SL1BEG3.ER1END3
INT_L_X2Y67.SS2BEG3.SL1END3
INT_L_X2Y65.SS2BEG3.SS2END3
INT_L_X2Y63.IMUX_L23.SS2END3
CLBLL_L_X2Y63.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.ub_a_wr_data[11]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y61.SL1BEG3.LOGIC_OUTS_L11
INT_L_X2Y60.ER1BEG_S0.SL1END3
INT_R_X3Y61.BYP_ALT1.ER1END0
INT_R_X3Y61.BYP1.BYP_ALT1
CLBLM_R_X3Y61.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.refill_data[11]
INT_L_X2Y61.SE2BEG2.SE2END2
INT_R_X3Y60.SW2BEG2.SE2END2
INT_L_X2Y59.IMUX_L36.SW2END2
CLBLL_L_X2Y59.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y74.WW4BEG2.LOGIC_OUTS_L2
INT_R_X1Y74.SS6BEG2.EE4END2
INT_R_X1Y68.SS6BEG2.SS6END2
INT_R_X1Y62.SE2BEG2.SS6END2
INT_L_X2Y61.IMUX_L37.SE2END2
CLBLL_L_X2Y61.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.ub_a_wr_data[10]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y61.SR1BEG3.LOGIC_OUTS10
INT_R_X3Y61.FAN_ALT0.SR1END_N3_3
INT_R_X3Y61.FAN0.FAN_ALT0
CLBLM_R_X3Y61.CLBLM_M_AI.CLBLM_FAN0

# routing for net tpu_inst.mlp_u.refill_data[10]
INT_R_X3Y68.SL1BEG2.SS6END2
INT_R_X3Y67.SL1BEG2.SL1END2
INT_R_X3Y66.FAN_ALT5.SL1END2
INT_R_X3Y66.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y66.IMUX25.FAN_BOUNCE5
CLBLM_R_X3Y66.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y74.SS6BEG2.LOGIC_OUTS16
INT_R_X3Y68.SS6BEG2.SS6END2
INT_R_X3Y62.SL1BEG2.SS6END2
INT_R_X3Y61.IMUX21.SL1END2
CLBLM_R_X3Y61.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.ub_a_wr_data[9]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y63.SE2BEG1.LOGIC_OUTS_L19
INT_R_X3Y62.SL1BEG1.SE2END1
INT_R_X3Y61.BYP_ALT4.SL1END1
INT_R_X3Y61.BYP4.BYP_ALT4
CLBLM_R_X3Y61.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.refill_data[9]
INT_L_X2Y64.BYP_ALT4.SL1END1
INT_L_X2Y64.BYP_BOUNCE4.BYP_ALT4
INT_L_X2Y64.IMUX_L36.BYP_BOUNCE4
CLBLL_L_X2Y64.CLBLL_L_D2.CLBLL_IMUX36
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y74.SE6BEG1.LOGIC_OUTS19
INT_R_X5Y70.SW6BEG1.SE6END1
INT_R_X3Y66.SW2BEG1.SW6END1
INT_L_X2Y65.SL1BEG1.SW2END1
INT_L_X2Y64.FAN_ALT2.SL1END1
INT_L_X2Y64.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y63.IMUX_L46.FAN_BOUNCE_S3_2
CLBLL_L_X2Y63.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.ub_a_wr_data[8]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y60.NL1BEG1.LOGIC_OUTS10
INT_R_X3Y61.FAN_ALT2.NL1END1
INT_R_X3Y61.FAN2.FAN_ALT2
CLBLM_R_X3Y61.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.refill_data[8]
INT_L_X2Y74.WR1BEG_S0.LOGIC_OUTS_L3
INT_R_X1Y75.LV18.WR1END0
INT_R_X1Y57.EE4BEG0.LV0
INT_R_X5Y57.NN2BEG0.EE4END0
INT_R_X5Y58.WW2BEG3.NN2END_S2_0
INT_R_X3Y58.FAN_ALT3.WW2END3
INT_R_X3Y58.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y58.IMUX19.FAN_BOUNCE3
CLBLM_R_X3Y58.CLBLM_L_B2.CLBLM_IMUX19
CLBLL_L_X2Y74.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y74.SS6BEG3.LOGIC_OUTS_L3
INT_L_X2Y68.SR1BEG_S0.SS6END3
INT_L_X2Y68.SE2BEG0.SR1BEG_S0
INT_R_X3Y67.SS6BEG0.SE2END0
INT_R_X3Y61.SR1BEG1.SS6END0
INT_R_X3Y60.IMUX20.SR1END1
CLBLM_R_X3Y60.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_u.ub_a_wr_data[7]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y61.NE2BEG3.LOGIC_OUTS11
INT_L_X4Y62.SL1BEG3.NE2END3
INT_L_X4Y61.WL1BEG2.SL1END3
INT_R_X3Y61.BYP_ALT3.WL1END2
INT_R_X3Y61.BYP3.BYP_ALT3
CLBLM_R_X3Y61.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.refill_data[7]
INT_R_X7Y52.NR1BEG3.LOGIC_OUTS3
INT_R_X7Y53.LVB0.NR1END3
INT_R_X7Y53.NW6BEG2.LVB0
INT_R_X5Y57.WW2BEG1.NW6END2
INT_R_X3Y57.IMUX20.WW2END1
CLBLM_R_X3Y57.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y52.WW2BEG3.LOGIC_OUTS3
INT_R_X5Y53.NE6BEG0.WW2END_N0_3
INT_R_X7Y57.NR1BEG0.NE6END0
INT_R_X7Y58.NW2BEG0.NR1END0
INT_L_X6Y59.NW6BEG0.NW2END0
INT_L_X4Y62.SW2BEG3.NW6END_S0_0
INT_R_X3Y61.IMUX39.SW2END3
CLBLM_R_X3Y61.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.ub_a_wr_data[6]
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y61.ER1BEG2.LOGIC_OUTS_L9
INT_R_X3Y61.FAN_ALT5.ER1END2
INT_R_X3Y61.FAN5.FAN_ALT5
CLBLM_R_X3Y61.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.refill_data[6]
INT_L_X4Y57.WR1BEG3.NW6END2
INT_R_X3Y57.IMUX46.WR1END3
CLBLM_R_X3Y57.CLBLM_L_D5.CLBLM_IMUX46
CLBLM_R_X7Y52.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y52.NW2BEG2.LOGIC_OUTS16
INT_L_X6Y53.NW6BEG2.NW2END2
INT_L_X4Y57.NW2BEG2.NW6END2
INT_R_X3Y58.SW2BEG1.NW2END2
INT_L_X2Y57.EE4BEG1.SW2END1
INT_L_X6Y57.SL1BEG1.EE4END1
INT_L_X6Y56.WL1BEG0.SL1END1
INT_R_X5Y56.WW2BEG0.WL1END0
INT_R_X3Y56.NW6BEG1.WW2END0
INT_R_X1Y60.NE2BEG1.NW6END1
INT_L_X2Y61.IMUX_L26.NE2END1
CLBLL_L_X2Y61.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.ub_a_wr_data[5]
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y51.EL1BEG1.LOGIC_OUTS10
INT_L_X4Y51.SL1BEG1.EL1END1
INT_L_X4Y50.WL1BEG0.SL1END1
INT_R_X3Y50.BYP_ALT1.WL1END0
INT_R_X3Y50.BYP1.BYP_ALT1
CLBLM_R_X3Y50.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.refill_data[5]
INT_R_X5Y50.ER1BEG2.WW2END1
INT_L_X6Y50.SS2BEG2.ER1END2
INT_L_X6Y48.WW2BEG2.SS2END2
INT_L_X4Y48.IMUX_L46.WW2END2
CLBLL_L_X4Y48.CLBLL_L_D5.CLBLL_IMUX46
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y50.WW2BEG1.LOGIC_OUTS19
INT_R_X5Y50.NL1BEG1.WW2END1
INT_R_X5Y51.WR1BEG2.NL1END1
INT_L_X4Y51.WR1BEG3.WR1END2
INT_R_X3Y51.IMUX30.WR1END3
CLBLM_R_X3Y51.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.ub_a_wr_data[4]
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y49.NL1BEG0.LOGIC_OUTS19
BRKH_INT_X3Y49.BRKH_INT_NL1BEG0_SLOW.BRKH_INT_NL1BEG0
INT_R_X3Y50.FAN_ALT0.NL1END0
INT_R_X3Y50.FAN0.FAN_ALT0
CLBLM_R_X3Y50.CLBLM_M_AI.CLBLM_FAN0

# routing for net tpu_inst.mlp_u.refill_data[4]
INT_R_X5Y43.WR1BEG1.LOGIC_OUTS18
INT_L_X4Y43.NW2BEG1.WR1END1
INT_R_X3Y44.NE2BEG1.NW2END1
INT_L_X4Y45.WR1BEG2.NE2END1
INT_R_X3Y45.NN2BEG2.WR1END2
INT_R_X3Y47.IMUX36.NN2END2
CLBLM_R_X3Y47.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y43.WW2BEG0.LOGIC_OUTS18
INT_R_X3Y43.NE6BEG1.WW2END0
INT_R_X5Y47.NW2BEG1.NE6END1
INT_L_X4Y48.NW2BEG1.NW2END1
INT_R_X3Y49.IMUX41.NW2END1
CLBLM_R_X3Y49.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ub_a_wr_data[3]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y50.BYP_ALT4.LOGIC_OUTS9
INT_R_X3Y50.BYP4.BYP_ALT4
CLBLM_R_X3Y50.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.refill_data[3]
INT_R_X3Y50.IMUX33.WW2END0
CLBLM_R_X3Y50.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_R_X7Y50.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y50.WL1BEG1.LOGIC_OUTS16
INT_L_X6Y50.WL1BEG0.WL1END1
INT_R_X5Y50.WW2BEG0.WL1END0
INT_R_X3Y50.IMUX25.WW2END0
CLBLM_R_X3Y50.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.ub_a_wr_data[2]
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y50.FAN_ALT2.LOGIC_OUTS19
INT_R_X3Y50.FAN2.FAN_ALT2
CLBLM_R_X3Y50.CLBLM_M_BI.CLBLM_FAN2

# routing for net tpu_inst.mlp_u.refill_data[2]
INT_L_X6Y44.NW6BEG3.NE2END3
INT_L_X4Y48.WL1BEG1.NW6END3
INT_R_X3Y48.IMUX26.WL1END1
CLBLM_R_X3Y48.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_R_X5Y43.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X5Y43.NE2BEG3.LOGIC_OUTS3
INT_L_X6Y44.NE2BEG3.NE2END3
INT_R_X7Y45.NW6BEG3.NE2END3
INT_R_X5Y49.WR1BEG_S0.NW6END3
INT_L_X4Y50.WR1BEG1.WR1END0
INT_R_X3Y50.IMUX41.WR1END1
CLBLM_R_X3Y50.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.ub_a_wr_data[1]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y55.NL1BEG2.LOGIC_OUTS17
INT_R_X3Y56.EE2BEG2.NL1END2
INT_R_X5Y56.SW6BEG2.EE2END2
INT_R_X3Y52.SS2BEG2.SW6END2
INT_R_X3Y50.BYP_ALT3.SS2END2
INT_R_X3Y50.BYP3.BYP_ALT3
CLBLM_R_X3Y50.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_u.refill_data[1]
INT_L_X4Y55.SL1BEG0.SS6END0
INT_L_X4Y54.WL1BEG_N3.SL1END0
INT_R_X3Y54.NN2BEG0.WL1END_N1_3
INT_R_X3Y55.IMUX39.NN2END_S2_0
CLBLM_R_X3Y55.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y74.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y74.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y74.SW2BEG0.SR1BEG_S0
INT_L_X2Y73.SS2BEG0.SW2END0
INT_L_X2Y71.SE6BEG0.SS2END0
INT_L_X4Y67.SS6BEG0.SE6END0
INT_L_X4Y61.SS6BEG0.SS6END0
INT_L_X4Y55.WL1BEG_N3.SS6END0
INT_R_X3Y55.IMUX16.WL1END_N1_3
CLBLM_R_X3Y55.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_u.ub_a_wr_data[0]
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y51.EE2BEG0.LOGIC_OUTS8
INT_R_X5Y51.WR1BEG1.EE2END0
INT_L_X4Y51.WR1BEG2.WR1END1
INT_R_X3Y51.SR1BEG2.WR1END2
INT_R_X3Y50.FAN_ALT5.SR1END2
INT_R_X3Y50.FAN5.FAN_ALT5
CLBLM_R_X3Y50.CLBLM_M_CI.CLBLM_FAN5

# routing for net tpu_inst.mlp_u.refill_data[0]
INT_L_X2Y48.NL1BEG0.LOGIC_OUTS_L1
INT_L_X2Y49.EL1BEG_N3.NL1END0
INT_R_X3Y48.IMUX6.EL1END3
CLBLM_R_X3Y48.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y48.NN2BEG1.LOGIC_OUTS_L1
INT_L_X2Y50.NE2BEG1.NN2END1
INT_R_X3Y51.IMUX3.NE2END1
CLBLM_R_X3Y51.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.mmu_col1_in[7]
INT_R_X9Y50.BYP_ALT7.NE2END_S3_0
INT_R_X9Y50.BYP_BOUNCE7.BYP_ALT7
INT_R_X9Y51.IMUX25.BYP_BOUNCE_N3_7
INT_R_X9Y54.IMUX2.NR1END1
INT_R_X9Y53.NR1BEG1.NL1END1
INT_R_X9Y54.IMUX42.NR1END1
INT_R_X9Y53.IMUX0.NE2END0
INT_L_X8Y52.NE2BEG0.EE4END0
INT_R_X9Y53.IMUX40.NE2END0
INT_R_X9Y53.IMUX1.NL1END1
INT_R_X9Y52.NL1BEG1.NL1END2
INT_R_X9Y53.IMUX41.NL1END1
INT_R_X9Y51.BYP_ALT6.NL1BEG_N3
INT_R_X9Y51.BYP_BOUNCE6.BYP_ALT6
INT_R_X9Y52.IMUX8.BYP_BOUNCE_N3_6
INT_R_X9Y51.NL1BEG2.NL1BEG_N3
INT_R_X9Y52.IMUX44.NL1END2
INT_R_X3Y51.NE2BEG0.EL1END0
INT_L_X4Y52.EE4BEG0.NE2END0
INT_L_X8Y52.ER1BEG1.EE4END0
INT_R_X9Y52.IMUX42.ER1END1
INT_R_X9Y51.NL1BEG_N3.NE2END0
INT_R_X9Y51.NR1BEG3.NL1BEG_N3
INT_R_X9Y52.IMUX14.NR1END3
INT_L_X2Y50.NR1BEG1.LOGIC_OUTS_L19
INT_L_X2Y51.EL1BEG0.NR1END1
INT_R_X3Y51.SE2BEG0.EL1END0
INT_L_X4Y50.EE4BEG0.SE2END0
INT_L_X8Y50.NE2BEG0.EE4END0
INT_R_X9Y51.IMUX8.NE2END0
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y50.EE2BEG1.LOGIC_OUTS_L19
INT_L_X4Y50.IMUX_L18.EE2END1
CLBLL_L_X4Y50.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net tpu_inst.mlp_u.wf_col1_out[7]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y50.BYP_ALT0.LOGIC_OUTS_L0
INT_L_X2Y50.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y50.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y50.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.mmu_col1_in[6]
INT_R_X9Y51.BYP_ALT5.EL1END2
INT_R_X9Y51.BYP_BOUNCE5.BYP_ALT5
INT_R_X9Y51.IMUX29.BYP_BOUNCE5
INT_L_X4Y50.EL1BEG0.NN2END1
INT_R_X5Y50.NE2BEG0.EL1END0
INT_L_X6Y51.EL1BEG_N3.NE2END0
INT_R_X7Y50.NE2BEG3.EL1END3
INT_L_X8Y51.EL1BEG2.NE2END3
INT_R_X9Y51.IMUX28.EL1END2
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y46.NN2BEG1.LOGIC_OUTS_L19
INT_L_X4Y48.NN2BEG1.NN2END1
INT_L_X4Y50.IMUX_L2.NN2END1
CLBLL_L_X4Y50.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net tpu_inst.mlp_u.wf_col1_out[6]
CLBLM_R_X3Y39.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y39.NE6BEG0.LOGIC_OUTS4
INT_R_X5Y43.NW6BEG0.NE6END0
INT_R_X3Y47.EL1BEG_N3.NW6END0
INT_L_X4Y46.IMUX_L37.EL1END3
CLBLL_L_X4Y46.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.mmu_col1_in[5]
INT_R_X9Y51.BYP_ALT1.EL1END1
INT_R_X9Y51.BYP_BOUNCE1.BYP_ALT1
INT_R_X9Y51.IMUX27.BYP_BOUNCE1
INT_L_X4Y49.ER1BEG2.LOGIC_OUTS_L23
INT_R_X5Y49.SL1BEG2.ER1END2
INT_R_X5Y48.SE2BEG2.SL1END2
INT_L_X6Y47.NE6BEG2.SE2END2
INT_L_X8Y51.EL1BEG1.NE6END2
INT_R_X9Y51.IMUX10.EL1END1
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y49.NR1BEG1.LOGIC_OUTS_L23
BRKH_INT_X4Y49.BRKH_INT_NR1BEG1_SLOW.BRKH_INT_NR1BEG1
INT_L_X4Y50.IMUX_L10.NR1END1
CLBLL_L_X4Y50.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.wf_col1_out[5]
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y38.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y40.NR1BEG1.NN2END1
INT_R_X3Y41.NN2BEG1.NR1END1
INT_R_X3Y43.NN6BEG1.NN2END1
INT_R_X3Y49.EL1BEG0.NN6END1
INT_L_X4Y49.IMUX_L40.EL1END0
CLBLL_L_X4Y49.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net tpu_inst.mlp_u.mmu_col1_in[4]
INT_R_X9Y51.IMUX31.ER1END3
INT_L_X2Y51.EE2BEG1.LOGIC_OUTS_L19
INT_L_X4Y51.ER1BEG2.EE2END1
INT_R_X5Y51.NE2BEG2.ER1END2
INT_L_X6Y52.WW4BEG2.NE2END2
INT_L_X2Y52.ER1BEG2.WW4END2
INT_R_X3Y52.SE2BEG2.ER1END2
INT_L_X4Y51.EE4BEG2.SE2END2
INT_L_X8Y51.ER1BEG3.EE4END2
INT_R_X9Y51.IMUX30.ER1END3
CLBLL_L_X2Y51.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y51.SS2BEG1.LOGIC_OUTS_L19
INT_L_X2Y49.ER1BEG2.SS2END1
INT_R_X3Y49.SE2BEG2.ER1END2
INT_L_X4Y48.FAN_ALT5.SE2END2
INT_L_X4Y48.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y48.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y48.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.wf_col1_out[4]
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y50.NL1BEG0.LOGIC_OUTS_L1
INT_L_X2Y51.BYP_ALT0.NL1END0
INT_L_X2Y51.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y51.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y51.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.mmu_col1_in[3]
INT_R_X9Y49.BYP_ALT7.EL1END_S3_0
INT_R_X9Y49.BYP_BOUNCE7.BYP_ALT7
INT_R_X9Y50.IMUX41.BYP_BOUNCE_N3_7
INT_L_X8Y46.NE2BEG1.NE2END1
INT_R_X9Y47.NN2BEG1.NE2END1
INT_R_X9Y49.NW2BEG1.NN2END1
INT_L_X8Y50.EL1BEG0.NW2END1
INT_R_X9Y50.IMUX0.EL1END0
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y45.EE2BEG0.LOGIC_OUTS_L8
INT_L_X6Y45.ER1BEG1.EE2END0
INT_R_X7Y45.NE2BEG1.ER1END1
INT_L_X8Y46.WW4BEG1.NE2END1
INT_L_X4Y46.SW2BEG0.WW4END1
INT_R_X3Y45.ER1BEG1.SW2END0
INT_L_X4Y45.IMUX_L19.ER1END1
CLBLL_L_X4Y45.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.wf_col1_out[3]
CLBLM_R_X3Y38.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y38.NE6BEG0.LOGIC_OUTS4
INT_R_X5Y42.NW2BEG0.NE6END0
INT_L_X4Y43.NN2BEG0.NW2END0
INT_L_X4Y45.IMUX_L9.NN2END0
CLBLL_L_X4Y45.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.mmu_col1_in[2]
INT_R_X9Y50.BYP_ALT5.NN2END2
INT_R_X9Y50.BYP_BOUNCE5.BYP_ALT5
INT_R_X9Y50.IMUX29.BYP_BOUNCE5
INT_L_X4Y49.SE2BEG2.LOGIC_OUTS_L10
INT_R_X5Y48.EE4BEG2.SE2END2
INT_R_X9Y48.NN2BEG2.EE4END2
INT_R_X9Y50.IMUX28.NN2END2
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y49.SR1BEG3.LOGIC_OUTS_L10
INT_L_X4Y49.IMUX_L0.SR1END_N3_3
CLBLL_L_X4Y49.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.wf_col1_out[2]
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y45.NN2BEG2.LOGIC_OUTS_L2
INT_L_X2Y47.NN2BEG2.NN2END2
INT_L_X2Y49.EE2BEG2.NN2END2
INT_L_X4Y49.IMUX_L20.EE2END2
CLBLL_L_X4Y49.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.mmu_col1_in[1]
INT_R_X9Y50.IMUX43.ER1END1
INT_L_X4Y49.NE2BEG1.LOGIC_OUTS_L9
INT_R_X5Y50.EL1BEG0.NE2END1
INT_L_X6Y50.EE2BEG0.EL1END0
INT_L_X8Y50.ER1BEG1.EE2END0
INT_R_X9Y50.IMUX26.ER1END1
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y49.BYP_ALT4.LOGIC_OUTS_L9
INT_L_X4Y49.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y49.BYP_ALT3.BYP_BOUNCE4
INT_L_X4Y49.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y50.IMUX_L1.BYP_BOUNCE_N3_3
CLBLL_L_X4Y50.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.wf_col1_out[1]
CLBLM_R_X3Y41.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y41.NR1BEG0.LOGIC_OUTS0
INT_R_X3Y42.NL1BEG_N3.NR1END0
INT_R_X3Y42.EE2BEG3.NL1BEG_N3
INT_R_X5Y42.NN6BEG3.EE2END3
INT_R_X5Y48.WR1BEG_S0.NN6END3
INT_L_X4Y49.IMUX_L16.WR1END0
CLBLL_L_X4Y49.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.mmu_col1_in[0]
INT_R_X9Y50.IMUX31.SE2END3
INT_L_X4Y49.NN2BEG3.LOGIC_OUTS_L21
INT_L_X4Y51.EE4BEG3.NN2END3
INT_L_X8Y51.SE2BEG3.EE4END3
INT_R_X9Y50.IMUX14.SE2END3
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y49.NR1BEG3.LOGIC_OUTS_L21
BRKH_INT_X4Y49.BRKH_INT_NR1BEG3_SLOW.BRKH_INT_NR1BEG3
INT_L_X4Y50.IMUX_L14.NR1END3
CLBLL_L_X4Y50.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.wf_col1_out[0]
CLBLL_L_X2Y45.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y45.NN2BEG0.LOGIC_OUTS_L0
INT_L_X2Y47.NE2BEG0.NN2END0
INT_R_X3Y48.NE2BEG0.NE2END0
INT_L_X4Y49.IMUX_L17.NE2END0
CLBLL_L_X4Y49.CLBLL_LL_B3.CLBLL_IMUX17

# routing for net tpu_inst.mlp_u.mmu_col0_in[7]
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y39.EL1BEG1.LOGIC_OUTS_L10
INT_R_X3Y39.NE2BEG1.EL1END1
INT_L_X4Y40.EE4BEG1.NE2END1
INT_L_X8Y40.NE2BEG1.EE4END1
INT_R_X9Y41.IMUX25.NE2END1
INT_R_X9Y44.IMUX2.SR1BEG_S0
INT_R_X9Y43.NN2BEG0.EE2END0
INT_R_X9Y44.SR1BEG_S0.NN2END_S2_0
INT_R_X9Y44.IMUX42.SR1BEG_S0
INT_R_X9Y43.IMUX0.EE2END0
INT_R_X9Y43.IMUX40.EE2END0
INT_R_X9Y43.IMUX1.EE2END0
INT_L_X2Y39.WW4BEG0.LOGIC_OUTS_L18
INT_R_X1Y39.NE6BEG0.EE4END0
INT_R_X3Y43.EE4BEG0.NE6END0
INT_R_X7Y43.EE2BEG0.EE4END0
INT_R_X9Y43.IMUX41.EE2END0
INT_L_X2Y40.NR1BEG0.NR1END0
INT_L_X2Y41.EE2BEG0.NR1END0
INT_L_X4Y41.EE4BEG0.EE2END0
INT_L_X8Y41.NE2BEG0.EE4END0
INT_R_X9Y42.IMUX8.NE2END0
INT_R_X9Y42.IMUX44.FAN_BOUNCE1
INT_R_X9Y42.FAN_ALT1.NE2END3
INT_R_X9Y42.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y42.IMUX42.FAN_BOUNCE1
INT_L_X2Y39.NE2BEG0.LOGIC_OUTS_L18
INT_R_X3Y40.NL1BEG_N3.NE2END0
INT_R_X3Y40.NE2BEG3.NL1BEG_N3
INT_L_X4Y41.EE4BEG3.NE2END3
INT_L_X8Y41.NE2BEG3.EE4END3
INT_R_X9Y42.IMUX14.NE2END3
INT_L_X2Y39.NR1BEG0.LOGIC_OUTS_L18
INT_L_X2Y40.EE2BEG0.NR1END0
INT_L_X4Y40.EE4BEG0.EE2END0
INT_L_X8Y40.NE2BEG0.EE4END0
INT_R_X9Y41.IMUX8.NE2END0
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y39.EE2BEG0.LOGIC_OUTS_L18
INT_L_X4Y39.IMUX_L1.EE2END0
CLBLL_L_X4Y39.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.wf_col0_out[7]
CLBLL_L_X2Y36.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y36.NN2BEG2.LOGIC_OUTS_L16
INT_L_X2Y38.NL1BEG1.NN2END2
INT_L_X2Y39.IMUX_L33.NL1END1
CLBLL_L_X2Y39.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.mmu_col0_in[6]
INT_R_X9Y41.BYP_ALT5.NE2END2
INT_R_X9Y41.BYP_BOUNCE5.BYP_ALT5
INT_R_X9Y41.IMUX29.BYP_BOUNCE5
INT_L_X4Y40.EE4BEG2.LOGIC_OUTS_L16
INT_L_X8Y40.NE2BEG2.EE4END2
INT_R_X9Y41.IMUX28.NE2END2
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y40.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y40.IMUX7.ER1END3
CLBLM_R_X5Y40.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.wf_col0_out[6]
CLBLL_L_X2Y36.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X2Y36.ER1BEG_S0.LOGIC_OUTS_L15
INT_R_X3Y37.NE2BEG0.ER1END0
INT_L_X4Y38.NN2BEG0.NE2END0
INT_L_X4Y40.IMUX_L0.NN2END0
CLBLL_L_X4Y40.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.mmu_col0_in[5]
INT_R_X9Y41.BYP_ALT1.ER1END0
INT_R_X9Y41.BYP_BOUNCE1.BYP_ALT1
INT_R_X9Y41.IMUX27.BYP_BOUNCE1
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y40.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y40.EE2BEG3.NL1BEG_N3
INT_L_X6Y40.EE2BEG3.EE2END3
INT_L_X8Y40.ER1BEG_S0.EE2END3
INT_R_X9Y41.IMUX10.ER1END0
CLBLL_L_X4Y40.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y40.NL1BEG1.LOGIC_OUTS_L14
INT_L_X4Y41.IMUX_L26.NL1END1
CLBLL_L_X4Y41.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.wf_col0_out[5]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y40.NR1BEG3.LOGIC_OUTS_L11
INT_L_X2Y41.EL1BEG2.NR1END3
INT_R_X3Y41.SE2BEG2.EL1END2
INT_L_X4Y40.IMUX_L28.SE2END2
CLBLL_L_X4Y40.CLBLL_LL_C4.CLBLL_IMUX28

# routing for net tpu_inst.mlp_u.mmu_col0_in[4]
INT_R_X9Y41.IMUX31.ER1END3
INT_L_X4Y41.EE4BEG2.LOGIC_OUTS_L10
INT_L_X8Y41.ER1BEG3.EE4END2
INT_R_X9Y41.IMUX30.ER1END3
CLBLL_L_X4Y41.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y41.SS2BEG2.LOGIC_OUTS_L10
INT_L_X4Y39.SE2BEG2.SS2END2
INT_R_X5Y38.FAN_ALT5.SE2END2
INT_R_X5Y38.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y38.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y38.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.wf_col0_out[4]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y41.EE2BEG3.LOGIC_OUTS_L11
INT_L_X4Y41.IMUX_L23.EE2END3
CLBLL_L_X4Y41.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.mmu_col0_in[3]
INT_R_X9Y39.BYP_ALT7.ER1END3
INT_R_X9Y39.BYP_BOUNCE7.BYP_ALT7
INT_R_X9Y40.IMUX41.BYP_BOUNCE_N3_7
INT_L_X4Y40.EL1BEG_N3.EL1END0
INT_R_X5Y39.ER1BEG_S0.EL1END3
INT_L_X6Y40.EL1BEG_N3.ER1END0
INT_R_X7Y39.EL1BEG2.EL1END3
INT_L_X8Y39.ER1BEG3.EL1END2
INT_R_X9Y40.IMUX0.ER1END_N3_3
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y40.EL1BEG1.LOGIC_OUTS_L16
INT_R_X3Y40.EL1BEG0.EL1END1
INT_L_X4Y40.IMUX_L1.EL1END0
CLBLL_L_X4Y40.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.mlp_u.wf_col0_out[3]
CLBLL_L_X2Y40.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X2Y40.IMUX_L10.LOGIC_OUTS_L9
CLBLL_L_X2Y40.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.mmu_col0_in[2]
INT_R_X9Y40.BYP_ALT5.EL1END2
INT_R_X9Y40.BYP_BOUNCE5.BYP_ALT5
INT_R_X9Y40.IMUX29.BYP_BOUNCE5
INT_R_X5Y40.SE2BEG2.EL1END2
INT_L_X6Y39.ER1BEG3.SE2END2
INT_R_X7Y39.NE2BEG3.ER1END3
INT_L_X8Y40.EL1BEG2.NE2END3
INT_R_X9Y40.IMUX28.EL1END2
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y42.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X3Y41.SE2BEG3.EL1END3
INT_L_X4Y40.EL1BEG2.SE2END3
INT_R_X5Y40.IMUX27.EL1END2
CLBLM_R_X5Y40.CLBLM_M_B4.CLBLM_IMUX27

# routing for net tpu_inst.mlp_u.wf_col0_out[2]
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X2Y42.IMUX_L20.LOGIC_OUTS_L14
CLBLL_L_X2Y42.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.mmu_col0_in[1]
INT_R_X9Y40.IMUX43.SE2END1
INT_L_X4Y42.EE2BEG0.LOGIC_OUTS_L8
INT_L_X6Y42.SL1BEG0.EE2END0
INT_L_X6Y41.WW2BEG0.SL1END0
INT_L_X4Y41.NE6BEG1.WW2END0
INT_L_X6Y45.SE6BEG1.NE6END1
INT_L_X8Y41.SE2BEG1.SE6END1
INT_R_X9Y40.IMUX26.SE2END1
CLBLL_L_X4Y42.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y42.NL1BEG_N3.LOGIC_OUTS_L8
INT_L_X4Y42.IMUX_L14.NL1BEG_N3
CLBLL_L_X4Y42.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.wf_col0_out[1]
CLBLL_L_X2Y42.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y42.EE2BEG1.LOGIC_OUTS_L23
INT_L_X4Y42.IMUX_L10.EE2END1
CLBLL_L_X4Y42.CLBLL_L_A4.CLBLL_IMUX10

# routing for net tpu_inst.mlp_u.mmu_col0_in[0]
INT_R_X9Y40.IMUX31.EE2END3
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X5Y39.NE2BEG0.LOGIC_OUTS8
INT_L_X6Y40.NR1BEG0.NE2END0
INT_L_X6Y41.EL1BEG_N3.NR1END0
INT_R_X7Y40.EE2BEG3.EL1END3
INT_R_X9Y40.IMUX14.EE2END3
CLBLM_R_X5Y39.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y39.FAN_ALT5.LOGIC_OUTS16
INT_R_X5Y39.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y39.IMUX11.FAN_BOUNCE5
CLBLM_R_X5Y39.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.wf_col0_out[0]
CLBLL_L_X2Y39.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y39.ER1BEG1.LOGIC_OUTS_L22
INT_R_X3Y39.EE2BEG1.ER1END1
INT_R_X5Y39.IMUX10.EE2END1
CLBLM_R_X5Y39.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.mmu_row1_in[7]
INT_R_X9Y32.IMUX5.SS2END2
INT_R_X9Y32.IMUX45.SS2END2
INT_R_X9Y31.IMUX4.ER1END1
INT_R_X9Y31.IMUX44.SS2END2
INT_R_X9Y31.IMUX5.SS2END2
INT_R_X9Y33.SS2BEG2.SL1END2
INT_R_X9Y31.IMUX45.SS2END2
INT_R_X9Y30.IMUX4.FAN_BOUNCE_S3_0
INT_R_X9Y31.FAN_ALT0.FAN_BOUNCE6
INT_R_X9Y31.FAN_BOUNCE0.FAN_ALT0
INT_R_X9Y30.IMUX44.FAN_BOUNCE_S3_0
INT_R_X9Y30.FAN_ALT3.EL1END3
INT_R_X9Y30.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y30.IMUX5.FAN_BOUNCE3
INT_L_X8Y31.EL1BEG_N3.SE6END0
INT_R_X9Y30.IMUX45.EL1END3
INT_R_X9Y34.IMUX4.FAN_BOUNCE1
INT_R_X9Y34.FAN_ALT1.EL1END3
INT_R_X9Y34.FAN_BOUNCE1.FAN_ALT1
INT_R_X9Y34.IMUX44.FAN_BOUNCE1
INT_R_X9Y34.FAN_ALT3.EL1END3
INT_R_X9Y34.FAN_BOUNCE3.FAN_ALT3
INT_R_X9Y34.IMUX5.FAN_BOUNCE3
INT_R_X9Y34.IMUX45.EL1END3
INT_R_X9Y33.IMUX4.SL1END2
INT_R_X9Y33.IMUX44.SL1END2
INT_R_X9Y33.IMUX5.SL1END2
INT_R_X9Y34.SL1BEG2.EE4END2
INT_R_X9Y33.IMUX45.SL1END2
INT_R_X9Y32.SR1BEG_S0.SS2END3
INT_R_X9Y32.IMUX9.SR1BEG_S0
INT_R_X5Y52.WL1BEG_N3.SS6END0
INT_L_X4Y51.SW2BEG3.WL1END3
INT_R_X3Y50.LVB12.SW2END3
INT_R_X3Y38.SE6BEG2.LVB0
INT_R_X5Y34.EE4BEG2.SE6END2
INT_R_X9Y34.SS2BEG2.EE4END2
INT_R_X9Y32.IMUX13.SS2END2
INT_R_X3Y62.EL1BEG_N3.LOGIC_OUTS22
INT_L_X4Y61.NR1BEG3.EL1END3
INT_L_X4Y62.LVB_L12.NR1END3
INT_L_X4Y50.LVB_L12.LVB_L0
INT_L_X4Y38.SS6BEG2.LVB_L0
INT_L_X4Y32.EE4BEG2.SS6END2
INT_L_X8Y32.EL1BEG1.EE4END2
INT_R_X9Y32.IMUX11.EL1END1
INT_R_X5Y52.SW6BEG0.SS6END0
INT_R_X3Y48.SE6BEG0.SW6END0
INT_R_X5Y44.SW2BEG0.SE6END0
INT_L_X4Y43.SW6BEG0.SW2END0
INT_L_X2Y39.SE6BEG0.SW6END0
INT_L_X4Y35.EE4BEG0.SE6END0
INT_L_X8Y35.EL1BEG_N3.EE4END0
INT_R_X9Y34.SS2BEG3.EL1END3
INT_R_X9Y32.IMUX15.SS2END3
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y62.EE4BEG0.LOGIC_OUTS22
INT_R_X7Y62.SW6BEG0.EE4END0
INT_R_X5Y58.SS6BEG0.SW6END0
INT_R_X5Y52.SS6BEG0.SS6END0
INT_R_X5Y46.SW2BEG0.SS6END0
INT_L_X4Y45.SS6BEG0.SW2END0
INT_L_X4Y39.SE6BEG0.SS6END0
INT_L_X6Y35.SE6BEG0.SE6END0
INT_L_X8Y31.ER1BEG1.SE6END0
INT_R_X9Y31.FAN_ALT6.ER1END1
INT_R_X9Y31.FAN_BOUNCE6.FAN_ALT6
INT_R_X9Y31.IMUX9.FAN_BOUNCE6

# routing for net tpu_inst.mlp_u.row1_skew_reg[7]
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y63.SL1BEG3.LOGIC_OUTS17
INT_R_X3Y62.IMUX22.SL1END3
CLBLM_R_X3Y62.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.mmu_row1_in[6]
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS12.CLBLM_M_A
INT_R_X3Y54.SE2BEG0.LOGIC_OUTS12
INT_L_X4Y53.NE2BEG0.SE2END0
INT_R_X5Y54.EL1BEG_N3.NE2END0
INT_L_X6Y53.ER1BEG_S0.EL1END3
INT_R_X7Y54.LV18.ER1END0
INT_R_X7Y54.WW4BEG3.LV18
INT_R_X3Y54.LVB12.WW4END3
INT_R_X3Y42.SE6BEG2.LVB0
INT_R_X5Y38.SS6BEG2.SE6END2
INT_R_X5Y32.EE4BEG2.SS6END2
INT_R_X9Y32.SL1BEG2.EE4END2
INT_R_X9Y31.IMUX13.SL1END2

# routing for net tpu_inst.mlp_u.row1_skew_reg[6]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y52.NN2BEG2.LOGIC_OUTS16
INT_R_X3Y54.FAN_ALT5.NN2END2
INT_R_X3Y54.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y54.IMUX1.FAN_BOUNCE5
CLBLM_R_X3Y54.CLBLM_M_A3.CLBLM_IMUX1

# routing for net tpu_inst.mlp_u.mmu_row1_in[5]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y58.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y58.SE2BEG3.ER1END3
INT_L_X6Y57.SL1BEG3.SE2END3
INT_L_X6Y56.SS2BEG3.SL1END3
INT_L_X6Y54.SE6BEG3.SS2END3
INT_L_X8Y50.LVB_L12.SE6END3
INT_L_X8Y38.WW4BEG2.LVB_L0
INT_L_X4Y38.SS6BEG1.WW4END2
INT_L_X4Y32.EE4BEG1.SS6END1
INT_L_X8Y32.SE2BEG1.EE4END1
INT_R_X9Y31.IMUX11.SE2END1

# routing for net tpu_inst.mlp_u.row1_skew_reg[5]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y58.EL1BEG1.LOGIC_OUTS16
INT_L_X4Y58.IMUX_L3.EL1END1
CLBLL_L_X4Y58.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.mmu_row1_in[4]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y56.NL1BEG_N3.LOGIC_OUTS_L8
INT_L_X4Y56.EL1BEG2.NL1BEG_N3
INT_R_X5Y56.ER1BEG3.EL1END2
INT_L_X6Y56.SE2BEG3.ER1END3
INT_R_X7Y55.SW2BEG3.SE2END3
INT_L_X6Y54.SS6BEG3.SW2END3
INT_L_X6Y48.SW6BEG3.SS6END3
INT_L_X4Y44.SS6BEG3.SW6END3
INT_L_X4Y38.SS6BEG3.SS6END3
INT_L_X4Y32.EE4BEG3.SS6END3
INT_L_X8Y32.SE2BEG3.EE4END3
INT_R_X9Y31.IMUX15.SE2END3

# routing for net tpu_inst.mlp_u.row1_skew_reg[4]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y60.EE2BEG0.LOGIC_OUTS22
INT_R_X5Y60.SW6BEG0.EE2END0
INT_R_X3Y56.ER1BEG1.SW6END0
INT_L_X4Y56.IMUX_L3.ER1END1
CLBLL_L_X4Y56.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.mmu_row1_in[3]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y57.SS2BEG0.LOGIC_OUTS_L8
INT_L_X4Y55.SE6BEG0.SS2END0
INT_L_X6Y51.SW6BEG0.SE6END0
INT_L_X4Y47.SS6BEG0.SW6END0
INT_L_X4Y41.SS6BEG0.SS6END0
INT_L_X4Y35.SE2BEG0.SS6END0
INT_R_X5Y34.SS2BEG0.SE2END0
INT_R_X5Y32.EE4BEG0.SS2END0
INT_R_X9Y32.SS2BEG0.EE4END0
INT_R_X9Y30.IMUX9.SS2END0

# routing for net tpu_inst.mlp_u.row1_skew_reg[3]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y58.SE2BEG0.LOGIC_OUTS0
INT_L_X4Y57.IMUX_L9.SE2END0
CLBLL_L_X4Y57.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.mmu_row1_in[2]
CLBLL_L_X4Y57.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y57.EE2BEG3.LOGIC_OUTS_L17
INT_L_X6Y57.EL1BEG2.EE2END3
INT_R_X7Y57.NE2BEG2.EL1END2
INT_L_X8Y58.LVB_L12.NE2END2
INT_L_X8Y46.LVB_L12.LVB_L0
INT_L_X8Y34.SS6BEG2.LVB_L0
INT_L_X8Y28.NR1BEG2.SS6END2
INT_L_X8Y29.NE2BEG2.NR1END2
INT_R_X9Y30.IMUX13.NE2END2

# routing for net tpu_inst.mlp_u.row1_skew_reg[2]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y59.ER1BEG2.LOGIC_OUTS23
INT_L_X4Y59.SL1BEG2.ER1END2
INT_L_X4Y58.SL1BEG2.SL1END2
INT_L_X4Y57.BYP_ALT2.SL1END2
INT_L_X4Y57.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y57.IMUX_L14.BYP_BOUNCE2
CLBLL_L_X4Y57.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.mmu_row1_in[1]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y56.ER1BEG1.LOGIC_OUTS_L18
INT_R_X5Y56.SE2BEG1.ER1END1
INT_L_X6Y55.SW6BEG1.SE2END1
INT_L_X4Y51.SS6BEG1.SW6END1
INT_L_X4Y45.SE6BEG1.SS6END1
INT_L_X6Y41.SS6BEG1.SE6END1
INT_L_X6Y35.SE6BEG1.SS6END1
INT_L_X8Y31.SE2BEG1.SE6END1
INT_R_X9Y30.IMUX11.SE2END1

# routing for net tpu_inst.mlp_u.row1_skew_reg[1]
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y52.WR1BEG3.LOGIC_OUTS_L16
INT_R_X3Y52.NW2BEG3.WR1END3
INT_L_X2Y53.EL1BEG2.NW2END3
INT_R_X3Y53.ER1BEG3.EL1END2
INT_L_X4Y53.NR1BEG3.ER1END3
INT_L_X4Y54.NN2BEG3.NR1END3
INT_L_X4Y56.IMUX_L30.NN2END3
CLBLL_L_X4Y56.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.mmu_row1_in[0]
CLBLL_L_X4Y56.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y56.ER1BEG2.LOGIC_OUTS_L9
INT_R_X5Y56.NE2BEG2.ER1END2
INT_L_X6Y57.LVB_L12.NE2END2
INT_L_X6Y45.LVB_L12.LVB_L0
INT_L_X6Y33.SE6BEG2.LVB_L0
INT_L_X8Y29.ER1BEG3.SE6END2
INT_R_X9Y29.NR1BEG3.ER1END3
INT_R_X9Y30.IMUX15.NR1END3

# routing for net tpu_inst.mlp_u.row1_skew_reg[0]
CLBLM_R_X3Y52.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y52.NE6BEG0.LOGIC_OUTS0
INT_R_X5Y56.WR1BEG1.NE6END0
INT_L_X4Y56.IMUX_L26.WR1END1
CLBLL_L_X4Y56.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.mmu_row0_in[7]
INT_R_X9Y42.IMUX5.EE2END2
INT_R_X9Y42.IMUX45.EE2END2
INT_R_X9Y41.IMUX4.EE2END2
INT_R_X9Y41.IMUX44.EE2END2
INT_R_X9Y41.IMUX5.EE2END2
INT_L_X4Y46.SE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y45.SE6BEG2.SE2END2
INT_R_X7Y41.EE2BEG2.SE6END2
INT_R_X9Y41.IMUX45.EE2END2
INT_R_X9Y40.IMUX4.SE2END2
INT_R_X9Y40.IMUX44.SE2END2
INT_R_X9Y40.IMUX5.SE2END2
INT_L_X4Y46.NE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y47.SL1BEG2.NE2END2
INT_R_X5Y46.SE2BEG2.SL1END2
INT_L_X6Y45.SE6BEG2.SE2END2
INT_L_X8Y41.SE2BEG2.SE6END2
INT_R_X9Y40.IMUX45.SE2END2
INT_R_X9Y44.IMUX4.EE2END2
INT_R_X9Y44.IMUX44.EE2END2
INT_R_X9Y44.IMUX5.EE2END2
INT_L_X4Y46.SL1BEG2.LOGIC_OUTS_L16
INT_L_X4Y45.SW2BEG2.SL1END2
INT_R_X3Y44.EE4BEG2.SW2END2
INT_R_X7Y44.EE2BEG2.EE4END2
INT_R_X9Y44.IMUX45.EE2END2
INT_R_X9Y43.IMUX4.EE2END2
INT_R_X9Y43.IMUX44.EE2END2
INT_R_X9Y43.IMUX5.EE2END2
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y46.SS2BEG2.LOGIC_OUTS_L16
INT_L_X4Y44.EE2BEG2.SS2END2
INT_L_X6Y44.SE2BEG2.EE2END2
INT_R_X7Y43.EE2BEG2.SE2END2
INT_R_X9Y43.IMUX45.EE2END2
INT_R_X5Y46.LV0.LH6
INT_R_X5Y46.SE6BEG0.LV0
INT_R_X7Y42.EE2BEG0.SE6END0
INT_R_X9Y42.IMUX9.EE2END0
INT_R_X5Y46.LVB0.LH6
INT_R_X5Y46.SE6BEG2.LVB0
INT_R_X7Y42.EE2BEG2.SE6END2
INT_R_X9Y42.IMUX13.EE2END2
INT_R_X9Y42.NE6BEG3.EE2END3
INT_R_X11Y46.LH0.NE6END3
INT_R_X5Y46.SE6BEG1.LH6
INT_R_X7Y42.EE2BEG1.SE6END1
INT_R_X9Y42.IMUX11.EE2END1
INT_R_X9Y41.NN6BEG0.EE2END0
INT_R_X9Y47.WW4BEG0.NN6END0
INT_R_X5Y46.SW6BEG3.WW4END_S0_0
INT_R_X3Y42.EE4BEG3.SW6END3
INT_R_X7Y42.EE2BEG3.EE4END3
INT_R_X9Y42.IMUX15.EE2END3
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y46.SE2BEG0.LOGIC_OUTS_L8
INT_R_X5Y45.SE6BEG0.SE2END0
INT_R_X7Y41.EE2BEG0.SE6END0
INT_R_X9Y41.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.ub_b_rd_data[7]
CLBLM_R_X5Y46.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y46.WL1BEG2.LOGIC_OUTS21
INT_L_X4Y46.FAN_ALT5.WL1END2
INT_L_X4Y46.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y46.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X4Y46.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ub_a_rd_data[7]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y48.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X2Y48.SS2BEG0.SR1BEG_S0
INT_L_X2Y46.EE2BEG0.SS2END0
INT_L_X4Y46.IMUX_L0.EE2END0
CLBLL_L_X4Y46.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.mmu_row0_in[6]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y47.NE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y48.EL1BEG2.NE2END3
INT_L_X6Y48.SE2BEG2.EL1END2
INT_R_X7Y47.SE6BEG2.SE2END2
INT_R_X9Y43.SS2BEG2.SE6END2
INT_R_X9Y41.IMUX13.SS2END2

# routing for net tpu_inst.mlp_u.ub_b_rd_data[6]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y48.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y48.SL1BEG1.ER1END1
INT_R_X5Y47.WL1BEG0.SL1END1
INT_L_X4Y47.IMUX_L25.WL1END0
CLBLL_L_X4Y47.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ub_a_rd_data[6]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y48.SL1BEG1.LOGIC_OUTS_L5
INT_L_X4Y47.IMUX_L19.SL1END1
CLBLL_L_X4Y47.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_row0_in[5]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y47.ER1BEG1.LOGIC_OUTS_L18
INT_R_X5Y47.SS2BEG1.ER1END1
INT_R_X5Y45.SE6BEG1.SS2END1
INT_R_X7Y41.EE2BEG1.SE6END1
INT_R_X9Y41.IMUX11.EE2END1

# routing for net tpu_inst.mlp_u.ub_b_rd_data[5]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y48.EL1BEG_N3.LOGIC_OUTS4
INT_L_X4Y47.FAN_ALT3.EL1END3
INT_L_X4Y47.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y47.IMUX_L21.FAN_BOUNCE3
CLBLL_L_X4Y47.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.ub_a_rd_data[5]
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y47.WR1BEG_S0.LOGIC_OUTS21
INT_L_X4Y47.SR1BEG_S0.WR1END_S1_0
INT_L_X4Y47.IMUX_L33.SR1BEG_S0
CLBLL_L_X4Y47.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.mmu_row0_in[4]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y47.EL1BEG0.LOGIC_OUTS_L19
INT_R_X5Y47.EL1BEG_N3.EL1END0
INT_L_X6Y46.NE2BEG3.EL1END3
INT_R_X7Y47.SE6BEG3.NE2END3
INT_R_X9Y43.SS2BEG3.SE6END3
INT_R_X9Y41.IMUX15.SS2END3

# routing for net tpu_inst.mlp_u.ub_b_rd_data[4]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y48.SL1BEG0.LOGIC_OUTS_L4
INT_L_X4Y47.IMUX_L41.SL1END0
CLBLL_L_X4Y47.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.mlp_u.ub_a_rd_data[4]
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y48.FAN_ALT4.LOGIC_OUTS_L18
INT_L_X4Y48.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y47.IMUX_L37.FAN_BOUNCE_S3_4
CLBLL_L_X4Y47.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.mmu_row0_in[3]
CLBLL_L_X4Y47.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y47.SL1BEG0.LOGIC_OUTS_L8
INT_L_X4Y46.SL1BEG0.SL1END0
INT_L_X4Y45.SE2BEG0.SL1END0
INT_R_X5Y44.SE6BEG0.SE2END0
INT_R_X7Y40.EE2BEG0.SE6END0
INT_R_X9Y40.IMUX9.EE2END0

# routing for net tpu_inst.mlp_u.ub_b_rd_data[3]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y48.SE2BEG1.LOGIC_OUTS5
INT_L_X4Y47.FAN_ALT2.SE2END1
INT_L_X4Y47.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y47.IMUX_L0.FAN_BOUNCE2
CLBLL_L_X4Y47.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.ub_a_rd_data[3]
CLBLL_L_X4Y49.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y49.SS2BEG1.LOGIC_OUTS_L19
INT_L_X4Y47.IMUX_L3.SS2END1
CLBLL_L_X4Y47.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.mlp_u.mmu_row0_in[2]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y46.NE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y47.EL1BEG2.NE2END3
INT_L_X6Y47.SE2BEG2.EL1END2
INT_R_X7Y46.SE6BEG2.SE2END2
INT_R_X9Y42.SS2BEG2.SE6END2
INT_R_X9Y40.IMUX13.SS2END2

# routing for net tpu_inst.mlp_u.ub_b_rd_data[2]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y46.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X4Y46.IMUX_L25.SR1BEG_S0
CLBLL_L_X4Y46.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.ub_a_rd_data[2]
CLBLM_R_X5Y50.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y50.SW6BEG0.LOGIC_OUTS22
INT_R_X3Y46.ER1BEG1.SW6END0
INT_L_X4Y46.IMUX_L19.ER1END1
CLBLL_L_X4Y46.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_row0_in[1]
CLBLL_L_X4Y46.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y46.NL1BEG1.LOGIC_OUTS_L10
INT_L_X4Y47.EE2BEG1.NL1END1
INT_L_X6Y47.SE2BEG1.EE2END1
INT_R_X7Y46.SE6BEG1.SE2END1
INT_R_X9Y42.SS2BEG1.SE6END1
INT_R_X9Y40.IMUX11.SS2END1

# routing for net tpu_inst.mlp_u.ub_b_rd_data[1]
CLBLL_L_X4Y45.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y45.NR1BEG3.LOGIC_OUTS_L3
INT_L_X4Y46.IMUX_L30.NR1END3
CLBLL_L_X4Y46.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.ub_a_rd_data[1]
CLBLM_R_X3Y46.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y46.EL1BEG2.LOGIC_OUTS7
INT_L_X4Y46.IMUX_L20.EL1END2
CLBLL_L_X4Y46.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.mmu_row0_in[0]
CLBLL_L_X2Y43.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X2Y43.EL1BEG_N3.LOGIC_OUTS_L12
INT_R_X3Y42.EL1BEG2.EL1END3
INT_L_X4Y42.SE2BEG2.EL1END2
INT_R_X5Y41.SE2BEG2.SE2END2
INT_L_X6Y40.ER1BEG3.SE2END2
INT_R_X7Y40.NE2BEG3.ER1END3
INT_L_X8Y41.SE2BEG3.NE2END3
INT_R_X9Y40.IMUX15.SE2END3

# routing for net tpu_inst.mlp_u.ub_b_rd_data[0]
CLBLM_R_X3Y48.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y48.SW6BEG0.LOGIC_OUTS22
INT_R_X1Y44.SE2BEG0.SW6END0
INT_L_X2Y43.IMUX_L8.SE2END0
CLBLL_L_X2Y43.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ub_a_rd_data[0]
CLBLL_L_X2Y48.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y48.SE6BEG2.LOGIC_OUTS_L6
INT_L_X4Y44.SW2BEG2.SE6END2
INT_R_X3Y43.WL1BEG1.SW2END2
INT_L_X2Y43.IMUX_L11.WL1END1
CLBLL_L_X2Y43.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.act_row1_data[7]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[15]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y55.NW2BEG1.LOGIC_OUTS5
INT_L_X2Y56.NE2BEG1.NW2END1
INT_R_X3Y57.NW2BEG1.NE2END1
INT_L_X2Y58.NE6BEG1.NW2END1
INT_L_X4Y62.NW2BEG1.NE6END1
INT_R_X3Y63.IMUX26.NW2END1
CLBLM_R_X3Y63.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.mlp_u.ub_a_rd_data[15]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y56.NN6BEG2.LOGIC_OUTS2
INT_R_X3Y62.NL1BEG1.NN6END2
INT_R_X3Y63.IMUX25.NL1END1
CLBLM_R_X3Y63.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_u.act_row1_data[6]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[14]
CLBLM_R_X3Y54.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y54.SS2BEG3.LOGIC_OUTS17
INT_R_X3Y53.FAN_ALT0.SS2END_N0_3
INT_R_X3Y53.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y52.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X3Y52.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ub_a_rd_data[14]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y53.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y52.IMUX9.SL1END0
CLBLM_R_X3Y52.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.act_row1_data[5]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[13]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y55.NW2BEG2.LOGIC_OUTS6
INT_L_X2Y56.NN2BEG2.NW2END2
INT_L_X2Y58.EE2BEG2.NN2END2
INT_L_X4Y58.WR1BEG3.EE2END2
INT_R_X3Y58.FAN_ALT1.WR1END3
INT_R_X3Y58.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y58.IMUX10.FAN_BOUNCE1
CLBLM_R_X3Y58.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_u.ub_a_rd_data[13]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y56.NN2BEG3.LOGIC_OUTS7
INT_R_X3Y58.SR1BEG3.NN2END3
INT_R_X3Y58.IMUX0.SR1END_N3_3
CLBLM_R_X3Y58.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.act_row1_data[4]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[12]
CLBLM_R_X3Y55.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y55.WL1BEG_N3.LOGIC_OUTS22
INT_L_X2Y55.NN2BEG0.WL1END_N1_3
INT_L_X2Y57.NN2BEG0.NN2END0
INT_L_X2Y59.NE2BEG0.NN2END0
INT_R_X3Y60.IMUX32.NE2END0
CLBLM_R_X3Y60.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_u.ub_a_rd_data[12]
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y58.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y59.NE2BEG3.NR1END3
INT_R_X3Y60.IMUX29.NE2END3
CLBLM_R_X3Y60.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.mlp_u.act_row1_data[3]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[11]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y59.EE2BEG1.LOGIC_OUTS1
INT_R_X5Y59.SL1BEG1.EE2END1
INT_R_X5Y58.WL1BEG0.SL1END1
INT_L_X4Y58.WR1BEG2.WL1END0
INT_R_X3Y58.FAN_ALT5.WR1END2
INT_R_X3Y58.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y58.IMUX9.FAN_BOUNCE5
CLBLM_R_X3Y58.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.ub_a_rd_data[11]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X3Y56.NN2BEG1.LOGIC_OUTS5
INT_R_X3Y58.IMUX3.NN2END1
CLBLM_R_X3Y58.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.act_row1_data[2]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[10]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y56.NE6BEG1.LOGIC_OUTS1
INT_R_X5Y60.SL1BEG1.NE6END1
INT_R_X5Y59.WW2BEG1.SL1END1
INT_R_X3Y59.IMUX44.WW2END1
CLBLM_R_X3Y59.CLBLM_M_D4.CLBLM_IMUX44

# routing for net tpu_inst.mlp_u.ub_a_rd_data[10]
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X3Y56.NN2BEG2.LOGIC_OUTS6
INT_R_X3Y58.NR1BEG2.NN2END2
INT_R_X3Y59.IMUX45.NR1END2
CLBLM_R_X3Y59.CLBLM_M_D2.CLBLM_IMUX45

# routing for net tpu_inst.mlp_u.act_row1_data[1]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[9]
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y52.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X4Y52.IMUX_L9.SR1BEG_S0
CLBLL_L_X4Y52.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.ub_a_rd_data[9]
CLBLL_L_X4Y53.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y53.SL1BEG3.LOGIC_OUTS_L3
INT_L_X4Y52.IMUX_L6.SL1END3
CLBLL_L_X4Y52.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.act_row1_data[0]
# routing for net tpu_inst.mlp_u.ub_b_rd_data[8]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y53.SR1BEG2.LOGIC_OUTS1
INT_R_X3Y52.FAN_ALT5.SR1END2
INT_R_X3Y52.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y52.IMUX3.FAN_BOUNCE5
CLBLM_R_X3Y52.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ub_a_rd_data[8]
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X3Y53.SR1BEG_S0.LOGIC_OUTS7
INT_R_X3Y53.SE2BEG0.SR1BEG_S0
INT_L_X4Y52.WL1BEG_N3.SE2END0
INT_R_X3Y52.IMUX0.WL1END_N1_3
CLBLM_R_X3Y52.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.mlp_u.acc_align_clear
INT_R_X5Y55.EL1BEG0.LOGIC_OUTS13
INT_L_X6Y55.SS2BEG0.EL1END0
INT_L_X6Y53.SS6BEG0.SS2END0
INT_L_X6Y47.SW2BEG0.SS6END0
INT_R_X5Y46.SS6BEG0.SW2END0
INT_R_X5Y40.SL1BEG0.SS6END0
INT_R_X5Y39.IMUX32.SL1END0
CLBLM_R_X5Y39.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X5Y55.SS2BEG1.LOGIC_OUTS13
INT_R_X5Y53.IMUX19.SS2END1
CLBLM_R_X5Y53.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X5Y55.NE2BEG1.LOGIC_OUTS13
INT_L_X6Y56.NN2BEG1.NE2END1
INT_L_X6Y58.NN2BEG1.NN2END1
INT_L_X6Y60.NR1BEG1.NN2END1
INT_L_X6Y61.NW2BEG1.NR1END1
INT_R_X5Y62.IMUX41.NW2END1
CLBLM_R_X5Y62.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.mmu_valid
INT_R_X5Y36.SL1BEG1.SE6END1
INT_R_X5Y35.FAN_ALT6.SL1END1
INT_R_X5Y35.FAN6.FAN_ALT6
CLBLM_R_X5Y35.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y38.NE2BEG1.NN2END1
INT_R_X5Y39.FAN_ALT6.NE2END1
INT_R_X5Y39.FAN6.FAN_ALT6
CLBLM_R_X5Y39.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y53.SE6BEG0.LOGIC_OUTS8
INT_R_X7Y49.SW6BEG0.SE6END0
INT_R_X5Y45.SS2BEG0.SW6END0
INT_R_X5Y43.SS6BEG0.SS2END0
INT_R_X5Y37.SR1BEG1.SS6END0
INT_R_X5Y36.FAN_ALT6.SR1END1
INT_R_X5Y36.FAN6.FAN_ALT6
CLBLM_R_X5Y36.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y53.SW6BEG0.LOGIC_OUTS8
INT_R_X3Y49.LV18.SW6END0
INT_R_X3Y40.SE6BEG1.LV9
INT_R_X5Y36.WL1BEG0.SE6END1
INT_L_X4Y36.NN2BEG1.WL1END0
INT_L_X4Y38.FAN_ALT6.NN2END1
INT_L_X4Y38.FAN_L6.FAN_ALT6
CLBLL_L_X4Y38.CLBLL_L_CE.CLBLL_FAN6
INT_R_X5Y53.SS6BEG0.LOGIC_OUTS8
INT_R_X5Y47.SR1BEG1.SS6END0
INT_R_X5Y46.SL1BEG1.SR1END1
INT_R_X5Y45.FAN_ALT6.SL1END1
INT_R_X5Y45.FAN6.FAN_ALT6
CLBLM_R_X5Y45.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y53.IMUX25.LOGIC_OUTS8
CLBLM_R_X5Y53.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X5Y53.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X5Y53.NL1BEG_N3.LOGIC_OUTS8
INT_R_X5Y53.NN2BEG3.NL1BEG_N3
INT_R_X5Y55.NN6BEG3.NN2END3
INT_R_X5Y61.NL1BEG2.NN6END3
INT_R_X5Y62.IMUX36.NL1END2
CLBLM_R_X5Y62.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.$techmap18533$abc$16767$auto$blifparse.cc:536:parse_blif$16800.A[5]
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X5Y55.BYP_ALT4.LOGIC_OUTS9
INT_R_X5Y55.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y55.IMUX12.BYP_BOUNCE4
CLBLM_R_X5Y55.CLBLM_M_B6.CLBLM_IMUX12
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y55.SL1BEG3.LOGIC_OUTS17
INT_R_X5Y54.SL1BEG3.SL1END3
INT_R_X5Y53.IMUX6.SL1END3
CLBLM_R_X5Y53.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.en_capture_col1
INT_L_X4Y65.SE2BEG3.LOGIC_OUTS_L11
INT_R_X5Y64.SW6BEG3.SE2END3
INT_R_X3Y60.SS6BEG3.SW6END3
INT_R_X3Y54.SE2BEG3.SS6END3
INT_L_X4Y53.IMUX_L23.SE2END3
CLBLL_L_X4Y53.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y65.SS2BEG3.LOGIC_OUTS_L11
INT_L_X4Y63.SS6BEG3.SS2END3
INT_L_X4Y57.SS6BEG3.SS6END3
INT_L_X4Y51.SL1BEG3.SS6END3
INT_L_X4Y50.IMUX_L6.SL1END3
CLBLL_L_X4Y50.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.en_capture_col0
INT_R_X5Y40.SL1BEG1.SE2END1
INT_R_X5Y39.FAN_ALT2.SL1END1
INT_R_X5Y39.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y38.IMUX22.FAN_BOUNCE_S3_2
CLBLM_R_X5Y38.CLBLM_M_C3.CLBLM_IMUX22
CLBLL_L_X4Y55.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y55.SW6BEG1.LOGIC_OUTS_L9
INT_L_X2Y51.SS6BEG1.SW6END1
INT_L_X2Y45.SE6BEG1.SS6END1
INT_L_X4Y41.SE2BEG1.SE6END1
INT_R_X5Y40.IMUX3.SE2END1
CLBLM_R_X5Y40.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.$techmap18516$abc$16767$auto$blifparse.cc:536:parse_blif$16816.A[3]
INT_R_X3Y60.NW2BEG2.NR1END2
INT_L_X2Y61.NN2BEG2.NW2END2
INT_L_X2Y63.EL1BEG1.NN2END2
INT_R_X3Y63.FAN_ALT6.EL1END1
INT_R_X3Y63.FAN6.FAN_ALT6
CLBLM_R_X3Y63.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y53.NN6BEG2.NN2END2
INT_R_X3Y59.NR1BEG2.NN6END2
INT_R_X3Y60.FAN_ALT7.NR1END2
INT_R_X3Y60.FAN7.FAN_ALT7
CLBLM_R_X3Y60.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y58.EL1BEG1.NN6END2
INT_R_X3Y58.FAN_ALT6.EL1END1
INT_R_X3Y58.FAN6.FAN_ALT6
CLBLM_R_X3Y58.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y52.NN6BEG2.NW2END2
INT_L_X2Y58.NE2BEG2.NN6END2
INT_R_X3Y59.FAN_ALT7.NE2END2
INT_R_X3Y59.FAN7.FAN_ALT7
CLBLM_R_X3Y59.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y53.SL1BEG1.EL1END1
INT_L_X4Y52.FAN_ALT6.SL1END1
INT_L_X4Y52.FAN_L6.FAN_ALT6
CLBLL_L_X4Y52.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y51.NW2BEG2.LOGIC_OUTS20
INT_L_X2Y52.EL1BEG1.NW2END2
INT_R_X3Y52.FAN_ALT6.EL1END1
INT_R_X3Y52.FAN6.FAN_ALT6
CLBLM_R_X3Y52.CLBLM_L_CE.CLBLM_FAN6
INT_L_X4Y46.IMUX_L3.EE2END1
CLBLL_L_X4Y46.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y47.IMUX_L26.NR1END1
CLBLL_L_X4Y47.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y47.IMUX_L23.GFAN1
CLBLL_L_X4Y47.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y47.GFAN1.NR1END1
INT_L_X4Y47.IMUX_L39.GFAN1
CLBLL_L_X4Y47.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y46.NR1BEG1.EE2END1
INT_L_X4Y47.IMUX_L10.NR1END1
CLBLL_L_X4Y47.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y46.IMUX_L26.EE2END1
CLBLL_L_X4Y46.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y45.WL1BEG1.SS6END2
INT_L_X2Y45.NL1BEG1.WL1END1
INT_L_X2Y46.EE2BEG1.NL1END1
INT_L_X4Y46.BYP_ALT5.EE2END1
INT_L_X4Y46.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y46.IMUX_L21.BYP_BOUNCE5
CLBLL_L_X4Y46.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X3Y51.SS6BEG2.LOGIC_OUTS20
INT_R_X3Y45.SR1BEG3.SS6END2
INT_R_X3Y44.SW2BEG3.SR1END3
INT_L_X2Y43.IMUX_L7.SW2END3
CLBLL_L_X2Y43.CLBLL_LL_A1.CLBLL_IMUX7
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y51.NN2BEG2.LOGIC_OUTS20
INT_R_X3Y53.EL1BEG1.NN2END2
INT_L_X4Y53.EL1BEG0.EL1END1
INT_R_X5Y53.IMUX0.EL1END0
CLBLM_R_X5Y53.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$techmap19282$abc$15846$auto$blifparse.cc:536:parse_blif$15875.A[0]
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y68.SR1BEG3.LOGIC_OUTS_L20
INT_L_X2Y67.SL1BEG3.SR1END3
INT_L_X2Y66.IMUX_L6.SL1END3
CLBLL_L_X2Y66.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.ub_b_rd_valid
CLBLL_L_X4Y48.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y48.NN2BEG2.LOGIC_OUTS_L16
INT_L_X4Y50.NW2BEG2.NN2END2
INT_R_X3Y51.IMUX11.NW2END2
CLBLM_R_X3Y51.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_u.ub_a_rd_valid
CLBLM_R_X3Y51.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y51.IMUX8.LOGIC_OUTS22
CLBLM_R_X3Y51.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_dff.cc:306:combine_resets$4424
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y63.NR1BEG2.LOGIC_OUTS10
INT_R_X3Y64.CTRL0.NR1END2
CLBLM_R_X3Y64.CLBLM_L_SR.CLBLM_CTRL0

# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_reduce.cc:137:opt_pmux$3548
# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_dff.cc:272:make_patterns_logic$4432
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y66.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y66.FAN_ALT1.WL1END2
INT_R_X3Y66.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y66.FAN_ALT6.FAN_BOUNCE1
INT_R_X3Y66.FAN6.FAN_ALT6
CLBLM_R_X3Y66.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_dff.cc:272:make_patterns_logic$4444
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y67.SL1BEG1.LOGIC_OUTS_L9
INT_L_X4Y66.FAN_ALT6.SL1END1
INT_L_X4Y66.FAN_L6.FAN_ALT6
CLBLL_L_X4Y66.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.mlp_u.en_load_weight
INT_L_X2Y37.SL1BEG0.SL1END0
INT_L_X2Y36.SL1BEG0.SL1END0
INT_L_X2Y35.SR1BEG1.SL1END0
INT_L_X2Y34.FAN_ALT7.SR1END1
INT_L_X2Y34.FAN_L7.FAN_ALT7
CLBLL_L_X2Y34.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y62.SS6BEG1.SW2END1
INT_R_X5Y56.SS6BEG1.SS6END1
INT_R_X5Y50.SE2BEG1.SS6END1
INT_L_X6Y49.SW6BEG1.SE2END1
INT_L_X4Y45.SS6BEG1.SW6END1
INT_L_X4Y39.SW6BEG1.SS6END1
INT_L_X2Y35.SS2BEG1.SW6END1
INT_L_X2Y33.FAN_ALT7.SS2END1
INT_L_X2Y33.FAN_L7.FAN_ALT7
CLBLL_L_X2Y33.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y38.FAN_ALT7.SS2END1
INT_L_X2Y38.FAN_L7.FAN_ALT7
CLBLL_L_X2Y38.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X3Y61.SS6BEG1.SS6END1
INT_R_X3Y55.SS6BEG1.SS6END1
INT_R_X3Y49.SS2BEG1.SS6END1
INT_R_X3Y47.SS6BEG1.SS2END1
INT_R_X3Y41.SS2BEG1.SS6END1
INT_R_X3Y39.FAN_ALT7.SS2END1
INT_R_X3Y39.FAN7.FAN_ALT7
CLBLM_R_X3Y39.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y52.SS2BEG1.WW2END1
INT_L_X2Y50.FAN_ALT6.SS2END1
INT_L_X2Y50.FAN_L6.FAN_ALT6
CLBLL_L_X2Y50.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y54.SE6BEG0.SS6END0
INT_L_X6Y50.SW2BEG0.SE6END0
INT_R_X5Y49.SW6BEG0.SW2END0
INT_R_X3Y45.SS6BEG0.SW6END0
INT_R_X3Y39.SR1BEG1.SS6END0
INT_R_X3Y38.FAN_ALT7.SR1END1
INT_R_X3Y38.FAN7.FAN_ALT7
CLBLM_R_X3Y38.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y42.SW2BEG1.SS6END1
INT_R_X3Y41.FAN_ALT6.SW2END1
INT_R_X3Y41.FAN6.FAN_ALT6
CLBLM_R_X3Y41.CLBLM_L_CE.CLBLM_FAN6
INT_L_X2Y46.SL1BEG1.SS6END1
INT_L_X2Y45.FAN_ALT6.SL1END1
INT_L_X2Y45.FAN_L6.FAN_ALT6
CLBLL_L_X2Y45.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y39.SR1BEG_S0.SS2END3
INT_L_X2Y39.IMUX_L10.SR1BEG_S0
CLBLL_L_X2Y39.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y42.SW6BEG0.SS6END0
INT_L_X2Y38.SL1BEG0.SW6END0
INT_L_X2Y37.IMUX_L9.SL1END0
CLBLL_L_X2Y37.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y52.WW2BEG1.SR1END1
INT_L_X2Y52.SS6BEG1.WW2END1
INT_L_X2Y46.SS6BEG1.SS6END1
INT_L_X2Y40.SS2BEG1.SS6END1
INT_L_X2Y38.IMUX_L3.SS2END1
CLBLL_L_X2Y38.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y59.SS2BEG3.SR1END3
INT_L_X4Y57.SE2BEG3.SS2END3
INT_R_X5Y56.IMUX7.SE2END3
CLBLM_R_X5Y56.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y61.IMUX_L0.NR1END0
CLBLL_L_X4Y61.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y61.IMUX_L16.NR1END0
CLBLL_L_X4Y61.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y66.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y67.SS6BEG1.NW2END2
INT_R_X3Y61.SR1BEG2.SS6END1
INT_R_X3Y60.BYP_ALT3.SR1END2
INT_R_X3Y60.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y61.IMUX9.BYP_BOUNCE_N3_3
CLBLM_R_X3Y61.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y60.IMUX_L0.SR1END_N3_3
CLBLL_L_X4Y60.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y60.IMUX_L16.SR1END_N3_3
CLBLL_L_X4Y60.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y60.SR1BEG3.SS6END2
INT_L_X4Y59.IMUX_L23.SR1END3
CLBLL_L_X4Y59.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y59.IMUX_L3.SR1END1
CLBLL_L_X4Y59.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y60.WL1BEG0.SW2END1
INT_R_X3Y60.FAN_ALT2.WL1END0
INT_R_X3Y60.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y59.IMUX14.FAN_BOUNCE_S3_2
CLBLM_R_X3Y59.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y65.IMUX_L25.SL1END0
CLBLL_L_X4Y65.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y60.SR1BEG1.SS6END0
INT_L_X4Y59.IMUX_L19.SR1END1
CLBLL_L_X4Y59.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y53.IMUX_L25.SS2END0
CLBLL_L_X4Y53.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y53.IMUX_L33.SS2END0
CLBLL_L_X4Y53.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y51.IMUX45.WW2END2
CLBLM_R_X3Y51.CLBLM_M_D2.CLBLM_IMUX45
INT_R_X5Y36.FAN_ALT4.SE2END0
INT_R_X5Y36.FAN_BOUNCE4.FAN_ALT4
INT_R_X5Y35.IMUX7.FAN_BOUNCE_S3_4
CLBLM_R_X5Y35.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y41.NR1BEG3.SS2END3
INT_R_X5Y42.IMUX6.NR1END3
CLBLM_R_X5Y42.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y38.IMUX_L7.SL1END3
CLBLL_L_X4Y38.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y43.SS6BEG0.SE6END0
INT_L_X4Y37.SE2BEG0.SS6END0
INT_R_X5Y36.IMUX8.SE2END0
CLBLM_R_X5Y36.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y39.SS2BEG0.SE2END0
INT_R_X5Y37.IMUX1.SS2END0
CLBLM_R_X5Y37.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y37.IMUX_L7.SL1END3
CLBLL_L_X4Y37.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X5Y41.IMUX7.SS2END3
CLBLM_R_X5Y41.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y39.SL1BEG3.EE2END3
INT_L_X4Y38.SL1BEG3.SL1END3
INT_L_X4Y37.ER1BEG_S0.SL1END3
INT_R_X5Y38.IMUX1.ER1END0
CLBLM_R_X5Y38.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y38.IMUX29.EL1END3
CLBLM_R_X5Y38.CLBLM_M_C2.CLBLM_IMUX29
INT_L_X4Y57.IMUX_L46.NW2END3
CLBLL_L_X4Y57.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y55.SR1BEG1.WW2END0
INT_L_X4Y54.IMUX_L3.SR1END1
CLBLL_L_X4Y54.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y53.IMUX_L9.SS2END0
CLBLL_L_X4Y53.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y55.IMUX_L10.WW2END0
CLBLL_L_X4Y55.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y53.SL1BEG0.SS2END0
INT_L_X4Y52.IMUX_L1.SL1END0
CLBLL_L_X4Y52.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y53.SR1BEG1.SS2END0
INT_L_X4Y52.SL1BEG1.SR1END1
INT_L_X4Y51.IMUX_L11.SL1END1
CLBLL_L_X4Y51.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y50.IMUX_L24.SL1END0
CLBLL_L_X4Y50.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y50.IMUX_L0.SL1END0
CLBLL_L_X4Y50.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y49.SL1BEG0.SE6END0
INT_L_X4Y48.IMUX_L16.SL1END0
CLBLL_L_X4Y48.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y45.IMUX_L25.SS2END0
CLBLL_L_X4Y45.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y49.IMUX_L6.WL1END2
CLBLL_L_X4Y49.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y53.SS2BEG0.SS2END0
INT_L_X4Y51.FAN_ALT4.SS2END0
INT_L_X4Y51.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y50.IMUX_L7.FAN_BOUNCE_S3_4
CLBLL_L_X4Y50.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y50.IMUX_L25.SL1END0
CLBLL_L_X4Y50.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X5Y49.SS2BEG3.SS6END3
INT_R_X5Y47.SS2BEG3.SS2END3
INT_R_X5Y45.IMUX39.SS2END3
CLBLM_R_X5Y45.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y45.SL1BEG0.SS2END0
INT_L_X4Y44.IMUX_L25.SL1END0
CLBLL_L_X4Y44.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y41.IMUX_L9.SL1END0
CLBLL_L_X4Y41.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y49.SS6BEG3.SS6END3
INT_R_X5Y43.SS2BEG3.SS6END3
INT_R_X5Y42.IMUX8.SS2END_N0_3
CLBLM_R_X5Y42.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y40.IMUX1.SS2END0
CLBLM_R_X5Y40.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X2Y39.EE2BEG3.SS2END3
INT_L_X4Y39.IMUX_L7.EE2END3
CLBLL_L_X4Y39.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y42.SL1BEG0.SS6END0
INT_L_X4Y41.IMUX_L25.SL1END0
CLBLL_L_X4Y41.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y47.SW6BEG0.SS6END0
INT_L_X2Y43.SE6BEG0.SW6END0
INT_L_X4Y39.EL1BEG_N3.SE6END0
INT_R_X5Y38.IMUX6.EL1END3
CLBLM_R_X5Y38.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y66.SE2BEG2.LOGIC_OUTS_L16
INT_R_X5Y65.EL1BEG1.SE2END2
INT_L_X6Y65.SS2BEG1.EL1END1
INT_L_X6Y63.SW2BEG1.SS2END1
INT_R_X5Y62.SL1BEG1.SW2END1
INT_R_X5Y61.SW2BEG1.SL1END1
INT_L_X4Y60.SS6BEG1.SW2END1
INT_L_X4Y54.SS6BEG1.SS6END1
INT_L_X4Y48.SS6BEG1.SS6END1
INT_L_X4Y42.SS2BEG1.SS6END1
INT_L_X4Y40.IMUX_L11.SS2END1
CLBLL_L_X4Y40.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X5Y40.IMUX18.SS2END0
CLBLM_R_X5Y40.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y42.IMUX_L25.SL1END0
CLBLL_L_X4Y42.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X5Y39.IMUX1.SE2END0
CLBLM_R_X5Y39.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y56.NL1BEG_N3.SW6END_N0_3
INT_R_X5Y56.NW2BEG3.NL1BEG_N3
INT_L_X4Y57.LH12.NW2END3
INT_L_X4Y57.SW6BEG0.LH12
INT_L_X2Y53.SE6BEG0.SW6END0
INT_L_X4Y49.SE2BEG0.SE6END0
INT_R_X5Y48.SS6BEG0.SE2END0
INT_R_X5Y42.SS2BEG0.SS6END0
INT_R_X5Y40.IMUX9.SS2END0
CLBLM_R_X5Y40.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y51.SW2BEG2.WW2END2
INT_L_X2Y50.IMUX_L37.SW2END2
CLBLL_L_X2Y50.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y48.SS2BEG2.SS6END2
INT_L_X4Y46.IMUX_L36.SS2END2
CLBLL_L_X4Y46.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y49.IMUX_L45.WL1END2
CLBLL_L_X4Y49.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y60.SS2BEG2.SS6END2
INT_L_X4Y58.SE2BEG2.SS2END2
INT_R_X5Y57.SS6BEG2.SE2END2
INT_R_X5Y51.WW2BEG2.SS6END2
INT_R_X3Y51.WR1BEG_S0.WW2END2
INT_L_X2Y51.IMUX_L39.WR1END_S1_0
CLBLL_L_X2Y51.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y45.IMUX_L10.SS2END0
CLBLL_L_X4Y45.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y49.IMUX_L21.WL1END2
CLBLL_L_X4Y49.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y66.EL1BEG_N3.LOGIC_OUTS_L8
INT_R_X5Y65.EE2BEG3.EL1END3
INT_R_X7Y65.SS6BEG3.EE2END3
INT_R_X7Y59.SW6BEG3.SS6END3
INT_R_X5Y55.SS6BEG3.SW6END3
INT_R_X5Y49.WL1BEG2.SS6END3
INT_L_X4Y49.IMUX_L14.WL1END2
CLBLL_L_X4Y49.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y51.SL1BEG0.SW6END0
INT_L_X4Y50.FAN_ALT4.SL1END0
INT_L_X4Y50.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y49.IMUX_L15.FAN_BOUNCE_S3_4
CLBLL_L_X4Y49.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y42.SR1BEG3.SS2END2
INT_L_X2Y41.SS2BEG3.SR1END3
INT_L_X2Y39.IMUX_L23.SS2END3
CLBLL_L_X2Y39.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y40.IMUX_L10.SS2END0
CLBLL_L_X4Y40.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y40.IMUX_L32.SS2END0
CLBLL_L_X4Y40.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X4Y42.FAN_ALT0.SL1END0
INT_L_X4Y42.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y41.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X4Y41.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y55.SS2BEG0.WW2END0
INT_L_X4Y53.SS6BEG0.SS2END0
INT_L_X4Y47.SS2BEG0.SS6END0
INT_L_X4Y45.SW6BEG0.SS2END0
INT_L_X2Y41.SR1BEG1.SW6END0
INT_L_X2Y40.IMUX_L3.SR1END1
CLBLL_L_X2Y40.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y66.SS6BEG2.LOGIC_OUTS_L16
INT_L_X4Y60.SS6BEG2.SS6END2
INT_L_X4Y54.SS6BEG2.SS6END2
INT_L_X4Y48.SW6BEG2.SS6END2
INT_L_X2Y44.SS2BEG2.SW6END2
INT_L_X2Y42.IMUX_L21.SS2END2
CLBLL_L_X2Y42.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X6Y55.SW6BEG0.SS6END0
INT_L_X4Y51.SW6BEG0.SW6END0
INT_L_X2Y47.SE6BEG0.SW6END0
INT_L_X4Y43.SL1BEG0.SE6END0
INT_L_X4Y42.IMUX_L9.SL1END0
CLBLL_L_X4Y42.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y60.SS6BEG0.SS6END0
INT_L_X4Y54.SS6BEG0.SS6END0
INT_L_X4Y48.SS6BEG0.SS6END0
INT_L_X4Y42.SS2BEG0.SS6END0
INT_L_X4Y40.SE2BEG0.SS2END0
INT_R_X5Y39.IMUX9.SE2END0
CLBLM_R_X5Y39.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y66.SL1BEG0.LOGIC_OUTS_L8
INT_L_X4Y65.IMUX_L41.SL1END0
CLBLL_L_X4Y65.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X4Y66.SS6BEG0.LOGIC_OUTS_L8
INT_L_X4Y60.NR1BEG0.SS6END0
INT_L_X4Y61.EE2BEG0.NR1END0
INT_L_X6Y61.SS6BEG0.EE2END0
INT_L_X6Y55.WW2BEG0.SS6END0
INT_L_X4Y55.IMUX_L25.WW2END0
CLBLL_L_X4Y55.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y66.NL1BEG1.LOGIC_OUTS_L16
INT_L_X4Y67.IMUX_L26.NL1END1
CLBLL_L_X4Y67.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_u.$techmap18537$abc$16767$auto$blifparse.cc:536:parse_blif$16797.A[0]
INT_L_X4Y67.SS2BEG2.LOGIC_OUTS_L14
INT_L_X4Y65.IMUX_L37.SS2END2
CLBLL_L_X4Y65.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y67.SR1BEG3.LOGIC_OUTS_L14
INT_L_X4Y66.BYP_ALT7.SR1END3
INT_L_X4Y66.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y67.IMUX_L25.BYP_BOUNCE_N3_7
CLBLL_L_X4Y67.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_dff.cc:247:make_patterns_logic$4456
INT_R_X3Y63.EE2BEG3.LOGIC_OUTS11
INT_R_X5Y63.SW6BEG3.EE2END3
INT_R_X3Y59.SW6BEG3.SW6END3
INT_R_X1Y55.SE2BEG3.SW6END3
INT_L_X2Y54.FAN_ALT3.SE2END3
INT_L_X2Y54.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y54.FAN_ALT7.FAN_BOUNCE3
INT_L_X2Y54.FAN_L7.FAN_ALT7
CLBLL_L_X2Y54.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X7Y65.FAN_ALT6.EE2END1
INT_R_X7Y65.FAN6.FAN_ALT6
CLBLM_R_X7Y65.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y63.EL1BEG2.LOGIC_OUTS11
INT_L_X4Y63.NE2BEG2.EL1END2
INT_R_X5Y64.NL1BEG1.NE2END2
INT_R_X5Y65.EE2BEG1.NL1END1
INT_R_X7Y65.SE2BEG1.EE2END1
INT_L_X8Y64.SW2BEG1.SE2END1
INT_R_X7Y63.WW4BEG2.SW2END1
INT_R_X3Y63.NE6BEG2.WW4END2
INT_R_X5Y67.SE6BEG2.NE6END2
INT_R_X7Y63.SL1BEG2.SE6END2
INT_R_X7Y62.FAN_ALT7.SL1END2
INT_R_X7Y62.FAN7.FAN_ALT7
CLBLM_R_X7Y62.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.mlp_u.weights_loaded
INT_R_X3Y65.BYP_ALT0.WL1END0
INT_R_X3Y65.BYP0.BYP_ALT0
CLBLM_R_X3Y65.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y66.SR1BEG1.LOGIC_OUTS_L0
INT_L_X4Y65.WL1BEG0.SR1END1
INT_R_X3Y65.NL1BEG0.WL1END0
INT_R_X3Y66.FAN_ALT0.NL1END0
INT_R_X3Y66.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y65.BYP_ALT2.FAN_BOUNCE_S3_0
INT_R_X3Y65.BYP2.BYP_ALT2
CLBLM_R_X3Y65.CLBLM_L_CX.CLBLM_BYP2
CLBLL_L_X4Y66.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y66.NN2BEG0.LOGIC_OUTS_L0
INT_L_X4Y68.NL1BEG_N3.NN2END0
INT_L_X4Y68.IMUX_L37.NL1BEG_N3
CLBLL_L_X4Y68.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4152
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y57.SW2BEG1.LOGIC_OUTS_L19
INT_R_X1Y56.SL1BEG1.SW2END1
INT_R_X1Y55.SS2BEG1.SL1END1
INT_R_X1Y53.SE2BEG1.SS2END1
INT_L_X2Y52.FAN_ALT6.SE2END1
INT_L_X2Y52.FAN_L6.FAN_ALT6
CLBLL_L_X2Y52.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.uart_ctrl_u.state[5]
INT_L_X2Y66.WW4BEG1.SS6END0
INT_R_X1Y66.EL1BEG0.EE4END1
INT_L_X2Y66.IMUX_L8.EL1END0
CLBLL_L_X2Y66.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y66.SL1BEG0.SS6END0
INT_L_X2Y65.FAN_ALT0.SL1END0
INT_L_X2Y65.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y64.IMUX_L14.FAN_BOUNCE_S3_0
CLBLL_L_X2Y64.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y57.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X2Y57.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y58.IMUX_L25.SS2END0
CLBLL_L_X2Y58.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y57.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X2Y57.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y77.IMUX1.SE2END0
CLBLM_R_X3Y77.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X2Y84.BYP_ALT0.LOGIC_OUTS_L0
INT_L_X2Y84.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y84.IMUX_L34.BYP_BOUNCE0
CLBLL_L_X2Y84.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y82.IMUX_L14.SL1END3
CLBLL_L_X2Y82.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y78.WW4BEG1.SS6END0
INT_R_X1Y78.NE2BEG1.EE4END1
INT_L_X2Y79.IMUX_L25.NE2END1
CLBLL_L_X2Y79.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y84.WW4BEG0.LOGIC_OUTS_L0
INT_R_X1Y84.EL1BEG_N3.EE4END0
INT_L_X2Y83.SL1BEG3.EL1END3
INT_L_X2Y82.IMUX_L46.SL1END3
CLBLL_L_X2Y82.CLBLL_L_D5.CLBLL_IMUX46
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y84.SS6BEG0.LOGIC_OUTS_L0
INT_L_X2Y78.SE2BEG0.SS6END0
INT_R_X3Y77.SW6BEG0.SE2END0
INT_R_X1Y73.SE2BEG0.SW6END0
INT_L_X2Y72.SS6BEG0.SE2END0
INT_L_X2Y66.SS6BEG0.SS6END0
INT_L_X2Y60.SS2BEG0.SS6END0
INT_L_X2Y58.FAN_ALT2.SS2END0
INT_L_X2Y58.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y57.IMUX_L46.FAN_BOUNCE_S3_2
CLBLL_L_X2Y57.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.$techmap19283$abc$15846$auto$blifparse.cc:536:parse_blif$15996.A[0]
INT_L_X2Y66.NL1BEG_N3.LOGIC_OUTS_L8
INT_L_X2Y66.FAN_ALT5.NL1BEG_N3
INT_L_X2Y66.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y66.IMUX_L11.FAN_BOUNCE5
CLBLL_L_X2Y66.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X2Y66.SS2BEG0.LOGIC_OUTS_L8
INT_L_X2Y64.IMUX_L25.SS2END0
CLBLL_L_X2Y64.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y57.FAN_ALT1.ER1END2
INT_L_X2Y57.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y57.IMUX_L10.FAN_BOUNCE1
CLBLL_L_X2Y57.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y57.NE2BEG2.ER1END2
INT_R_X3Y58.WR1BEG3.NE2END2
INT_L_X2Y58.SR1BEG3.WR1END3
INT_L_X2Y58.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y58.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X2Y57.IMUX_L21.ER1END2
CLBLL_L_X2Y57.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS8.CLBLL_L_A
INT_L_X2Y66.WR1BEG1.LOGIC_OUTS_L8
INT_R_X1Y66.SR1BEG1.WR1END1
INT_R_X1Y65.SS2BEG1.SR1END1
INT_R_X1Y63.SS6BEG1.SS2END1
INT_R_X1Y57.ER1BEG2.SS6END1
INT_L_X2Y57.IMUX_L36.ER1END2
CLBLL_L_X2Y57.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[6]
INT_R_X3Y67.ER1BEG3.LOGIC_OUTS16
INT_L_X4Y67.FAN_ALT3.ER1END3
INT_L_X4Y67.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y67.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X4Y67.CLBLL_L_B2.CLBLL_IMUX19
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y67.SE2BEG2.LOGIC_OUTS16
INT_L_X4Y66.NR1BEG2.SE2END2
INT_L_X4Y67.BYP_ALT2.NR1END2
INT_L_X4Y67.BYP_L2.BYP_ALT2
CLBLL_L_X4Y67.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.$abc$16767$auto$opt_dff.cc:272:make_patterns_logic$4476
INT_L_X4Y68.NL1BEG2.NE2END3
INT_L_X4Y69.FAN_ALT7.NL1END2
INT_L_X4Y69.FAN_L7.FAN_ALT7
CLBLL_L_X4Y69.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y68.FAN_ALT3.NE2END3
INT_L_X4Y68.FAN_BOUNCE3.FAN_ALT3
INT_L_X4Y68.FAN_ALT7.FAN_BOUNCE3
INT_L_X4Y68.FAN_L7.FAN_ALT7
CLBLL_L_X4Y68.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y67.WL1BEG_N3.LOGIC_OUTS_L18
INT_R_X3Y67.NL1BEG_N3.WL1END_N1_3
INT_R_X3Y67.NE2BEG3.NL1BEG_N3
INT_L_X4Y68.NN2BEG3.NE2END3
INT_L_X4Y70.NL1BEG2.NN2END3
INT_L_X4Y71.FAN_ALT6.NL1END2
INT_L_X4Y71.FAN_L6.FAN_ALT6
CLBLL_L_X4Y71.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.uart_ctrl_u.weight_seq_idx[3]
INT_L_X2Y84.WL1BEG0.LOGIC_OUTS_L1
INT_R_X1Y84.WW2BEG0.WL1END0
INT_L_X0Y84.SW6BEG0.EE2END0
INT_R_X1Y80.SS6BEG0.SE6END0
INT_R_X1Y74.SS6BEG0.SS6END0
INT_R_X1Y68.SE2BEG0.SS6END0
INT_L_X2Y67.FAN_ALT4.SE2END0
INT_L_X2Y67.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y66.IMUX_L7.FAN_BOUNCE_S3_4
CLBLL_L_X2Y66.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X1Y71.SS6BEG1.SS6END1
INT_R_X1Y65.SE2BEG1.SS6END1
INT_L_X2Y64.IMUX_L26.SE2END1
CLBLL_L_X2Y64.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y57.FAN_ALT3.SL1END3
INT_L_X2Y57.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y57.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y57.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y58.IMUX_L14.SL1END3
CLBLL_L_X2Y58.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y57.NW2BEG3.WL1END2
INT_R_X1Y58.NE2BEG3.NW2END3
INT_L_X2Y59.SL1BEG3.NE2END3
INT_L_X2Y58.SL1BEG3.SL1END3
INT_L_X2Y57.IMUX_L23.SL1END3
CLBLL_L_X2Y57.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y84.IMUX_L23.BYP_BOUNCE5
CLBLL_L_X2Y84.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y84.SS2BEG1.LOGIC_OUTS_L1
INT_L_X2Y82.IMUX_L20.SS2END1
CLBLL_L_X2Y82.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y84.BYP_ALT5.LOGIC_OUTS_L1
INT_L_X2Y84.BYP_BOUNCE5.BYP_ALT5
INT_L_X2Y84.IMUX_L13.BYP_BOUNCE5
CLBLL_L_X2Y84.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X2Y84.SS6BEG1.LOGIC_OUTS_L1
INT_L_X2Y78.SW2BEG1.SS6END1
INT_R_X1Y77.SS6BEG1.SW2END1
INT_R_X1Y71.ER1BEG2.SS6END1
INT_L_X2Y71.IMUX_L21.ER1END2
CLBLL_L_X2Y71.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y84.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y84.SR1BEG2.LOGIC_OUTS_L1
INT_L_X2Y83.SR1BEG3.SR1END2
INT_L_X2Y82.SW2BEG3.SR1END3
INT_R_X1Y81.SS6BEG3.SW2END3
INT_R_X1Y75.SS6BEG3.SS6END3
INT_R_X1Y69.SS2BEG3.SS6END3
INT_R_X1Y67.SS6BEG3.SS2END3
INT_R_X1Y61.SE6BEG3.SS6END3
INT_R_X3Y57.WL1BEG2.SE6END3
INT_L_X2Y57.IMUX_L37.WL1END2
CLBLL_L_X2Y57.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[5]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y68.SL1BEG1.LOGIC_OUTS_L19
INT_L_X4Y67.IMUX_L34.SL1END1
CLBLL_L_X4Y67.CLBLL_L_C6.CLBLL_IMUX34

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[4]
INT_L_X4Y64.SR1BEG_S0.SL1END3
INT_L_X4Y64.SW2BEG0.SR1BEG_S0
INT_R_X3Y63.IMUX10.SW2END0
CLBLM_R_X3Y63.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y64.IMUX_L6.SL1END3
CLBLL_L_X4Y64.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y65.NW2BEG3.NE2END3
INT_R_X3Y66.EL1BEG2.NW2END3
INT_L_X4Y66.IMUX_L21.EL1END2
CLBLL_L_X4Y66.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y65.SL1BEG3.NE2END3
INT_L_X4Y64.IMUX_L23.SL1END3
CLBLL_L_X4Y64.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y65.IMUX_L6.NE2END3
CLBLL_L_X4Y65.CLBLL_L_A1.CLBLL_IMUX6
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y64.NE2BEG3.LOGIC_OUTS17
INT_L_X4Y65.NN2BEG3.NE2END3
INT_L_X4Y67.IMUX_L30.NN2END3
CLBLL_L_X4Y67.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[3]
INT_L_X4Y64.WL1BEG_N3.SL1END0
INT_R_X3Y63.SW2BEG3.WL1END3
INT_L_X2Y62.ER1BEG_S0.SW2END3
INT_R_X3Y63.IMUX9.ER1END0
CLBLM_R_X3Y63.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y64.IMUX_L0.SL1END0
CLBLL_L_X4Y64.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y65.NR1BEG0.SS2END0
INT_L_X4Y66.IMUX_L33.NR1END0
CLBLL_L_X4Y66.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y65.SL1BEG0.SS2END0
INT_L_X4Y64.IMUX_L33.SL1END0
CLBLL_L_X4Y64.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y67.SS2BEG0.LOGIC_OUTS_L22
INT_L_X4Y65.IMUX_L10.SS2END0
CLBLL_L_X4Y65.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y67.NL1BEG_N3.LOGIC_OUTS_L22
INT_L_X4Y67.IMUX_L21.NL1BEG_N3
CLBLL_L_X4Y67.CLBLL_L_C4.CLBLL_IMUX21

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[2]
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS15.CLBLL_LL_D
INT_L_X4Y67.IMUX_L23.LOGIC_OUTS_L15
CLBLL_L_X4Y67.CLBLL_L_C3.CLBLL_IMUX23

# routing for net tpu_inst.mlp_u.$auto$pmux2shiftx.cc:714:execute$4567.Y[3]
INT_L_X4Y68.SE6BEG0.LOGIC_OUTS_L12
INT_L_X6Y64.SW2BEG0.SE6END0
INT_R_X5Y63.SW6BEG0.SW2END0
INT_R_X3Y59.SE6BEG0.SW6END0
INT_R_X5Y55.SS2BEG0.SE6END0
INT_R_X5Y53.IMUX10.SS2END0
CLBLM_R_X5Y53.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y68.WR1BEG1.LOGIC_OUTS_L12
INT_R_X3Y68.SR1BEG1.WR1END1
INT_R_X3Y67.SL1BEG1.SR1END1
INT_R_X3Y66.IMUX10.SL1END1
CLBLM_R_X3Y66.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS12.CLBLL_LL_A
INT_L_X4Y68.SL1BEG0.LOGIC_OUTS_L12
INT_L_X4Y67.IMUX_L33.SL1END0
CLBLL_L_X4Y67.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.mlp_u.$abc$16767$auto$blifparse.cc:536:parse_blif$16779.A[0]
INT_L_X4Y64.WW2BEG1.SR1END1
INT_L_X2Y64.ER1BEG2.WW2END1
INT_R_X3Y64.SL1BEG2.ER1END2
INT_R_X3Y63.SR1BEG3.SL1END2
INT_R_X3Y63.IMUX0.SR1END_N3_3
CLBLM_R_X3Y63.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y64.IMUX_L3.SR1END1
CLBLL_L_X4Y64.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y67.FAN_ALT0.NN2END0
INT_L_X4Y67.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y66.IMUX_L30.FAN_BOUNCE_S3_0
CLBLL_L_X4Y66.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y65.SR1BEG1.LOGIC_OUTS_L18
INT_L_X4Y64.IMUX_L20.SR1END1
CLBLL_L_X4Y64.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y65.IMUX_L9.LOGIC_OUTS_L18
CLBLL_L_X4Y65.CLBLL_L_A5.CLBLL_IMUX9
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y65.NN2BEG0.LOGIC_OUTS_L18
INT_L_X4Y67.BYP_ALT0.NN2END0
INT_L_X4Y67.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y67.IMUX_L20.BYP_BOUNCE0
CLBLL_L_X4Y67.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.mlp_u.ub_a_rd_ready
INT_R_X3Y46.IMUX5.SS2END2
CLBLM_R_X3Y46.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y46.IMUX13.SS2END2
CLBLM_R_X3Y46.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y48.BYP_ALT2.SL1END2
INT_R_X3Y48.BYP2.BYP_ALT2
CLBLM_R_X3Y48.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y46.BYP_ALT2.SS2END2
INT_R_X3Y46.BYP2.BYP_ALT2
CLBLM_R_X3Y46.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y49.SR1BEG3.SL1END2
INT_R_X3Y49.BYP_ALT0.SR1END_N3_3
INT_R_X3Y49.BYP0.BYP_ALT0
CLBLM_R_X3Y49.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y49.BYP_ALT3.SL1END2
INT_R_X3Y49.BYP3.BYP_ALT3
CLBLM_R_X3Y49.CLBLM_M_CX.CLBLM_BYP3
CLBLM_R_X3Y50.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y50.SL1BEG2.LOGIC_OUTS16
BRKH_INT_X3Y49.BRKH_INT_SL1END2.BRKH_INT_SL1END2_SLOW
INT_R_X3Y49.SL1BEG2.SL1END2
INT_R_X3Y48.SS2BEG2.SL1END2
INT_R_X3Y46.ER1BEG3.SS2END2
INT_L_X4Y46.SL1BEG3.ER1END3
INT_L_X4Y45.SW2BEG3.SL1END3
INT_R_X3Y44.BYP_ALT6.SW2END3
INT_R_X3Y44.BYP_BOUNCE6.BYP_ALT6
INT_R_X3Y45.IMUX34.BYP_BOUNCE_N3_6
CLBLM_R_X3Y45.CLBLM_L_C6.CLBLM_IMUX34

# routing for net tpu_inst.mlp_u.ub_b_rd_ready
INT_L_X4Y43.IMUX_L5.WL1END2
CLBLL_L_X4Y43.CLBLL_L_A6.CLBLL_IMUX5
INT_L_X4Y43.IMUX_L13.WL1END2
CLBLL_L_X4Y43.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y44.BYP_L0.BYP_ALT0
CLBLL_L_X4Y44.CLBLL_L_AX.CLBLL_BYP0
INT_R_X3Y45.FAN_ALT2.SR1BEG_S0
INT_R_X3Y45.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y45.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y45.BYP0.BYP_ALT0
CLBLM_R_X3Y45.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y42.SL1BEG2.SW2END2
INT_R_X3Y41.BYP_ALT2.SL1END2
INT_R_X3Y41.BYP2.BYP_ALT2
CLBLM_R_X3Y41.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y45.EE2BEG3.LOGIC_OUTS17
INT_R_X5Y45.SS2BEG3.EE2END3
INT_R_X5Y43.WL1BEG2.SS2END3
INT_L_X4Y43.SW2BEG2.WL1END2
INT_R_X3Y42.BYP_ALT2.SW2END2
INT_R_X3Y42.BYP2.BYP_ALT2
CLBLM_R_X3Y42.CLBLM_L_CX.CLBLM_BYP2
CLBLM_R_X3Y45.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y45.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y45.SE2BEG0.SR1BEG_S0
INT_L_X4Y44.BYP_ALT0.SE2END0
INT_L_X4Y44.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y44.IMUX_L42.BYP_BOUNCE0
CLBLL_L_X4Y44.CLBLL_L_D6.CLBLL_IMUX42

# routing for net tpu_inst.mlp_u.$techmap18447$abc$16767$auto$blifparse.cc:536:parse_blif$16888.A[2]
INT_L_X4Y69.FAN_ALT2.LOGIC_OUTS_L19
INT_L_X4Y69.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y69.IMUX_L8.FAN_BOUNCE2
CLBLL_L_X4Y69.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y69.SE2BEG3.LOGIC_OUTS_L11
INT_R_X5Y68.SS6BEG3.SE2END3
INT_R_X5Y62.WW2BEG3.SS6END3
INT_R_X3Y62.IMUX31.WW2END3
CLBLM_R_X3Y62.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y53.WL1BEG2.SS6END3
INT_R_X3Y53.NL1BEG2.WL1END2
INT_R_X3Y54.IMUX11.NL1END2
CLBLM_R_X3Y54.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y59.SE2BEG3.SS2END3
INT_R_X5Y58.WL1BEG2.SE2END3
INT_L_X4Y58.IMUX_L6.WL1END2
CLBLL_L_X4Y58.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y56.IMUX_L10.SL1END1
CLBLL_L_X4Y56.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y57.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X4Y57.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y56.BYP_ALT2.BYP_BOUNCE5
INT_L_X4Y56.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y57.IMUX_L16.BYP_BOUNCE_N3_2
CLBLL_L_X4Y57.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y56.BYP_ALT5.SL1END1
INT_L_X4Y56.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y56.IMUX_L23.BYP_BOUNCE5
CLBLL_L_X4Y56.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y69.SS6BEG1.LOGIC_OUTS_L19
INT_L_X4Y63.SS6BEG1.SS6END1
INT_L_X4Y57.SL1BEG1.SS6END1
INT_L_X4Y56.IMUX_L19.SL1END1
CLBLL_L_X4Y56.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y67.SL1BEG3.SS2END3
INT_L_X4Y66.SW2BEG3.SL1END3
INT_R_X3Y66.IMUX0.SW2END_N0_3
CLBLM_R_X3Y66.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y49.ER1BEG_S0.SW6END3
INT_R_X3Y50.IMUX10.ER1END0
CLBLM_R_X3Y50.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X4Y69.SS2BEG3.LOGIC_OUTS_L11
INT_L_X4Y67.SS6BEG3.SS2END3
INT_L_X4Y61.SS2BEG3.SS6END3
INT_L_X4Y59.SS6BEG3.SS2END3
INT_L_X4Y53.SW6BEG3.SS6END3
INT_L_X2Y49.SE6BEG3.SW6END3
INT_L_X4Y45.WL1BEG2.SE6END3
INT_R_X3Y45.IMUX14.WL1END2
CLBLM_R_X3Y45.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.mlp_u.ub_a_wr_valid
INT_R_X3Y46.BYP0.BYP_ALT0
CLBLM_R_X3Y46.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y49.SR1BEG1.LOGIC_OUTS18
INT_R_X3Y48.IMUX20.SR1END1
CLBLM_R_X3Y48.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y49.SL1BEG0.LOGIC_OUTS18
INT_R_X3Y48.SS2BEG0.SL1END0
INT_R_X3Y46.BYP_ALT0.SS2END0
INT_R_X3Y46.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y46.IMUX34.BYP_BOUNCE0
CLBLM_R_X3Y46.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y49.IMUX5.NL1BEG_N3
CLBLM_R_X3Y49.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y49.FAN_ALT5.NL1BEG_N3
INT_R_X3Y49.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y49.IMUX35.FAN_BOUNCE5
CLBLM_R_X3Y49.CLBLM_M_C6.CLBLM_IMUX35
CLBLM_R_X3Y49.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y49.NL1BEG_N3.LOGIC_OUTS18
INT_R_X3Y49.NN2BEG3.NL1BEG_N3
INT_R_X3Y51.FAN_ALT1.NN2END3
INT_R_X3Y51.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y51.IMUX42.FAN_BOUNCE1
CLBLM_R_X3Y51.CLBLM_L_D6.CLBLM_IMUX42

# routing for net tpu_inst.mlp_u.buffer_select
INT_R_X3Y68.IMUX9.BYP_BOUNCE_N3_7
CLBLM_R_X3Y68.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y45.IMUX41.SL1END0
CLBLM_R_X3Y45.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y69.FAN_ALT4.NL1END1
INT_R_X3Y69.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y68.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y68.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y68.IMUX37.LOGIC_OUTS16
CLBLM_R_X3Y68.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X1Y65.SE2BEG3.EE4END3
INT_L_X2Y64.SS6BEG3.SE2END3
INT_L_X2Y58.SS2BEG3.SS6END3
INT_L_X2Y56.SL1BEG3.SS2END3
INT_L_X2Y55.IMUX_L46.SL1END3
CLBLL_L_X2Y55.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y67.IMUX30.WW2END2
CLBLM_R_X3Y67.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y59.WL1BEG2.SR1END3
INT_L_X2Y59.IMUX_L37.WL1END2
CLBLL_L_X2Y59.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y66.IMUX14.SS2END2
CLBLM_R_X3Y66.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y64.WL1BEG2.SE2END3
INT_L_X2Y64.IMUX_L37.WL1END2
CLBLL_L_X2Y64.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y57.ER1BEG_S0.SW6END3
INT_R_X3Y58.IMUX25.ER1END0
CLBLM_R_X3Y58.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y57.IMUX21.WL1END2
CLBLM_R_X3Y57.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y58.SE2BEG3.SL1END3
INT_L_X4Y57.WL1BEG2.SE2END3
INT_R_X3Y57.IMUX37.WL1END2
CLBLM_R_X3Y57.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y50.WL1BEG2.SE2END3
INT_L_X2Y50.SW2BEG2.WL1END2
INT_R_X1Y49.SE2BEG2.SW2END2
INT_L_X2Y48.EE2BEG2.SE2END2
INT_L_X4Y48.IMUX_L36.EE2END2
CLBLL_L_X4Y48.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X3Y46.NR1BEG0.ER1END0
INT_R_X3Y47.IMUX41.NR1END0
CLBLM_R_X3Y47.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y50.IMUX30.SE2END3
CLBLM_R_X3Y50.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y48.IMUX16.SS2END_N0_3
CLBLM_R_X3Y48.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y55.IMUX37.NL1BEG_N3
CLBLM_R_X3Y55.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y48.IMUX0.SS2END_N0_3
CLBLM_R_X3Y48.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X5Y67.WW2BEG2.SL1END2
INT_R_X3Y67.FAN_ALT5.WW2END2
INT_R_X3Y67.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y67.BYP_ALT1.FAN_BOUNCE5
INT_R_X3Y67.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y67.GFAN1.BYP_BOUNCE1
INT_R_X3Y67.BYP_ALT7.GFAN1
INT_R_X3Y67.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y68.IMUX19.BYP_BOUNCE_N3_7
CLBLM_R_X3Y68.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y66.IMUX21.SS2END2
CLBLM_R_X3Y66.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y66.IMUX36.SS2END2
CLBLM_R_X3Y66.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X2Y63.IMUX_L21.FAN_BOUNCE_S3_4
CLBLL_L_X2Y63.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y61.IMUX_L46.NW2END3
CLBLL_L_X2Y61.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y61.IMUX23.EE2END3
CLBLM_R_X3Y61.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X1Y63.ER1BEG_S0.SS2END3
INT_L_X2Y64.FAN_ALT4.ER1END0
INT_L_X2Y64.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y63.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X2Y63.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y60.IMUX23.SL1END3
CLBLM_R_X3Y60.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y68.NL1BEG1.LOGIC_OUTS16
INT_R_X3Y69.EE2BEG1.NL1END1
INT_R_X5Y69.SW6BEG1.EE2END1
INT_R_X3Y65.WW4BEG2.SW6END1
INT_L_X0Y65.SW6BEG2.EE4END2
INT_R_X1Y61.EE2BEG2.SE6END2
INT_R_X3Y61.IMUX37.EE2END2
CLBLM_R_X3Y61.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y60.NW2BEG3.SW6END2
INT_L_X2Y61.IMUX_L14.NW2END3
CLBLL_L_X2Y61.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y51.IMUX21.FAN_BOUNCE_S3_4
CLBLM_R_X3Y51.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y49.IMUX46.SL1END3
CLBLM_R_X3Y49.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y50.IMUX14.SE2END3
CLBLM_R_X3Y50.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y50.IMUX39.SE2END3
CLBLM_R_X3Y50.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y65.SE2BEG3.NE2END3
INT_R_X3Y64.EE2BEG3.SE2END3
INT_R_X5Y64.SS6BEG3.EE2END3
INT_R_X5Y58.SW6BEG3.SS6END3
INT_R_X3Y55.NL1BEG_N3.SW6END_N0_3
INT_R_X3Y55.IMUX14.NL1BEG_N3
CLBLM_R_X3Y55.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y52.FAN_ALT2.ER1END0
INT_R_X3Y52.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y51.IMUX6.FAN_BOUNCE_S3_2
CLBLM_R_X3Y51.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y46.IMUX_L6.SE2END3
CLBLL_L_X4Y46.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y47.IMUX_L14.FAN_BOUNCE_S3_2
CLBLL_L_X4Y47.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y47.IMUX_L30.FAN_BOUNCE_S3_2
CLBLL_L_X4Y47.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y47.IMUX_L46.FAN_BOUNCE_S3_2
CLBLL_L_X4Y47.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y47.ER1BEG_S0.SS2END3
INT_L_X4Y48.FAN_ALT2.ER1END0
INT_L_X4Y48.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y47.IMUX_L6.FAN_BOUNCE_S3_2
CLBLL_L_X4Y47.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y46.IMUX_L14.SE2END3
CLBLL_L_X4Y46.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y49.SS2BEG3.SL1END3
INT_R_X3Y47.SE2BEG3.SS2END3
INT_L_X4Y46.IMUX_L23.SE2END3
CLBLL_L_X4Y46.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y45.SW2BEG0.SL1END0
INT_L_X2Y44.SL1BEG0.SW2END0
INT_L_X2Y43.IMUX_L1.SL1END0
CLBLL_L_X2Y43.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X3Y68.EE2BEG2.LOGIC_OUTS16
INT_R_X5Y68.SL1BEG2.EE2END2
INT_R_X5Y67.SW2BEG2.SL1END2
INT_L_X4Y66.SW6BEG2.SW2END2
INT_L_X2Y62.ER1BEG3.SW6END2
INT_R_X3Y62.NR1BEG3.ER1END3
INT_R_X3Y63.IMUX14.NR1END3
CLBLM_R_X3Y63.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X2Y65.WW4BEG3.NE2END3
INT_R_X1Y65.SS2BEG3.EE4END3
INT_R_X1Y63.SS2BEG3.SS2END3
INT_R_X1Y61.EE2BEG3.SS2END3
INT_R_X3Y61.SL1BEG3.EE2END3
INT_R_X3Y60.IMUX31.SL1END3
CLBLM_R_X3Y60.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y59.SL1BEG3.SR1END3
INT_R_X3Y58.IMUX6.SL1END3
CLBLM_R_X3Y58.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y60.SR1BEG3.SW6END2
INT_R_X3Y59.IMUX47.SR1END3
CLBLM_R_X3Y59.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X3Y52.ER1BEG1.ER1END0
INT_L_X4Y52.IMUX_L3.ER1END1
CLBLL_L_X4Y52.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y52.IMUX10.ER1END0
CLBLM_R_X3Y52.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y51.ER1BEG_S0.SS6END3
INT_R_X3Y52.FAN_ALT4.ER1END0
INT_R_X3Y52.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y51.IMUX7.FAN_BOUNCE_S3_4
CLBLM_R_X3Y51.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y50.IMUX6.SE2END3
CLBLM_R_X3Y50.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X2Y51.SS6BEG3.SS6END3
INT_L_X2Y45.ER1BEG_S0.SS6END3
INT_R_X3Y46.SL1BEG0.ER1END0
INT_R_X3Y45.IMUX25.SL1END0
CLBLM_R_X3Y45.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X3Y68.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y68.SS2BEG2.LOGIC_OUTS16
INT_R_X3Y66.SE2BEG2.SS2END2
INT_L_X4Y65.SE2BEG2.SE2END2
INT_R_X5Y64.SW6BEG2.SE2END2
INT_R_X3Y60.NW6BEG3.SW6END2
INT_R_X1Y64.NE2BEG3.NW6END3
INT_L_X2Y65.SE6BEG3.NE2END3
INT_L_X4Y61.SW6BEG3.SE6END3
INT_L_X2Y57.SS6BEG3.SW6END3
INT_L_X2Y51.SE2BEG3.SS6END3
INT_R_X3Y50.SL1BEG3.SE2END3
BRKH_INT_X3Y49.BRKH_INT_SL1END3.BRKH_INT_SL1END3_SLOW
INT_R_X3Y49.IMUX30.SL1END3
CLBLM_R_X3Y49.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_u.$techmap18447$abc$16767$auto$blifparse.cc:536:parse_blif$16888.A[1]
INT_R_X3Y68.NE2BEG1.NW2END1
INT_L_X4Y69.IMUX_L11.NE2END1
CLBLL_L_X4Y69.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y47.SS2BEG3.WW2END3
INT_R_X3Y45.IMUX46.SS2END3
CLBLM_R_X3Y45.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y68.BYP_ALT1.NW2END1
INT_R_X3Y68.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y68.IMUX21.BYP_BOUNCE1
CLBLM_R_X3Y68.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y68.IMUX41.NW2END1
CLBLM_R_X3Y68.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y67.NW2BEG2.WR1END2
INT_L_X2Y68.SS6BEG1.NW2END2
INT_L_X2Y62.SS6BEG1.SS6END1
INT_L_X2Y56.SR1BEG2.SS6END1
INT_L_X2Y55.IMUX_L37.SR1END2
CLBLL_L_X2Y55.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y68.FAN_ALT4.NW2END1
INT_R_X3Y68.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y67.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y67.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y58.NW2BEG1.SW6END0
INT_L_X2Y59.IMUX_L41.NW2END1
CLBLL_L_X2Y59.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y67.SW2BEG1.LOGIC_OUTS_L19
INT_R_X3Y66.IMUX19.SW2END1
CLBLM_R_X3Y66.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y65.SR1BEG3.SL1END2
INT_L_X4Y64.SW2BEG3.SR1END3
INT_R_X3Y64.NW2BEG0.SW2END_N0_3
INT_L_X2Y64.IMUX_L39.NW2END_S0_0
CLBLL_L_X2Y64.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y58.IMUX16.SL1END0
CLBLM_R_X3Y58.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y57.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y57.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y60.SL1BEG0.SS2END0
INT_R_X3Y59.SL1BEG0.SL1END0
INT_R_X3Y58.FAN_ALT4.SL1END0
INT_R_X3Y58.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y57.IMUX39.FAN_BOUNCE_S3_4
CLBLM_R_X3Y57.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y48.IMUX_L37.SW2END2
CLBLL_L_X4Y48.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y47.IMUX39.WW2END3
CLBLM_R_X3Y47.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X3Y50.BYP_ALT5.BYP_BOUNCE0
INT_R_X3Y50.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y50.IMUX23.BYP_BOUNCE5
CLBLM_R_X3Y50.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X4Y66.WW2BEG2.SR1END2
INT_L_X2Y66.SS6BEG2.WW2END2
INT_L_X2Y60.EE2BEG2.SS6END2
INT_L_X4Y60.SW6BEG2.EE2END2
INT_L_X2Y56.SW6BEG2.SW6END2
INT_L_X0Y52.SE6BEG2.SW6END2
INT_L_X2Y48.EL1BEG1.SE6END2
INT_R_X3Y48.IMUX25.EL1END1
CLBLM_R_X3Y48.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y55.IMUX41.SS2END0
CLBLM_R_X3Y55.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X4Y48.ER1BEG3.SW2END2
INT_R_X5Y48.SL1BEG3.ER1END3
INT_R_X5Y47.WW2BEG3.SL1END3
INT_R_X3Y48.BYP_ALT0.WW2END_N0_3
INT_R_X3Y48.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y48.IMUX10.BYP_BOUNCE0
CLBLM_R_X3Y48.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y68.IMUX26.NW2END1
CLBLM_R_X3Y68.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y66.IMUX30.SR1END2
CLBLM_R_X3Y66.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y67.WR1BEG2.LOGIC_OUTS_L19
INT_R_X3Y67.SR1BEG2.WR1END2
INT_R_X3Y66.IMUX37.SR1END2
CLBLM_R_X3Y66.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X2Y63.IMUX_L30.WW2END2
CLBLL_L_X2Y63.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y61.IMUX_L41.SW2END0
CLBLL_L_X2Y61.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y62.SR1BEG1.SS6END0
INT_R_X3Y61.IMUX20.SR1END1
CLBLM_R_X3Y61.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X4Y66.SL1BEG2.SR1END2
INT_L_X4Y65.SS2BEG2.SL1END2
INT_L_X4Y63.WW2BEG2.SS2END2
INT_L_X2Y63.WW4BEG3.WW2END2
INT_R_X1Y63.EL1BEG2.EE4END3
INT_L_X2Y63.IMUX_L36.EL1END2
CLBLL_L_X2Y63.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X3Y62.SS2BEG0.SS6END0
INT_R_X3Y60.IMUX33.SS2END0
CLBLM_R_X3Y60.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X5Y62.WR1BEG1.EE2END0
INT_L_X4Y62.SW2BEG0.WR1END1
INT_R_X3Y61.IMUX41.SW2END0
CLBLM_R_X3Y61.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y62.SW2BEG0.SS6END0
INT_L_X2Y61.FAN_ALT2.SW2END0
INT_L_X2Y61.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y61.IMUX_L16.FAN_BOUNCE2
CLBLL_L_X2Y61.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y51.IMUX33.NR1END0
CLBLM_R_X3Y51.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y49.IMUX39.EL1END_S3_0
CLBLM_R_X3Y49.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X3Y50.IMUX16.EL1END0
CLBLM_R_X3Y50.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y50.BYP_ALT0.EL1END0
INT_R_X3Y50.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y50.IMUX36.BYP_BOUNCE0
CLBLM_R_X3Y50.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y67.NW2BEG1.LOGIC_OUTS_L19
INT_R_X3Y68.SS6BEG0.NW2END1
INT_R_X3Y62.EE2BEG0.SS6END0
INT_R_X5Y62.SW6BEG0.EE2END0
INT_R_X3Y58.SL1BEG0.SW6END0
INT_R_X3Y57.SS2BEG0.SL1END0
INT_R_X3Y55.IMUX25.SS2END0
CLBLM_R_X3Y55.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y49.WL1BEG1.SE6END2
INT_L_X4Y49.WW2BEG1.WL1END1
INT_L_X2Y49.NL1BEG1.WW2END1
BRKH_INT_X2Y49.BRKH_INT_NL1BEG1_SLOW.BRKH_INT_NL1BEG1
INT_L_X2Y50.EL1BEG0.NL1END1
INT_R_X3Y50.NR1BEG0.EL1END0
INT_R_X3Y51.IMUX0.NR1END0
CLBLM_R_X3Y51.CLBLM_L_A3.CLBLM_IMUX0
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y67.SR1BEG2.LOGIC_OUTS_L19
INT_L_X4Y66.SW2BEG2.SR1END2
INT_R_X3Y65.LVB12.SW2END2
INT_R_X3Y53.SE6BEG2.LVB0
INT_R_X5Y49.SW2BEG2.SE6END2
INT_L_X4Y48.NW2BEG3.SW2END2
INT_R_X3Y49.IMUX21.NW2END3
CLBLM_R_X3Y49.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.mlp_u.refill_valid
INT_R_X3Y45.IMUX39.WW2END3
CLBLM_R_X3Y45.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X5Y45.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y45.WW2BEG3.LOGIC_OUTS21
INT_R_X3Y46.NE6BEG0.WW2END_N0_3
INT_R_X5Y50.NW2BEG0.NE6END0
INT_L_X4Y50.SW2BEG3.NW2END_S0_0
INT_R_X3Y49.IMUX23.SW2END3
CLBLM_R_X3Y49.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_u.$techmap18488$abc$16767$auto$blifparse.cc:536:parse_blif$16843.A[0]
INT_L_X4Y71.NN2BEG3.NN2END3
INT_L_X4Y73.IMUX_L7.NN2END3
CLBLL_L_X4Y73.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X4Y71.WR1BEG_S0.NN2END3
INT_R_X3Y72.FAN_ALT0.WR1END0
INT_R_X3Y72.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y71.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X3Y71.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y69.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y71.IMUX_L15.NN2END3
CLBLL_L_X4Y71.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X4Y69.SW2BEG3.LOGIC_OUTS_L17
INT_R_X3Y68.FAN_ALT3.SW2END3
INT_R_X3Y68.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y68.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y68.CLBLM_L_A2.CLBLM_IMUX3
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y69.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y68.SS2BEG3.SL1END3
INT_L_X4Y67.IMUX_L16.SS2END_N0_3
CLBLL_L_X4Y67.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.$abc$16767$procmux$2652_Y
# routing for net tpu_inst.mlp_u.$techmap18540$abc$16767$auto$blifparse.cc:536:parse_blif$16794.A[2]
INT_R_X3Y71.NE2BEG2.NW2END2
INT_L_X4Y72.NL1BEG1.NE2END2
INT_L_X4Y73.IMUX_L2.NL1END1
CLBLL_L_X4Y73.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X3Y71.IMUX3.NW2END2
CLBLM_R_X3Y71.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y71.EL1BEG1.NW2END2
INT_L_X4Y71.FAN_ALT2.EL1END1
INT_L_X4Y71.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y71.IMUX_L24.FAN_BOUNCE2
CLBLL_L_X4Y71.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X4Y67.NW2BEG3.SW2END2
INT_R_X3Y68.IMUX6.NW2END3
CLBLM_R_X3Y68.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y67.WL1BEG1.SW2END2
INT_R_X3Y67.FAN_ALT6.WL1END1
INT_R_X3Y67.FAN6.FAN_ALT6
CLBLM_R_X3Y67.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y63.IMUX30.FAN_BOUNCE_S3_2
CLBLM_R_X3Y63.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y67.IMUX_L14.SW2END2
CLBLL_L_X4Y67.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y69.NR1BEG2.LOGIC_OUTS_L14
INT_L_X4Y70.NW2BEG2.NR1END2
INT_R_X3Y71.SS6BEG1.NW2END2
INT_R_X3Y65.SL1BEG1.SS6END1
INT_R_X3Y64.FAN_ALT2.SL1END1
INT_R_X3Y64.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y63.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X3Y63.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y69.SE2BEG2.LOGIC_OUTS_L14
INT_R_X5Y68.SW2BEG2.SE2END2
INT_L_X4Y67.NL1BEG2.SW2END2
INT_L_X4Y68.EL1BEG1.NL1END2
INT_R_X5Y68.SS2BEG1.EL1END1
INT_R_X5Y66.SL1BEG1.SS2END1
INT_R_X5Y65.WL1BEG0.SL1END1
INT_L_X4Y65.WR1BEG2.WL1END0
INT_R_X3Y65.NN2BEG2.WR1END2
INT_R_X3Y67.IMUX36.NN2END2
CLBLM_R_X3Y67.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_u.acc_reset
INT_R_X5Y81.LVB0.LVB12
INT_R_X5Y93.NE6BEG2.LVB12
INT_R_X7Y97.CTRL1.NE6END2
CLBLM_R_X7Y97.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y91.NN6BEG2.LVB12
INT_R_X5Y97.CTRL0.NN6END2
CLBLM_R_X5Y97.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y94.NR1BEG2.NN6END2
INT_R_X5Y95.CTRL0.NR1END2
CLBLM_R_X5Y95.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y92.NE6BEG2.LVB12
INT_R_X7Y96.CTRL1.NE6END2
CLBLM_R_X7Y96.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y90.NN6BEG2.NN6END2
INT_R_X5Y96.CTRL0.NN6END2
CLBLM_R_X5Y96.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y79.LVB0.LVB12
INT_R_X5Y91.NE6BEG2.LVB12
INT_R_X7Y95.CTRL1.NE6END2
CLBLM_R_X7Y95.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y90.NE6BEG2.NN6END2
INT_R_X7Y94.CTRL1.NE6END2
CLBLM_R_X7Y94.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y90.CTRL1.NE6END2
CLBLM_R_X7Y90.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y92.NR1BEG2.NE6END2
INT_R_X7Y93.CTRL1.NR1END2
CLBLM_R_X7Y93.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y87.NE6BEG2.NN6END2
INT_R_X7Y91.CTRL1.NE6END2
CLBLM_R_X7Y91.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y85.NE6BEG2.NN6END2
INT_R_X7Y89.CTRL1.NE6END2
CLBLM_R_X7Y89.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y89.CTRL1.NN6END2
CLBLM_R_X5Y89.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y88.NE6BEG2.NN6END2
INT_R_X7Y92.CTRL1.NE6END2
CLBLM_R_X7Y92.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y88.CTRL1.NN6END2
CLBLM_R_X5Y88.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y86.NE6BEG2.NN6END2
INT_R_X7Y90.CTRL0.NE6END2
CLBLM_R_X7Y90.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y80.NE6BEG2.LVB12
INT_R_X7Y84.CTRL1.NE6END2
CLBLM_R_X7Y84.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y85.CTRL1.NE6END2
CLBLM_R_X7Y85.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y86.CTRL1.NN6END2
CLBLM_R_X5Y86.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y87.CTRL1.NN6END2
CLBLM_R_X5Y87.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y81.NE6BEG2.LVB12
INT_R_X7Y85.CTRL0.NE6END2
CLBLM_R_X7Y85.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y63.SW2BEG2.SR1END2
INT_L_X4Y62.SE6BEG2.SW2END2
INT_L_X6Y58.SE6BEG2.SE6END2
INT_L_X8Y54.CTRL_L0.SE6END2
CLBLM_L_X8Y54.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y57.SE6BEG2.SS6END2
INT_L_X8Y53.CTRL_L0.SE6END2
CLBLM_L_X8Y53.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y56.SE6BEG2.SS6END2
INT_L_X8Y52.CTRL_L0.SE6END2
CLBLM_L_X8Y52.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y64.CTRL0.SE6END2
CLBLM_R_X7Y64.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y54.CTRL0.SE6END2
CLBLM_R_X7Y54.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y54.CTRL1.SE6END2
CLBLM_R_X7Y54.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y52.SE6BEG2.SE6END2
INT_L_X8Y48.CTRL_L1.SE6END2
CLBLM_L_X8Y48.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y51.CTRL1.SE6END2
CLBLM_R_X7Y51.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y55.CTRL1.ER1END2
CLBLM_R_X7Y55.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y50.SE6BEG2.SS6END2
INT_L_X8Y46.CTRL_L1.SE6END2
CLBLM_L_X8Y46.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y56.SE6BEG2.SS2END2
INT_R_X7Y52.CTRL1.SE6END2
CLBLM_R_X7Y52.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y62.SS2BEG2.SS2END2
INT_L_X6Y60.SS6BEG2.SS2END2
INT_L_X6Y54.SS6BEG2.SS6END2
INT_L_X6Y48.SE6BEG2.SS6END2
INT_L_X8Y44.CTRL_L1.SE6END2
CLBLM_L_X8Y44.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y49.SE6BEG2.SS6END2
INT_L_X8Y45.CTRL_L1.SE6END2
CLBLM_L_X8Y45.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y64.SS2BEG2.SS2END2
INT_L_X6Y62.SS6BEG2.SS2END2
INT_L_X6Y56.SS6BEG2.SS6END2
INT_L_X6Y50.SS6BEG2.SS6END2
INT_L_X6Y44.SE6BEG2.SS6END2
INT_L_X8Y40.CTRL_L1.SE6END2
CLBLM_L_X8Y40.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y52.SS6BEG2.SE6END2
INT_L_X6Y46.SE6BEG2.SS6END2
INT_L_X8Y42.CTRL_L1.SE6END2
CLBLM_L_X8Y42.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y54.SE6BEG2.SS6END2
INT_R_X7Y50.CTRL1.SE6END2
CLBLM_R_X7Y50.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y53.SE6BEG2.SS6END2
INT_L_X8Y49.CTRL_L1.SE6END2
CLBLM_L_X8Y49.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y47.SS6BEG2.SE6END2
INT_L_X8Y41.CTRL_L1.SS6END2
CLBLM_L_X8Y41.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y80.LVB0.LVB12
INT_R_X5Y92.NN6BEG2.LVB12
INT_R_X5Y98.CTRL1.NN6END2
CLBLM_R_X5Y98.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y94.CTRL0.NN6END2
CLBLM_R_X5Y94.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y88.NN6BEG2.NN6END2
INT_R_X5Y94.SR1BEG2.NN6END2
INT_R_X5Y93.CTRL0.SR1END2
CLBLM_R_X5Y93.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y84.CTRL1.NN6END2
CLBLM_R_X5Y84.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y86.NN6BEG2.NN6END2
INT_R_X5Y92.CTRL0.NN6END2
CLBLM_R_X5Y92.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y73.NW6BEG2.LVB_L0
INT_L_X4Y77.CTRL_L0.NW6END2
CLBLL_L_X4Y77.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y78.NN6BEG2.LVB12
INT_R_X5Y84.NN6BEG2.NN6END2
INT_R_X5Y90.CTRL0.NN6END2
CLBLM_R_X5Y90.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y66.NN6BEG2.LVB0
INT_R_X5Y72.NE6BEG2.NN6END2
INT_R_X7Y76.CTRL1.NE6END2
CLBLM_R_X7Y76.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y79.CTRL0.NE6END2
CLBLM_R_X7Y79.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y74.NN6BEG2.NN6END2
INT_R_X5Y80.CTRL0.NN6END2
CLBLM_R_X5Y80.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y73.NE6BEG2.NW6END2
INT_R_X7Y77.CTRL1.NE6END2
CLBLM_R_X7Y77.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y70.NE6BEG2.LVB0
INT_R_X7Y74.CTRL0.NE6END2
CLBLM_R_X7Y74.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y67.NE6BEG1.NW2END1
INT_L_X6Y71.WR1BEG2.NE6END1
INT_R_X5Y71.CTRL1.WR1END2
CLBLM_R_X5Y71.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y69.NW6BEG2.NE2END2
INT_R_X5Y73.CTRL1.NW6END2
CLBLM_R_X5Y73.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y69.FAN_ALT1.NR1END3
INT_R_X5Y69.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y69.CTRL1.FAN_BOUNCE1
CLBLM_R_X5Y69.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y68.NN6BEG2.LVB0
INT_R_X5Y74.CTRL1.NN6END2
CLBLM_R_X5Y74.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y67.CTRL_L0.BYP_BOUNCE4
CLBLL_L_X4Y67.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y55.SE6BEG2.SS6END2
INT_R_X7Y51.CTRL0.SE6END2
CLBLM_R_X7Y51.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y61.SE6BEG2.SS2END2
INT_R_X7Y57.CTRL0.SE6END2
CLBLM_R_X7Y57.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y62.CTRL0.SW6END1
CLBLM_R_X7Y62.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y64.SE6BEG1.SW2END1
INT_L_X6Y60.ER1BEG2.SE6END1
INT_R_X7Y60.CTRL0.ER1END2
CLBLM_R_X7Y60.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y66.EE4BEG1.LOGIC_OUTS19
INT_R_X9Y66.SW6BEG1.EE4END1
INT_R_X7Y62.SR1BEG2.SW6END1
INT_R_X7Y61.CTRL0.SR1END2
CLBLM_R_X7Y61.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y50.CTRL0.SS6END2
CLBLM_R_X5Y50.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y66.SS2BEG1.EE2END1
INT_R_X7Y64.SR1BEG2.SS2END1
INT_R_X7Y63.CTRL0.SR1END2
CLBLM_R_X7Y63.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y55.CTRL0.SS6END2
CLBLM_R_X5Y55.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y49.SE6BEG2.SS6END2
INT_R_X7Y45.CTRL1.SE6END2
CLBLM_R_X7Y45.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y48.CTRL0.SS6END2
CLBLM_R_X5Y48.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y49.CTRL1.SS6END2
CLBLM_R_X5Y49.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y54.SS6BEG2.SS6END2
INT_R_X5Y48.SE6BEG2.SS6END2
INT_R_X7Y44.CTRL1.SE6END2
CLBLM_R_X7Y44.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y47.CTRL1.SS6END2
CLBLM_R_X7Y47.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y59.SS6BEG2.SE6END2
INT_L_X6Y53.SS6BEG2.SS6END2
INT_L_X6Y47.SE6BEG2.SS6END2
INT_L_X8Y43.CTRL_L1.SE6END2
CLBLM_L_X8Y43.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y47.SE6BEG2.SS6END2
INT_R_X7Y43.CTRL1.SE6END2
CLBLM_R_X7Y43.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y47.SS6BEG2.SS6END2
INT_R_X7Y41.CTRL1.SS6END2
CLBLM_R_X7Y41.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y58.SE6BEG2.SW2END2
INT_R_X7Y54.SS6BEG2.SE6END2
INT_R_X7Y48.SS6BEG2.SS6END2
INT_R_X7Y42.CTRL1.SS6END2
CLBLM_R_X7Y42.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y46.SS6BEG2.SE6END2
INT_R_X7Y40.CTRL1.SS6END2
CLBLM_R_X7Y40.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y46.CTRL1.SE6END2
CLBLM_R_X7Y46.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y49.SS6BEG2.SS6END2
INT_R_X5Y43.CTRL1.SS6END2
CLBLM_R_X5Y43.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y46.CTRL0.SS6END2
CLBLM_R_X5Y46.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y47.SS6BEG2.SS6END2
INT_R_X5Y41.CTRL0.SS6END2
CLBLM_R_X5Y41.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y51.CTRL1.NR1END2
CLBLM_R_X5Y51.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y66.EL1BEG0.LOGIC_OUTS19
INT_L_X6Y66.NR1BEG0.EL1END0
INT_L_X6Y67.LV_L0.NR1END0
INT_L_X6Y85.LVB_L12.LV_L18
INT_L_X6Y85.NW6BEG2.LVB_L12
INT_L_X4Y89.NN6BEG2.NW6END2
INT_L_X4Y95.CTRL_L0.NN6END2
CLBLL_L_X4Y95.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y69.NW2BEG3.NR1END3
INT_L_X4Y70.NE6BEG3.NW2END3
INT_L_X6Y74.NW6BEG3.NE6END3
INT_L_X4Y78.LVB_L0.NW6END3
INT_L_X4Y90.NN6BEG2.LVB_L12
INT_L_X4Y96.CTRL_L0.NN6END2
CLBLL_L_X4Y96.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X6Y69.LVB_L0.WR1END3
INT_L_X6Y81.NW6BEG2.LVB_L12
INT_L_X4Y85.CTRL_L0.NW6END2
CLBLL_L_X4Y85.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y66.SR1BEG3.WR1END3
INT_R_X5Y65.ER1BEG_S0.SR1END3
INT_L_X6Y66.LV_L0.ER1END0
INT_L_X6Y84.LVB_L12.LV_L18
INT_L_X6Y84.NW6BEG2.LVB_L12
INT_L_X4Y88.NN6BEG2.NW6END2
INT_L_X4Y94.CTRL_L0.NN6END2
CLBLL_L_X4Y94.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y70.NW6BEG2.LVB0
INT_R_X3Y74.NE2BEG2.NW6END2
INT_L_X4Y75.LVB_L0.NE2END2
INT_L_X4Y87.NN6BEG2.LVB_L12
INT_L_X4Y93.CTRL_L0.NN6END2
CLBLL_L_X4Y93.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y70.NR1BEG3.NR1END3
INT_R_X5Y71.LVB0.NR1END3
INT_R_X5Y83.NN6BEG2.LVB12
INT_R_X5Y89.CTRL0.NN6END2
CLBLM_R_X5Y89.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y80.NN6BEG2.LVB12
INT_R_X5Y86.CTRL0.NN6END2
CLBLM_R_X5Y86.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y85.NN6BEG2.NN6END2
INT_R_X5Y91.CTRL0.NN6END2
CLBLM_R_X5Y91.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y69.NR1BEG3.NR1END3
INT_R_X5Y70.LVB0.NR1END3
INT_R_X5Y82.NN6BEG2.LVB12
INT_R_X5Y88.CTRL0.NN6END2
CLBLM_R_X5Y88.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y66.NW2BEG2.WR1END2
INT_R_X5Y67.LVB0.NW2END2
INT_R_X5Y79.NN6BEG2.LVB12
INT_R_X5Y85.CTRL1.NN6END2
CLBLM_R_X5Y85.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y69.NN6BEG2.NN6END2
INT_L_X6Y75.NW6BEG2.NN6END2
INT_L_X4Y79.CTRL_L0.NW6END2
CLBLL_L_X4Y79.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y81.NN6BEG2.LVB12
INT_R_X5Y87.CTRL0.NN6END2
CLBLM_R_X5Y87.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y83.CTRL0.NW6END2
CLBLM_R_X5Y83.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y72.NE6BEG2.NW6END2
INT_R_X5Y76.NW6BEG2.NE6END2
INT_R_X3Y80.CTRL0.NW6END2
CLBLM_R_X3Y80.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y70.NN2BEG2.NW2END2
INT_L_X4Y72.NN6BEG2.NN2END2
INT_L_X4Y78.CTRL_L0.NN6END2
CLBLL_L_X4Y78.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y69.NW2BEG2.WL1END1
INT_L_X4Y70.NN6BEG2.NW2END2
INT_L_X4Y76.CTRL_L0.NN6END2
CLBLL_L_X4Y76.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y68.LVB0.SW2END2
INT_R_X5Y68.NW6BEG2.LVB0
INT_R_X3Y72.NE2BEG2.NW6END2
INT_L_X4Y73.NL1BEG1.NE2END2
INT_L_X4Y74.BYP_ALT4.NL1END1
INT_L_X4Y74.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y74.CTRL_L0.BYP_BOUNCE4
CLBLL_L_X4Y74.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X7Y65.CTRL1.SE6END2
CLBLM_R_X7Y65.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y69.WL1BEG1.WR1END3
INT_R_X5Y69.SR1BEG2.WL1END1
INT_R_X5Y68.CTRL0.SR1END2
CLBLM_R_X5Y68.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y68.EL1BEG2.NL1BEG_N3
INT_L_X6Y68.NE2BEG2.EL1END2
INT_R_X7Y69.WR1BEG3.NE2END2
INT_L_X6Y69.SW2BEG2.WR1END3
INT_R_X5Y68.SE6BEG2.SW2END2
INT_R_X7Y64.SS6BEG2.SE6END2
INT_R_X7Y58.CTRL0.SS6END2
CLBLM_R_X7Y58.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y66.NW2BEG1.LOGIC_OUTS19
INT_L_X4Y67.BYP_ALT4.NW2END1
INT_L_X4Y67.BYP_BOUNCE4.BYP_ALT4
INT_L_X4Y67.CTRL_L1.BYP_BOUNCE4
CLBLL_L_X4Y67.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X7Y66.SS6BEG1.EE2END1
INT_R_X7Y60.SR1BEG2.SS6END1
INT_R_X7Y59.CTRL0.SR1END2
CLBLM_R_X7Y59.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y56.FAN_ALT1.SS2END2
INT_R_X5Y56.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y56.CTRL0.FAN_BOUNCE1
CLBLM_R_X5Y56.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y60.SE6BEG2.SS6END2
INT_R_X7Y56.CTRL1.SE6END2
CLBLM_R_X7Y56.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y65.SE6BEG1.SW2END1
INT_L_X6Y61.SS6BEG1.SE6END1
INT_L_X6Y55.ER1BEG2.SS6END1
INT_R_X7Y55.CTRL0.ER1END2
CLBLM_R_X7Y55.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y55.CTRL1.SS6END2
CLBLM_R_X5Y55.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y57.CTRL0.SS6END2
CLBLM_R_X5Y57.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y66.WR1BEG3.WR1END2
INT_R_X5Y66.LVB0.WR1END3
INT_R_X5Y66.SS6BEG2.LVB0
INT_R_X5Y60.SS6BEG2.SS6END2
INT_R_X5Y54.CTRL0.SS6END2
CLBLM_R_X5Y54.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y52.CTRL1.SS6END2
CLBLM_R_X5Y52.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y50.NR1BEG2.SS6END2
INT_R_X5Y51.CTRL0.NR1END2
CLBLM_R_X5Y51.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y53.SE6BEG2.SS6END2
INT_R_X7Y49.CTRL1.SE6END2
CLBLM_R_X7Y49.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y63.SS6BEG2.EE2END2
INT_L_X6Y57.SS6BEG2.SS6END2
INT_L_X6Y51.SE6BEG2.SS6END2
INT_L_X8Y47.CTRL_L1.SE6END2
CLBLM_L_X8Y47.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y61.SS6BEG2.SS2END2
INT_R_X5Y55.SS6BEG2.SS6END2
INT_R_X5Y49.CTRL0.SS6END2
CLBLM_R_X5Y49.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y63.SS2BEG2.SR1END2
INT_R_X5Y61.SS2BEG2.SS2END2
INT_R_X5Y59.SS6BEG2.SS2END2
INT_R_X5Y53.SS6BEG2.SS6END2
INT_R_X5Y47.CTRL0.SS6END2
CLBLM_R_X5Y47.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y65.NN6BEG2.SE6END2
INT_R_X7Y71.NW6BEG2.NN6END2
INT_R_X5Y75.NE6BEG2.NW6END2
INT_R_X7Y79.NW6BEG2.NE6END2
INT_R_X5Y83.CTRL1.NW6END2
CLBLM_R_X5Y83.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y66.SW2BEG1.LOGIC_OUTS19
INT_L_X4Y65.SW6BEG1.SW2END1
INT_L_X2Y61.CTRL_L1.SW6END1
CLBLL_L_X2Y61.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y66.EE2BEG1.LOGIC_OUTS19
INT_R_X7Y66.WR1BEG2.EE2END1
INT_L_X6Y66.SW2BEG1.WR1END2
INT_R_X5Y65.SW2BEG1.SW2END1
INT_L_X4Y64.SW6BEG1.SW2END1
INT_L_X2Y60.CTRL_L1.SW6END1
CLBLL_L_X2Y60.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y68.NR1BEG3.NL1BEG_N3
INT_R_X5Y69.LVB0.NR1END3
INT_R_X5Y69.SE6BEG2.LVB0
INT_R_X7Y65.NR1BEG2.SE6END2
INT_R_X7Y66.CTRL0.NR1END2
CLBLM_R_X7Y66.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y60.SW6BEG1.SW6END1
INT_R_X1Y56.ER1BEG2.SW6END1
INT_L_X2Y56.CTRL_L1.ER1END2
CLBLL_L_X2Y56.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y57.WW2BEG2.SS6END2
INT_R_X3Y57.SS6BEG2.WW2END2
INT_R_X3Y51.CTRL0.SS6END2
CLBLM_R_X3Y51.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y53.SS6BEG2.SE6END2
INT_R_X7Y47.CTRL0.SS6END2
CLBLM_R_X7Y47.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y66.ER1BEG2.LOGIC_OUTS19
INT_L_X6Y66.SS2BEG2.ER1END2
INT_L_X6Y64.SW2BEG2.SS2END2
INT_R_X5Y63.SS6BEG2.SW2END2
INT_R_X5Y57.SE6BEG2.SS6END2
INT_R_X7Y53.CTRL1.SE6END2
CLBLM_R_X7Y53.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y58.SS2BEG2.SW2END2
INT_R_X5Y56.SS6BEG2.SS2END2
INT_R_X5Y50.SE6BEG2.SS6END2
INT_R_X7Y46.CTRL0.SE6END2
CLBLM_R_X7Y46.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y39.CTRL_L0.SS6END2
CLBLL_L_X4Y39.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X6Y63.NN6BEG2.EE2END2
INT_L_X6Y69.WR1BEG3.NN6END2
INT_R_X5Y69.SW2BEG2.WR1END3
INT_L_X4Y68.LVB_L12.SW2END2
INT_L_X4Y56.SE6BEG2.LVB_L0
INT_L_X6Y52.SW6BEG2.SE6END2
INT_L_X4Y48.SS6BEG2.SW6END2
INT_L_X4Y42.SS6BEG2.SS6END2
INT_L_X4Y36.CTRL_L1.SS6END2
CLBLL_L_X4Y36.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y64.SW6BEG1.SS2END1
INT_R_X3Y60.SS6BEG1.SW6END1
INT_R_X3Y54.SS2BEG1.SS6END1
INT_R_X3Y52.SS6BEG1.SS2END1
INT_R_X3Y46.SR1BEG2.SS6END1
INT_R_X3Y45.CTRL0.SR1END2
CLBLM_R_X3Y45.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.SE6BEG2.SS6END2
INT_L_X6Y59.SW2BEG2.SE6END2
INT_R_X5Y58.SS6BEG2.SW2END2
INT_R_X5Y52.SS6BEG2.SS6END2
INT_R_X5Y46.SS6BEG2.SS6END2
INT_R_X5Y40.CTRL0.SS6END2
CLBLM_R_X5Y40.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y66.NL1BEG0.LOGIC_OUTS19
INT_R_X5Y67.NR1BEG0.NL1END0
INT_R_X5Y68.NL1BEG_N3.NR1END0
INT_R_X5Y68.NW2BEG3.NL1BEG_N3
INT_L_X4Y69.SS6BEG2.NW2END3
INT_L_X4Y63.EE2BEG2.SS6END2
INT_L_X6Y63.SW6BEG2.EE2END2
INT_L_X4Y59.SE6BEG2.SW6END2
INT_L_X6Y55.SS6BEG2.SE6END2
INT_L_X6Y49.SW6BEG2.SS6END2
INT_L_X4Y45.SS6BEG2.SW6END2
INT_L_X4Y39.ER1BEG3.SS6END2
INT_R_X5Y39.IMUX31.ER1END3
CLBLM_R_X5Y39.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_R_X5Y66.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y66.SS2BEG1.LOGIC_OUTS19
INT_R_X5Y64.SR1BEG2.SS2END1
INT_R_X5Y63.SR1BEG3.SR1END2
INT_R_X5Y62.IMUX39.SR1END3
CLBLM_R_X5Y62.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_u.acc_clear
CLBLM_R_X3Y64.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y64.NE2BEG1.LOGIC_OUTS19
INT_L_X4Y65.NE2BEG1.NE2END1
INT_R_X5Y66.IMUX41.NE2END1
CLBLM_R_X5Y66.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_u.$abc$16767$or$/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/fpga/../rtl/mlp_top.sv:89$156_Y
INT_L_X2Y34.CTRL_L1.SS6END2
CLBLL_L_X2Y34.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y39.SS6BEG2.SS6END2
INT_L_X2Y33.CTRL_L1.SS6END2
CLBLL_L_X2Y33.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y51.FAN_ALT1.NR1END3
INT_L_X2Y51.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y51.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X2Y51.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y38.CTRL_L1.SS6END2
CLBLL_L_X2Y38.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y52.LVB_L12.NR1END3
INT_L_X2Y40.SS6BEG2.LVB_L0
INT_L_X2Y34.CTRL_L0.SS6END2
CLBLL_L_X2Y34.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y39.CTRL_L1.SS6END2
CLBLL_L_X2Y39.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y39.CTRL1.SS6END2
CLBLM_R_X3Y39.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y50.FAN_ALT1.LOGIC_OUTS_L11
INT_L_X2Y50.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y50.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X2Y50.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y44.SS6BEG2.SS2END2
INT_R_X3Y38.CTRL1.SS6END2
CLBLM_R_X3Y38.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y41.CTRL0.SS6END2
CLBLM_R_X3Y41.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y51.SS6BEG2.LVB_L0
INT_L_X2Y45.CTRL_L0.SS6END2
CLBLL_L_X2Y45.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y45.SS6BEG2.SW2END2
INT_L_X2Y39.CTRL_L0.SS6END2
CLBLL_L_X2Y39.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y37.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X2Y37.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y44.SS6BEG2.SS2END2
INT_L_X2Y38.CTRL_L0.SS6END2
CLBLL_L_X2Y38.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y41.CTRL_L1.SS6END2
CLBLL_L_X2Y41.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y35.CTRL0.SS6END2
CLBLM_R_X3Y35.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y42.EE4BEG2.SS6END2
INT_R_X7Y42.CTRL0.EE4END2
CLBLM_R_X7Y42.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y35.CTRL_L1.SS6END2
CLBLL_L_X2Y35.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y34.CTRL0.SS6END2
CLBLM_R_X3Y34.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y41.CTRL1.SS6END2
CLBLM_R_X3Y41.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y35.CTRL_L0.SS6END2
CLBLL_L_X2Y35.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y41.SS6BEG2.SS6END2
INT_L_X2Y35.NR1BEG2.SS6END2
INT_L_X2Y36.CTRL_L0.NR1END2
CLBLL_L_X2Y36.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X1Y51.SL1BEG2.EE4END2
INT_R_X1Y50.SS2BEG2.SL1END2
INT_R_X1Y48.SE6BEG2.SS2END2
INT_R_X3Y44.CTRL1.SE6END2
CLBLM_R_X3Y44.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y47.SS6BEG2.SE6END2
INT_R_X3Y41.SS6BEG2.SS6END2
INT_R_X3Y35.CTRL1.SS6END2
CLBLM_R_X3Y35.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y40.CTRL1.SS6END2
CLBLM_R_X3Y40.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y46.SW2BEG2.SE2END2
INT_L_X2Y45.SE6BEG2.SW2END2
INT_L_X4Y41.CTRL_L1.SE6END2
CLBLL_L_X4Y41.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y36.CTRL1.SS6END2
CLBLM_R_X3Y36.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y43.WW4BEG0.SS2END_N0_3
INT_R_X1Y43.ER1BEG1.EE4END0
INT_L_X2Y43.ER1BEG2.ER1END1
INT_R_X3Y43.CTRL1.ER1END2
CLBLM_R_X3Y43.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y51.NR1BEG3.NR1END3
INT_L_X2Y52.NL1BEG2.NR1END3
INT_L_X2Y53.WR1BEG3.NL1END2
INT_R_X1Y53.LVB0.WR1END3
INT_R_X1Y65.NE6BEG2.LVB12
INT_R_X3Y69.CTRL0.NE6END2
CLBLM_R_X3Y69.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y36.CTRL0.SS6END2
CLBLM_R_X3Y36.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y46.SE2BEG2.SL1END2
INT_R_X3Y45.SS6BEG2.SE2END2
INT_R_X3Y39.CTRL0.SS6END2
CLBLM_R_X3Y39.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y40.SS6BEG2.SS6END2
INT_R_X3Y34.CTRL1.SS6END2
CLBLM_R_X3Y34.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y37.FAN_ALT1.WR1END3
INT_L_X2Y37.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y37.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X2Y37.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y50.NR1BEG3.LOGIC_OUTS_L11
INT_L_X2Y51.LVB_L0.NR1END3
INT_L_X2Y51.WW4BEG2.LVB_L0
INT_R_X1Y51.SE6BEG2.EE4END2
INT_R_X3Y47.SW2BEG2.SE6END2
INT_L_X2Y46.SE6BEG2.SW2END2
INT_L_X4Y42.CTRL_L1.SE6END2
CLBLL_L_X4Y42.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y42.CTRL1.SS6END2
CLBLM_R_X3Y42.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y40.IMUX_L6.FAN_BOUNCE_S3_0
CLBLL_L_X2Y40.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y44.IMUX_L6.SS2END2
CLBLL_L_X2Y44.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y44.IMUX_L14.SS2END2
CLBLL_L_X2Y44.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y42.IMUX_L7.SS2END3
CLBLL_L_X2Y42.CLBLL_LL_A1.CLBLL_IMUX7
INT_L_X2Y44.IMUX_L21.SS2END2
CLBLL_L_X2Y44.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y47.SL1BEG2.SW2END2
INT_L_X2Y46.SS2BEG2.SL1END2
INT_L_X2Y44.IMUX_L37.SS2END2
CLBLL_L_X2Y44.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y42.IMUX_L15.SS2END3
CLBLL_L_X2Y42.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y50.ER1BEG_S0.LOGIC_OUTS_L11
INT_R_X3Y51.SL1BEG0.ER1END0
INT_R_X3Y50.IMUX9.SL1END0
CLBLM_R_X3Y50.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y41.SL1BEG3.SR1END3
INT_R_X3Y40.IMUX6.SL1END3
CLBLM_R_X3Y40.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y38.IMUX14.SS2END2
CLBLM_R_X3Y38.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X2Y48.ER1BEG_S0.SS2END3
INT_R_X3Y49.ER1BEG1.ER1END0
INT_L_X4Y49.IMUX_L11.ER1END1
CLBLL_L_X4Y49.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y46.SS6BEG2.SE2END2
INT_R_X3Y40.SS2BEG2.SS6END2
INT_R_X3Y38.IMUX6.SS2END2
CLBLM_R_X3Y38.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X3Y42.IMUX0.SR1END_N3_3
CLBLM_R_X3Y42.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y42.IMUX16.SR1END_N3_3
CLBLM_R_X3Y42.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y44.IMUX6.SS2END2
CLBLM_R_X3Y44.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X2Y47.SE2BEG2.SW2END2
INT_R_X3Y46.SS2BEG2.SE2END2
INT_R_X3Y44.IMUX14.SS2END2
CLBLM_R_X3Y44.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X2Y50.SS6BEG3.LOGIC_OUTS_L11
INT_L_X2Y44.SS2BEG3.SS6END3
INT_L_X2Y42.IMUX_L39.SS2END3
CLBLL_L_X2Y42.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y50.SS2BEG3.LOGIC_OUTS_L11
INT_L_X2Y48.IMUX_L30.SS2END3
CLBLL_L_X2Y48.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y42.SR1BEG3.SS6END2
INT_R_X3Y41.WL1BEG2.SR1END3
INT_L_X2Y41.IMUX_L21.WL1END2
CLBLL_L_X2Y41.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y41.FAN_ALT0.SR1END_N3_3
INT_L_X2Y41.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y40.IMUX_L20.FAN_BOUNCE_S3_0
CLBLL_L_X2Y40.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X3Y48.SS6BEG2.SS2END2
INT_R_X3Y42.SS6BEG2.SS6END2
INT_R_X3Y36.NR1BEG2.SS6END2
INT_R_X3Y37.WR1BEG3.NR1END2
INT_L_X2Y37.IMUX_L37.WR1END3
CLBLL_L_X2Y37.CLBLL_L_D4.CLBLL_IMUX37
CLBLL_L_X2Y50.CLBLL_LOGIC_OUTS11.CLBLL_L_D
INT_L_X2Y50.EL1BEG2.LOGIC_OUTS_L11
INT_R_X3Y50.SS2BEG2.EL1END2
INT_R_X3Y48.SW2BEG2.SS2END2
INT_L_X2Y47.SS6BEG2.SW2END2
INT_L_X2Y41.SR1BEG3.SS6END2
INT_L_X2Y41.IMUX_L0.SR1END_N3_3
CLBLL_L_X2Y41.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4197
INT_R_X3Y95.NN2BEG1.LOGIC_OUTS19
INT_R_X3Y97.FAN_ALT6.NN2END1
INT_R_X3Y97.FAN6.FAN_ALT6
CLBLM_R_X3Y97.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y95.WL1BEG0.LOGIC_OUTS19
INT_L_X2Y95.BYP_ALT1.WL1END0
INT_L_X2Y95.BYP_BOUNCE1.BYP_ALT1
INT_L_X2Y95.FAN_ALT6.BYP_BOUNCE1
INT_L_X2Y95.FAN_L6.FAN_ALT6
CLBLL_L_X2Y95.CLBLL_L_CE.CLBLL_FAN6
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y95.BYP_ALT4.LOGIC_OUTS19
INT_R_X3Y95.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y95.FAN_ALT7.BYP_BOUNCE4
INT_R_X3Y95.FAN7.FAN_ALT7
CLBLM_R_X3Y95.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.uart_ctrl_u.$techmap19335$abc$15846$auto$blifparse.cc:536:parse_blif$15871.A[1]
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y91.SW6BEG0.LOGIC_OUTS18
INT_R_X1Y87.SE2BEG0.SW6END0
INT_L_X2Y86.IMUX_L16.SE2END0
CLBLL_L_X2Y86.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y91.IMUX45.LOGIC_OUTS10
CLBLM_R_X3Y91.CLBLM_M_D2.CLBLM_IMUX45
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y91.IMUX29.LOGIC_OUTS10
CLBLM_R_X3Y91.CLBLM_M_C2.CLBLM_IMUX29

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4225
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y94.BYP_ALT4.LOGIC_OUTS19
INT_R_X3Y94.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y94.FAN_ALT1.BYP_BOUNCE4
INT_R_X3Y94.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y94.FAN_ALT6.FAN_BOUNCE1
INT_R_X3Y94.FAN6.FAN_ALT6
CLBLM_R_X3Y94.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.uart_ctrl_u.$techmap19336$abc$15846$auto$blifparse.cc:536:parse_blif$15869.A[2]
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X3Y94.IMUX39.LOGIC_OUTS15
CLBLM_R_X3Y94.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.uart_ctrl_u.$techmap19336$abc$15846$auto$blifparse.cc:536:parse_blif$15869.A[1]
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS14.CLBLM_M_C
INT_R_X3Y91.NN2BEG2.LOGIC_OUTS14
INT_R_X3Y93.NR1BEG2.NN2END2
INT_R_X3Y94.IMUX37.NR1END2
CLBLM_R_X3Y94.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.uart_ctrl_u.$techmap19335$abc$15846$auto$blifparse.cc:536:parse_blif$15871.A[5]
INT_R_X3Y84.NW6BEG3.LV18
INT_R_X1Y88.SR1BEG3.NW6END3
INT_R_X1Y87.SE2BEG3.SR1END3
INT_L_X2Y86.IMUX_L14.SE2END3
CLBLL_L_X2Y86.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y91.IMUX44.NL1END2
CLBLM_R_X3Y91.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X3Y69.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y69.SR1BEG_S0.LOGIC_OUTS17
INT_R_X3Y69.SS2BEG0.SR1BEG_S0
INT_R_X3Y67.SS2BEG0.SS2END0
INT_R_X3Y65.NR1BEG0.SS2END0
INT_R_X3Y66.LV0.NR1END0
INT_R_X3Y84.NN6BEG3.LV18
INT_R_X3Y90.NL1BEG2.NN6END3
INT_R_X3Y91.IMUX35.NL1END2
CLBLM_R_X3Y91.CLBLM_M_C6.CLBLM_IMUX35

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.CO[3]
CLBLL_L_X4Y63.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.mlp_cycle_cnt[4]
INT_L_X4Y58.NW6BEG1.NE6END1
INT_L_X2Y62.EL1BEG0.NW6END1
INT_R_X3Y62.ER1BEG1.EL1END0
INT_L_X4Y62.IMUX_L11.ER1END1
CLBLL_L_X4Y62.CLBLL_LL_A4.CLBLL_IMUX11
INT_R_X3Y64.EL1BEG_N3.NW2END0
INT_L_X4Y63.IMUX_L30.EL1END3
CLBLL_L_X4Y63.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y65.IMUX23.SE2END3
CLBLM_R_X3Y65.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X2Y66.SE2BEG3.SW2END3
INT_R_X3Y65.IMUX39.SE2END3
CLBLM_R_X3Y65.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y54.NE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y55.EE2BEG1.NE2END1
INT_R_X5Y55.IMUX19.EE2END1
CLBLM_R_X5Y55.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y54.NR1BEG1.LOGIC_OUTS_L5
INT_L_X2Y55.EE2BEG1.NR1END1
INT_L_X4Y55.IMUX_L26.EE2END1
CLBLL_L_X4Y55.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y67.SW6BEG3.EE2END3
INT_L_X2Y63.LH12.SW6END3
INT_L_X2Y63.NE6BEG0.LH12
INT_L_X4Y67.SL1BEG0.NE6END0
INT_L_X4Y66.IMUX_L16.SL1END0
CLBLL_L_X4Y66.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y67.IMUX_L22.EE2END3
CLBLL_L_X4Y67.CLBLL_LL_C3.CLBLL_IMUX22
INT_R_X3Y67.IMUX9.ER1END0
CLBLM_R_X3Y67.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y67.IMUX_L38.EE2END3
CLBLL_L_X4Y67.CLBLL_LL_D3.CLBLL_IMUX38
INT_R_X3Y64.NL1BEG_N3.NW2END0
INT_R_X3Y64.IMUX46.NL1BEG_N3
CLBLM_R_X3Y64.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y54.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y58.NE6BEG1.NE6END1
INT_L_X6Y62.NW2BEG1.NE6END1
INT_R_X5Y63.WL1BEG_N3.NW2END1
INT_L_X4Y63.NW2BEG0.WL1END_N1_3
INT_R_X3Y64.NW6BEG0.NW2END0
INT_R_X1Y68.EL1BEG_N3.NW6END0
INT_L_X2Y67.EE2BEG3.EL1END3
INT_L_X4Y67.WR1BEG_S0.EE2END3
INT_R_X3Y67.SW2BEG3.WR1END_S1_0
INT_L_X2Y66.ER1BEG_S0.SW2END3
INT_R_X3Y67.IMUX41.ER1END0
CLBLM_R_X3Y67.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_cycle_cnt[3]
INT_R_X5Y57.IMUX8.SR1END_N3_3
CLBLM_R_X5Y57.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y62.WL1BEG0.WW2END1
INT_L_X4Y62.FAN_ALT4.WL1END0
INT_L_X4Y62.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y61.IMUX_L45.FAN_BOUNCE_S3_4
CLBLL_L_X4Y61.CLBLL_LL_D2.CLBLL_IMUX45
INT_R_X7Y62.WW2BEG1.LOGIC_OUTS5
INT_R_X5Y62.NW2BEG2.WW2END1
INT_L_X4Y63.IMUX_L20.NW2END2
CLBLL_L_X4Y63.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X3Y65.IMUX33.SW2END0
CLBLM_R_X3Y65.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y66.SW2BEG0.WW2END0
INT_R_X3Y65.IMUX41.SW2END0
CLBLM_R_X3Y65.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X5Y55.IMUX14.WL1END2
CLBLM_R_X5Y55.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X7Y62.SW6BEG1.LOGIC_OUTS5
INT_R_X5Y58.SR1BEG2.SW6END1
INT_R_X5Y57.SR1BEG3.SR1END2
INT_R_X5Y56.SE2BEG3.SR1END3
INT_L_X6Y55.WL1BEG2.SE2END3
INT_R_X5Y55.WL1BEG1.WL1END2
INT_L_X4Y55.IMUX_L19.WL1END1
CLBLL_L_X4Y55.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X7Y62.NR1BEG1.LOGIC_OUTS5
INT_R_X7Y63.NW2BEG1.NR1END1
INT_L_X6Y64.NN2BEG1.NW2END1
INT_L_X6Y66.WW2BEG0.NN2END1
INT_L_X4Y66.IMUX_L26.WW2END0
CLBLL_L_X4Y66.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y67.IMUX_L32.WL1END0
CLBLL_L_X4Y67.CLBLL_LL_C1.CLBLL_IMUX32
INT_R_X7Y66.NW2BEG1.NN2END1
INT_L_X6Y67.WL1BEG_N3.NW2END1
INT_R_X5Y66.WW2BEG3.WL1END3
INT_R_X3Y67.IMUX0.WW2END_N0_3
CLBLM_R_X3Y67.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X7Y64.EE2BEG1.NN2END1
INT_R_X9Y64.SL1BEG1.EE2END1
INT_R_X9Y63.WW2BEG1.SL1END1
INT_R_X7Y63.NW6BEG2.WW2END1
INT_R_X5Y67.WL1BEG0.NW6END2
INT_L_X4Y67.IMUX_L40.WL1END0
CLBLL_L_X4Y67.CLBLL_LL_D1.CLBLL_IMUX40
INT_R_X7Y62.NL1BEG0.LOGIC_OUTS5
INT_R_X7Y63.NW2BEG0.NL1END0
INT_L_X6Y63.WW2BEG3.NW2END_S0_0
INT_L_X4Y64.WR1BEG1.WW2END_N0_3
INT_R_X3Y64.IMUX41.WR1END1
CLBLM_R_X3Y64.CLBLM_L_D1.CLBLM_IMUX41
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X7Y62.NN2BEG1.LOGIC_OUTS5
INT_R_X7Y64.NN2BEG1.NN2END1
INT_R_X7Y66.NR1BEG1.NN2END1
INT_R_X7Y67.WR1BEG2.NR1END1
INT_L_X6Y67.WW2BEG1.WR1END2
INT_L_X4Y67.WR1BEG3.WW2END1
INT_R_X3Y67.IMUX37.WR1END3
CLBLM_R_X3Y67.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_cycle_cnt[2]
INT_R_X7Y65.SS2BEG0.SR1BEG_S0
INT_R_X7Y63.SS2BEG0.SS2END0
INT_R_X7Y61.NW6BEG1.SS2END0
INT_R_X5Y65.SS6BEG0.NW6END1
INT_R_X5Y59.SR1BEG1.SS6END0
INT_R_X5Y58.IMUX27.SR1END1
CLBLM_R_X5Y58.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X7Y65.SW6BEG3.LOGIC_OUTS3
INT_R_X5Y61.WL1BEG2.SW6END3
INT_L_X4Y61.IMUX_L22.WL1END2
CLBLL_L_X4Y61.CLBLL_LL_C3.CLBLL_IMUX22
INT_R_X3Y65.IMUX30.WW2END2
CLBLM_R_X3Y65.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X6Y65.WL1BEG2.WR1END_S1_0
INT_R_X5Y65.WW2BEG2.WL1END2
INT_R_X3Y65.IMUX37.WW2END2
CLBLM_R_X3Y65.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X7Y65.SR1BEG_S0.LOGIC_OUTS3
INT_R_X7Y65.SE2BEG0.SR1BEG_S0
INT_L_X8Y64.SS6BEG0.SE2END0
INT_L_X8Y58.SW6BEG0.SS6END0
INT_L_X6Y54.NL1BEG0.SW6END0
INT_L_X6Y55.WR1BEG1.NL1END0
INT_R_X5Y55.IMUX25.WR1END1
CLBLM_R_X5Y55.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X6Y67.SS6BEG2.NW2END3
INT_L_X6Y61.SW6BEG2.SS6END2
INT_L_X4Y57.SS2BEG2.SW6END2
INT_L_X4Y55.IMUX_L14.SS2END2
CLBLL_L_X4Y55.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X7Y65.WR1BEG_S0.LOGIC_OUTS3
INT_L_X6Y66.NN2BEG0.WR1END0
INT_L_X6Y67.WW2BEG3.NN2END_S2_0
INT_L_X4Y67.IMUX_L31.WW2END3
CLBLL_L_X4Y67.CLBLL_LL_C5.CLBLL_IMUX31
INT_R_X7Y65.NR1BEG3.LOGIC_OUTS3
INT_R_X7Y66.NW2BEG3.NR1END3
INT_L_X6Y67.WW2BEG2.NW2END3
INT_L_X4Y67.IMUX_L45.WW2END2
CLBLL_L_X4Y67.CLBLL_LL_D2.CLBLL_IMUX45
CLBLM_R_X7Y65.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X7Y65.SL1BEG3.LOGIC_OUTS3
INT_R_X7Y64.WL1BEG2.SL1END3
INT_L_X6Y64.WR1BEG_S0.WL1END2
INT_R_X5Y64.WW2BEG3.WR1END_S1_0
INT_R_X3Y64.IMUX39.WW2END3
CLBLM_R_X3Y64.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_cycle_cnt[1]
INT_R_X5Y58.NL1BEG2.SW6END2
INT_R_X5Y59.IMUX19.NL1END2
CLBLM_R_X5Y59.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X5Y58.NW2BEG3.SW6END2
INT_L_X4Y59.NN2BEG3.NW2END3
INT_L_X4Y61.IMUX_L15.NN2END3
CLBLL_L_X4Y61.CLBLL_LL_B1.CLBLL_IMUX15
INT_R_X3Y65.IMUX20.NR1END2
CLBLM_R_X3Y65.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y64.NR1BEG2.NN2END2
INT_R_X3Y65.IMUX36.NR1END2
CLBLM_R_X3Y65.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X7Y62.SW6BEG2.LOGIC_OUTS6
INT_R_X5Y58.SR1BEG3.SW6END2
INT_R_X5Y57.SL1BEG3.SR1END3
INT_R_X5Y56.SS2BEG3.SL1END3
INT_R_X5Y55.IMUX16.SS2END_N0_3
CLBLM_R_X5Y55.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y62.SS2BEG2.LOGIC_OUTS6
INT_R_X7Y60.SS6BEG2.SS2END2
INT_R_X7Y54.SS2BEG2.SS6END2
INT_R_X7Y52.SS2BEG2.SS2END2
INT_R_X7Y50.NW6BEG3.SS2END2
INT_R_X5Y54.WR1BEG_S0.NW6END3
INT_L_X4Y55.IMUX_L16.WR1END0
CLBLL_L_X4Y55.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y67.IMUX_L28.NL1END2
CLBLL_L_X4Y67.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X7Y62.EE2BEG2.LOGIC_OUTS6
INT_R_X9Y62.WR1BEG3.EE2END2
INT_L_X8Y62.WW2BEG2.WR1END3
INT_L_X6Y62.NW6BEG3.WW2END2
INT_L_X4Y66.NL1BEG2.NW6END3
INT_L_X4Y67.BYP_ALT5.NL1END2
INT_L_X4Y67.BYP_BOUNCE5.BYP_ALT5
INT_L_X4Y67.IMUX_L47.BYP_BOUNCE5
CLBLL_L_X4Y67.CLBLL_LL_D5.CLBLL_IMUX47
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X7Y62.WW4BEG2.LOGIC_OUTS6
INT_R_X3Y62.NN2BEG2.WW4END2
INT_R_X3Y64.IMUX36.NN2END2
CLBLM_R_X3Y64.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.mlp_cycle_cnt[0]
INT_R_X7Y60.SS2BEG3.SS2END3
INT_R_X7Y58.WL1BEG2.SS2END3
INT_L_X6Y58.WR1BEG_S0.WL1END2
INT_R_X5Y58.IMUX31.WR1END_S1_0
CLBLM_R_X5Y58.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X5Y62.SW2BEG3.WW2END3
INT_L_X4Y61.IMUX_L7.SW2END3
CLBLL_L_X4Y61.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X3Y65.IMUX21.NW2END3
CLBLM_R_X3Y65.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X7Y62.SS2BEG3.LOGIC_OUTS7
INT_R_X7Y61.NW6BEG0.SS2END_N0_3
INT_R_X5Y64.WL1BEG2.NW6END_S0_0
INT_L_X4Y64.NW2BEG3.WL1END2
INT_R_X3Y65.IMUX46.NW2END3
CLBLM_R_X3Y65.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y55.IMUX15.SS2END3
CLBLM_R_X5Y55.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X7Y62.SW6BEG3.LOGIC_OUTS7
INT_R_X5Y58.SL1BEG3.SW6END3
INT_R_X5Y57.SS2BEG3.SL1END3
INT_R_X5Y55.WL1BEG2.SS2END3
INT_L_X4Y55.IMUX_L13.WL1END2
CLBLL_L_X4Y55.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X4Y67.IMUX_L44.WL1END2
CLBLL_L_X4Y67.CLBLL_LL_D4.CLBLL_IMUX44
INT_R_X7Y62.NE2BEG3.LOGIC_OUTS7
INT_L_X8Y63.WW4BEG3.NE2END3
INT_L_X4Y63.NW2BEG3.WW4END3
INT_R_X3Y64.IMUX37.NW2END3
CLBLM_R_X3Y64.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X7Y62.CLBLM_LOGIC_OUTS7.CLBLM_M_DQ
INT_R_X7Y62.WW2BEG3.LOGIC_OUTS7
INT_R_X5Y62.ER1BEG_S0.WW2END3
INT_L_X6Y63.NE2BEG0.ER1END0
INT_R_X7Y64.NW6BEG0.NE2END0
INT_R_X5Y67.WL1BEG2.NW6END_S0_0
INT_L_X4Y67.IMUX_L29.WL1END2
CLBLL_L_X4Y67.CLBLL_LL_C2.CLBLL_IMUX29

# routing for net tpu_inst.mlp_acc1[31]
INT_L_X4Y95.SW6BEG2.LOGIC_OUTS_L16
INT_L_X2Y91.SE6BEG2.SW6END2
INT_L_X4Y87.ER1BEG3.SE6END2
INT_R_X5Y87.SS2BEG3.ER1END3
INT_R_X5Y85.SS6BEG3.SS2END3
INT_R_X5Y79.SE6BEG3.SS6END3
INT_R_X7Y75.SS2BEG3.SE6END3
INT_R_X7Y74.IMUX8.SS2END_N0_3
CLBLM_R_X7Y74.CLBLM_M_A5.CLBLM_IMUX8
CLBLL_L_X4Y95.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y95.WR1BEG3.LOGIC_OUTS_L16
INT_R_X3Y95.LVB12.WR1END3
INT_R_X3Y95.SS6BEG2.LVB12
INT_R_X3Y89.SE2BEG2.SS6END2
INT_L_X4Y88.SS6BEG2.SE2END2
INT_L_X4Y82.SE2BEG2.SS6END2
INT_R_X5Y81.IMUX20.SE2END2
CLBLM_R_X5Y81.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.mlp_acc1[30]
INT_L_X4Y96.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y96.SL1BEG3.ER1END3
INT_R_X5Y95.SS2BEG3.SL1END3
INT_R_X5Y93.SW6BEG3.SS2END3
INT_R_X3Y89.SS6BEG3.SW6END3
INT_R_X3Y83.SS6BEG3.SS6END3
INT_R_X3Y77.SE2BEG3.SS6END3
INT_L_X4Y76.SW6BEG3.SE2END3
INT_L_X2Y72.SE6BEG3.SW6END3
INT_L_X4Y68.SS6BEG3.SE6END3
INT_L_X4Y62.SE2BEG3.SS6END3
INT_R_X5Y61.IMUX6.SE2END3
CLBLM_R_X5Y61.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y96.SL1BEG2.LOGIC_OUTS_L16
INT_L_X4Y95.SS2BEG2.SL1END2
INT_L_X4Y93.SS2BEG2.SS2END2
INT_L_X4Y91.SS6BEG2.SS2END2
INT_L_X4Y85.SS2BEG2.SS6END2
INT_L_X4Y83.BYP_ALT2.SS2END2
INT_L_X4Y83.BYP_L2.BYP_ALT2
CLBLL_L_X4Y83.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_acc1[29]
INT_L_X4Y96.LV_L0.SR1BEG_S0
INT_L_X4Y96.SW6BEG0.LV_L0
INT_L_X2Y92.SE6BEG0.SW6END0
INT_L_X4Y88.SS6BEG0.SE6END0
INT_L_X4Y82.ER1BEG1.SS6END0
INT_R_X5Y82.IMUX3.ER1END1
CLBLM_R_X5Y82.CLBLM_L_A2.CLBLM_IMUX3
CLBLL_L_X4Y96.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y96.SR1BEG_S0.LOGIC_OUTS_L17
INT_L_X4Y96.ER1BEG1.SR1BEG_S0
INT_R_X5Y96.SS2BEG1.ER1END1
INT_R_X5Y94.SS2BEG1.SS2END1
INT_R_X5Y92.SS6BEG1.SS2END1
INT_R_X5Y86.SW2BEG1.SS6END1
INT_L_X4Y85.BYP_ALT4.SW2END1
INT_L_X4Y85.BYP_L4.BYP_ALT4
CLBLL_L_X4Y85.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_acc1[28]
INT_R_X7Y83.SS2BEG1.SS6END1
INT_R_X7Y81.IMUX11.SS2END1
CLBLM_R_X7Y81.CLBLM_M_A4.CLBLM_IMUX11
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y94.EL1BEG2.LOGIC_OUTS_L17
INT_R_X5Y94.SE2BEG2.EL1END2
INT_L_X6Y93.NR1BEG2.SE2END2
INT_L_X6Y94.NW2BEG2.NR1END2
INT_R_X5Y95.SS6BEG1.NW2END2
INT_R_X5Y89.EE2BEG1.SS6END1
INT_R_X7Y89.SS6BEG1.EE2END1
INT_R_X7Y83.SW2BEG1.SS6END1
INT_L_X6Y82.WL1BEG0.SW2END1
INT_R_X5Y82.BYP_ALT1.WL1END0
INT_R_X5Y82.BYP1.BYP_ALT1
CLBLM_R_X5Y82.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_acc1[27]
INT_L_X4Y85.SW6BEG2.LOGIC_OUTS_L16
INT_L_X2Y81.LVB_L12.SW6END2
INT_L_X2Y69.SE6BEG2.LVB_L0
INT_L_X4Y65.SE6BEG2.SE6END2
INT_L_X6Y61.WL1BEG1.SE6END2
INT_R_X5Y61.IMUX19.WL1END1
CLBLM_R_X5Y61.CLBLM_L_B2.CLBLM_IMUX19
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y85.SE6BEG2.LOGIC_OUTS_L16
INT_L_X6Y81.WL1BEG1.SE6END2
INT_R_X5Y81.BYP_ALT5.WL1END1
INT_R_X5Y81.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y81.BYP_ALT6.BYP_BOUNCE5
INT_R_X5Y81.BYP6.BYP_ALT6
CLBLM_R_X5Y81.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc1[26]
INT_R_X5Y84.LVB12.SE2END3
INT_R_X5Y72.SE6BEG2.LVB0
INT_R_X7Y68.SW2BEG2.SE6END2
INT_L_X6Y67.WL1BEG1.SW2END2
INT_R_X5Y67.IMUX20.WL1END1
CLBLM_R_X5Y67.CLBLM_L_C2.CLBLM_IMUX20
CLBLL_L_X4Y85.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y85.SE2BEG3.LOGIC_OUTS_L17
INT_R_X5Y84.FAN_ALT3.SE2END3
INT_R_X5Y84.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y84.BYP_ALT5.FAN_BOUNCE3
INT_R_X5Y84.BYP5.BYP_ALT5
CLBLM_R_X5Y84.CLBLM_L_BX.CLBLM_BYP5

# routing for net tpu_inst.mlp_acc1[25]
INT_R_X5Y82.SS6BEG0.SS6END0
INT_R_X5Y76.SE6BEG0.SS6END0
INT_R_X7Y72.SS2BEG0.SE6END0
INT_R_X7Y70.IMUX1.SS2END0
CLBLM_R_X7Y70.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y91.SL1BEG0.LOGIC_OUTS18
INT_R_X5Y90.SS2BEG0.SL1END0
INT_R_X5Y88.SS6BEG0.SS2END0
INT_R_X5Y82.SR1BEG1.SS6END0
INT_R_X5Y81.SL1BEG1.SR1END1
INT_R_X5Y80.BYP_ALT4.SL1END1
INT_R_X5Y80.BYP4.BYP_ALT4
CLBLM_R_X5Y80.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc1[24]
INT_R_X5Y86.SS6BEG1.SS2END1
INT_R_X5Y80.SS6BEG1.SS6END1
INT_R_X5Y74.SS6BEG1.SS6END1
INT_R_X5Y68.SS6BEG1.SS6END1
INT_R_X5Y62.SR1BEG2.SS6END1
INT_R_X5Y61.IMUX14.SR1END2
CLBLM_R_X5Y61.CLBLM_L_B1.CLBLM_IMUX14
CLBLM_R_X5Y89.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y89.SL1BEG1.LOGIC_OUTS19
INT_R_X5Y88.SS2BEG1.SL1END1
INT_R_X5Y86.SR1BEG2.SS2END1
INT_R_X5Y85.SL1BEG2.SR1END2
INT_R_X5Y84.BYP_ALT2.SL1END2
INT_R_X5Y84.BYP2.BYP_ALT2
CLBLM_R_X5Y84.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_acc1[23]
INT_L_X4Y81.SE6BEG2.SE6END2
INT_L_X6Y77.WL1BEG1.SE6END2
INT_R_X5Y77.IMUX3.WL1END1
CLBLM_R_X5Y77.CLBLM_L_A2.CLBLM_IMUX3
CLBLL_L_X4Y94.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y94.WR1BEG3.LOGIC_OUTS_L16
INT_R_X3Y94.LVB12.WR1END3
INT_R_X3Y94.SE6BEG2.LVB12
INT_R_X5Y90.SW2BEG2.SE6END2
INT_L_X4Y89.SW6BEG2.SW2END2
INT_L_X2Y85.SE6BEG2.SW6END2
INT_L_X4Y81.EL1BEG1.SE6END2
INT_R_X5Y81.BYP_ALT1.EL1END1
INT_R_X5Y81.BYP1.BYP_ALT1
CLBLM_R_X5Y81.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_acc1[22]
INT_L_X4Y82.SE2BEG0.SE6END0
INT_R_X5Y81.SS2BEG0.SE2END0
INT_R_X5Y79.WW2BEG0.SS2END0
INT_R_X3Y79.SS6BEG0.WW2END0
INT_R_X3Y73.SS6BEG0.SS6END0
INT_R_X3Y67.EE2BEG0.SS6END0
INT_R_X5Y67.IMUX9.EE2END0
CLBLM_R_X5Y67.CLBLM_L_A5.CLBLM_IMUX9
CLBLL_L_X4Y93.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y93.SL1BEG0.LOGIC_OUTS_L18
INT_L_X4Y92.WW2BEG0.SL1END0
INT_L_X2Y92.SS6BEG0.WW2END0
INT_L_X2Y86.SE6BEG0.SS6END0
INT_L_X4Y82.EL1BEG_N3.SE6END0
INT_R_X5Y81.BYP_ALT3.EL1END3
INT_R_X5Y81.BYP3.BYP_ALT3
CLBLM_R_X5Y81.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc1[21]
INT_R_X5Y91.ER1BEG3.LOGIC_OUTS16
INT_L_X6Y91.SE2BEG3.ER1END3
INT_R_X7Y90.SS2BEG3.SE2END3
INT_R_X7Y88.SS2BEG3.SS2END3
INT_R_X7Y86.SS6BEG3.SS2END3
INT_R_X7Y80.SS2BEG3.SS6END3
INT_R_X7Y78.IMUX31.SS2END3
CLBLM_R_X7Y78.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y91.SL1BEG2.LOGIC_OUTS16
INT_R_X5Y90.SR1BEG3.SL1END2
INT_R_X5Y89.LH12.SR1END3
INT_R_X5Y89.SS6BEG0.LH12
INT_R_X5Y83.NR1BEG0.SS6END0
INT_R_X5Y84.BYP_ALT0.NR1END0
INT_R_X5Y84.BYP0.BYP_ALT0
CLBLM_R_X5Y84.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_acc1[20]
INT_R_X5Y89.EL1BEG1.LOGIC_OUTS16
INT_L_X6Y89.EL1BEG0.EL1END1
INT_R_X7Y89.SS2BEG0.EL1END0
INT_R_X7Y87.SS6BEG0.SS2END0
INT_R_X7Y81.SS2BEG0.SS6END0
INT_R_X7Y79.IMUX1.SS2END0
CLBLM_R_X7Y79.CLBLM_M_A3.CLBLM_IMUX1
CLBLM_R_X5Y89.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y89.SS6BEG2.LOGIC_OUTS16
INT_R_X5Y83.NR1BEG2.SS6END2
INT_R_X5Y84.WR1BEG3.NR1END2
INT_L_X4Y84.SR1BEG3.WR1END3
INT_L_X4Y83.BYP_ALT7.SR1END3
INT_L_X4Y83.BYP_L7.BYP_ALT7
CLBLL_L_X4Y83.CLBLL_L_DX.CLBLL_BYP7

# routing for net tpu_inst.mlp_acc1[19]
INT_R_X5Y89.SL1BEG0.SR1BEG_S0
INT_R_X5Y88.SS2BEG0.SL1END0
INT_R_X5Y86.SS6BEG0.SS2END0
INT_R_X5Y80.SS6BEG0.SS6END0
INT_R_X5Y74.SS6BEG0.SS6END0
INT_R_X5Y68.SS6BEG0.SS6END0
INT_R_X5Y62.SL1BEG0.SS6END0
INT_R_X5Y61.IMUX9.SL1END0
CLBLM_R_X5Y61.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_R_X5Y89.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y89.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y89.SS2BEG0.SR1BEG_S0
INT_R_X5Y87.SS6BEG0.SS2END0
INT_R_X5Y81.SL1BEG0.SS6END0
INT_R_X5Y80.BYP_ALT1.SL1END0
INT_R_X5Y80.BYP1.BYP_ALT1
CLBLM_R_X5Y80.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_acc1[18]
INT_L_X4Y85.LVB_L12.SW2END2
INT_L_X4Y73.SS6BEG2.LVB_L0
INT_L_X4Y67.ER1BEG3.SS6END2
INT_R_X5Y67.FAN_ALT3.ER1END3
INT_R_X5Y67.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y67.IMUX19.FAN_BOUNCE3
CLBLM_R_X5Y67.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X5Y86.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y86.SW2BEG2.LOGIC_OUTS16
INT_L_X4Y85.SS6BEG2.SW2END2
INT_L_X4Y79.SS2BEG2.SS6END2
INT_L_X4Y77.BYP_ALT3.SS2END2
INT_L_X4Y77.BYP_L3.BYP_ALT3
CLBLL_L_X4Y77.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_acc1[17]
INT_R_X5Y88.SR1BEG_S0.LOGIC_OUTS17
INT_R_X5Y88.ER1BEG1.SR1BEG_S0
INT_L_X6Y88.SE2BEG1.ER1END1
INT_R_X7Y87.SW2BEG1.SE2END1
INT_L_X6Y86.SS6BEG1.SW2END1
INT_L_X6Y80.SS6BEG1.SS6END1
INT_L_X6Y74.SS6BEG1.SS6END1
INT_L_X6Y68.SW2BEG1.SS6END1
INT_R_X5Y67.IMUX26.SW2END1
CLBLM_R_X5Y67.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_R_X5Y88.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y88.SS6BEG3.LOGIC_OUTS17
INT_R_X5Y82.SR1BEG_S0.SS6END3
INT_R_X5Y82.BYP_ALT4.SR1BEG_S0
INT_R_X5Y82.BYP4.BYP_ALT4
CLBLM_R_X5Y82.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc1[16]
INT_R_X5Y91.SE2BEG3.LOGIC_OUTS17
INT_L_X6Y90.LVB_L12.SE2END3
INT_L_X6Y78.SE6BEG2.LVB_L0
INT_L_X8Y74.SW6BEG2.SE6END2
INT_L_X6Y70.SE6BEG2.SW6END2
INT_L_X8Y66.WL1BEG1.SE6END2
INT_R_X7Y66.IMUX11.WL1END1
CLBLM_R_X7Y66.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X5Y91.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y91.SS6BEG3.LOGIC_OUTS17
INT_R_X5Y85.SS2BEG3.SS6END3
INT_R_X5Y83.SS2BEG3.SS2END3
INT_R_X5Y81.SR1BEG_S0.SS2END3
INT_R_X5Y81.BYP_ALT4.SR1BEG_S0
INT_R_X5Y81.BYP4.BYP_ALT4
CLBLM_R_X5Y81.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc1[15]
INT_R_X5Y88.SS6BEG2.LOGIC_OUTS16
INT_R_X5Y82.SR1BEG3.SS6END2
INT_R_X5Y81.SS2BEG3.SR1END3
INT_R_X5Y79.FAN_ALT3.SS2END3
INT_R_X5Y79.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y79.IMUX3.FAN_BOUNCE3
CLBLM_R_X5Y79.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_R_X5Y88.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y88.EL1BEG1.LOGIC_OUTS16
INT_L_X6Y88.SS2BEG1.EL1END1
INT_L_X6Y86.SW6BEG1.SS2END1
INT_L_X4Y82.ER1BEG2.SW6END1
INT_R_X5Y82.BYP_ALT3.ER1END2
INT_R_X5Y82.BYP3.BYP_ALT3
CLBLM_R_X5Y82.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc1[14]
INT_R_X5Y81.SS6BEG2.SS6END2
INT_R_X5Y75.SS2BEG2.SS6END2
INT_R_X5Y73.FAN_ALT5.SS2END2
INT_R_X5Y73.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y73.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y73.CLBLM_L_A5.CLBLM_IMUX9
CLBLM_R_X5Y87.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y87.SS6BEG2.LOGIC_OUTS16
INT_R_X5Y81.WL1BEG1.SS6END2
INT_L_X4Y81.NN2BEG2.WL1END1
INT_L_X4Y83.BYP_ALT5.NN2END2
INT_L_X4Y83.BYP_L5.BYP_ALT5
CLBLL_L_X4Y83.CLBLL_L_BX.CLBLL_BYP5

# routing for net tpu_inst.mlp_acc1[13]
INT_R_X5Y85.SS6BEG2.LOGIC_OUTS20
INT_R_X5Y79.ER1BEG3.SS6END2
INT_L_X6Y79.EL1BEG2.ER1END3
INT_R_X7Y79.IMUX27.EL1END2
CLBLM_R_X7Y79.CLBLM_M_B4.CLBLM_IMUX27
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y85.SR1BEG3.LOGIC_OUTS20
INT_R_X5Y84.SW2BEG3.SR1END3
INT_L_X4Y83.ER1BEG_S0.SW2END3
INT_R_X5Y84.SL1BEG0.ER1END0
INT_R_X5Y83.SW2BEG0.SL1END0
INT_L_X4Y82.NL1BEG0.SW2END0
INT_L_X4Y83.BYP_ALT0.NL1END0
INT_L_X4Y83.BYP_L0.BYP_ALT0
CLBLL_L_X4Y83.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_acc1[12]
INT_R_X5Y85.SE2BEG3.LOGIC_OUTS21
INT_L_X6Y84.SE2BEG3.SE2END3
INT_R_X7Y83.SS2BEG3.SE2END3
INT_R_X7Y81.IMUX31.SS2END3
CLBLM_R_X7Y81.CLBLM_M_C5.CLBLM_IMUX31
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y85.SL1BEG3.LOGIC_OUTS21
INT_R_X5Y84.BYP_ALT7.SL1END3
INT_R_X5Y84.BYP7.BYP_ALT7
CLBLM_R_X5Y84.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_acc1[11]
INT_R_X5Y83.ER1BEG3.LOGIC_OUTS16
INT_L_X6Y83.SS2BEG3.ER1END3
INT_L_X6Y81.SW6BEG3.SS2END3
INT_L_X4Y77.SE6BEG3.SW6END3
INT_L_X6Y73.SS6BEG3.SE6END3
INT_L_X6Y67.SW2BEG3.SS6END3
INT_R_X5Y67.IMUX0.SW2END_N0_3
CLBLM_R_X5Y67.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y83.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y83.SR1BEG3.LOGIC_OUTS16
INT_R_X5Y82.SS2BEG3.SR1END3
INT_R_X5Y80.BYP_ALT6.SS2END3
INT_R_X5Y80.BYP6.BYP_ALT6
CLBLM_R_X5Y80.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc1[10]
INT_L_X4Y79.SS6BEG2.LOGIC_OUTS_L16
INT_L_X4Y73.SW6BEG2.SS6END2
INT_L_X2Y69.LVB_L12.SW6END2
INT_L_X2Y57.EE4BEG2.LVB_L0
INT_L_X6Y57.NR1BEG2.EE4END2
INT_L_X6Y58.WR1BEG3.NR1END2
INT_R_X5Y58.IMUX6.WR1END3
CLBLM_R_X5Y58.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X4Y79.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y79.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y79.BYP_ALT6.ER1END3
INT_R_X5Y79.BYP6.BYP_ALT6
CLBLM_R_X5Y79.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc1[9]
INT_R_X5Y82.SE6BEG3.SS2END3
INT_R_X7Y78.SS6BEG3.SE6END3
INT_R_X7Y72.SS2BEG3.SS6END3
INT_R_X7Y70.IMUX7.SS2END3
CLBLM_R_X7Y70.CLBLM_M_A1.CLBLM_IMUX7
CLBLM_R_X5Y87.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y87.SL1BEG3.LOGIC_OUTS17
INT_R_X5Y86.SS2BEG3.SL1END3
INT_R_X5Y84.SS2BEG3.SS2END3
INT_R_X5Y82.BYP_ALT6.SS2END3
INT_R_X5Y82.BYP6.BYP_ALT6
CLBLM_R_X5Y82.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc1[8]
INT_R_X7Y79.SW6BEG3.SE6END3
INT_R_X5Y75.SE6BEG3.SW6END3
INT_R_X7Y71.WL1BEG2.SE6END3
INT_L_X6Y71.WL1BEG1.WL1END2
INT_R_X5Y71.IMUX3.WL1END1
CLBLM_R_X5Y71.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_R_X5Y83.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y83.SE6BEG3.LOGIC_OUTS17
INT_R_X7Y79.WL1BEG2.SE6END3
INT_L_X6Y79.WR1BEG_S0.WL1END2
INT_R_X5Y79.SR1BEG_S0.WR1END_S1_0
INT_R_X5Y79.BYP_ALT1.SR1BEG_S0
INT_R_X5Y79.BYP1.BYP_ALT1
CLBLM_R_X5Y79.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_acc1[7]
INT_L_X4Y74.SS2BEG2.LOGIC_OUTS_L16
INT_L_X4Y72.ER1BEG3.SS2END2
INT_R_X5Y72.LH12.ER1END3
INT_R_X5Y72.SW6BEG0.LH12
INT_R_X3Y68.SS2BEG0.SW6END0
INT_R_X3Y66.SE6BEG0.SS2END0
INT_R_X5Y62.SS2BEG0.SE6END0
INT_R_X5Y60.SL1BEG0.SS2END0
INT_R_X5Y59.IMUX0.SL1END0
CLBLM_R_X5Y59.CLBLM_L_A3.CLBLM_IMUX0
CLBLL_L_X4Y74.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y74.NE6BEG2.LOGIC_OUTS_L16
INT_L_X6Y78.WR1BEG3.NE6END2
INT_R_X5Y78.BYP_ALT6.WR1END3
INT_R_X5Y78.BYP6.BYP_ALT6
CLBLM_R_X5Y78.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc1[6]
INT_R_X3Y80.SE2BEG2.LOGIC_OUTS16
INT_L_X4Y79.SE6BEG2.SE2END2
INT_L_X6Y75.SS2BEG2.SE6END2
INT_L_X6Y73.NR1BEG2.SS2END2
INT_L_X6Y74.NW2BEG2.NR1END2
INT_R_X5Y75.EL1BEG1.NW2END2
INT_L_X6Y75.SS2BEG1.EL1END1
INT_L_X6Y73.SS2BEG1.SS2END1
INT_L_X6Y71.SS6BEG1.SS2END1
INT_L_X6Y65.SS6BEG1.SS6END1
INT_L_X6Y59.SW2BEG1.SS6END1
INT_R_X5Y58.IMUX11.SW2END1
CLBLM_R_X5Y58.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X3Y80.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y80.EE2BEG2.LOGIC_OUTS16
INT_R_X5Y80.BYP_ALT3.EE2END2
INT_R_X5Y80.BYP3.BYP_ALT3
CLBLM_R_X5Y80.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc1[5]
INT_L_X4Y74.SS2BEG3.LOGIC_OUTS_L17
INT_L_X4Y72.SS6BEG3.SS2END3
INT_L_X4Y66.SE2BEG3.SS6END3
INT_R_X5Y65.IMUX6.SE2END3
CLBLM_R_X5Y65.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X4Y74.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y74.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y75.NN2BEG3.NR1END3
INT_L_X4Y77.BYP_ALT6.NN2END3
INT_L_X4Y77.BYP_L6.BYP_ALT6
CLBLL_L_X4Y77.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.mlp_acc1[4]
INT_L_X4Y78.SR1BEG3.LOGIC_OUTS_L16
INT_L_X4Y77.SE2BEG3.SR1END3
INT_R_X5Y76.IMUX6.SE2END3
CLBLM_R_X5Y76.CLBLM_L_A1.CLBLM_IMUX6
CLBLL_L_X4Y78.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y78.EL1BEG1.LOGIC_OUTS_L16
INT_R_X5Y78.NR1BEG1.EL1END1
INT_R_X5Y79.BYP_ALT4.NR1END1
INT_R_X5Y79.BYP4.BYP_ALT4
CLBLM_R_X5Y79.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc1[3]
INT_L_X4Y76.SS6BEG2.LOGIC_OUTS_L16
INT_L_X4Y70.SS6BEG2.SS6END2
INT_L_X4Y64.SE6BEG2.SS6END2
INT_L_X6Y60.SW2BEG2.SE6END2
INT_R_X5Y59.SR1BEG3.SW2END2
INT_R_X5Y58.SR1BEG_S0.SR1END3
INT_R_X5Y58.SL1BEG0.SR1BEG_S0
INT_R_X5Y57.IMUX1.SL1END0
CLBLM_R_X5Y57.CLBLM_M_A3.CLBLM_IMUX1
CLBLL_L_X4Y76.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y76.ER1BEG3.LOGIC_OUTS_L16
INT_R_X5Y76.NR1BEG3.ER1END3
INT_R_X5Y77.NN2BEG3.NR1END3
INT_R_X5Y79.BYP_ALT3.NN2END3
INT_R_X5Y79.BYP3.BYP_ALT3
CLBLM_R_X5Y79.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc1[2]
INT_L_X4Y74.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X5Y73.SL1BEG3.EL1END3
INT_R_X5Y72.SS2BEG3.SL1END3
INT_R_X5Y70.SR1BEG_S0.SS2END3
INT_R_X5Y70.SW2BEG0.SR1BEG_S0
INT_L_X4Y69.SE6BEG0.SW2END0
INT_L_X6Y65.SS6BEG0.SE6END0
INT_L_X6Y59.WL1BEG_N3.SS6END0
INT_R_X5Y58.IMUX15.WL1END3
CLBLM_R_X5Y58.CLBLM_M_B1.CLBLM_IMUX15
CLBLL_L_X4Y74.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y74.NE6BEG0.LOGIC_OUTS_L18
INT_L_X6Y78.NW2BEG0.NE6END0
INT_R_X5Y78.FAN_ALT3.NW2END_S0_0
INT_R_X5Y78.FAN_BOUNCE3.FAN_ALT3
INT_R_X5Y78.BYP_ALT3.FAN_BOUNCE3
INT_R_X5Y78.BYP3.BYP_ALT3
CLBLM_R_X5Y78.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc1[1]
INT_L_X4Y74.SL1BEG1.LOGIC_OUTS_L19
INT_L_X4Y73.SE2BEG1.SL1END1
INT_R_X5Y72.SS6BEG1.SE2END1
INT_R_X5Y66.SS6BEG1.SS6END1
INT_R_X5Y60.SR1BEG2.SS6END1
INT_R_X5Y59.IMUX14.SR1END2
CLBLM_R_X5Y59.CLBLM_L_B1.CLBLM_IMUX14
CLBLL_L_X4Y74.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y74.ER1BEG2.LOGIC_OUTS_L19
INT_R_X5Y74.NR1BEG2.ER1END2
INT_R_X5Y75.NL1BEG1.NR1END2
INT_R_X5Y76.NN2BEG1.NL1END1
INT_R_X5Y78.BYP_ALT1.NN2END1
INT_R_X5Y78.BYP1.BYP_ALT1
CLBLM_R_X5Y78.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_acc1[0]
INT_L_X4Y67.EL1BEG2.LOGIC_OUTS_L21
INT_R_X5Y67.SE2BEG2.EL1END2
INT_L_X6Y66.SW2BEG2.SE2END2
INT_R_X5Y65.SS6BEG2.SW2END2
INT_R_X5Y59.SL1BEG2.SS6END2
INT_R_X5Y58.IMUX29.SL1END2
CLBLM_R_X5Y58.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y67.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X4Y67.WW2BEG0.SR1BEG_S0
INT_L_X2Y67.NN6BEG1.WW2END0
INT_L_X2Y73.NE6BEG1.NN6END1
INT_L_X4Y77.NE2BEG1.NE6END1
INT_R_X5Y78.BYP_ALT4.NE2END1
INT_R_X5Y78.BYP4.BYP_ALT4
CLBLM_R_X5Y78.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc0[31]
INT_R_X5Y68.NE2BEG2.LOGIC_OUTS16
INT_L_X6Y69.NE6BEG2.NE2END2
INT_L_X8Y73.NW2BEG2.NE6END2
INT_R_X7Y74.IMUX11.NW2END2
CLBLM_R_X7Y74.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X5Y68.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y68.SR1BEG3.LOGIC_OUTS16
INT_R_X5Y67.SW2BEG3.SR1END3
INT_L_X4Y66.SS2BEG3.SW2END3
INT_L_X4Y64.ER1BEG_S0.SS2END3
INT_R_X5Y65.SL1BEG0.ER1END0
INT_R_X5Y64.IMUX16.SL1END0
CLBLM_R_X5Y64.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.mlp_acc0[30]
INT_R_X3Y62.SE2BEG3.SS2END3
INT_L_X4Y61.EL1BEG2.SE2END3
INT_R_X5Y61.FAN_ALT5.EL1END2
INT_R_X5Y61.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y61.IMUX3.FAN_BOUNCE5
CLBLM_R_X5Y61.CLBLM_L_A2.CLBLM_IMUX3
CLBLM_R_X5Y68.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y68.SW6BEG3.LOGIC_OUTS17
INT_R_X3Y64.SS2BEG3.SW6END3
INT_R_X3Y62.BYP_ALT7.SS2END3
INT_R_X3Y62.BYP7.BYP_ALT7
CLBLM_R_X3Y62.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_acc0[29]
INT_L_X6Y65.LH12.ER1END3
INT_L_X6Y65.LV_L0.LH12
INT_L_X6Y74.NE6BEG1.LV_L9
INT_L_X8Y78.NW6BEG1.NE6END1
INT_L_X6Y82.WL1BEG_N3.NW6END1
INT_R_X5Y82.IMUX0.WL1END_N1_3
CLBLM_R_X5Y82.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X7Y65.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y65.WW2BEG2.LOGIC_OUTS20
INT_R_X5Y65.ER1BEG3.WW2END2
INT_L_X6Y65.NE2BEG3.ER1END3
INT_R_X7Y66.NN6BEG3.NE2END3
INT_R_X7Y72.SR1BEG3.NN6END3
INT_R_X7Y72.BYP_ALT0.SR1END_N3_3
INT_R_X7Y72.BYP0.BYP_ALT0
CLBLM_R_X7Y72.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_acc0[28]
INT_R_X5Y68.NR1BEG0.LOGIC_OUTS18
INT_R_X5Y69.NW2BEG0.NR1END0
INT_L_X4Y70.NE6BEG0.NW2END0
INT_L_X6Y74.NN6BEG0.NE6END0
INT_L_X6Y80.NE2BEG0.NN6END0
INT_R_X7Y81.IMUX8.NE2END0
CLBLM_R_X7Y81.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X5Y68.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y68.SW6BEG0.LOGIC_OUTS18
INT_R_X3Y64.SL1BEG0.SW6END0
INT_R_X3Y63.SR1BEG1.SL1END0
INT_R_X3Y62.BYP_ALT2.SR1END1
INT_R_X3Y62.BYP2.BYP_ALT2
CLBLM_R_X3Y62.CLBLM_L_CX.CLBLM_BYP2

# routing for net tpu_inst.mlp_acc0[27]
INT_R_X7Y58.NL1BEG1.LOGIC_OUTS16
INT_R_X7Y59.NW2BEG1.NL1END1
INT_L_X6Y60.NW2BEG1.NW2END1
INT_R_X5Y61.IMUX26.NW2END1
CLBLM_R_X5Y61.CLBLM_L_B4.CLBLM_IMUX26
CLBLM_R_X7Y58.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y58.WW4BEG2.LOGIC_OUTS16
INT_R_X3Y58.ER1BEG2.WW4END2
INT_L_X4Y58.FAN_ALT5.ER1END2
INT_L_X4Y58.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y58.BYP_ALT1.FAN_BOUNCE5
INT_L_X4Y58.BYP_L1.BYP_ALT1
CLBLL_L_X4Y58.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.mlp_acc0[26]
INT_L_X4Y67.EL1BEG1.LOGIC_OUTS_L20
INT_R_X5Y67.IMUX33.EL1END1
CLBLM_R_X5Y67.CLBLM_L_C1.CLBLM_IMUX33
CLBLL_L_X4Y67.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y67.SE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y66.SW6BEG2.SE2END2
INT_R_X3Y62.SR1BEG3.SW6END2
INT_R_X3Y62.BYP_ALT0.SR1END_N3_3
INT_R_X3Y62.BYP0.BYP_ALT0
CLBLM_R_X3Y62.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_acc0[25]
INT_L_X8Y69.NW2BEG1.NN6END1
INT_R_X7Y70.IMUX2.NW2END1
CLBLM_R_X7Y70.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y59.NL1BEG1.LOGIC_OUTS16
INT_R_X7Y60.NN2BEG1.NL1END1
INT_R_X7Y62.NE2BEG1.NN2END1
INT_L_X8Y63.NN6BEG1.NE2END1
INT_L_X8Y69.NL1BEG0.NN6END1
INT_L_X8Y70.BYP_ALT0.NL1END0
INT_L_X8Y70.BYP_L0.BYP_ALT0
CLBLM_L_X8Y70.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_acc0[24]
INT_R_X7Y59.WR1BEG_S0.LOGIC_OUTS17
INT_L_X6Y60.NW2BEG0.WR1END0
INT_R_X5Y61.IMUX16.NW2END0
CLBLM_R_X5Y61.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X7Y59.NR1BEG3.LOGIC_OUTS17
INT_R_X7Y60.NW2BEG3.NR1END3
INT_L_X6Y61.NW6BEG3.NW2END3
INT_L_X4Y65.WL1BEG1.NW6END3
INT_R_X3Y65.BYP_ALT4.WL1END1
INT_R_X3Y65.BYP4.BYP_ALT4
CLBLM_R_X3Y65.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_acc0[23]
INT_R_X7Y59.WW2BEG0.LOGIC_OUTS18
INT_R_X5Y59.ER1BEG1.WW2END0
INT_L_X6Y59.NE2BEG1.ER1END1
INT_R_X7Y60.NN6BEG1.NE2END1
INT_R_X7Y66.NW6BEG1.NN6END1
INT_R_X5Y70.NN6BEG1.NW6END1
INT_R_X5Y76.NR1BEG1.NN6END1
INT_R_X5Y77.IMUX10.NR1END1
CLBLM_R_X5Y77.CLBLM_L_A4.CLBLM_IMUX10
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y59.NN2BEG0.LOGIC_OUTS18
INT_R_X7Y61.NN2BEG0.NN2END0
INT_R_X7Y63.NL1BEG_N3.NN2END0
INT_R_X7Y63.NN2BEG3.NL1BEG_N3
INT_R_X7Y65.NN6BEG3.NN2END3
INT_R_X7Y71.NR1BEG3.NN6END3
INT_R_X7Y72.BYP_ALT6.NR1END3
INT_R_X7Y72.BYP6.BYP_ALT6
CLBLM_R_X7Y72.CLBLM_M_DX.CLBLM_BYP6

# routing for net tpu_inst.mlp_acc0[22]
INT_R_X5Y55.NE2BEG2.LOGIC_OUTS20
INT_L_X6Y56.NR1BEG2.NE2END2
INT_L_X6Y57.NN2BEG2.NR1END2
INT_L_X6Y59.NN6BEG2.NN2END2
INT_L_X6Y65.WR1BEG3.NN6END2
INT_R_X5Y65.NN2BEG3.WR1END3
INT_R_X5Y67.IMUX6.NN2END3
CLBLM_R_X5Y67.CLBLM_L_A1.CLBLM_IMUX6
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y55.NN2BEG2.LOGIC_OUTS20
INT_R_X5Y57.WR1BEG3.NN2END2
INT_L_X4Y57.BYP_ALT3.WR1END3
INT_L_X4Y57.BYP_L3.BYP_ALT3
CLBLL_L_X4Y57.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_acc0[21]
INT_R_X7Y59.NN6BEG1.LOGIC_OUTS19
INT_R_X7Y65.NN6BEG1.NN6END1
INT_R_X7Y71.NN6BEG1.NN6END1
INT_R_X7Y77.NL1BEG0.NN6END1
INT_R_X7Y78.IMUX32.NL1END0
CLBLM_R_X7Y78.CLBLM_M_C1.CLBLM_IMUX32
CLBLM_R_X7Y59.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X7Y59.WW4BEG1.LOGIC_OUTS19
INT_R_X3Y59.ER1BEG1.WW4END1
INT_L_X4Y59.BYP_ALT4.ER1END1
INT_L_X4Y59.BYP_L4.BYP_ALT4
CLBLL_L_X4Y59.CLBLL_LL_BX.CLBLL_BYP4

# routing for net tpu_inst.mlp_acc0[20]
INT_R_X5Y57.NE2BEG2.LOGIC_OUTS16
INT_L_X6Y58.NE6BEG2.NE2END2
INT_L_X8Y62.NW2BEG2.NE6END2
INT_R_X7Y63.LVB0.NW2END2
INT_R_X7Y75.NE6BEG2.LVB12
INT_R_X9Y79.NW2BEG2.NE6END2
INT_L_X8Y80.SW2BEG1.NW2END2
INT_R_X7Y79.IMUX11.SW2END1
CLBLM_R_X7Y79.CLBLM_M_A4.CLBLM_IMUX11
CLBLM_R_X5Y57.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y57.NN2BEG2.LOGIC_OUTS16
INT_R_X5Y59.WR1BEG3.NN2END2
INT_L_X4Y59.BYP_ALT3.WR1END3
INT_L_X4Y59.BYP_L3.BYP_ALT3
CLBLL_L_X4Y59.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_acc0[19]
INT_R_X5Y56.NL1BEG1.LOGIC_OUTS16
INT_R_X5Y57.NL1BEG0.NL1END1
INT_R_X5Y58.NR1BEG0.NL1END0
INT_R_X5Y59.NN2BEG0.NR1END0
INT_R_X5Y61.IMUX0.NN2END0
CLBLM_R_X5Y61.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y56.WR1BEG3.LOGIC_OUTS16
INT_L_X4Y56.NN2BEG3.WR1END3
INT_L_X4Y58.BYP_ALT3.NN2END3
INT_L_X4Y58.BYP_L3.BYP_ALT3
CLBLL_L_X4Y58.CLBLL_LL_CX.CLBLL_BYP3

# routing for net tpu_inst.mlp_acc0[18]
INT_L_X6Y66.NL1BEG_N3.NE6END0
INT_L_X6Y66.NW2BEG3.NL1BEG_N3
INT_R_X5Y67.IMUX14.NW2END3
CLBLM_R_X5Y67.CLBLM_L_B1.CLBLM_IMUX14
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y56.NE2BEG3.LOGIC_OUTS17
INT_L_X6Y57.NR1BEG3.NE2END3
INT_L_X6Y58.NN2BEG3.NR1END3
INT_L_X6Y60.WR1BEG_S0.NN2END3
INT_R_X5Y61.NW2BEG0.WR1END0
INT_L_X4Y62.NE6BEG0.NW2END0
INT_L_X6Y66.NE2BEG0.NE6END0
INT_R_X7Y67.BYP_ALT0.NE2END0
INT_R_X7Y67.BYP0.BYP_ALT0
CLBLM_R_X7Y67.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.mlp_acc0[17]
INT_R_X7Y56.NN6BEG2.LOGIC_OUTS20
INT_R_X7Y62.NW6BEG2.NN6END2
INT_R_X5Y66.NL1BEG1.NW6END2
INT_R_X5Y67.IMUX25.NL1END1
CLBLM_R_X5Y67.CLBLM_L_B5.CLBLM_IMUX25
CLBLM_R_X7Y56.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y56.NN2BEG2.LOGIC_OUTS20
INT_R_X7Y58.NW2BEG2.NN2END2
INT_L_X6Y59.NE2BEG2.NW2END2
INT_R_X7Y60.NN6BEG2.NE2END2
INT_R_X7Y66.NR1BEG2.NN6END2
INT_R_X7Y67.BYP_ALT3.NR1END2
INT_R_X7Y67.BYP3.BYP_ALT3
CLBLM_R_X7Y67.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc0[16]
INT_R_X7Y65.NR1BEG0.NN6END0
INT_R_X7Y66.IMUX8.NR1END0
CLBLM_R_X7Y66.CLBLM_M_A5.CLBLM_IMUX8
CLBLM_R_X5Y57.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y57.ER1BEG_S0.LOGIC_OUTS17
INT_L_X6Y58.NE2BEG0.ER1END0
INT_R_X7Y59.NN6BEG0.NE2END0
INT_R_X7Y65.WW4BEG0.NN6END0
INT_R_X3Y65.NL1BEG_N3.WW4END0
INT_R_X3Y65.BYP_ALT3.NL1BEG_N3
INT_R_X3Y65.BYP3.BYP_ALT3
CLBLM_R_X3Y65.CLBLM_M_CX.CLBLM_BYP3

# routing for net tpu_inst.mlp_acc0[15]
INT_R_X5Y78.NR1BEG3.NN6END3
INT_R_X5Y79.IMUX6.NR1END3
CLBLM_R_X5Y79.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y55.ER1BEG3.WW2END2
INT_L_X6Y55.SS2BEG3.ER1END3
INT_L_X6Y54.NW6BEG0.SS2END_N0_3
INT_L_X4Y57.SR1BEG_S0.NW6END_S0_0
INT_L_X4Y57.BYP_ALT4.SR1BEG_S0
INT_L_X4Y57.BYP_L4.BYP_ALT4
CLBLL_L_X4Y57.CLBLL_LL_BX.CLBLL_BYP4
CLBLM_R_X7Y55.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X7Y55.WW2BEG2.LOGIC_OUTS16
INT_R_X5Y55.SR1BEG3.WW2END2
INT_R_X5Y54.LH12.SR1END3
INT_R_X5Y54.LV0.LH12
INT_R_X5Y72.NN6BEG3.LV18
INT_R_X5Y78.NE2BEG3.NN6END3
INT_L_X6Y79.NE2BEG3.NE2END3
INT_R_X7Y80.IMUX7.NE2END3
CLBLM_R_X7Y80.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_acc0[14]
INT_L_X4Y71.NE2BEG0.NE2END0
INT_R_X5Y72.NN2BEG0.NE2END0
INT_R_X5Y73.SR1BEG_S0.NN2END_S2_0
INT_R_X5Y73.IMUX10.SR1BEG_S0
CLBLM_R_X5Y73.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y60.EE2BEG1.NE2END1
INT_L_X6Y60.WR1BEG2.EE2END1
INT_R_X5Y60.WR1BEG3.WR1END2
INT_L_X4Y60.NW2BEG3.WR1END3
INT_R_X3Y61.BYP_ALT6.NW2END3
INT_R_X3Y61.BYP6.BYP_ALT6
CLBLM_R_X3Y61.CLBLM_M_DX.CLBLM_BYP6
CLBLM_R_X5Y55.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X5Y55.NW6BEG1.LOGIC_OUTS23
INT_R_X3Y59.NE2BEG1.NW6END1
INT_L_X4Y60.NW6BEG1.NE2END1
INT_L_X2Y64.NN6BEG1.NW6END1
INT_L_X2Y70.EL1BEG0.NN6END1
INT_R_X3Y70.NE2BEG0.EL1END0
INT_L_X4Y70.IMUX_L39.NE2END_S3_0
CLBLL_L_X4Y70.CLBLL_L_D3.CLBLL_IMUX39

# routing for net tpu_inst.mlp_acc0[13]
INT_L_X6Y60.NN6BEG0.NN2END0
INT_L_X6Y66.NN6BEG0.NN6END0
INT_L_X6Y72.NN6BEG0.NN6END0
INT_L_X6Y78.NE2BEG0.NN6END0
INT_R_X7Y79.IMUX24.NE2END0
CLBLM_R_X7Y79.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y63.SW2BEG3.NW6END_S0_0
INT_R_X3Y62.FAN_ALT3.SW2END3
INT_R_X3Y62.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y62.BYP_ALT5.FAN_BOUNCE3
INT_R_X3Y62.BYP5.BYP_ALT5
CLBLM_R_X3Y62.CLBLM_L_BX.CLBLM_BYP5
CLBLM_R_X5Y57.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y57.NE2BEG0.LOGIC_OUTS18
INT_L_X6Y58.NN2BEG0.NE2END0
INT_L_X6Y60.NW6BEG0.NN2END0
INT_L_X4Y64.NE6BEG0.NW6END0
INT_L_X6Y68.NN6BEG0.NE6END0
INT_L_X6Y74.NE2BEG0.NN6END0
INT_R_X7Y75.IMUX17.NE2END0
CLBLM_R_X7Y75.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_acc0[12]
INT_L_X6Y81.NR1BEG0.NN6END0
INT_L_X6Y82.EL1BEG_N3.NR1END0
INT_R_X7Y81.IMUX29.EL1END3
CLBLM_R_X7Y81.CLBLM_M_C2.CLBLM_IMUX29
INT_R_X5Y57.NW2BEG2.NN6END2
INT_L_X4Y58.SR1BEG2.NW2END2
INT_L_X4Y57.BYP_ALT6.SR1END2
INT_L_X4Y57.BYP_L6.BYP_ALT6
CLBLL_L_X4Y57.CLBLL_LL_DX.CLBLL_BYP6
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y51.NN6BEG2.LOGIC_OUTS16
INT_R_X5Y57.NL1BEG1.NN6END2
INT_R_X5Y58.EL1BEG0.NL1END1
INT_L_X6Y58.NR1BEG0.EL1END0
INT_L_X6Y59.NN2BEG0.NR1END0
INT_L_X6Y61.NN2BEG0.NN2END0
INT_L_X6Y63.NN6BEG0.NN2END0
INT_L_X6Y69.NN6BEG0.NN6END0
INT_L_X6Y75.NN6BEG0.NN6END0
INT_L_X6Y81.WR1BEG1.NN6END0
INT_R_X5Y81.IMUX41.WR1END1
CLBLM_R_X5Y81.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.mlp_acc0[11]
INT_R_X5Y52.SL1BEG2.LOGIC_OUTS20
INT_R_X5Y51.ER1BEG3.SL1END2
INT_L_X6Y51.LH12.ER1END3
INT_L_X6Y51.LV_L0.LH12
INT_L_X6Y60.NN6BEG1.LV_L9
INT_L_X6Y66.NW2BEG1.NN6END1
INT_R_X5Y67.IMUX10.NW2END1
CLBLM_R_X5Y67.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y58.NN2BEG1.NE2END1
INT_L_X4Y60.FAN_ALT2.NN2END1
INT_L_X4Y60.FAN_BOUNCE2.FAN_ALT2
INT_L_X4Y59.BYP_ALT6.FAN_BOUNCE_S3_2
INT_L_X4Y59.BYP_L6.BYP_ALT6
CLBLL_L_X4Y59.CLBLL_LL_DX.CLBLL_BYP6
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X5Y52.NW6BEG2.LOGIC_OUTS20
INT_R_X3Y56.NL1BEG1.NW6END2
INT_R_X3Y57.NE2BEG1.NL1END1
INT_L_X4Y58.SE6BEG1.NE2END1
INT_L_X6Y54.SW2BEG1.SE6END1
INT_R_X5Y53.NL1BEG1.SW2END1
INT_R_X5Y54.NR1BEG1.NL1END1
INT_R_X5Y55.NL1BEG0.NR1END1
INT_R_X5Y56.IMUX32.NL1END0
CLBLM_R_X5Y56.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.mlp_acc0[10]
INT_L_X4Y58.EE2BEG1.NL1END1
INT_L_X6Y58.WR1BEG2.EE2END1
INT_R_X5Y58.FAN_ALT5.WR1END2
INT_R_X5Y58.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y58.IMUX9.FAN_BOUNCE5
CLBLM_R_X5Y58.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y56.NW2BEG2.NW2END2
INT_L_X4Y57.NL1BEG1.NW2END2
INT_L_X4Y58.BYP_ALT4.NL1END1
INT_L_X4Y58.BYP_L4.BYP_ALT4
CLBLL_L_X4Y58.CLBLL_LL_BX.CLBLL_BYP4
CLBLM_R_X5Y54.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y54.NE2BEG2.LOGIC_OUTS16
INT_L_X6Y55.NW2BEG2.NE2END2
INT_R_X5Y56.BYP_ALT5.NW2END2
INT_R_X5Y56.BYP_BOUNCE5.BYP_ALT5
INT_R_X5Y56.IMUX37.BYP_BOUNCE5
CLBLM_R_X5Y56.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_acc0[9]
INT_R_X5Y52.NE2BEG3.LOGIC_OUTS21
INT_L_X6Y53.NR1BEG3.NE2END3
INT_L_X6Y54.WR1BEG_S0.NR1END3
INT_R_X5Y55.LV0.WR1END0
INT_R_X5Y64.NN6BEG1.LV9
INT_R_X5Y70.EE2BEG1.NN6END1
INT_R_X7Y70.IMUX11.EE2END1
CLBLM_R_X7Y70.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y52.WW2BEG3.LOGIC_OUTS21
INT_R_X3Y52.SR1BEG_S0.WW2END3
INT_R_X3Y52.LV0.SR1BEG_S0
INT_R_X3Y61.NN6BEG1.LV9
INT_R_X3Y67.WR1BEG2.NN6END1
INT_L_X2Y67.BYP_ALT2.WR1END2
INT_L_X2Y67.BYP_L2.BYP_ALT2
CLBLL_L_X2Y67.CLBLL_L_CX.CLBLL_BYP2
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y52.SR1BEG_S0.LOGIC_OUTS21
INT_R_X5Y52.IMUX10.SR1BEG_S0
CLBLM_R_X5Y52.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.mlp_acc0[8]
INT_R_X5Y54.EE2BEG3.LOGIC_OUTS17
INT_R_X7Y54.WR1BEG_S0.EE2END3
INT_L_X6Y55.LV_L0.WR1END0
INT_L_X6Y64.NN6BEG1.LV_L9
INT_L_X6Y70.NW2BEG1.NN6END1
INT_R_X5Y71.IMUX10.NW2END1
CLBLM_R_X5Y71.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y54.NN2BEG3.LOGIC_OUTS17
INT_R_X5Y56.SR1BEG3.NN2END3
INT_R_X5Y55.LH12.SR1END3
INT_R_X5Y55.NW6BEG0.LH12
INT_R_X3Y59.EL1BEG_N3.NW6END0
INT_L_X4Y58.BYP_ALT6.EL1END3
INT_L_X4Y58.BYP_L6.BYP_ALT6
CLBLL_L_X4Y58.CLBLL_LL_DX.CLBLL_BYP6
CLBLM_R_X5Y54.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y54.NN6BEG3.LOGIC_OUTS17
INT_R_X5Y60.NW2BEG3.NN6END3
INT_L_X4Y61.IMUX_L30.NW2END3
CLBLL_L_X4Y61.CLBLL_L_C5.CLBLL_IMUX30

# routing for net tpu_inst.mlp_acc0[7]
INT_R_X5Y60.SL1BEG3.NE2END3
INT_R_X5Y59.IMUX6.SL1END3
CLBLM_R_X5Y59.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y52.WW2BEG0.LOGIC_OUTS22
INT_R_X3Y52.NN2BEG1.WW2END0
INT_R_X3Y54.NN2BEG1.NN2END1
INT_R_X3Y56.EE2BEG1.NN2END1
INT_R_X5Y56.NE6BEG1.EE2END1
INT_R_X7Y60.NW6BEG1.NE6END1
INT_R_X5Y64.NW6BEG1.NW6END1
INT_R_X3Y68.WL1BEG_N3.NW6END1
INT_L_X2Y67.BYP_ALT7.WL1END3
INT_L_X2Y67.BYP_L7.BYP_ALT7
CLBLL_L_X2Y67.CLBLL_L_DX.CLBLL_BYP7
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X5Y52.NN6BEG0.LOGIC_OUTS22
INT_R_X5Y58.NW2BEG0.NN6END0
INT_L_X4Y59.NL1BEG_N3.NW2END0
INT_L_X4Y59.NE2BEG3.NL1BEG_N3
INT_R_X5Y60.NN2BEG3.NE2END3
INT_R_X5Y62.IMUX23.NN2END3
CLBLM_R_X5Y62.CLBLM_L_C3.CLBLM_IMUX23

# routing for net tpu_inst.mlp_acc0[6]
INT_R_X5Y57.NR1BEG3.NN6END3
INT_R_X5Y58.IMUX7.NR1END3
CLBLM_R_X5Y58.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X5Y51.NN6BEG3.LOGIC_OUTS17
INT_R_X5Y57.SE6BEG3.NN6END3
INT_R_X7Y53.SW2BEG3.SE6END3
INT_L_X6Y53.WW4BEG0.SW2END_N0_3
INT_L_X2Y53.NN6BEG0.WW4END0
INT_L_X2Y59.EE2BEG0.NN6END0
INT_L_X4Y59.BYP_ALT1.EE2END0
INT_L_X4Y59.BYP_L1.BYP_ALT1
CLBLL_L_X4Y59.CLBLL_LL_AX.CLBLL_BYP1
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X5Y51.NR1BEG3.LOGIC_OUTS17
INT_R_X5Y52.LVB0.NR1END3
INT_R_X5Y64.NE6BEG2.LVB12
INT_R_X7Y68.WW4BEG2.NE6END2
INT_R_X3Y68.ER1BEG2.WW4END2
INT_L_X4Y68.IMUX_L22.ER1END2
CLBLL_L_X4Y68.CLBLL_LL_C3.CLBLL_IMUX22

# routing for net tpu_inst.mlp_acc0[5]
INT_R_X5Y51.NE2BEG0.LOGIC_OUTS18
INT_L_X6Y52.NN6BEG0.NE2END0
INT_L_X6Y58.NN6BEG0.NN6END0
INT_L_X6Y64.NW2BEG0.NN6END0
INT_R_X5Y65.IMUX0.NW2END0
CLBLM_R_X5Y65.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y52.LVB_L0.LV_L0
INT_L_X4Y52.NE6BEG2.LVB_L0
INT_L_X6Y56.NN6BEG2.NE6END2
INT_L_X6Y62.EE2BEG2.NN6END2
INT_L_X8Y62.BYP_ALT3.EE2END2
INT_L_X8Y62.BYP_L3.BYP_ALT3
CLBLM_L_X8Y62.CLBLM_M_CX.CLBLM_BYP3
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X5Y51.NL1BEG_N3.LOGIC_OUTS18
INT_R_X5Y51.WR1BEG_S0.NL1BEG_N3
INT_L_X4Y52.LV_L0.WR1END0
INT_L_X4Y61.NN6BEG1.LV_L9
INT_L_X4Y67.NR1BEG1.NN6END1
INT_L_X4Y68.IMUX_L26.NR1END1
CLBLL_L_X4Y68.CLBLL_L_B4.CLBLL_IMUX26

# routing for net tpu_inst.mlp_acc0[4]
INT_L_X4Y71.NE6BEG0.NN6END0
INT_L_X6Y75.NW2BEG0.NE6END0
INT_R_X5Y76.IMUX0.NW2END0
CLBLM_R_X5Y76.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y65.WR1BEG1.NN6END0
INT_R_X3Y65.BYP_ALT1.WR1END1
INT_R_X3Y65.BYP1.BYP_ALT1
CLBLM_R_X3Y65.CLBLM_M_AX.CLBLM_BYP1
CLBLM_R_X5Y51.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y51.NL1BEG0.LOGIC_OUTS19
INT_R_X5Y52.NN2BEG0.NL1END0
INT_R_X5Y54.NW6BEG0.NN2END0
INT_R_X3Y58.NE2BEG0.NW6END0
INT_L_X4Y59.NN6BEG0.NE2END0
INT_L_X4Y65.NN6BEG0.NN6END0
INT_L_X4Y71.WR1BEG1.NN6END0
INT_R_X3Y71.IMUX25.WR1END1
CLBLM_R_X3Y71.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.mlp_acc0[3]
INT_R_X5Y57.IMUX7.NR1END3
CLBLM_R_X5Y57.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X7Y49.WW4BEG2.LOGIC_OUTS20
INT_R_X3Y49.NN6BEG2.WW4END2
INT_R_X3Y55.NN6BEG2.NN6END2
INT_R_X3Y61.NW6BEG2.NN6END2
INT_R_X1Y65.EL1BEG1.NW6END2
INT_L_X2Y65.NR1BEG1.EL1END1
INT_L_X2Y66.NL1BEG0.NR1END1
INT_L_X2Y67.BYP_ALT0.NL1END0
INT_L_X2Y67.BYP_L0.BYP_ALT0
CLBLL_L_X2Y67.CLBLL_L_AX.CLBLL_BYP0
CLBLM_R_X7Y49.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X7Y49.SL1BEG2.LOGIC_OUTS20
INT_R_X7Y48.SS2BEG2.SL1END2
INT_R_X7Y46.NW6BEG3.SS2END2
INT_R_X5Y50.NN6BEG3.NW6END3
INT_R_X5Y56.NR1BEG3.NN6END3
INT_R_X5Y57.NN2BEG3.NR1END3
INT_R_X5Y59.WW2BEG2.NN2END3
INT_R_X3Y59.IMUX37.WW2END2
CLBLM_R_X3Y59.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.mlp_acc0[2]
INT_L_X4Y58.EL1BEG0.NN2END1
INT_R_X5Y58.IMUX17.EL1END0
CLBLM_R_X5Y58.CLBLM_M_B3.CLBLM_IMUX17
INT_L_X8Y47.SE2BEG2.LOGIC_OUTS_L20
INT_R_X9Y46.WL1BEG1.SE2END2
INT_L_X8Y46.NN2BEG2.WL1END1
INT_L_X8Y48.NW6BEG2.NN2END2
INT_L_X6Y52.NW6BEG2.NW6END2
INT_L_X4Y56.NL1BEG1.NW6END2
INT_L_X4Y57.BYP_ALT1.NL1END1
INT_L_X4Y57.BYP_L1.BYP_ALT1
CLBLL_L_X4Y57.CLBLL_LL_AX.CLBLL_BYP1
CLBLM_L_X8Y47.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X8Y47.NL1BEG1.LOGIC_OUTS_L20
INT_L_X8Y48.NE2BEG1.NL1END1
INT_R_X9Y49.NW6BEG1.NE2END1
INT_R_X7Y53.SW2BEG0.NW6END1
INT_L_X6Y52.NW6BEG1.SW2END0
INT_L_X4Y56.NN2BEG1.NW6END1
INT_L_X4Y58.IMUX_L19.NN2END1
CLBLL_L_X4Y58.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_acc0[1]
INT_R_X5Y49.NN6BEG2.LOGIC_OUTS16
INT_R_X5Y55.NR1BEG2.NN6END2
INT_R_X5Y56.NN2BEG2.NR1END2
INT_R_X5Y58.BYP_ALT2.NN2END2
INT_R_X5Y58.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y59.IMUX16.BYP_BOUNCE_N3_2
CLBLM_R_X5Y59.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X6Y63.LVB_L12.LV_L18
INT_L_X6Y63.NW6BEG2.LVB_L12
INT_L_X4Y67.WW2BEG1.NW6END2
INT_L_X2Y67.BYP_ALT5.WW2END1
INT_L_X2Y67.BYP_L5.BYP_ALT5
CLBLL_L_X2Y67.CLBLL_L_BX.CLBLL_BYP5
CLBLM_R_X5Y49.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y49.SS2BEG2.LOGIC_OUTS16
INT_R_X5Y47.SR1BEG3.SS2END2
INT_R_X5Y46.SS2BEG3.SR1END3
INT_R_X5Y44.ER1BEG_S0.SS2END3
INT_L_X6Y45.LV_L0.ER1END0
INT_L_X6Y63.NW6BEG3.LV_L18
INT_L_X4Y67.NW6BEG3.NW6END3
INT_L_X2Y71.NE2BEG3.NW6END3
INT_R_X3Y72.IMUX30.NE2END3
CLBLM_R_X3Y72.CLBLM_L_C5.CLBLM_IMUX30

# routing for net tpu_inst.mlp_acc0[0]
INT_R_X3Y57.NE2BEG2.NN6END2
INT_L_X4Y58.EL1BEG1.NE2END2
INT_R_X5Y58.BYP_ALT4.EL1END1
INT_R_X5Y58.BYP_BOUNCE4.BYP_ALT4
INT_R_X5Y58.IMUX28.BYP_BOUNCE4
CLBLM_R_X5Y58.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y47.EL1BEG1.LOGIC_OUTS16
INT_L_X6Y47.SS2BEG1.EL1END1
INT_L_X6Y45.NR1BEG1.SS2END1
INT_L_X6Y46.NN2BEG1.NR1END1
INT_L_X6Y48.NN6BEG1.NN2END1
INT_L_X6Y54.NN2BEG1.NN6END1
INT_L_X6Y56.NN6BEG1.NN2END1
INT_L_X6Y62.NW6BEG1.NN6END1
INT_L_X4Y66.WL1BEG_N3.NW6END1
INT_R_X3Y65.BYP_ALT6.WL1END3
INT_R_X3Y65.BYP6.BYP_ALT6
CLBLM_R_X3Y65.CLBLM_M_DX.CLBLM_BYP6
CLBLM_R_X5Y47.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y47.NW6BEG2.LOGIC_OUTS16
INT_R_X3Y51.NN6BEG2.NW6END2
INT_R_X3Y57.NN6BEG2.NN6END2
INT_R_X3Y63.NE2BEG2.NN6END2
INT_L_X4Y64.NN2BEG2.NE2END2
INT_L_X4Y66.NN2BEG2.NN2END2
INT_L_X4Y68.IMUX_L44.NN2END2
CLBLL_L_X4Y68.CLBLL_LL_D4.CLBLL_IMUX44

# routing for net tpu_inst.wf_reset
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y71.ER1BEG_S0.LOGIC_OUTS_L3
INT_R_X3Y72.LV18.ER1END0
INT_R_X3Y54.SW6BEG0.LV0
INT_R_X1Y50.NL1BEG0.SW6END0
INT_R_X1Y51.EL1BEG_N3.NL1END0
INT_L_X2Y50.IMUX_L46.EL1END3
CLBLL_L_X2Y50.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.wf_push_col1
INT_L_X2Y51.FAN_ALT6.ER1END1
INT_L_X2Y51.FAN_L6.FAN_ALT6
CLBLL_L_X2Y51.CLBLL_L_CE.CLBLL_FAN6
INT_R_X1Y51.ER1BEG1.EE4END0
INT_L_X2Y51.SE2BEG1.ER1END1
INT_R_X3Y50.IMUX3.SE2END1
CLBLM_R_X3Y50.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X2Y69.EE2BEG0.NR1END0
INT_L_X4Y69.SW6BEG0.EE2END0
INT_L_X2Y65.LV_L18.SW6END0
INT_L_X2Y47.SS6BEG0.LV_L0
INT_L_X2Y41.SE2BEG0.SS6END0
INT_R_X3Y40.IMUX0.SE2END0
CLBLM_R_X3Y40.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y38.IMUX25.EL1END1
CLBLM_R_X3Y38.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X2Y48.ER1BEG1.SS2END0
INT_R_X3Y48.NE2BEG1.ER1END1
INT_L_X4Y49.IMUX_L2.NE2END1
CLBLL_L_X4Y49.CLBLL_LL_A2.CLBLL_IMUX2
INT_R_X1Y39.SE2BEG2.EE4END2
INT_L_X2Y38.EL1BEG1.SE2END2
INT_R_X3Y38.IMUX3.EL1END1
CLBLM_R_X3Y38.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y42.IMUX3.NL1END2
CLBLM_R_X3Y42.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X2Y40.NE2BEG3.NR1END3
INT_R_X3Y41.NL1BEG2.NE2END3
INT_R_X3Y42.IMUX19.NL1END2
CLBLM_R_X3Y42.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y44.IMUX0.SE2END0
CLBLM_R_X3Y44.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y51.SS6BEG0.LV_L0
INT_L_X2Y45.SE2BEG0.SS6END0
INT_R_X3Y44.IMUX16.SE2END0
CLBLM_R_X3Y44.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X2Y40.NN2BEG3.NR1END3
INT_L_X2Y42.IMUX_L37.NN2END3
CLBLL_L_X2Y42.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y51.WW4BEG0.LV_L0
INT_R_X1Y51.SE2BEG0.EE4END0
INT_L_X2Y50.SS2BEG0.SE2END0
INT_L_X2Y48.IMUX_L33.SS2END0
CLBLL_L_X2Y48.CLBLL_L_C1.CLBLL_IMUX33
CLBLL_L_X2Y68.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y68.NR1BEG0.LOGIC_OUTS_L4
INT_L_X2Y69.LV_L18.NR1END0
INT_L_X2Y51.LVB_L12.LV_L0
INT_L_X2Y39.WW4BEG2.LVB_L0
INT_R_X1Y39.ER1BEG3.EE4END2
INT_L_X2Y39.NR1BEG3.ER1END3
INT_L_X2Y40.NL1BEG2.NR1END3
INT_L_X2Y41.IMUX_L20.NL1END2
CLBLL_L_X2Y41.CLBLL_L_C2.CLBLL_IMUX20

# routing for net tpu_inst.wf_push_col0
INT_L_X2Y37.SS2BEG2.SR1END2
INT_L_X2Y35.SE2BEG2.SS2END2
INT_R_X3Y34.WL1BEG1.SE2END2
INT_L_X2Y34.FAN_ALT6.WL1END1
INT_L_X2Y34.FAN_L6.FAN_ALT6
CLBLL_L_X2Y34.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y39.FAN_ALT7.SS2END1
INT_L_X2Y39.FAN_L7.FAN_ALT7
CLBLL_L_X2Y39.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y41.IMUX_L6.SL1END3
CLBLL_L_X2Y41.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X2Y67.WW4BEG0.SS2END_N0_3
INT_R_X1Y67.SS2BEG0.EE4END0
INT_R_X1Y65.SS2BEG0.SS2END0
INT_R_X1Y63.SS6BEG0.SS2END0
INT_R_X1Y57.SS2BEG0.SS6END0
INT_R_X1Y55.SS2BEG0.SS2END0
INT_R_X1Y53.SS6BEG0.SS2END0
INT_R_X1Y47.SS6BEG0.SS6END0
INT_R_X1Y41.SE2BEG0.SS6END0
INT_L_X2Y40.IMUX_L9.SE2END0
CLBLL_L_X2Y40.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X2Y44.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y44.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y44.FAN_ALT3.WW2END3
INT_L_X2Y44.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y44.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X2Y44.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y42.IMUX_L2.SR1BEG_S0
CLBLL_L_X2Y42.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y44.IMUX_L23.WW2END3
CLBLL_L_X2Y44.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y60.SE6BEG3.SS6END3
INT_L_X4Y56.SS6BEG3.SE6END3
INT_L_X4Y50.SS6BEG3.SS6END3
INT_L_X4Y44.WW2BEG3.SS6END3
INT_L_X2Y45.FAN_ALT0.WW2END_N0_3
INT_L_X2Y45.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y44.IMUX_L36.FAN_BOUNCE_S3_0
CLBLL_L_X2Y44.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y42.SR1BEG_S0.SS6END3
INT_L_X2Y42.IMUX_L17.SR1BEG_S0
CLBLL_L_X2Y42.CLBLL_LL_B3.CLBLL_IMUX17
INT_L_X2Y71.SR1BEG3.LOGIC_OUTS_L2
INT_L_X2Y70.SS2BEG3.SR1END3
INT_L_X2Y68.SS2BEG3.SS2END3
INT_L_X2Y66.SS6BEG3.SS2END3
INT_L_X2Y60.SS6BEG3.SS6END3
INT_L_X2Y54.SS6BEG3.SS6END3
INT_L_X2Y48.SS6BEG3.SS6END3
INT_L_X2Y42.SL1BEG3.SS6END3
INT_L_X2Y41.SL1BEG3.SL1END3
INT_L_X2Y40.IMUX_L23.SL1END3
CLBLL_L_X2Y40.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X2Y71.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y71.NW2BEG2.LOGIC_OUTS_L2
INT_R_X1Y72.SS6BEG1.NW2END2
INT_R_X1Y66.SS6BEG1.SS6END1
INT_R_X1Y60.SS6BEG1.SS6END1
INT_R_X1Y54.SE2BEG1.SS6END1
INT_L_X2Y53.SS6BEG1.SE2END1
INT_L_X2Y47.SS6BEG1.SS6END1
INT_L_X2Y41.SS2BEG1.SS6END1
INT_L_X2Y39.SL1BEG1.SS2END1
INT_L_X2Y38.SR1BEG2.SL1END1
INT_L_X2Y37.IMUX_L46.SR1END2
CLBLL_L_X2Y37.CLBLL_L_D5.CLBLL_IMUX46

# routing for net tpu_inst.wf_data_in[7]
INT_L_X2Y66.IMUX_L1.LOGIC_OUTS_L4
CLBLL_L_X2Y66.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X1Y57.SR1BEG1.SS2END0
INT_R_X1Y56.SS2BEG1.SR1END1
INT_R_X1Y54.SS6BEG1.SS2END1
INT_R_X1Y48.SS6BEG1.SS6END1
INT_R_X1Y42.SE2BEG1.SS6END1
INT_L_X2Y41.IMUX_L10.SE2END1
CLBLL_L_X2Y41.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y66.SW2BEG0.LOGIC_OUTS_L4
INT_R_X1Y65.SS6BEG0.SW2END0
INT_R_X1Y59.SS2BEG0.SS6END0
INT_R_X1Y57.SE2BEG0.SS2END0
INT_L_X2Y56.EE2BEG0.SE2END0
INT_L_X4Y56.SW6BEG0.EE2END0
INT_L_X2Y52.SL1BEG0.SW6END0
INT_L_X2Y51.SE2BEG0.SL1END0
INT_R_X3Y50.IMUX0.SE2END0
CLBLM_R_X3Y50.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.wf_data_in[6]
INT_L_X2Y64.WL1BEG0.LOGIC_OUTS_L1
INT_R_X1Y64.WW2BEG0.WL1END0
INT_L_X0Y64.EE2BEG0.EE2END0
INT_L_X2Y64.IMUX_L16.EE2END0
CLBLL_L_X2Y64.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y40.WL1BEG_N3.SL1END0
INT_L_X2Y40.IMUX_L0.WL1END_N1_3
CLBLL_L_X2Y40.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y64.EL1BEG0.LOGIC_OUTS_L1
INT_R_X3Y64.NR1BEG0.EL1END0
INT_R_X3Y65.LV18.NR1END0
INT_R_X3Y47.SS6BEG0.LV0
INT_R_X3Y41.SL1BEG0.SS6END0
INT_R_X3Y40.IMUX9.SL1END0
CLBLM_R_X3Y40.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.wf_data_in[5]
INT_R_X3Y53.SW6BEG2.LVB12
INT_R_X1Y49.ER1BEG3.SW6END2
INT_L_X2Y49.EE2BEG3.ER1END3
INT_L_X4Y49.SW6BEG3.EE2END3
INT_L_X2Y45.SS2BEG3.SW6END3
INT_L_X2Y44.IMUX_L0.SS2END_N0_3
CLBLL_L_X2Y44.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y52.NE2BEG2.LOGIC_OUTS_L16
INT_R_X3Y53.LVB12.NE2END2
INT_R_X3Y41.SE6BEG2.LVB0
INT_R_X5Y37.WL1BEG1.SE6END2
INT_L_X4Y37.NW2BEG2.WL1END1
INT_R_X3Y38.IMUX19.NW2END2
CLBLM_R_X3Y38.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.wf_data_in[4]
INT_L_X4Y49.WW2BEG2.SS2END2
INT_L_X2Y49.WW4BEG3.WW2END2
INT_R_X1Y49.SS6BEG3.EE4END3
INT_R_X1Y43.ER1BEG_S0.SS6END3
INT_L_X2Y44.IMUX_L25.ER1END0
CLBLL_L_X2Y44.CLBLL_L_B5.CLBLL_IMUX25
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y52.EL1BEG_N3.LOGIC_OUTS_L0
INT_R_X3Y51.EL1BEG2.EL1END3
INT_L_X4Y51.SS2BEG2.EL1END2
INT_L_X4Y49.FAN_ALT5.SS2END2
INT_L_X4Y49.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y49.IMUX_L1.FAN_BOUNCE5
CLBLL_L_X4Y49.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net tpu_inst.wf_data_in[3]
INT_L_X2Y57.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y57.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y55.SS6BEG0.SS2END0
INT_L_X2Y49.WW4BEG1.SS6END0
INT_R_X1Y49.SS6BEG1.EE4END1
INT_R_X1Y43.SE2BEG1.SS6END1
INT_L_X2Y42.IMUX_L11.SE2END1
CLBLL_L_X2Y42.CLBLL_LL_A4.CLBLL_IMUX11
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y57.SS2BEG0.LOGIC_OUTS_L0
INT_L_X2Y55.SE6BEG0.SS2END0
INT_L_X4Y51.SS6BEG0.SE6END0
INT_L_X4Y45.WW2BEG0.SS6END0
INT_L_X2Y45.SS6BEG0.WW2END0
INT_L_X2Y39.SE2BEG0.SS6END0
INT_R_X3Y38.IMUX0.SE2END0
CLBLM_R_X3Y38.CLBLM_L_A3.CLBLM_IMUX0

# routing for net tpu_inst.wf_data_in[2]
INT_L_X2Y58.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X2Y58.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y44.IMUX_L20.SW2END1
CLBLL_L_X2Y44.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y58.SW2BEG1.LOGIC_OUTS_L1
INT_R_X1Y57.SS2BEG1.SW2END1
INT_R_X1Y55.SS6BEG1.SS2END1
INT_R_X1Y49.SE6BEG1.SS6END1
INT_R_X3Y45.SW2BEG1.SE6END1
INT_L_X2Y44.SL1BEG1.SW2END1
INT_L_X2Y43.SE2BEG1.SL1END1
INT_R_X3Y42.IMUX10.SE2END1
CLBLM_R_X3Y42.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.wf_data_in[1]
INT_L_X2Y57.IMUX_L20.LOGIC_OUTS_L2
CLBLL_L_X2Y57.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y44.IMUX_L39.ER1END3
CLBLL_L_X2Y44.CLBLL_L_D3.CLBLL_IMUX39
CLBLL_L_X2Y57.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y57.SW2BEG2.LOGIC_OUTS_L2
INT_R_X1Y56.SS6BEG2.SW2END2
INT_R_X1Y50.SS6BEG2.SS6END2
INT_R_X1Y44.ER1BEG3.SS6END2
INT_L_X2Y44.SE2BEG3.ER1END3
INT_R_X3Y43.SW2BEG3.SE2END3
INT_L_X2Y42.ER1BEG_S0.SW2END3
INT_R_X3Y43.SL1BEG0.ER1END0
INT_R_X3Y42.IMUX25.SL1END0
CLBLM_R_X3Y42.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.wf_data_in[0]
INT_L_X2Y42.IMUX_L27.NE2END2
CLBLL_L_X2Y42.CLBLL_LL_B4.CLBLL_IMUX27
CLBLL_L_X2Y52.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y52.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y53.LVB_L12.NR1END3
INT_L_X2Y41.WW4BEG2.LVB_L0
INT_R_X1Y41.NE2BEG2.EE4END2
INT_L_X2Y42.NL1BEG1.NE2END2
INT_L_X2Y43.NE2BEG1.NL1END1
INT_R_X3Y44.IMUX10.NE2END1
CLBLM_R_X3Y44.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.start_mlp
INT_L_X4Y65.SW6BEG2.SS6END2
INT_L_X2Y61.SE6BEG2.SW6END2
INT_L_X4Y57.WL1BEG1.SE6END2
INT_R_X3Y57.FAN_ALT7.WL1END1
INT_R_X3Y57.FAN7.FAN_ALT7
CLBLM_R_X3Y57.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y72.SS2BEG2.SW2END2
INT_R_X3Y70.IMUX14.SS2END2
CLBLM_R_X3Y70.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y82.FAN_ALT5.LOGIC_OUTS16
INT_R_X3Y82.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y82.IMUX3.FAN_BOUNCE5
CLBLM_R_X3Y82.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y73.SW2BEG2.SE2END2
INT_R_X3Y72.ER1BEG3.SW2END2
INT_L_X4Y73.IMUX_L8.ER1END_N3_3
CLBLL_L_X4Y73.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X4Y73.WL1BEG1.SE2END2
INT_R_X3Y73.NL1BEG1.WL1END1
INT_R_X3Y74.EL1BEG0.NL1END1
INT_L_X4Y74.SE2BEG0.EL1END0
INT_R_X5Y73.SW2BEG0.SE2END0
INT_L_X4Y72.SW2BEG0.SW2END0
INT_R_X3Y71.IMUX9.SW2END0
CLBLM_R_X3Y71.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y80.SW6BEG1.SS2END1
INT_L_X2Y76.SE6BEG1.SW6END1
INT_L_X4Y72.SL1BEG1.SE6END1
INT_L_X4Y71.IMUX_L27.SL1END1
CLBLL_L_X4Y71.CLBLL_LL_B4.CLBLL_IMUX27
INT_R_X3Y68.IMUX10.NR1END1
CLBLM_R_X3Y68.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y82.SE6BEG2.LOGIC_OUTS16
INT_R_X5Y78.SW6BEG2.SE6END2
INT_R_X3Y74.SE2BEG2.SW6END2
INT_L_X4Y73.SS2BEG2.SE2END2
INT_L_X4Y71.SS6BEG2.SS2END2
INT_L_X4Y65.WW2BEG2.SS6END2
INT_L_X2Y65.ER1BEG3.WW2END2
INT_R_X3Y65.SL1BEG3.ER1END3
INT_R_X3Y64.BYP_ALT7.SL1END3
INT_R_X3Y64.BYP7.BYP_ALT7
CLBLM_R_X3Y64.CLBLM_L_DX.CLBLM_BYP7
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y82.EL1BEG1.LOGIC_OUTS16
INT_L_X4Y82.SS2BEG1.EL1END1
INT_L_X4Y80.SW2BEG1.SS2END1
INT_R_X3Y79.SS6BEG1.SW2END1
INT_R_X3Y73.SS6BEG1.SS6END1
INT_R_X3Y67.NR1BEG1.SS6END1
INT_R_X3Y68.GFAN0.NR1END1
INT_R_X3Y68.FAN_ALT0.GFAN0
INT_R_X3Y68.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y67.IMUX14.FAN_BOUNCE_S3_0
CLBLM_R_X3Y67.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.init_act_valid
INT_R_X3Y47.SS2BEG2.SL1END2
INT_R_X3Y45.IMUX36.SS2END2
CLBLM_R_X3Y45.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y69.SL1BEG1.SS6END1
INT_R_X3Y68.BYP_ALT4.SL1END1
INT_R_X3Y68.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y68.IMUX20.BYP_BOUNCE4
CLBLM_R_X3Y68.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y76.SR1BEG2.SR1END1
INT_R_X3Y75.SS2BEG2.SR1END2
INT_R_X3Y73.SL1BEG2.SS2END2
INT_R_X3Y72.SL1BEG2.SL1END2
INT_R_X3Y71.SS2BEG2.SL1END2
INT_R_X3Y69.SR1BEG3.SS2END2
INT_R_X3Y68.IMUX39.SR1END3
CLBLM_R_X3Y68.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y55.WW2BEG3.SL1END3
INT_L_X2Y55.IMUX_L39.WW2END3
CLBLL_L_X2Y55.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y74.SS6BEG0.SS2END0
INT_R_X3Y68.SL1BEG0.SS6END0
INT_R_X3Y67.IMUX33.SL1END0
CLBLM_R_X3Y67.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y60.WL1BEG_N3.WW2END0
INT_L_X2Y59.IMUX_L46.WL1END3
CLBLL_L_X2Y59.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y66.IMUX26.SS2END1
CLBLM_R_X3Y66.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X2Y64.IMUX_L41.SW2END0
CLBLL_L_X2Y64.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y66.SS6BEG1.SS2END1
INT_R_X3Y60.SL1BEG1.SS6END1
INT_R_X3Y59.FAN_ALT2.SL1END1
INT_R_X3Y59.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y58.IMUX14.FAN_BOUNCE_S3_2
CLBLM_R_X3Y58.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y57.IMUX33.SE2END0
CLBLM_R_X3Y57.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y57.IMUX41.SE2END0
CLBLM_R_X3Y57.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y47.ER1BEG3.SL1END2
INT_L_X4Y47.BYP_ALT7.ER1END3
INT_L_X4Y47.BYP_BOUNCE7.BYP_ALT7
INT_L_X4Y48.IMUX_L41.BYP_BOUNCE_N3_7
CLBLL_L_X4Y48.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y48.SL1BEG2.SR1END2
INT_R_X3Y47.IMUX37.SL1END2
CLBLM_R_X3Y47.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y50.IMUX21.FAN_BOUNCE3
CLBLM_R_X3Y50.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y49.SR1BEG2.SW2END1
INT_R_X3Y48.IMUX14.SR1END2
CLBLM_R_X3Y48.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y57.EL1BEG_N3.SE2END0
INT_L_X4Y56.SL1BEG3.EL1END3
INT_L_X4Y55.WL1BEG2.SL1END3
INT_R_X3Y55.IMUX36.WL1END2
CLBLM_R_X3Y55.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X5Y60.SS6BEG0.SS6END0
INT_R_X5Y54.SW2BEG0.SS6END0
INT_L_X4Y53.SW6BEG0.SW2END0
INT_L_X2Y49.SE2BEG0.SW6END0
INT_R_X3Y48.IMUX9.SE2END0
CLBLM_R_X3Y48.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y77.SR1BEG2.SR1END1
INT_R_X3Y76.SS2BEG2.SR1END2
INT_R_X3Y74.SE6BEG2.SS2END2
INT_R_X5Y70.SS2BEG2.SE6END2
INT_R_X5Y68.WW2BEG2.SS2END2
INT_R_X3Y68.IMUX13.WW2END2
CLBLM_R_X3Y68.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y66.IMUX34.SS2END1
CLBLM_R_X3Y66.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y78.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y77.SR1BEG1.SL1END0
INT_R_X3Y76.SS2BEG1.SR1END1
INT_R_X3Y74.SS6BEG1.SS2END1
INT_R_X3Y68.SS2BEG1.SS6END1
INT_R_X3Y66.IMUX42.SS2END1
CLBLM_R_X3Y66.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X2Y63.IMUX_L34.SL1END1
CLBLL_L_X2Y63.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y63.SS2BEG1.SL1END1
INT_L_X2Y61.IMUX_L42.SS2END1
CLBLL_L_X2Y61.CLBLL_L_D6.CLBLL_IMUX42
INT_R_X3Y61.IMUX34.SS2END1
CLBLM_R_X3Y61.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y75.SE2BEG1.SS2END1
INT_L_X4Y74.SS6BEG1.SE2END1
INT_L_X4Y68.SW6BEG1.SS6END1
INT_L_X2Y64.SL1BEG1.SW6END1
INT_L_X2Y63.IMUX_L42.SL1END1
CLBLL_L_X2Y63.CLBLL_L_D6.CLBLL_IMUX42
INT_R_X3Y76.SE6BEG0.SS2END0
INT_R_X5Y72.SS6BEG0.SE6END0
INT_R_X5Y66.SS6BEG0.SS6END0
INT_R_X5Y60.WW2BEG0.SS6END0
INT_R_X3Y60.IMUX34.WW2END0
CLBLM_R_X3Y60.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y63.SS2BEG1.SS6END1
INT_R_X3Y61.IMUX42.SS2END1
CLBLM_R_X3Y61.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y78.SW2BEG0.LOGIC_OUTS0
INT_L_X2Y77.SE6BEG0.SW2END0
INT_L_X4Y73.SS6BEG0.SE6END0
INT_L_X4Y67.SW6BEG0.SS6END0
INT_L_X2Y63.SL1BEG0.SW6END0
INT_L_X2Y62.FAN_ALT4.SL1END0
INT_L_X2Y62.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y61.IMUX_L13.FAN_BOUNCE_S3_4
CLBLL_L_X2Y61.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X3Y51.IMUX34.NR1END1
CLBLM_R_X3Y51.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y49.IMUX42.SW2END1
CLBLM_R_X3Y49.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y50.NL1BEG0.NL1END1
INT_R_X3Y50.FAN_ALT3.NL1END_S3_0
INT_R_X3Y50.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y50.IMUX13.FAN_BOUNCE3
CLBLM_R_X3Y50.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y50.IMUX42.NL1END1
CLBLM_R_X3Y50.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y78.SS2BEG0.LOGIC_OUTS0
INT_R_X3Y76.SS2BEG0.SS2END0
INT_R_X3Y74.SL1BEG0.SS2END0
INT_R_X3Y73.SS2BEG0.SL1END0
INT_R_X3Y71.SS6BEG0.SS2END0
INT_R_X3Y65.SW2BEG0.SS6END0
INT_L_X2Y64.SS6BEG0.SW2END0
INT_L_X2Y58.SE2BEG0.SS6END0
INT_R_X3Y57.SL1BEG0.SE2END0
INT_R_X3Y56.FAN_ALT4.SL1END0
INT_R_X3Y56.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y55.IMUX13.FAN_BOUNCE_S3_4
CLBLM_R_X3Y55.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X3Y49.NL1BEG1.SW2END1
BRKH_INT_X3Y49.BRKH_INT_NL1BEG1_SLOW.BRKH_INT_NL1BEG1
INT_R_X3Y50.NR1BEG1.NL1END1
INT_R_X3Y51.BYP_ALT5.NR1END1
INT_R_X3Y51.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y51.IMUX5.BYP_BOUNCE5
CLBLM_R_X3Y51.CLBLM_L_A6.CLBLM_IMUX5
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y78.SR1BEG1.LOGIC_OUTS0
INT_R_X3Y77.SS2BEG1.SR1END1
INT_R_X3Y75.SS6BEG1.SS2END1
INT_R_X3Y69.SS6BEG1.SS6END1
INT_R_X3Y63.SE2BEG1.SS6END1
INT_L_X4Y62.SS6BEG1.SE2END1
INT_L_X4Y56.SS6BEG1.SS6END1
INT_L_X4Y50.SW2BEG1.SS6END1
INT_R_X3Y49.IMUX20.SW2END1
CLBLM_R_X3Y49.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.init_act_data[15]
INT_L_X2Y67.IMUX_L1.LOGIC_OUTS_L4
CLBLL_L_X2Y67.CLBLL_LL_A3.CLBLL_IMUX1
CLBLL_L_X2Y67.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y67.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y68.IMUX16.NE2END0
CLBLM_R_X3Y68.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.init_act_data[14]
INT_L_X2Y65.IMUX_L29.LOGIC_OUTS_L6
CLBLL_L_X2Y65.CLBLL_LL_C2.CLBLL_IMUX29
CLBLL_L_X2Y65.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y65.NR1BEG2.LOGIC_OUTS_L6
INT_L_X2Y66.EL1BEG1.NR1END2
INT_R_X3Y66.IMUX33.EL1END1
CLBLM_R_X3Y66.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.init_act_data[13]
INT_L_X2Y56.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y56.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y56.NW2BEG0.LOGIC_OUTS_L0
INT_R_X1Y57.NN2BEG0.NW2END0
INT_R_X1Y59.NE2BEG0.NN2END0
INT_L_X2Y60.WW4BEG0.NE2END0
INT_R_X1Y60.NN6BEG0.EE4END0
INT_R_X1Y66.EL1BEG_N3.NN6END0
INT_L_X2Y65.NE2BEG3.EL1END3
INT_R_X3Y66.IMUX46.NE2END3
CLBLM_R_X3Y66.CLBLM_L_D5.CLBLM_IMUX46

# routing for net tpu_inst.init_act_data[12]
INT_L_X2Y55.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y55.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y55.NN6BEG0.LOGIC_OUTS_L0
INT_L_X2Y61.NR1BEG0.NN6END0
INT_L_X2Y62.NR1BEG0.NR1END0
INT_L_X2Y63.IMUX_L33.NR1END0
CLBLL_L_X2Y63.CLBLL_L_C1.CLBLL_IMUX33

# routing for net tpu_inst.init_act_data[11]
INT_L_X2Y59.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y59.IMUX_L6.NL1BEG_N3
CLBLL_L_X2Y59.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X2Y59.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y59.NW2BEG0.LOGIC_OUTS_L0
INT_R_X1Y60.NE2BEG0.NW2END0
INT_L_X2Y61.BYP_ALT0.NE2END0
INT_L_X2Y61.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y61.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y61.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.init_act_data[10]
INT_L_X2Y58.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y58.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y58.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y58.WW4BEG0.LOGIC_OUTS_L0
INT_R_X1Y58.SE2BEG0.EE4END0
INT_L_X2Y57.NE6BEG0.SE2END0
INT_L_X4Y61.WR1BEG1.NE6END0
INT_R_X3Y61.IMUX33.WR1END1
CLBLM_R_X3Y61.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.init_act_data[9]
INT_L_X2Y62.IMUX_L20.LOGIC_OUTS_L2
CLBLL_L_X2Y62.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y62.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y63.IMUX_L41.NL1END1
CLBLL_L_X2Y63.CLBLL_L_D1.CLBLL_IMUX41

# routing for net tpu_inst.init_act_data[8]
INT_R_X3Y56.IMUX0.LOGIC_OUTS0
CLBLM_R_X3Y56.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y56.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y56.NL1BEG_N3.LOGIC_OUTS0
INT_R_X3Y56.NE2BEG3.NL1BEG_N3
INT_L_X4Y57.NN2BEG3.NE2END3
INT_L_X4Y59.NW2BEG3.NN2END3
INT_R_X3Y60.IMUX21.NW2END3
CLBLM_R_X3Y60.CLBLM_L_C4.CLBLM_IMUX21

# routing for net tpu_inst.init_act_data[7]
INT_L_X2Y66.IMUX_L18.LOGIC_OUTS_L5
CLBLL_L_X2Y66.CLBLL_LL_B2.CLBLL_IMUX18
CLBLL_L_X2Y66.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y66.SR1BEG2.LOGIC_OUTS_L5
INT_L_X2Y65.SL1BEG2.SR1END2
INT_L_X2Y64.SE2BEG2.SL1END2
INT_R_X3Y63.SS2BEG2.SE2END2
INT_R_X3Y61.IMUX36.SS2END2
CLBLM_R_X3Y61.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.init_act_data[6]
INT_L_X2Y63.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y63.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y63.SS2BEG0.LOGIC_OUTS_L0
INT_L_X2Y61.IMUX_L25.SS2END0
CLBLL_L_X2Y61.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.init_act_data[5]
INT_R_X3Y53.SR1BEG3.LOGIC_OUTS2
INT_R_X3Y52.BYP_ALT7.SR1END3
INT_R_X3Y52.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y53.IMUX33.BYP_BOUNCE_N3_7
CLBLM_R_X3Y53.CLBLM_L_C1.CLBLM_IMUX33
CLBLM_R_X3Y53.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y53.NR1BEG2.LOGIC_OUTS2
INT_R_X3Y54.NR1BEG2.NR1END2
INT_R_X3Y55.EL1BEG1.NR1END2
INT_L_X4Y55.SL1BEG1.EL1END1
INT_L_X4Y54.SW2BEG1.SL1END1
INT_R_X3Y53.SS2BEG1.SW2END1
INT_R_X3Y51.IMUX20.SS2END1
CLBLM_R_X3Y51.CLBLM_L_C2.CLBLM_IMUX20

# routing for net tpu_inst.init_act_data[4]
INT_L_X2Y53.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y53.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y53.ER1BEG1.LOGIC_OUTS_L0
INT_R_X3Y53.EE2BEG1.ER1END1
INT_R_X5Y53.SW6BEG1.EE2END1
INT_R_X3Y49.NW6BEG2.SW6END1
INT_R_X1Y53.SR1BEG2.NW6END2
INT_R_X1Y52.SL1BEG2.SR1END2
INT_R_X1Y51.SS2BEG2.SL1END2
INT_R_X1Y49.EE2BEG2.SS2END2
INT_R_X3Y49.IMUX36.EE2END2
CLBLM_R_X3Y49.CLBLM_L_D2.CLBLM_IMUX36

# routing for net tpu_inst.init_act_data[3]
INT_L_X2Y54.IMUX_L0.LOGIC_OUTS_L0
CLBLL_L_X2Y54.CLBLL_L_A3.CLBLL_IMUX0
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y54.SR1BEG1.LOGIC_OUTS_L0
INT_L_X2Y53.SE2BEG1.SR1END1
INT_R_X3Y52.SS2BEG1.SE2END1
INT_R_X3Y50.IMUX26.SS2END1
CLBLM_R_X3Y50.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.init_act_data[2]
INT_L_X2Y56.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X2Y56.CLBLL_L_B2.CLBLL_IMUX19
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y56.SS6BEG1.LOGIC_OUTS_L1
INT_L_X2Y50.ER1BEG2.SS6END1
INT_R_X3Y50.IMUX37.ER1END2
CLBLM_R_X3Y50.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.init_act_data[1]
INT_L_X2Y55.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X2Y55.CLBLL_L_B2.CLBLL_IMUX19
CLBLL_L_X2Y55.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y55.SW2BEG1.LOGIC_OUTS_L1
INT_R_X1Y54.NL1BEG1.SW2END1
INT_R_X1Y55.EE2BEG1.NL1END1
INT_R_X3Y55.IMUX26.EE2END1
CLBLM_R_X3Y55.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.init_act_data[0]
INT_L_X2Y53.NL1BEG0.LOGIC_OUTS_L1
INT_L_X2Y54.FAN_ALT0.NL1END0
INT_L_X2Y54.FAN_BOUNCE0.FAN_ALT0
INT_L_X2Y53.IMUX_L14.FAN_BOUNCE_S3_0
CLBLL_L_X2Y53.CLBLL_L_B1.CLBLL_IMUX14
CLBLL_L_X2Y53.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y53.SW2BEG1.LOGIC_OUTS_L1
INT_R_X1Y52.ER1BEG2.SW2END1
INT_L_X2Y52.SE2BEG2.ER1END2
INT_R_X3Y51.FAN_ALT5.SE2END2
INT_R_X3Y51.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y51.IMUX9.FAN_BOUNCE5
CLBLM_R_X3Y51.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net $PACKER_VCC_NET$legal2155
# routing for net tpu_inst.mlp_u.accum_u.aligned_c1[15]$legal2153
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[7]
INT_R_X3Y98.IMUX40.FAN_BOUNCE2
CLBLM_R_X3Y98.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y95.NL1BEG1.LOGIC_OUTS20
INT_R_X3Y96.NN2BEG1.NL1END1
INT_R_X3Y98.FAN_ALT2.NN2END1
INT_R_X3Y98.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y98.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y98.BYP0.BYP_ALT0
CLBLM_R_X3Y98.CLBLM_L_AX.CLBLM_BYP0

# routing for net tpu_inst.uart_ctrl_u.$techmap19264$abc$15846$auto$blifparse.cc:536:parse_blif$15981.A[0]
INT_R_X3Y97.SR1BEG_S0.SR1END3
INT_R_X3Y97.IMUX10.SR1BEG_S0
CLBLM_R_X3Y97.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y95.IMUX_L26.WL1END1
CLBLL_L_X2Y95.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y95.WL1BEG1.SL1END2
INT_L_X2Y95.IMUX_L20.WL1END1
CLBLL_L_X2Y95.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X3Y98.NW2BEG2.LOGIC_OUTS16
INT_L_X2Y99.SS6BEG1.NW2END2
INT_L_X2Y93.SS6BEG1.SS6END1
INT_L_X2Y87.SL1BEG1.SS6END1
INT_L_X2Y86.IMUX_L26.SL1END1
CLBLL_L_X2Y86.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y91.IMUX36.SS2END2
CLBLM_R_X3Y91.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y96.SS6BEG2.SS2END2
INT_R_X3Y90.SS6BEG2.SS6END2
INT_R_X3Y84.SR1BEG3.SS6END2
INT_R_X3Y83.SS2BEG3.SR1END3
INT_R_X3Y81.IMUX31.SS2END3
CLBLM_R_X3Y81.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y98.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y97.SL1BEG3.SR1END3
INT_R_X3Y96.IMUX30.SL1END3
CLBLM_R_X3Y96.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y95.IMUX37.SL1END2
CLBLM_R_X3Y95.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X3Y98.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y98.SS2BEG2.LOGIC_OUTS16
INT_R_X3Y96.SL1BEG2.SS2END2
INT_R_X3Y95.SS2BEG2.SL1END2
INT_R_X3Y93.SS2BEG2.SS2END2
INT_R_X3Y91.IMUX22.SS2END2
CLBLM_R_X3Y91.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.mlp_u.accum_u.u_mem.$auto$alumacc.cc:512:replace_alu$5292.X[31]$legal2151
# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$blifparse.cc:536:parse_blif$15866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[6]
INT_R_X3Y98.IMUX28.NN2END2
CLBLM_R_X3Y98.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y95.NL1BEG_N3.LOGIC_OUTS4
INT_R_X3Y95.NL1BEG2.NL1BEG_N3
INT_R_X3Y96.NN2BEG2.NL1END2
INT_R_X3Y98.IMUX13.NN2END2
CLBLM_R_X3Y98.CLBLM_L_B6.CLBLM_IMUX13

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[5]
INT_R_X3Y97.BYP_ALT3.NN2END3
INT_R_X3Y97.BYP_BOUNCE3.BYP_ALT3
INT_R_X3Y98.IMUX17.BYP_BOUNCE_N3_3
CLBLM_R_X3Y98.CLBLM_M_B3.CLBLM_IMUX17
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y95.NN2BEG3.LOGIC_OUTS21
INT_R_X3Y97.NR1BEG3.NN2END3
INT_R_X3Y98.IMUX14.NR1END3
CLBLM_R_X3Y98.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[4]
INT_R_X3Y98.IMUX2.NL1END1
CLBLM_R_X3Y98.CLBLM_M_A2.CLBLM_IMUX2
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y97.NL1BEG1.LOGIC_OUTS16
INT_R_X3Y98.IMUX26.NL1END1
CLBLM_R_X3Y98.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[3]
INT_R_X3Y97.IMUX40.LOGIC_OUTS0
CLBLM_R_X3Y97.CLBLM_M_D1.CLBLM_IMUX40
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y97.NR1BEG0.LOGIC_OUTS0
INT_R_X3Y98.IMUX16.NR1END0
CLBLM_R_X3Y98.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[2]
INT_R_X3Y97.IMUX22.LOGIC_OUTS17
CLBLM_R_X3Y97.CLBLM_M_C3.CLBLM_IMUX22
CLBLM_R_X3Y97.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y97.NL1BEG2.LOGIC_OUTS17
INT_R_X3Y98.IMUX19.NL1END2
CLBLM_R_X3Y98.CLBLM_L_B2.CLBLM_IMUX19

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[1]
INT_L_X2Y97.EL1BEG0.NN2END1
INT_R_X3Y97.IMUX24.EL1END0
CLBLM_R_X3Y97.CLBLM_M_B5.CLBLM_IMUX24
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y95.NN2BEG1.LOGIC_OUTS_L1
INT_L_X2Y97.NE2BEG1.NN2END1
INT_R_X3Y98.IMUX25.NE2END1
CLBLM_R_X3Y98.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.uart_ctrl_u.state[6]
INT_R_X3Y81.NL1BEG1.LOGIC_OUTS2
INT_R_X3Y82.IMUX9.NL1END1
CLBLM_R_X3Y82.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y86.IMUX_L3.NW2END2
CLBLL_L_X2Y86.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y91.ER1BEG2.EL1END1
INT_R_X3Y91.IMUX14.ER1END2
CLBLM_R_X3Y91.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X4Y75.WW2BEG2.SL1END2
INT_L_X2Y75.ER1BEG3.WW2END2
INT_R_X3Y76.FAN_ALT0.ER1END_N3_3
INT_R_X3Y76.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y75.IMUX14.FAN_BOUNCE_S3_0
CLBLM_R_X3Y75.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y81.SW2BEG2.LOGIC_OUTS2
INT_L_X2Y80.SE6BEG2.SW2END2
INT_L_X4Y76.SL1BEG2.SE6END2
INT_L_X4Y75.SW2BEG2.SL1END2
INT_R_X3Y74.NL1BEG2.SW2END2
INT_R_X3Y75.IMUX20.NL1END2
CLBLM_R_X3Y75.CLBLM_L_C2.CLBLM_IMUX20
CLBLM_R_X3Y81.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y81.NN2BEG2.LOGIC_OUTS2
INT_R_X3Y83.NN2BEG2.NN2END2
INT_R_X3Y85.NW2BEG2.NN2END2
INT_L_X2Y86.NE2BEG2.NW2END2
INT_R_X3Y87.NW6BEG2.NE2END2
INT_R_X1Y91.EL1BEG1.NW6END2
INT_L_X2Y91.IMUX_L19.EL1END1
CLBLL_L_X2Y91.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.uart_ctrl_u.$techmap19329$abc$15846$auto$blifparse.cc:536:parse_blif$15863.A[2]
INT_R_X3Y82.IMUX10.LOGIC_OUTS9
CLBLM_R_X3Y82.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X2Y91.NE2BEG1.NE2END1
INT_R_X3Y92.SL1BEG1.NE2END1
INT_R_X3Y91.IMUX19.SL1END1
CLBLM_R_X3Y91.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y82.NL1BEG0.LOGIC_OUTS9
INT_R_X3Y82.IMUX39.NL1END_S3_0
CLBLM_R_X3Y82.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y82.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y82.NW6BEG1.LOGIC_OUTS9
INT_R_X1Y86.NN2BEG1.NW6END1
INT_R_X1Y88.NN2BEG1.NN2END1
INT_R_X1Y90.NE2BEG1.NN2END1
INT_L_X2Y91.IMUX_L25.NE2END1
CLBLL_L_X2Y91.CLBLL_L_B5.CLBLL_IMUX25

# routing for net tpu_inst.uart_ctrl_u.$techmap19331$abc$15846$auto$blifparse.cc:536:parse_blif$15867.A[1]
INT_R_X3Y95.IMUX39.LOGIC_OUTS15
CLBLM_R_X3Y95.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS15.CLBLM_M_D
INT_R_X3Y95.IMUX31.LOGIC_OUTS15
CLBLM_R_X3Y95.CLBLM_M_C5.CLBLM_IMUX31

# routing for net tpu_inst.uart_ctrl_u.$techmap19327$abc$15846$auto$blifparse.cc:536:parse_blif$15859.A[1]
INT_R_X3Y71.NN6BEG3.LOGIC_OUTS11
INT_R_X3Y77.NR1BEG3.NN6END3
INT_R_X3Y78.IMUX46.NR1END3
CLBLM_R_X3Y78.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y76.NR1BEG0.NN6END0
INT_R_X5Y77.LV0.NR1END0
INT_R_X5Y86.NW6BEG1.LV9
INT_R_X3Y90.NL1BEG0.NW6END1
INT_R_X3Y91.IMUX16.NL1END0
CLBLM_R_X3Y91.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y75.WW2BEG3.NN6END_S1_0
INT_R_X3Y75.SR1BEG_S0.WW2END3
INT_R_X3Y75.IMUX25.SR1BEG_S0
CLBLM_R_X3Y75.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X3Y71.SE2BEG3.LOGIC_OUTS11
INT_L_X4Y70.NN6BEG3.SE2END3
INT_L_X4Y76.NE2BEG3.NN6END3
INT_R_X5Y77.NW6BEG3.NE2END3
INT_R_X3Y81.NL1BEG2.NW6END3
INT_R_X3Y82.IMUX36.NL1END2
CLBLM_R_X3Y82.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X2Y91.NL1BEG_N3.NN6END0
INT_L_X2Y91.IMUX_L14.NL1BEG_N3
CLBLL_L_X2Y91.CLBLL_L_B1.CLBLL_IMUX14
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y71.ER1BEG_S0.LOGIC_OUTS11
INT_L_X4Y72.SL1BEG0.ER1END0
INT_L_X4Y71.SE2BEG0.SL1END0
INT_R_X5Y70.NN6BEG0.SE2END0
INT_R_X5Y76.NW6BEG0.NN6END0
INT_R_X3Y80.NW6BEG0.NW6END0
INT_R_X1Y84.NE2BEG0.NW6END0
INT_L_X2Y85.NN6BEG0.NE2END0
INT_L_X2Y91.NE2BEG0.NN6END0
INT_R_X3Y92.IMUX32.NE2END0
CLBLM_R_X3Y92.CLBLM_M_C1.CLBLM_IMUX32

# routing for net tpu_inst.uart_ctrl_u.$techmap19327$abc$15846$auto$blifparse.cc:536:parse_blif$15859.A[0]
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y92.IMUX22.LOGIC_OUTS17
CLBLM_R_X3Y92.CLBLM_M_C3.CLBLM_IMUX22

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4255
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y95.FAN_ALT1.LOGIC_OUTS17
INT_R_X3Y95.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y95.FAN_ALT6.FAN_BOUNCE1
INT_R_X3Y95.FAN6.FAN_ALT6
CLBLM_R_X3Y95.CLBLM_L_CE.CLBLM_FAN6

# routing for net tpu_inst.uart_ctrl_u.$techmap19265$abc$15846$auto$blifparse.cc:536:parse_blif$15980.A[0]
INT_L_X2Y95.EL1BEG_N3.LOGIC_OUTS_L18
INT_R_X3Y94.SL1BEG3.EL1END3
INT_R_X3Y93.IMUX23.SL1END3
CLBLM_R_X3Y93.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y95.BYP_ALT5.ER1END1
INT_R_X3Y95.BYP_BOUNCE5.BYP_ALT5
INT_R_X3Y95.IMUX7.BYP_BOUNCE5
CLBLM_R_X3Y95.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y97.IMUX9.NE2END0
CLBLM_R_X3Y97.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X2Y95.NR1BEG0.LOGIC_OUTS_L18
INT_L_X2Y96.NE2BEG0.NR1END0
INT_R_X3Y97.IMUX16.NE2END0
CLBLM_R_X3Y97.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y95.IMUX27.ER1END1
CLBLM_R_X3Y95.CLBLM_M_B4.CLBLM_IMUX27
CLBLL_L_X2Y95.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X2Y95.ER1BEG1.LOGIC_OUTS_L18
INT_R_X3Y95.IMUX26.ER1END1
CLBLM_R_X3Y95.CLBLM_L_B4.CLBLM_IMUX26

# routing for net tpu_inst.uart_ctrl_u.$techmap19332$abc$15846$auto$blifparse.cc:536:parse_blif$15858.A[2]
INT_R_X3Y92.NR1BEG0.LOGIC_OUTS22
INT_R_X3Y93.IMUX33.NR1END0
CLBLM_R_X3Y93.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y95.BYP_ALT0.NR1END0
INT_R_X3Y95.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y95.IMUX36.BYP_BOUNCE0
CLBLM_R_X3Y95.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y92.NN2BEG0.LOGIC_OUTS22
INT_R_X3Y94.NR1BEG0.NN2END0
INT_R_X3Y95.IMUX25.NR1END0
CLBLM_R_X3Y95.CLBLM_L_B5.CLBLM_IMUX25

# routing for net tpu_inst.uart_ctrl_u.$techmap19332$abc$15846$auto$blifparse.cc:536:parse_blif$15858.A[1]
INT_R_X3Y95.SL1BEG0.LOGIC_OUTS22
INT_R_X3Y94.FAN_ALT0.SL1END0
INT_R_X3Y94.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y93.IMUX30.FAN_BOUNCE_S3_0
CLBLM_R_X3Y93.CLBLM_L_C5.CLBLM_IMUX30
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y95.IMUX16.LOGIC_OUTS22
CLBLM_R_X3Y95.CLBLM_L_B3.CLBLM_IMUX16

# routing for net tpu_inst.uart_ctrl_u.$techmap19332$abc$15846$auto$blifparse.cc:536:parse_blif$15858.A[0]
INT_L_X2Y93.EL1BEG2.NN2END3
INT_R_X3Y93.IMUX21.EL1END2
CLBLM_R_X3Y93.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y95.IMUX46.NR1END3
CLBLM_R_X3Y95.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y94.IMUX46.NE2END3
CLBLM_R_X3Y94.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X2Y91.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y91.NN2BEG3.LOGIC_OUTS_L17
INT_L_X2Y93.NE2BEG3.NN2END3
INT_R_X3Y94.NR1BEG3.NE2END3
INT_R_X3Y95.IMUX14.NR1END3
CLBLM_R_X3Y95.CLBLM_L_B1.CLBLM_IMUX14

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4267
INT_R_X3Y75.BYP_ALT4.LOGIC_OUTS19
INT_R_X3Y75.BYP_BOUNCE4.BYP_ALT4
INT_R_X3Y75.FAN_ALT7.BYP_BOUNCE4
INT_R_X3Y75.FAN7.FAN_ALT7
CLBLM_R_X3Y75.CLBLM_M_CE.CLBLM_FAN7
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y75.NN2BEG1.LOGIC_OUTS19
INT_R_X3Y77.NL1BEG0.NN2END1
INT_R_X3Y78.BYP_ALT0.NL1END0
INT_R_X3Y78.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y78.FAN_ALT7.BYP_BOUNCE0
INT_R_X3Y78.FAN7.FAN_ALT7
CLBLM_R_X3Y78.CLBLM_M_CE.CLBLM_FAN7

# routing for net tpu_inst.uart_ctrl_u.state[0]
INT_L_X2Y83.SL1BEG0.SS2END0
INT_L_X2Y82.FAN_ALT4.SL1END0
INT_L_X2Y82.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y81.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X2Y81.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X2Y83.IMUX_L25.SS2END0
CLBLL_L_X2Y83.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X2Y86.SS6BEG0.LOGIC_OUTS_L0
INT_L_X2Y80.SR1BEG1.SS6END0
INT_L_X2Y79.IMUX_L36.SR1END1
CLBLL_L_X2Y79.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y77.SS6BEG0.SS6END0
INT_L_X2Y71.SE2BEG0.SS6END0
INT_R_X3Y70.IMUX41.SE2END0
CLBLM_R_X3Y70.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X2Y86.ER1BEG1.LOGIC_OUTS_L0
INT_R_X3Y86.NR1BEG1.ER1END1
INT_R_X3Y87.NN2BEG1.NR1END1
INT_R_X3Y89.NR1BEG1.NN2END1
INT_R_X3Y90.NW2BEG1.NR1END1
INT_L_X2Y91.IMUX_L26.NW2END1
CLBLL_L_X2Y91.CLBLL_L_B4.CLBLL_IMUX26
CLBLL_L_X2Y86.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y86.SL1BEG0.LOGIC_OUTS_L0
INT_L_X2Y85.SS2BEG0.SL1END0
INT_L_X2Y83.SS6BEG0.SS2END0
INT_L_X2Y77.SL1BEG0.SS6END0
INT_L_X2Y76.SE2BEG0.SL1END0
INT_R_X3Y75.IMUX41.SE2END0
CLBLM_R_X3Y75.CLBLM_L_D1.CLBLM_IMUX41

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:272:make_patterns_logic$4271
INT_R_X3Y58.SR1BEG1.SS6END0
INT_R_X3Y57.FAN_ALT6.SR1END1
INT_R_X3Y57.FAN6.FAN_ALT6
CLBLM_R_X3Y57.CLBLM_L_CE.CLBLM_FAN6
INT_R_X3Y64.SR1BEG1.SS6END0
INT_R_X3Y63.FAN_ALT7.SR1END1
INT_R_X3Y63.FAN7.FAN_ALT7
CLBLM_R_X3Y63.CLBLM_M_CE.CLBLM_FAN7
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y70.SS6BEG0.LOGIC_OUTS8
INT_R_X3Y64.SS6BEG0.SS6END0
INT_R_X3Y58.NR1BEG0.SS6END0
INT_R_X3Y59.NE2BEG0.NR1END0
INT_L_X4Y60.BYP_ALT0.NE2END0
INT_L_X4Y60.BYP_BOUNCE0.BYP_ALT0
INT_L_X4Y60.FAN_ALT7.BYP_BOUNCE0
INT_L_X4Y60.FAN_L7.FAN_ALT7
CLBLL_L_X4Y60.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.uart_ctrl_u.state[4]
INT_L_X2Y83.IMUX_L19.LOGIC_OUTS_L1
CLBLL_L_X2Y83.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y83.SL1BEG1.LOGIC_OUTS_L1
INT_L_X2Y82.SE2BEG1.SL1END1
INT_R_X3Y81.IMUX19.SE2END1
CLBLM_R_X3Y81.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y76.FAN_ALT2.SE2END1
INT_R_X3Y76.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y75.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X3Y75.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y83.SS6BEG1.LOGIC_OUTS_L1
INT_L_X2Y77.SE2BEG1.SS6END1
INT_R_X3Y76.NN6BEG1.SE2END1
INT_R_X3Y82.WW2BEG0.NN6END1
INT_R_X1Y82.SS6BEG0.WW2END0
INT_R_X1Y76.SE6BEG0.SS6END0
INT_R_X3Y72.SS2BEG0.SE6END0
INT_R_X3Y70.IMUX10.SS2END0
CLBLM_R_X3Y70.CLBLM_L_A4.CLBLM_IMUX10

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$memory\data_buffer$wren[3][1][0]$y$5918
INT_R_X1Y64.SE2BEG2.EE4END2
INT_L_X2Y63.SS2BEG2.SE2END2
INT_L_X2Y61.FAN_ALT1.SS2END2
INT_L_X2Y61.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y61.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y61.FAN_L6.FAN_ALT6
CLBLL_L_X2Y61.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y64.FAN_ALT7.LOGIC_OUTS_L20
INT_L_X2Y64.FAN_L7.FAN_ALT7
CLBLL_L_X2Y64.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X1Y64.EL1BEG1.EE4END2
INT_L_X2Y64.NR1BEG1.EL1END1
INT_L_X2Y65.FAN_ALT6.NR1END1
INT_L_X2Y65.FAN_L6.FAN_ALT6
CLBLL_L_X2Y65.CLBLL_L_CE.CLBLL_FAN6
CLBLL_L_X2Y64.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y64.WW4BEG2.LOGIC_OUTS_L20
INT_R_X1Y64.SE6BEG2.EE4END2
INT_R_X3Y60.WL1BEG1.SE6END2
INT_L_X2Y60.FAN_ALT6.WL1END1
INT_L_X2Y60.FAN_L6.FAN_ALT6
CLBLL_L_X2Y60.CLBLL_L_CE.CLBLL_FAN6

# routing for net tpu_inst.uart_ctrl_u.$techmap19322$abc$15846$auto$blifparse.cc:536:parse_blif$15854.A[1]
INT_R_X3Y73.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y75.IMUX37.NN2END3
CLBLM_R_X3Y75.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X3Y73.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y73.SW2BEG3.LOGIC_OUTS17
INT_L_X2Y72.SS6BEG3.SW2END3
INT_L_X2Y66.SS2BEG3.SS6END3
INT_L_X2Y64.IMUX_L7.SS2END3
CLBLL_L_X2Y64.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net tpu_inst.uart_ctrl_u.$techmap19343$abc$15846$auto$blifparse.cc:536:parse_blif$15881.A[1]
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS8.CLBLM_L_A
INT_R_X3Y94.SS6BEG0.LOGIC_OUTS8
INT_R_X3Y88.SS6BEG0.SS6END0
INT_R_X3Y82.SR1BEG1.SS6END0
INT_R_X3Y81.IMUX28.SR1END1
CLBLM_R_X3Y81.CLBLM_M_C4.CLBLM_IMUX28

# routing for net tpu_inst.uart_ctrl_u.state[1]
INT_R_X3Y94.SR1BEG2.NW2END2
INT_R_X3Y93.FAN_ALT1.SR1END2
INT_R_X3Y93.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y93.IMUX34.FAN_BOUNCE1
CLBLM_R_X3Y93.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y95.IMUX9.NL1END1
CLBLM_R_X3Y95.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y96.BYP_ALT2.NN2END2
INT_R_X3Y96.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y97.IMUX0.BYP_BOUNCE_N3_2
CLBLM_R_X3Y97.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X2Y95.IMUX_L25.BYP_BOUNCE_N3_3
CLBLL_L_X2Y95.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y94.WR1BEG3.NW2END2
INT_L_X2Y94.BYP_ALT3.WR1END3
INT_L_X2Y94.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y95.IMUX_L33.BYP_BOUNCE_N3_3
CLBLL_L_X2Y95.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y91.BYP_ALT0.SR1END_N3_3
INT_R_X3Y91.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y91.IMUX42.BYP_BOUNCE0
CLBLM_R_X3Y91.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X3Y94.NN2BEG2.NW2END2
INT_R_X3Y96.IMUX21.NN2END2
CLBLM_R_X3Y96.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y94.NL1BEG1.NW2END2
INT_R_X3Y95.IMUX41.NL1END1
CLBLM_R_X3Y95.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y91.IMUX20.SL1END2
CLBLM_R_X3Y91.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y92.SL1BEG2.LOGIC_OUTS20
INT_R_X3Y91.SR1BEG3.SL1END2
INT_R_X3Y91.IMUX32.SR1END_N3_3
CLBLM_R_X3Y91.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y94.IMUX38.BYP_BOUNCE2
CLBLM_R_X3Y94.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y94.BYP_ALT2.NW2END2
INT_R_X3Y94.BYP_BOUNCE2.BYP_ALT2
INT_R_X3Y95.IMUX32.BYP_BOUNCE_N3_2
CLBLM_R_X3Y95.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y92.SW2BEG2.LOGIC_OUTS20
INT_L_X2Y91.SR1BEG3.SW2END2
INT_L_X2Y91.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y91.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y92.IMUX28.LOGIC_OUTS20
CLBLM_R_X3Y92.CLBLM_M_C4.CLBLM_IMUX28
CLBLM_R_X3Y92.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y92.NE2BEG2.LOGIC_OUTS20
INT_L_X4Y93.NW2BEG2.NE2END2
INT_R_X3Y94.IMUX3.NW2END2
CLBLM_R_X3Y94.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.uart_ctrl_u.$techmap19320$abc$15846$auto$blifparse.cc:536:parse_blif$15853.A[0]
CLBLM_R_X3Y96.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y96.SS2BEG2.LOGIC_OUTS16
INT_R_X3Y94.IMUX6.SS2END2
CLBLM_R_X3Y94.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.uart_ctrl_u.byte_sent
INT_R_X3Y91.IMUX41.SS2END0
CLBLM_R_X3Y91.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X3Y95.BYP_ALT7.NN2END_S2_0
INT_R_X3Y95.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y96.IMUX33.BYP_BOUNCE_N3_7
CLBLM_R_X3Y96.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y94.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y93.SS2BEG0.SL1END0
INT_R_X3Y91.IMUX33.SS2END0
CLBLM_R_X3Y91.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y94.NL1BEG_N3.LOGIC_OUTS0
INT_R_X3Y94.NL1BEG2.NL1BEG_N3
INT_R_X3Y95.IMUX44.NL1END2
CLBLM_R_X3Y95.CLBLM_M_D4.CLBLM_IMUX44
CLBLM_R_X3Y94.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y94.NN2BEG0.LOGIC_OUTS0
INT_R_X3Y96.IMUX9.NN2END0
CLBLM_R_X3Y96.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:247:make_patterns_logic$6064
INT_L_X2Y56.SL1BEG2.LOGIC_OUTS_L10
INT_L_X2Y55.SE2BEG2.SL1END2
INT_R_X3Y54.SW2BEG2.SE2END2
INT_L_X2Y53.SL1BEG2.SW2END2
INT_L_X2Y52.FAN_ALT7.SL1END2
INT_L_X2Y52.FAN_L7.FAN_ALT7
CLBLL_L_X2Y52.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y56.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y56.NR1BEG2.LOGIC_OUTS_L10
INT_L_X2Y57.FAN_ALT7.NR1END2
INT_L_X2Y57.FAN_L7.FAN_ALT7
CLBLL_L_X2Y57.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:247:make_patterns_logic$6067
INT_L_X2Y51.SS2BEG2.SL1END2
INT_L_X2Y49.FAN_ALT1.SS2END2
INT_L_X2Y49.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y49.FAN_ALT6.FAN_BOUNCE1
INT_L_X2Y49.FAN_L6.FAN_ALT6
CLBLL_L_X2Y49.CLBLL_L_CE.CLBLL_FAN6
INT_L_X2Y54.NR1BEG2.LOGIC_OUTS_L10
INT_L_X2Y55.FAN_ALT7.NR1END2
INT_L_X2Y55.FAN_L7.FAN_ALT7
CLBLL_L_X2Y55.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y54.SE2BEG2.LOGIC_OUTS_L10
INT_R_X3Y53.SW2BEG2.SE2END2
INT_L_X2Y52.SL1BEG2.SW2END2
INT_L_X2Y51.FAN_ALT7.SL1END2
INT_L_X2Y51.FAN_L7.FAN_ALT7
CLBLL_L_X2Y51.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.uart_ctrl_u.state[2]
INT_R_X3Y75.IMUX2.SE2END1
CLBLM_R_X3Y75.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X2Y79.SE2BEG1.SS2END1
INT_R_X3Y78.IMUX11.SE2END1
CLBLM_R_X3Y78.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X2Y81.SS2BEG1.LOGIC_OUTS_L1
INT_L_X2Y79.IMUX_L20.SS2END1
CLBLL_L_X2Y79.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y80.IMUX_L34.SL1END1
CLBLL_L_X2Y80.CLBLL_L_C6.CLBLL_IMUX34
INT_L_X2Y82.IMUX_L37.WR1END3
CLBLL_L_X2Y82.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y82.SR1BEG3.WR1END3
INT_L_X2Y81.ER1BEG_S0.SR1END3
INT_R_X3Y82.FAN_ALT4.ER1END0
INT_R_X3Y82.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y81.IMUX39.FAN_BOUNCE_S3_4
CLBLM_R_X3Y81.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y81.SL1BEG1.LOGIC_OUTS_L1
INT_L_X2Y80.SS2BEG1.SL1END1
INT_L_X2Y78.SS2BEG1.SS2END1
INT_L_X2Y76.SE2BEG1.SS2END1
INT_R_X3Y75.IMUX42.SE2END1
CLBLM_R_X3Y75.CLBLM_L_D6.CLBLM_IMUX42
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y81.ER1BEG2.LOGIC_OUTS_L1
INT_R_X3Y81.NR1BEG2.ER1END2
INT_R_X3Y82.WR1BEG3.NR1END2
INT_L_X2Y82.SW2BEG2.WR1END3
INT_R_X1Y81.SS6BEG2.SW2END2
INT_R_X1Y75.SS6BEG2.SS6END2
INT_R_X1Y69.SE2BEG2.SS6END2
INT_L_X2Y68.SE6BEG2.SE2END2
INT_L_X4Y64.SW2BEG2.SE6END2
INT_R_X3Y63.IMUX37.SW2END2
CLBLM_R_X3Y63.CLBLM_L_D4.CLBLM_IMUX37

# routing for net tpu_inst.uart_ctrl_u.$techmap19315$abc$15846$auto$blifparse.cc:536:parse_blif$15848.A[0]
INT_R_X3Y63.NW2BEG1.LOGIC_OUTS19
INT_L_X2Y64.NE6BEG1.NW2END1
INT_L_X4Y68.NW6BEG1.NE6END1
INT_L_X2Y72.NE6BEG1.NW6END1
INT_L_X4Y76.NW6BEG1.NE6END1
INT_L_X2Y80.NL1BEG0.NW6END1
INT_L_X2Y81.IMUX_L0.NL1END0
CLBLL_L_X2Y81.CLBLL_L_A3.CLBLL_IMUX0
INT_R_X3Y63.NE6BEG1.LOGIC_OUTS19
INT_R_X5Y67.NN6BEG1.NE6END1
INT_R_X5Y73.NW6BEG1.NN6END1
INT_R_X3Y77.NW6BEG1.NW6END1
INT_R_X1Y81.NE2BEG1.NW6END1
INT_L_X2Y82.IMUX_L26.NE2END1
CLBLL_L_X2Y82.CLBLL_L_B4.CLBLL_IMUX26
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y63.SW2BEG1.LOGIC_OUTS19
INT_L_X2Y62.SL1BEG1.SW2END1
INT_L_X2Y61.IMUX_L3.SL1END1
CLBLL_L_X2Y61.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_inst.uart_ctrl_u.$abc$15846$auto$opt_dff.cc:247:make_patterns_logic$6070
INT_L_X2Y54.SW6BEG1.LOGIC_OUTS_L19
INT_L_X0Y50.SE6BEG1.SW6END1
INT_L_X2Y46.SE2BEG1.SE6END1
INT_R_X3Y45.SS6BEG1.SE2END1
INT_R_X3Y39.SS2BEG1.SS6END1
INT_R_X3Y37.FAN_ALT7.SS2END1
INT_R_X3Y37.FAN7.FAN_ALT7
CLBLM_R_X3Y37.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y53.SE2BEG2.SL1END2
INT_R_X3Y52.SW2BEG2.SE2END2
INT_L_X2Y51.SL1BEG2.SW2END2
INT_L_X2Y50.FAN_ALT7.SL1END2
INT_L_X2Y50.FAN_L7.FAN_ALT7
CLBLL_L_X2Y50.CLBLL_LL_CE.CLBLL_FAN7
CLBLL_L_X2Y54.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y54.WW4BEG1.LOGIC_OUTS_L19
INT_R_X1Y54.ER1BEG2.EE4END1
INT_L_X2Y54.SL1BEG2.ER1END2
INT_L_X2Y53.FAN_ALT7.SL1END2
INT_L_X2Y53.FAN_L7.FAN_ALT7
CLBLL_L_X2Y53.CLBLL_LL_CE.CLBLL_FAN7

# routing for net tpu_inst.uart_ctrl_u.$techmap19316$abc$15846$auto$blifparse.cc:536:parse_blif$15847.A[2]
INT_L_X2Y65.IMUX_L3.NE2END1
CLBLL_L_X2Y65.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y64.IMUX_L2.NN2END1
CLBLL_L_X2Y64.CLBLL_LL_A2.CLBLL_IMUX2
INT_L_X2Y60.IMUX_L3.FAN_BOUNCE3
CLBLL_L_X2Y60.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X2Y60.FAN_ALT3.SR1END3
INT_L_X2Y60.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y60.IMUX_L19.FAN_BOUNCE3
CLBLL_L_X2Y60.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y61.IMUX_L0.SR1END_N3_3
CLBLL_L_X2Y61.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X2Y64.IMUX_L18.NN2END1
CLBLL_L_X2Y64.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y61.NL1BEG1.LOGIC_OUTS_L16
INT_L_X2Y62.NN2BEG1.NL1END1
INT_L_X2Y64.WW4BEG1.NN2END1
INT_R_X1Y64.NE2BEG1.EE4END1
INT_L_X2Y65.IMUX_L26.NE2END1
CLBLL_L_X2Y65.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X2Y61.SR1BEG3.LOGIC_OUTS_L16
INT_L_X2Y60.IMUX_L23.SR1END3
CLBLL_L_X2Y60.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y55.NR1BEG2.SS6END2
INT_L_X2Y56.IMUX_L20.NR1END2
CLBLL_L_X2Y56.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X2Y54.IMUX_L20.SL1END2
CLBLL_L_X2Y54.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y61.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y61.SS6BEG2.LOGIC_OUTS_L16
INT_L_X2Y55.SL1BEG2.SS6END2
INT_L_X2Y54.IMUX_L36.SL1END2
CLBLL_L_X2Y54.CLBLL_L_D2.CLBLL_IMUX36

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[11]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y65.SR1BEG2.LOGIC_OUTS_L23
INT_L_X4Y64.SL1BEG2.SR1END2
INT_L_X4Y63.ER1BEG3.SL1END2
INT_R_X5Y63.SS2BEG3.ER1END3
INT_R_X5Y61.SS6BEG3.SS2END3
INT_R_X5Y55.SW2BEG3.SS6END3
INT_L_X4Y54.BYP_ALT6.SW2END3
INT_L_X4Y54.BYP_L6.BYP_ALT6
CLBLL_L_X4Y54.CLBLL_LL_DX.CLBLL_BYP6

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5274.CO[11]
CLBLL_L_X2Y53.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[2]$legal1689
# routing for net $PACKER_GND_NET$legal1687
# routing for net tpu_inst.uart_ctrl_u.resp_delay_count[1]$legal1685
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.X[0]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5286.X[0]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$auto$alumacc.cc:512:replace_alu$5283.Y[10]
CLBLL_L_X4Y65.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y65.SS6BEG0.LOGIC_OUTS_L22
INT_L_X4Y59.SL1BEG0.SS6END0
INT_L_X4Y58.SS2BEG0.SL1END0
INT_L_X4Y56.BYP_ALT1.SS2END0
INT_L_X4Y56.BYP_L1.BYP_ALT1
CLBLL_L_X4Y56.CLBLL_LL_AX.CLBLL_BYP1

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$blifparse.cc:536:parse_blif$16127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[7]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y72.WR1BEG3.LOGIC_OUTS16
INT_L_X4Y72.SR1BEG3.WR1END3
INT_L_X4Y71.ER1BEG_S0.SR1END3
INT_R_X5Y72.IMUX2.ER1END0
CLBLM_R_X5Y72.CLBLM_M_A2.CLBLM_IMUX2

# routing for net tpu_inst.uart_ctrl_u.uart_rx_u.$auto$alumacc.cc:512:replace_alu$5274.CO[7]
CLBLL_L_X2Y52.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net $PACKER_VCC_NET$legal1683
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[31]$legal1681
# routing for net tpu_inst.mlp_u.ap_col1.norm_u.shifted_res[30]$legal1679
# routing for net uart_tx
# routing for net uart_rx
# routing for net $iopadmap$sw[9]
# routing for net sw[9]
# routing for net $iopadmap$sw[8]
# routing for net sw[8]
# routing for net $iopadmap$sw[7]
# routing for net sw[7]
# routing for net $iopadmap$sw[6]
# routing for net sw[6]
# routing for net $iopadmap$sw[5]
# routing for net sw[5]
# routing for net $iopadmap$sw[4]
# routing for net sw[4]
# routing for net $iopadmap$sw[3]
# routing for net sw[3]
# routing for net $iopadmap$sw[2]
# routing for net sw[2]
# routing for net sw[15]
# routing for net sw[14]
# routing for net sw[13]
# routing for net sw[12]
# routing for net $iopadmap$sw[11]
# routing for net sw[11]
# routing for net $iopadmap$sw[10]
# routing for net sw[10]
# routing for net $iopadmap$sw[1]
# routing for net sw[1]
# routing for net $iopadmap$sw[0]
# routing for net sw[0]
# routing for net led[9]
# routing for net led[8]
# routing for net led[7]
# routing for net led[6]
# routing for net led[5]
# routing for net led[4]
# routing for net led[3]
# routing for net led[2]
# routing for net led[15]
# routing for net led[14]
# routing for net led[13]
# routing for net led[12]
# routing for net led[11]
# routing for net led[10]
# routing for net led[1]
# routing for net led[0]
# routing for net $iopadmap$clk
RIOI3_X43Y25.RIOI_I0.RIOI_IBUF0
RIOI3_X43Y25.RIOI_ILOGIC0_D.RIOI_I0
RIOI3_X43Y25.IDELAY_Y0.IDELAY_TYPE_FIXED
RIOI3_X43Y25.ILOGIC_Y0.ZINV_D
RIOI3_X43Y25.RIOI_I2GCLK_TOP0.IOI_ILOGIC0_O
HCLK_CMT_L_X106Y26.HCLK_CMT_CK_IN7.HCLK_CMT_CCIO0
CLK_HROW_BOT_R_X60Y26.CLK_HROW_BOT_R_CK_BUFG_CASCO0.CLK_HROW_CK_IN_R7
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_BUFGCTRL0_I0.CLK_BUFG_BOT_R_CK_MUXED0

# routing for net clk
# routing for net btnC
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[3]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X5Y72.NL1BEG0.LOGIC_OUTS1
INT_R_X5Y72.IMUX7.NL1END_S3_0
CLBLM_R_X5Y72.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[6]
CLBLM_R_X5Y72.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X5Y72.SR1BEG3.LOGIC_OUTS2
INT_R_X5Y72.IMUX8.SR1END_N3_3
CLBLM_R_X5Y72.CLBLM_M_A5.CLBLM_IMUX8

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[2]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y75.SW2BEG1.LOGIC_OUTS5
INT_L_X4Y74.SE2BEG1.SW2END1
INT_R_X5Y73.SL1BEG1.SE2END1
INT_R_X5Y72.IMUX11.SL1END1
CLBLM_R_X5Y72.CLBLM_M_A4.CLBLM_IMUX11

# routing for net btnC_sync1
CLBLL_L_X2Y28.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y28.NL1BEG_N3.LOGIC_OUTS_L0
INT_L_X2Y28.BYP_ALT6.NL1BEG_N3
INT_L_X2Y28.BYP_L6.BYP_ALT6
CLBLL_L_X2Y28.CLBLL_LL_DX.CLBLL_BYP6

# routing for net $iopadmap$btnC
LIOI3_TBYTETERM_X0Y13.LIOI_I1.LIOI_IBUF1
LIOI3_TBYTETERM_X0Y13.LIOI_ILOGIC1_D.LIOI_I1
LIOI3_TBYTETERM_X0Y13.IDELAY_Y1.IDELAY_TYPE_FIXED
LIOI3_TBYTETERM_X0Y13.ILOGIC_Y1.ZINV_D
LIOI3_TBYTETERM_X0Y13.IOI_LOGIC_OUTS18_0.IOI_ILOGIC1_O
IO_INT_INTERFACE_L_X0Y13.INT_INTERFACE_LOGIC_OUTS_L18.INT_INTERFACE_LOGIC_OUTS_L_B18
INT_L_X0Y13.NN2BEG0.LOGIC_OUTS_L18
INT_L_X0Y15.NW2BEG0.NN2END0
INT_L_X0Y16.NN6BEG0.NE2END0
INT_L_X0Y22.NN6BEG0.NN6END0
INT_L_X0Y28.EE2BEG0.NN6END0
INT_L_X2Y28.BYP_ALT0.EE2END0
INT_L_X2Y28.BYP_L0.BYP_ALT0
CLBLL_L_X2Y28.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.$abc$16107$auto$blifparse.cc:536:parse_blif$16126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[7]
# routing for net tpu_inst.uart_ctrl_u.uart_tx_u.tx_byte[5]
CLBLM_R_X5Y75.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y75.SW6BEG2.LOGIC_OUTS6
INT_R_X3Y71.ER1BEG3.SW6END2
INT_L_X4Y71.SE2BEG3.ER1END3
INT_R_X5Y70.IMUX7.SE2END3
CLBLM_R_X5Y70.CLBLM_M_A1.CLBLM_IMUX7

# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[6]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5333.P[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[5]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5330.P[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[4]
# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5327.P[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[3]
# routing for net sw_sync1[15]
CLBLM_L_X10Y49.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_L_X10Y49.NN2BEG3.LOGIC_OUTS_L21
INT_L_X10Y51.NL1BEG2.NN2END3
INT_L_X10Y52.BYP_ALT2.NL1END2
INT_L_X10Y52.BYP_BOUNCE2.BYP_ALT2
INT_L_X10Y52.BYP_ALT3.BYP_BOUNCE2
INT_L_X10Y52.BYP_L3.BYP_ALT3
CLBLM_L_X10Y52.CLBLM_M_CX.CLBLM_BYP3

# routing for net $iopadmap$sw[15]
RIOI3_X43Y47.RIOI_I0.RIOI_IBUF0
RIOI3_X43Y47.RIOI_ILOGIC0_D.RIOI_I0
RIOI3_X43Y47.IDELAY_Y0.IDELAY_TYPE_FIXED
RIOI3_X43Y47.ILOGIC_Y0.ZINV_D
RIOI3_X43Y47.IOI_LOGIC_OUTS18_1.IOI_ILOGIC0_O
IO_INT_INTERFACE_R_X43Y48.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X43Y48.ER1BEG1.LOGIC_OUTS18
INT_R_X43Y48.WR1BEG2.WR1END1
INT_L_X42Y48.WW2BEG1.WR1END2
INT_L_X40Y48.SW6BEG1.WW2END1
INT_L_X38Y44.NW6BEG2.SW6END1
INT_L_X36Y48.SW6BEG1.NW6END2
INT_L_X34Y44.NW6BEG2.SW6END1
INT_L_X32Y48.SW6BEG1.NW6END2
INT_L_X30Y44.NW6BEG2.SW6END1
INT_L_X28Y48.SW6BEG1.NW6END2
INT_L_X26Y44.NW6BEG2.SW6END1
INT_L_X24Y48.SW6BEG1.NW6END2
INT_L_X22Y44.NW6BEG2.SW6END1
INT_L_X20Y48.SW6BEG1.NW6END2
INT_L_X18Y44.NW6BEG2.SW6END1
INT_L_X10Y48.NL1BEG1.NW6END2
INT_L_X10Y49.BYP_ALT4.NL1END1
INT_L_X10Y49.BYP_L4.BYP_ALT4
CLBLM_L_X10Y49.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.$auto$alumacc.cc:512:replace_alu$5324.P[0]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[2]
# routing for net sw_sync1[14]
CLBLM_L_X10Y46.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_L_X10Y46.NN2BEG1.LOGIC_OUTS_L5
INT_L_X10Y48.NN2BEG1.NN2END1
INT_L_X10Y50.NN2BEG1.NN2END1
INT_L_X10Y52.BYP_ALT1.NN2END1
INT_L_X10Y52.BYP_L1.BYP_ALT1
CLBLM_L_X10Y52.CLBLM_M_AX.CLBLM_BYP1

# routing for net $iopadmap$sw[14]
RIOI3_TBYTESRC_X43Y43.RIOI_I0.RIOI_IBUF0
RIOI3_TBYTESRC_X43Y43.RIOI_ILOGIC0_D.RIOI_I0
RIOI3_TBYTESRC_X43Y43.IDELAY_Y0.IDELAY_TYPE_FIXED
RIOI3_TBYTESRC_X43Y43.ILOGIC_Y0.ZINV_D
RIOI3_TBYTESRC_X43Y43.IOI_LOGIC_OUTS18_1.IOI_ILOGIC0_O
IO_INT_INTERFACE_R_X43Y44.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X43Y44.WW4BEG0.LOGIC_OUTS18
INT_R_X39Y44.WW4BEG0.WW4END0
INT_R_X35Y44.WW4BEG0.WW4END0
INT_R_X31Y44.WW4BEG0.WW4END0
INT_R_X27Y44.WW4BEG0.WW4END0
INT_R_X23Y44.WW4BEG0.WW4END0
INT_R_X19Y43.WW2BEG3.WW4END_S0_0
INT_R_X11Y44.NN2BEG0.WW2END_N0_3
INT_R_X11Y46.WR1BEG1.NN2END0
INT_L_X10Y46.BYP_ALT4.WR1END1
INT_L_X10Y46.BYP_L4.BYP_ALT4
CLBLM_L_X10Y46.CLBLM_M_BX.CLBLM_BYP4

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[3][7]
CLBLL_L_X2Y41.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y41.SS6BEG0.LOGIC_OUTS_L0
INT_L_X2Y35.NR1BEG0.SS6END0
INT_L_X2Y36.IMUX_L0.NR1END0
CLBLL_L_X2Y36.CLBLL_L_A3.CLBLL_IMUX0

# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[1]
# routing for net sw_sync1[13]
CLBLM_L_X10Y49.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_L_X10Y49.NN2BEG1.LOGIC_OUTS_L19
INT_L_X10Y51.NR1BEG1.NN2END1
INT_L_X10Y52.GFAN1.NR1END1
INT_L_X10Y52.BYP_ALT6.GFAN1
INT_L_X10Y52.BYP_L6.BYP_ALT6
CLBLM_L_X10Y52.CLBLM_M_DX.CLBLM_BYP6

# routing for net $iopadmap$sw[13]
RIOI3_TBYTESRC_X43Y43.RIOI_I1.RIOI_IBUF1
RIOI3_TBYTESRC_X43Y43.RIOI_ILOGIC1_D.RIOI_I1
RIOI3_TBYTESRC_X43Y43.IDELAY_Y1.IDELAY_TYPE_FIXED
RIOI3_TBYTESRC_X43Y43.ILOGIC_Y1.ZINV_D
RIOI3_TBYTESRC_X43Y43.IOI_LOGIC_OUTS18_0.IOI_ILOGIC1_O
IO_INT_INTERFACE_R_X43Y43.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X43Y43.EL1BEG_N3.LOGIC_OUTS18
INT_R_X43Y42.WL1BEG2.WL1END3
INT_L_X42Y42.WW2BEG2.WL1END2
INT_L_X40Y42.NW6BEG3.WW2END2
INT_L_X38Y46.SW6BEG2.NW6END3
INT_L_X36Y42.NW6BEG3.SW6END2
INT_L_X34Y46.SW6BEG2.NW6END3
INT_L_X32Y42.NW6BEG3.SW6END2
INT_L_X30Y46.SW6BEG2.NW6END3
INT_L_X28Y42.NW6BEG3.SW6END2
INT_L_X26Y46.SW6BEG2.NW6END3
INT_L_X24Y42.NW6BEG3.SW6END2
INT_L_X22Y46.SW6BEG2.NW6END3
INT_L_X20Y42.SW6BEG2.SW6END2
INT_L_X18Y38.NW6BEG3.SW6END2
INT_L_X10Y42.NN6BEG3.NW6END3
INT_L_X10Y48.NR1BEG3.NN6END3
INT_L_X10Y49.BYP_ALT7.NR1END3
INT_L_X10Y49.BYP_L7.BYP_ALT7
CLBLM_L_X10Y49.CLBLM_L_DX.CLBLM_BYP7

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[1][7]
CLBLL_L_X2Y35.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y35.NR1BEG3.LOGIC_OUTS_L17
INT_L_X2Y36.IMUX_L6.NR1END3
CLBLL_L_X2Y36.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01.out_act[0]
# routing for net sw_sync1[12]
CLBLM_L_X10Y49.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X10Y49.NN2BEG0.LOGIC_OUTS_L4
INT_L_X10Y51.NR1BEG0.NN2END0
INT_L_X10Y52.BYP_ALT0.NR1END0
INT_L_X10Y52.BYP_L0.BYP_ALT0
CLBLM_L_X10Y52.CLBLM_L_AX.CLBLM_BYP0

# routing for net $iopadmap$sw[12]
RIOI3_X43Y39.RIOI_I1.RIOI_IBUF1
RIOI3_X43Y39.RIOI_ILOGIC1_D.RIOI_I1
RIOI3_X43Y39.IDELAY_Y1.IDELAY_TYPE_FIXED
RIOI3_X43Y39.ILOGIC_Y1.ZINV_D
RIOI3_X43Y39.IOI_LOGIC_OUTS18_0.IOI_ILOGIC1_O
IO_INT_INTERFACE_R_X43Y39.INT_INTERFACE_LOGIC_OUTS18.INT_INTERFACE_LOGIC_OUTS_B18
INT_R_X43Y39.WW4BEG0.LOGIC_OUTS18
INT_R_X39Y39.WW4BEG0.WW4END0
INT_R_X35Y39.WW4BEG0.WW4END0
INT_R_X31Y39.WW4BEG0.WW4END0
INT_R_X27Y39.WW4BEG0.WW4END0
INT_R_X23Y39.WW4BEG0.WW4END0
INT_R_X19Y38.WW2BEG3.WW4END_S0_0
INT_R_X11Y39.NN2BEG0.WW2END_N0_3
INT_R_X11Y41.NW2BEG0.NN2END0
INT_L_X10Y42.NN6BEG0.NW2END0
INT_L_X10Y48.NR1BEG0.NN6END0
INT_L_X10Y49.BYP_ALT1.NR1END0
INT_L_X10Y49.BYP_L1.BYP_ALT1
CLBLM_L_X10Y49.CLBLM_M_AX.CLBLM_BYP1

# routing for net tpu_inst.mlp_u.weight_fifo_u.queue0[2][7]
CLBLL_L_X2Y36.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y36.IMUX_L3.LOGIC_OUTS_L1
CLBLL_L_X2Y36.CLBLL_L_A2.CLBLL_IMUX3

# routing for net btnC_sync2
INT_L_X2Y29.CTRL_L1.WR1END2
CLBLL_L_X2Y29.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y28.NE2BEG1.LOGIC_OUTS_L23
INT_R_X3Y29.WR1BEG2.NE2END1
INT_L_X2Y29.CTRL_L0.WR1END2
CLBLL_L_X2Y29.CLBLL_L_SR.CLBLL_CTRL0
CLBLL_L_X2Y28.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y28.ER1BEG2.LOGIC_OUTS_L23
INT_R_X3Y28.NE2BEG2.ER1END2
INT_L_X4Y29.NN6BEG2.NE2END2
INT_L_X4Y35.CTRL_L0.NN6END2
CLBLL_L_X4Y35.CLBLL_L_SR.CLBLL_CTRL0

# routing for net led_reg[15]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X7Y80.NN2BEG0.LOGIC_OUTS4
INT_R_X7Y82.NE2BEG0.NN2END0
INT_L_X8Y83.EL1BEG_N3.NE2END0
INT_R_X9Y82.NR1BEG3.EL1END3
INT_R_X9Y83.EE2BEG3.NR1END3
INT_R_X11Y83.NE6BEG3.EE2END3
INT_R_X19Y87.LH12.NE6END3
INT_R_X31Y87.LH12.LH0
INT_R_X37Y87.EE4BEG1.LH6
INT_R_X41Y87.EE2BEG1.EE4END1
INT_R_X43Y87.IMUX34.EE2END1
RIOI3_TBYTETERM_X43Y87.IOI_OLOGIC1_D1.IOI_IMUX34_0
RIOI3_TBYTETERM_X43Y87.OLOGIC_Y1.OMUX.D1
RIOI3_TBYTETERM_X43Y87.OLOGIC_Y1.OQUSED
RIOI3_TBYTETERM_X43Y87.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
RIOI3_TBYTETERM_X43Y87.RIOI_O1.RIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[15]
# routing for net led_reg[14]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y70.EL1BEG_N3.LOGIC_OUTS_L4
INT_R_X5Y69.SS2BEG3.EL1END3
INT_R_X5Y67.SS6BEG3.SS2END3
INT_R_X5Y61.EE4BEG3.SS6END3
INT_R_X9Y61.EE4BEG3.EE4END3
INT_R_X19Y61.LH12.EE4END3
INT_R_X31Y61.LH12.LH0
INT_R_X37Y61.EE4BEG1.LH6
INT_R_X41Y61.EE2BEG1.EE4END1
INT_R_X43Y61.IMUX34.EE2END1
RIOI3_X43Y61.IOI_OLOGIC1_D1.IOI_IMUX34_0
RIOI3_X43Y61.OLOGIC_Y1.OMUX.D1
RIOI3_X43Y61.OLOGIC_Y1.OQUSED
RIOI3_X43Y61.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
RIOI3_X43Y61.RIOI_O1.RIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18263$abc$17052$auto$blifparse.cc:536:parse_blif$17070.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y53.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y52.SW2BEG3.WW4END_S0_0
INT_L_X4Y52.IMUX_L8.SW2END_N0_3
CLBLL_L_X4Y52.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net led_reg[13]
CLBLM_R_X7Y75.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X7Y75.NR1BEG0.LOGIC_OUTS0
INT_R_X7Y76.EL1BEG_N3.NR1END0
INT_L_X8Y75.NE2BEG3.EL1END3
INT_R_X9Y76.EE4BEG3.NE2END3
INT_R_X19Y76.LH12.EE4END3
INT_R_X31Y76.LH12.LH0
INT_R_X37Y76.EE4BEG1.LH6
INT_R_X41Y76.EE2BEG1.EE4END1
INT_R_X43Y76.IMUX34.EE2END1
RIOI3_X43Y75.IOI_OLOGIC0_D1.IOI_IMUX34_1
RIOI3_X43Y75.OLOGIC_Y0.OMUX.D1
RIOI3_X43Y75.OLOGIC_Y0.OQUSED
RIOI3_X43Y75.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
RIOI3_X43Y75.RIOI_O0.RIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[14]
# routing for net led_reg[12]
CLBLM_R_X5Y85.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y85.EL1BEG_N3.LOGIC_OUTS0
INT_L_X6Y84.SS2BEG3.EL1END3
INT_L_X6Y82.SW2BEG3.SS2END3
INT_R_X5Y81.SS6BEG3.SW2END3
INT_R_X5Y75.EE4BEG3.SS6END3
INT_R_X9Y75.EE4BEG3.EE4END3
INT_R_X19Y75.LH12.EE4END3
INT_R_X31Y75.LH12.LH0
INT_R_X37Y75.EE4BEG1.LH6
INT_R_X41Y75.EE2BEG1.EE4END1
INT_R_X43Y75.IMUX34.EE2END1
RIOI3_X43Y75.IOI_OLOGIC1_D1.IOI_IMUX34_0
RIOI3_X43Y75.OLOGIC_Y1.OMUX.D1
RIOI3_X43Y75.OLOGIC_Y1.OQUSED
RIOI3_X43Y75.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
RIOI3_X43Y75.RIOI_O1.RIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18264$abc$17052$auto$blifparse.cc:536:parse_blif$17069.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y53.WW2BEG2.LOGIC_OUTS6
INT_R_X7Y53.WW2BEG2.WW2END2
INT_R_X5Y53.SW2BEG2.WW2END2
INT_L_X4Y52.BYP_ALT2.SW2END2
INT_L_X4Y52.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y53.IMUX_L0.BYP_BOUNCE_N3_2
CLBLL_L_X4Y53.CLBLL_L_A3.CLBLL_IMUX0

# routing for net led_reg[11]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_R_X5Y56.SL1BEG2.LOGIC_OUTS6
INT_R_X5Y55.SS2BEG2.SL1END2
INT_R_X5Y53.ER1BEG3.SS2END2
INT_L_X6Y53.SS2BEG3.ER1END3
INT_L_X6Y51.SE2BEG3.SS2END3
INT_R_X7Y50.SS6BEG3.SE2END3
INT_R_X7Y44.SS2BEG3.SS6END3
INT_R_X7Y42.SS6BEG3.SS2END3
INT_R_X7Y36.SE6BEG3.SS6END3
INT_R_X9Y32.EE4BEG3.SE6END3
INT_R_X19Y32.LH12.EE4END3
INT_R_X31Y32.LH12.LH0
INT_R_X37Y32.EE4BEG1.LH6
INT_R_X41Y32.EE2BEG1.EE4END1
INT_R_X43Y32.IMUX34.EE2END1
RIOI3_TBYTESRC_X43Y31.IOI_OLOGIC0_D1.IOI_IMUX34_1
RIOI3_TBYTESRC_X43Y31.OLOGIC_Y0.OMUX.D1
RIOI3_TBYTESRC_X43Y31.OLOGIC_Y0.OQUSED
RIOI3_TBYTESRC_X43Y31.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
RIOI3_TBYTESRC_X43Y31.RIOI_O0.RIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[13]
# routing for net led_reg[10]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS5.CLBLM_M_BQ
INT_R_X5Y56.EL1BEG0.LOGIC_OUTS5
INT_L_X6Y56.EL1BEG_N3.EL1END0
INT_R_X7Y55.SS2BEG3.EL1END3
INT_R_X7Y53.SS6BEG3.SS2END3
INT_R_X7Y47.SS6BEG3.SS6END3
INT_R_X7Y41.SE6BEG3.SS6END3
INT_R_X9Y37.EE4BEG3.SE6END3
INT_R_X19Y37.LH12.EE4END3
INT_R_X31Y37.LH12.LH0
INT_R_X37Y37.EE4BEG1.LH6
INT_R_X41Y37.EE2BEG1.EE4END1
INT_R_X43Y37.IMUX34.EE2END1
RIOI3_TBYTETERM_X43Y37.IOI_OLOGIC1_D1.IOI_IMUX34_0
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y1.OMUX.D1
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y1.OQUSED
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
RIOI3_TBYTETERM_X43Y37.RIOI_O1.RIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18265$abc$17052$auto$blifparse.cc:536:parse_blif$17068.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y53.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y53.NW2BEG1.WW4END1
INT_L_X4Y54.IMUX_L9.NW2END1
CLBLL_L_X4Y54.CLBLL_L_A5.CLBLL_IMUX9

# routing for net led_reg[9]
CLBLM_R_X5Y52.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X5Y52.EL1BEG_N3.LOGIC_OUTS0
INT_L_X6Y51.SS2BEG3.EL1END3
INT_L_X6Y49.SE2BEG3.SS2END3
INT_R_X7Y48.SS6BEG3.SE2END3
INT_R_X7Y42.SE6BEG3.SS6END3
INT_R_X9Y38.EE4BEG3.SE6END3
INT_R_X19Y38.LH12.EE4END3
INT_R_X31Y38.LH12.LH0
INT_R_X37Y38.EE4BEG1.LH6
INT_R_X41Y38.EE2BEG1.EE4END1
INT_R_X43Y38.IMUX34.EE2END1
RIOI3_TBYTETERM_X43Y37.IOI_OLOGIC0_D1.IOI_IMUX34_1
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y0.OMUX.D1
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y0.OQUSED
RIOI3_TBYTETERM_X43Y37.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
RIOI3_TBYTETERM_X43Y37.RIOI_O0.RIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[12]
# routing for net led_reg[8]
CLBLM_R_X3Y61.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y61.SW6BEG1.LOGIC_OUTS1
INT_R_X1Y57.NW2BEG2.SW6END1
INT_L_X0Y58.LVB_L12.NW2END2
INT_L_X0Y46.LVB_L12.LVB_L0
INT_L_X0Y34.LVB_L12.LVB_L0
INT_L_X0Y22.LVB_L12.LVB_L0
INT_L_X0Y10.SS6BEG2.LVB_L0
INT_L_X0Y4.WL1BEG1.SS6END2
INT_L_X0Y4.SS2BEG1.EL1END1
INT_L_X0Y2.IMUX_L34.SS2END1
LIOI3_X0Y1.IOI_OLOGIC0_D1.IOI_IMUX34_1
LIOI3_X0Y1.OLOGIC_Y0.OMUX.D1
LIOI3_X0Y1.OLOGIC_Y0.OQUSED
LIOI3_X0Y1.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y1.LIOI_O0.LIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18266$abc$17052$auto$blifparse.cc:536:parse_blif$17067.A[0]
INT_INTERFACE_R_X9Y53.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y53.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y53.WL1BEG1.WW4END3
INT_L_X4Y53.IMUX_L3.WL1END1
CLBLL_L_X4Y53.CLBLL_L_A2.CLBLL_IMUX3

# routing for net led_reg[7]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X2Y62.SW2BEG3.LOGIC_OUTS_L3
INT_R_X1Y61.LVB12.SW2END3
INT_R_X1Y49.LVB12.LVB0
INT_R_X1Y37.LVB12.LVB0
INT_R_X1Y25.SW6BEG2.LVB0
INT_L_X0Y21.NE2BEG2.SE6END2
INT_R_X1Y22.LVB12.NE2END2
INT_R_X1Y10.LVB12.LVB0
INT_R_X1Y1.SW6BEG2.LVB12
INT_L_X0Y2.SL1BEG1.NE6END1
INT_L_X0Y1.IMUX_L34.SL1END1
LIOI3_X0Y1.IOI_OLOGIC1_D1.IOI_IMUX34_0
LIOI3_X0Y1.OLOGIC_Y1.OMUX.D1
LIOI3_X0Y1.OLOGIC_Y1.OQUSED
LIOI3_X0Y1.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y1.LIOI_O1.LIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[11]
# routing for net led_reg[6]
CLBLL_L_X2Y62.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y62.WR1BEG1.LOGIC_OUTS_L0
INT_R_X1Y62.SR1BEG1.WR1END1
INT_R_X1Y61.SS2BEG1.SR1END1
INT_R_X1Y59.SS6BEG1.SS2END1
INT_R_X1Y53.SE6BEG1.SS6END1
INT_R_X3Y49.SS6BEG1.SE6END1
INT_R_X3Y43.SS6BEG1.SS6END1
INT_R_X3Y37.SW2BEG1.SS6END1
INT_L_X2Y36.SS6BEG1.SW2END1
INT_L_X2Y30.SS6BEG1.SS6END1
INT_L_X2Y24.SS6BEG1.SS6END1
INT_L_X2Y18.SS6BEG1.SS6END1
INT_L_X2Y12.SS6BEG1.SS6END1
INT_L_X2Y6.SW6BEG1.SS6END1
INT_L_X0Y2.SS2BEG1.SW6END1
INT_L_X0Y0.IMUX_L34.SS2END1
LIOI3_SING_X0Y0.OLOGIC_Y0.OMUX.D1
LIOI3_SING_X0Y0.OLOGIC_Y0.OQUSED
LIOI3_SING_X0Y0.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
LIOI3_SING_X0Y0.LIOI_O0.LIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18267$abc$17052$auto$blifparse.cc:536:parse_blif$17066.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y52.WW4BEG0.LOGIC_OUTS4
INT_R_X5Y52.NW2BEG0.WW4END0
INT_L_X4Y53.NN2BEG0.NW2END0
INT_L_X4Y55.IMUX_L9.NN2END0
CLBLL_L_X4Y55.CLBLL_L_A5.CLBLL_IMUX9

# routing for net led_reg[5]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X4Y68.WW4BEG1.LOGIC_OUTS_L1
INT_L_X0Y68.SS2BEG0.WW4END1
INT_L_X0Y66.NR1BEG0.SS2END0
INT_L_X0Y67.LV_L18.NR1END0
INT_L_X0Y49.LH0.LV_L0
INT_R_X5Y49.SS6BEG1.LH6
INT_R_X5Y43.SW2BEG1.SS6END1
INT_L_X4Y42.SW6BEG1.SW2END1
INT_L_X2Y38.SE6BEG1.SW6END1
INT_L_X4Y34.SS6BEG1.SE6END1
INT_L_X4Y28.SS6BEG1.SS6END1
INT_L_X4Y22.SS2BEG1.SS6END1
INT_L_X4Y20.SS6BEG1.SS2END1
INT_L_X4Y14.SW6BEG1.SS6END1
INT_L_X2Y10.SW6BEG1.SW6END1
INT_L_X0Y6.SS2BEG1.SW6END1
INT_L_X0Y4.IMUX_L34.SS2END1
LIOI3_X0Y3.IOI_OLOGIC0_D1.IOI_IMUX34_1
LIOI3_X0Y3.OLOGIC_Y0.OMUX.D1
LIOI3_X0Y3.OLOGIC_Y0.OQUSED
LIOI3_X0Y3.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y3.LIOI_O0.LIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[10]
# routing for net led_reg[4]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y70.SW6BEG2.LOGIC_OUTS16
INT_R_X1Y66.LVB12.SW6END2
INT_R_X1Y54.LVB12.LVB0
INT_R_X1Y42.LVB12.LVB0
INT_R_X1Y30.LVB12.LVB0
INT_R_X1Y18.SW6BEG2.LVB0
INT_L_X0Y14.NR1BEG2.SE6END2
INT_L_X0Y15.NL1BEG1.NR1END2
INT_L_X0Y16.NN2BEG1.NL1END1
INT_L_X0Y18.IMUX_L34.NN2END1
LIOI3_X0Y17.IOI_OLOGIC0_D1.IOI_IMUX34_1
LIOI3_X0Y17.OLOGIC_Y0.OMUX.D1
LIOI3_X0Y17.OLOGIC_Y0.OQUSED
LIOI3_X0Y17.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y17.LIOI_O0.LIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18268$abc$17052$auto$blifparse.cc:536:parse_blif$17065.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y52.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y52.WR1BEG3.WW4END2
INT_L_X4Y52.IMUX_L7.WR1END3
CLBLL_L_X4Y52.CLBLL_LL_A1.CLBLL_IMUX7

# routing for net led_reg[3]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y59.SW6BEG0.LOGIC_OUTS0
INT_R_X1Y55.LV18.SW6END0
INT_R_X1Y37.LV18.LV0
INT_R_X1Y19.SW6BEG0.LV0
INT_L_X0Y15.NN6BEG0.SE6END0
INT_L_X0Y21.WR1BEG1.NN6END0
INT_L_X0Y21.SS2BEG1.ER1END1
INT_L_X0Y19.IMUX_L34.SS2END1
LIOI3_TBYTESRC_X0Y19.IOI_OLOGIC1_D1.IOI_IMUX34_0
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y1.OMUX.D1
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y1.OQUSED
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
LIOI3_TBYTESRC_X0Y19.LIOI_O1.LIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[9]
# routing for net led_reg[2]
CLBLL_L_X2Y63.CLBLL_LOGIC_OUTS1.CLBLL_L_BQ
INT_L_X2Y63.SW2BEG1.LOGIC_OUTS_L1
INT_R_X1Y62.SR1BEG2.SW2END1
INT_R_X1Y61.SW2BEG2.SR1END2
INT_L_X0Y60.LVB_L12.SW2END2
INT_L_X0Y48.LVB_L12.LVB_L0
INT_L_X0Y36.LVB_L12.LVB_L0
INT_L_X0Y24.SW6BEG2.LVB_L0
INT_R_X1Y20.WL1BEG1.SE6END2
INT_L_X0Y20.IMUX_L34.WL1END1
LIOI3_TBYTESRC_X0Y19.IOI_OLOGIC0_D1.IOI_IMUX34_1
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y0.OMUX.D1
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y0.OQUSED
LIOI3_TBYTESRC_X0Y19.OLOGIC_Y0.OSERDES.DATA_RATE_TQ.BUF
LIOI3_TBYTESRC_X0Y19.LIOI_O0.LIOI_OLOGIC0_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18269$abc$17052$auto$blifparse.cc:536:parse_blif$17064.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y52.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y52.SW2BEG0.WW4END1
INT_L_X4Y51.IMUX_L2.SW2END0
CLBLL_L_X4Y51.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net led_reg[1]
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y75.SW6BEG0.LOGIC_OUTS0
INT_R_X1Y71.LV18.SW6END0
INT_R_X1Y53.LV18.LV0
INT_R_X1Y44.SW6BEG1.LV9
INT_L_X0Y40.NR1BEG1.SE6END1
INT_L_X0Y41.NN2BEG1.NR1END1
INT_L_X0Y43.IMUX_L34.NN2END1
LIOI3_TBYTESRC_X0Y43.IOI_OLOGIC1_D1.IOI_IMUX34_0
LIOI3_TBYTESRC_X0Y43.OLOGIC_Y1.OMUX.D1
LIOI3_TBYTESRC_X0Y43.OLOGIC_Y1.OQUSED
LIOI3_TBYTESRC_X0Y43.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
LIOI3_TBYTESRC_X0Y43.LIOI_O1.LIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[8]
# routing for net led_reg[0]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y68.SS6BEG0.LOGIC_OUTS_L0
INT_L_X4Y62.SS2BEG0.SS6END0
INT_L_X4Y60.SW6BEG0.SS2END0
INT_L_X2Y56.SE6BEG0.SW6END0
INT_L_X4Y52.SS6BEG0.SE6END0
INT_L_X4Y46.SR1BEG1.SS6END0
INT_L_X4Y45.SS2BEG1.SR1END1
INT_L_X4Y43.SS6BEG1.SS2END1
INT_L_X4Y37.SS6BEG1.SS6END1
INT_L_X4Y31.SS6BEG1.SS6END1
INT_L_X4Y25.SS6BEG1.SS6END1
INT_L_X4Y19.SW6BEG1.SS6END1
INT_L_X2Y15.SS6BEG1.SW6END1
INT_L_X2Y9.SW6BEG1.SS6END1
INT_L_X0Y5.SS2BEG1.SW6END1
INT_L_X0Y3.IMUX_L34.SS2END1
LIOI3_X0Y3.IOI_OLOGIC1_D1.IOI_IMUX34_0
LIOI3_X0Y3.OLOGIC_Y1.OMUX.D1
LIOI3_X0Y3.OLOGIC_Y1.OQUSED
LIOI3_X0Y3.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y3.LIOI_O1.LIOI_OLOGIC1_OQ

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18270$abc$17052$auto$blifparse.cc:536:parse_blif$17063.A[0]
INT_INTERFACE_R_X9Y52.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y52.WW2BEG3.LOGIC_OUTS3
INT_R_X7Y52.SW2BEG3.WW2END3
INT_L_X6Y51.SL1BEG3.SW2END3
INT_L_X6Y50.WW2BEG3.SL1END3
INT_L_X4Y51.IMUX_L8.WW2END_N0_3
CLBLL_L_X4Y51.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net clk_100mhz
CLBLM_R_X5Y68.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y68.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y60.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y60.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y74.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y74.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y75.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y75.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y72.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y72.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y75.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y75.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y72.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y72.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y62.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y62.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y62.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y62.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y53.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y53.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y54.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y54.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y52.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y52.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y51.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y51.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y56.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y56.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y46.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y46.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y74.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y74.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y72.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y72.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y76.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y76.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y77.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y77.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y80.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y80.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y79.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y79.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y45.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y45.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y43.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y43.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y46.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y46.CLK_L0.GCLK_L_B0
INT_R_X3Y46.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y44.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y44.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y42.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y42.CLK_L0.GCLK_L_B0
CLBLM_R_X7Y68.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y68.CLK0.GCLK_B0_EAST
INT_R_X7Y68.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y59.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y59.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y62.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y62.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y81.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y81.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y81.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y81.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y92.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y92.CLK1.GCLK_B0_EAST
INT_R_X3Y92.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y86.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y86.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y84.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y84.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y82.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y82.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y61.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y61.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y58.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y58.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y60.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y60.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y57.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y57.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y74.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y74.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y82.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y82.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y77.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y77.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y78.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y78.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y61.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y61.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y66.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y66.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y79.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y79.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y73.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y73.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y79.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y79.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y81.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y81.CLK1.GCLK_B0_EAST
INT_R_X7Y81.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y67.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y67.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y58.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y58.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y70.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y70.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y71.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y71.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y65.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y65.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y76.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y76.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y57.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y57.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y59.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y59.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y58.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y58.CLK1.GCLK_B0_EAST
INT_R_X5Y58.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y74.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y74.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y67.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y67.CLK1.GCLK_B0_EAST
INT_R_X5Y67.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y78.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y78.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y81.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y81.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y63.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y63.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y70.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y70.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y66.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y66.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y96.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y96.CLK0.GCLK_B0_EAST
INT_R_X3Y96.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y78.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y78.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y52.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y52.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y68.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y68.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y71.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y71.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y97.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y97.CLK0.GCLK_B0_EAST
INT_R_X3Y97.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y95.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y95.CLK_L0.GCLK_L_B0
INT_R_X3Y95.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y95.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y95.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y94.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y94.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y95.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y95.CLK0.GCLK_B0_EAST
INT_R_X3Y95.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y75.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y75.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y78.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y78.CLK1.GCLK_B0_EAST
INT_R_X3Y78.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y57.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y57.CLK0.GCLK_B0_EAST
INT_R_X3Y57.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y63.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y63.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y60.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y60.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y91.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y91.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y83.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y83.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y61.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y61.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y64.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y64.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y65.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y65.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y60.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y60.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y37.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y37.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y50.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y50.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y53.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y53.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y49.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y49.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y55.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y55.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y51.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y51.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y52.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y52.CLK_L1.GCLK_L_B0
INT_R_X3Y52.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y57.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y57.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y34.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y34.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y33.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y33.CLK_L1.GCLK_L_B0
INT_R_X3Y33.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y51.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y51.CLK_L0.GCLK_L_B0
INT_R_X3Y51.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y38.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y38.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y34.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y34.CLK_L0.GCLK_L_B0
INT_R_X3Y34.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y39.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y39.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y39.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y39.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y50.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y50.CLK_L0.GCLK_L_B0
INT_R_X3Y50.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y38.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y38.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y41.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y41.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y45.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y45.CLK_L0.GCLK_L_B0
INT_R_X3Y45.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y39.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y39.CLK_L0.GCLK_L_B0
INT_R_X3Y39.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y37.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y37.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y38.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y38.CLK_L0.GCLK_L_B0
INT_R_X3Y38.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y50.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y50.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y40.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y40.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y49.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y49.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y38.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y38.CLK0.GCLK_B0_EAST
INT_R_X3Y38.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y42.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y42.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y44.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y44.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y41.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y41.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y40.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y40.CLK_L0.GCLK_L_B0
INT_R_X3Y40.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y44.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y44.CLK_L0.GCLK_L_B0
INT_R_X3Y44.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y42.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y42.CLK_L1.GCLK_L_B0
INT_R_X3Y42.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y41.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y41.CLK_L1.GCLK_L_B0
INT_R_X3Y41.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y35.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y35.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y42.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y42.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y35.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y35.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y34.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y34.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y41.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y41.CLK1.GCLK_B0_EAST
INT_R_X3Y41.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y35.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y35.CLK_L0.GCLK_L_B0
INT_R_X3Y35.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y36.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y36.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y44.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y44.CLK1.GCLK_B0_EAST
INT_R_X3Y44.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y35.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y35.CLK1.GCLK_B0_EAST
INT_R_X3Y35.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y40.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y40.CLK1.GCLK_B0_EAST
INT_R_X3Y40.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y41.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y41.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y36.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y36.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y43.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y43.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y69.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y69.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y36.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y36.CLK0.GCLK_B0_EAST
INT_R_X3Y36.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y39.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y39.CLK0.GCLK_B0_EAST
INT_R_X3Y39.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y34.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y34.CLK1.GCLK_B0_EAST
INT_R_X3Y34.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y37.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y37.CLK_L1.GCLK_L_B0
INT_R_X3Y37.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y42.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y42.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y42.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y42.CLK1.GCLK_B0_EAST
INT_R_X3Y42.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y44.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y44.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y40.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y40.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y47.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y47.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y47.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y47.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y56.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y56.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y37.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y37.CLK0.GCLK_B0_EAST
INT_R_X3Y37.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y37.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y37.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y45.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y45.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y47.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y47.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y47.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y47.CLK0.GCLK_B0_EAST
INT_R_X3Y47.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y36.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y36.CLK_L1.GCLK_L_B0
INT_R_X3Y36.GCLK_B0_WEST.GCLK_B0
INT_R_X9Y51.CLK0.GCLK_B0_EAST
INT_R_X9Y51.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y50.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y50.CLK1.GCLK_B0_EAST
INT_R_X3Y50.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y49.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y49.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y55.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y55.CLK0.GCLK_B0_EAST
INT_R_X9Y33.CLK0.GCLK_B0_EAST
INT_R_X9Y33.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y35.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y35.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y36.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y36.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y62.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y62.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y54.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y54.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y58.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y58.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y57.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y57.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y56.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y56.CLK_L0.GCLK_L_B0
INT_R_X5Y56.GCLK_B0_WEST.GCLK_B0
INT_R_X9Y53.CLK0.GCLK_B0_EAST
INT_R_X9Y53.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y48.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y48.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y45.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y45.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y44.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y44.CLK0.GCLK_B0_EAST
INT_R_X9Y43.CLK0.GCLK_B0_EAST
INT_R_X9Y43.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y47.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y47.CLK_L0.GCLK_L_B0
INT_R_X5Y47.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y46.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y46.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y43.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y43.CLK_L1.GCLK_L_B0
INT_R_X3Y43.GCLK_B0_WEST.GCLK_B0
INT_R_X9Y96.CLK0.GCLK_B0_EAST
INT_R_X9Y96.GCLK_B0_EAST.GCLK_B0
INT_R_X9Y98.CLK0.GCLK_B0_EAST
INT_R_X9Y98.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y60.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y60.CLK_L0.GCLK_L_B0
INT_R_X5Y60.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y92.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y92.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y93.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y93.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y92.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y92.CLK_L1.GCLK_L_B0
INT_R_X5Y92.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y91.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y91.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y91.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y91.CLK_L1.GCLK_L_B0
INT_R_X5Y91.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y90.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y90.CLK_L0.GCLK_L_B0
INT_R_X5Y90.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y89.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y89.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y88.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y88.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y86.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y86.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y54.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y54.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y56.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y56.CLK0.GCLK_B0_EAST
INT_R_X3Y56.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y63.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y63.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y63.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y63.CLK_L0.GCLK_L_B0
INT_R_X5Y63.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y90.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y90.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y93.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y93.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y89.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y89.CLK_L0.GCLK_L_B0
INT_R_X5Y89.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y97.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y97.CLK_L0.GCLK_L_B0
INT_R_X5Y97.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y91.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y91.CLK0.GCLK_B0_EAST
INT_R_X3Y91.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y87.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y87.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y88.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y88.CLK_L0.GCLK_L_B0
INT_R_X5Y88.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y87.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y87.CLK_L1.GCLK_L_B0
INT_R_X5Y87.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y84.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y84.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y86.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y86.CLK_L1.GCLK_L_B0
INT_R_X5Y86.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y81.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y81.CLK1.GCLK_B0_EAST
INT_R_X3Y81.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y89.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y89.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y88.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y88.CLK0.GCLK_B0_EAST
INT_R_X3Y88.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y87.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y87.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y87.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y87.CLK1.GCLK_B0_EAST
INT_R_X3Y87.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y86.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y86.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y86.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y86.CLK0.GCLK_B0_EAST
INT_R_X3Y86.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y85.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y85.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y82.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y82.CLK_L1.GCLK_L_B0
INT_R_X3Y82.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y84.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y84.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y83.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y83.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y84.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y84.CLK1.GCLK_B0_EAST
INT_R_X3Y84.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y82.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y82.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y82.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y82.CLK1.GCLK_B0_EAST
INT_R_X3Y82.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y81.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y81.CLK_L1.GCLK_L_B0
INT_R_X3Y81.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y77.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y77.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y72.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y72.CLK1.GCLK_B0_EAST
INT_R_X3Y72.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y72.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y72.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y72.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y72.CLK_L1.GCLK_L_B0
INT_R_X5Y72.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y93.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y93.CLK1.GCLK_B0_EAST
INT_R_X3Y93.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y90.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y90.CLK1.GCLK_B0_EAST
INT_R_X3Y90.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y94.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y94.CLK1.GCLK_B0_EAST
INT_R_X3Y94.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y93.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y93.CLK_L0.GCLK_L_B0
INT_R_X3Y93.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y91.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y91.CLK_L0.GCLK_L_B0
INT_R_X3Y91.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y94.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y94.CLK_L0.GCLK_L_B0
INT_R_X3Y94.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y90.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y90.CLK_L0.GCLK_L_B0
INT_R_X3Y90.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y92.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y92.CLK_L0.GCLK_L_B0
INT_R_X3Y92.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y88.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y88.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y89.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y89.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y89.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y89.CLK0.GCLK_B0_EAST
INT_R_X3Y89.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y89.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y89.CLK_L1.GCLK_L_B0
INT_R_X3Y89.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y85.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y85.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y85.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y85.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y81.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y81.CLK1.GCLK_B0_EAST
INT_R_X5Y81.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y83.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y83.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y84.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y84.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y82.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y82.CLK1.GCLK_B0_EAST
INT_R_X5Y82.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y80.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y80.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y77.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y77.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y79.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y79.CLK1.GCLK_B0_EAST
INT_R_X5Y79.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y78.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y78.CLK1.GCLK_B0_EAST
INT_R_X5Y78.GCLK_B0_EAST.GCLK_B0
INT_R_X9Y86.CLK0.GCLK_B0_EAST
INT_R_X9Y86.GCLK_B0_EAST.GCLK_B0
INT_R_X9Y88.CLK0.GCLK_B0_EAST
INT_R_X9Y88.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y88.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y88.CLK_L1.GCLK_L_B0
INT_R_X3Y88.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y78.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y78.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y85.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y85.CLK1.GCLK_B0_EAST
INT_R_X3Y85.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y86.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y86.CLK_L1.GCLK_L_B0
INT_R_X3Y86.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y84.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y84.CLK_L1.GCLK_L_B0
INT_R_X3Y84.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y78.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y78.CLK_L0.GCLK_L_B0
INT_R_X3Y78.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y80.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y80.CLK_L1.GCLK_L_B0
INT_R_X3Y80.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y75.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y75.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y83.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y83.CLK_L1.GCLK_L_B0
INT_R_X3Y83.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y79.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y79.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y83.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y83.CLK1.GCLK_B0_EAST
INT_R_X3Y83.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y85.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y85.CLK_L0.GCLK_L_B0
INT_R_X3Y85.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y48.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y48.CLK1.GCLK_B0_EAST
INT_R_X3Y48.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y47.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y47.CLK_L1.GCLK_L_B0
INT_R_X3Y47.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y82.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y82.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y84.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y84.CLK_L1.GCLK_L_B0
INT_R_X5Y84.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y79.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y79.CLK_L1.GCLK_L_B0
INT_R_X3Y79.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y79.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y79.CLK1.GCLK_B0_EAST
INT_R_X3Y79.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y73.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y73.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y77.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y77.CLK_L1.GCLK_L_B0
INT_R_X3Y77.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y77.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y77.CLK1.GCLK_B0_EAST
INT_R_X5Y77.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y70.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y70.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y50.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y50.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y52.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y52.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y53.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y53.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y53.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y53.CLK1.GCLK_B0_EAST
INT_R_X3Y53.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y51.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y51.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y71.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y71.CLK_L1.GCLK_L_B0
INT_R_X3Y71.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y59.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y59.CLK_L0.GCLK_L_B0
INT_R_X3Y59.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y70.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y70.CLK_L0.GCLK_L_B0
INT_R_X3Y70.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y70.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y70.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y69.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y69.CLK1.GCLK_B0_EAST
INT_R_X3Y69.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y69.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y69.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y68.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y68.CLK_L0.GCLK_L_B0
INT_R_X3Y68.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y68.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y68.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y67.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y67.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y66.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y66.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y65.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y65.CLK_L1.GCLK_L_B0
INT_R_X3Y65.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y66.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y66.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y64.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y64.CLK_L0.GCLK_L_B0
INT_R_X3Y64.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y67.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y67.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y64.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y64.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y87.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y87.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y87.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y87.CLK_L0.GCLK_L_B0
INT_R_X3Y87.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y72.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y72.CLK_L0.GCLK_L_B0
INT_R_X3Y72.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y73.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y73.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y69.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y69.CLK_L0.GCLK_L_B0
INT_R_X3Y69.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y58.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y58.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y66.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y66.CLK_L1.GCLK_L_B0
INT_R_X3Y66.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y61.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y61.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y63.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y63.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y58.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y58.CLK_L0.GCLK_L_B0
INT_R_X3Y58.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y51.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y51.CLK_L1.GCLK_L_B0
INT_R_X5Y51.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y64.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y64.CLK_L1.GCLK_L_B0
INT_R_X9Y76.CLK0.GCLK_B0_EAST
INT_R_X9Y76.GCLK_B0_EAST.GCLK_B0
INT_R_X9Y78.CLK0.GCLK_B0_EAST
INT_R_X9Y78.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y73.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y73.CLK1.GCLK_B0_EAST
INT_R_X3Y73.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y76.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y76.CLK_L1.GCLK_L_B0
INT_R_X3Y76.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y71.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y71.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y54.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y54.CLK_L0.GCLK_L_B0
INT_R_X5Y54.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y62.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y62.CLK_L1.GCLK_L_B0
INT_R_X5Y62.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y75.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y75.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y77.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y77.CLK0.GCLK_B0_EAST
CLBLM_R_X5Y90.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y90.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y76.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y76.CLK1.GCLK_B0_EAST
CLBLL_L_X2Y75.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y75.CLK_L0.GCLK_L_B0
INT_R_X3Y75.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y77.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y77.CLK0.GCLK_B0_EAST
INT_R_X3Y77.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y59.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y59.CLK1.GCLK_B0_EAST
INT_R_X5Y59.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y60.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y60.CLK1.GCLK_B0_EAST
INT_R_X5Y60.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y61.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y61.CLK_L1.GCLK_L_B0
INT_R_X5Y61.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y78.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y78.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y73.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y73.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y76.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y76.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y76.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y76.CLK_L1.GCLK_L_B0
CLBLM_L_X8Y75.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y75.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y72.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y72.CLK1.GCLK_B0_EAST
INT_R_X5Y72.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y64.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y64.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y69.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y69.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y65.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y65.CLK_L0.GCLK_L_B0
CLBLM_R_X7Y80.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y80.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y76.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y76.CLK0.GCLK_B0_EAST
INT_R_X3Y76.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y77.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y77.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y81.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y81.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y80.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y80.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y80.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y80.CLK_L1.GCLK_L_B0
CLBLM_R_X7Y76.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y76.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y78.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y78.CLK0.GCLK_B0_EAST
INT_R_X7Y78.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y79.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y79.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y73.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y73.CLK_L1.GCLK_L_B0
INT_R_X3Y73.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y69.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y69.CLK0.GCLK_B0_EAST
INT_R_X7Y69.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y78.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y78.CLK_L1.GCLK_L_B0
CLBLM_R_X3Y74.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y74.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y70.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y70.CLK0.GCLK_B0_EAST
INT_R_X7Y70.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y62.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y62.CLK1.GCLK_B0_EAST
INT_R_X5Y62.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y86.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y86.CLK1.GCLK_B0_EAST
INT_R_X7Y86.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y88.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y88.CLK1.GCLK_B0_EAST
INT_R_X7Y88.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y90.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y90.CLK_L1.GCLK_L_B0
INT_R_X9Y90.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y76.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y76.CLK_L0.GCLK_L_B0
INT_R_X9Y76.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y82.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y82.CLK_L0.GCLK_L_B0
INT_R_X9Y82.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y87.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y87.CLK1.GCLK_B0_EAST
INT_R_X7Y87.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y91.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y91.CLK_L1.GCLK_L_B0
INT_R_X9Y91.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y88.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y88.CLK_L1.GCLK_L_B0
INT_R_X9Y88.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y89.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y89.CLK_L1.GCLK_L_B0
INT_R_X9Y89.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y81.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y81.CLK_L0.GCLK_L_B0
INT_R_X9Y81.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y82.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y82.CLK1.GCLK_B0_EAST
INT_R_X7Y82.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y92.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y92.CLK_L1.GCLK_L_B0
INT_R_X9Y92.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y83.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y83.CLK1.GCLK_B0_EAST
INT_R_X7Y83.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y86.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y86.CLK_L1.GCLK_L_B0
INT_R_X9Y86.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y84.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y84.CLK_L1.GCLK_L_B0
INT_R_X9Y84.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y78.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y78.CLK_L0.GCLK_L_B0
INT_R_X9Y78.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y72.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y72.CLK_L1.GCLK_L_B0
INT_R_X9Y72.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y77.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y77.CLK_L0.GCLK_L_B0
INT_R_X9Y77.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y80.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y80.CLK_L0.GCLK_L_B0
INT_R_X9Y80.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y74.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y74.CLK_L1.GCLK_L_B0
INT_R_X9Y74.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y75.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y75.CLK_L1.GCLK_L_B0
INT_R_X9Y75.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y79.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y79.CLK_L0.GCLK_L_B0
INT_R_X9Y79.GCLK_B0_WEST.GCLK_B0
HCLK_R_X26Y78.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLM_L_X8Y73.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y73.CLK_L1.GCLK_L_B0
INT_R_X9Y73.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y71.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y71.CLK_L1.GCLK_L_B0
INT_R_X9Y71.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y36.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y36.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y76.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y76.CLK1.GCLK_B0_EAST
INT_R_X5Y76.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y83.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y83.CLK_L1.GCLK_L_B0
INT_R_X5Y83.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y81.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y81.CLK_L0.GCLK_L_B0
INT_R_X5Y81.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y82.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y82.CLK_L1.GCLK_L_B0
INT_R_X5Y82.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y70.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y70.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y80.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y80.CLK_L0.GCLK_L_B0
INT_R_X5Y80.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y69.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y69.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y69.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y69.CLK_L1.GCLK_L_B0
INT_R_X9Y69.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y66.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y66.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y64.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y64.CLK_L0.GCLK_L_B0
INT_R_X5Y64.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y75.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y75.CLK0.GCLK_B0_EAST
INT_R_X5Y75.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y61.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y61.CLK1.GCLK_B0_EAST
INT_R_X5Y61.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y63.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y63.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y69.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y69.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y75.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y75.CLK_L1.GCLK_L_B0
INT_R_X5Y75.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y66.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y66.CLK1.GCLK_B0_EAST
INT_R_X5Y66.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y70.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y70.CLK0.GCLK_B0_EAST
INT_R_X5Y70.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y64.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y64.CLK0.GCLK_B0_EAST
INT_R_X5Y64.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y70.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y70.CLK_L0.GCLK_L_B0
CLBLL_L_X4Y69.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y69.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y63.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y63.CLK1.GCLK_B0_EAST
INT_R_X5Y63.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y66.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y66.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y65.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y65.CLK1.GCLK_B0_EAST
INT_R_X5Y65.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y65.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y65.CLK_L1.GCLK_L_B0
INT_R_X5Y65.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y67.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y67.CLK_L1.GCLK_L_B0
INT_R_X9Y67.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y66.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y66.CLK_L1.GCLK_L_B0
INT_R_X9Y66.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y64.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y64.CLK_L0.GCLK_L_B0
INT_R_X9Y64.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y65.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y65.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y63.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y63.CLK_L0.GCLK_L_B0
INT_R_X9Y63.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y62.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y62.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y61.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y61.CLK_L0.GCLK_L_B0
INT_R_X9Y61.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y65.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y65.CLK_L1.GCLK_L_B0
INT_R_X9Y65.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y72.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y72.CLK0.GCLK_B0_EAST
CLBLM_L_X8Y70.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y70.CLK_L0.GCLK_L_B0
INT_R_X9Y70.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y72.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y72.CLK1.GCLK_B0_EAST
INT_R_X7Y72.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y67.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y67.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y67.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y67.CLK1.GCLK_B0_EAST
INT_R_X7Y67.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y61.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y61.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y62.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y62.CLK0.GCLK_B0_EAST
INT_R_X3Y62.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y58.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y58.CLK_L1.GCLK_L_B0
INT_R_X5Y58.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y59.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y59.CLK_L1.GCLK_L_B0
CLBLM_L_X8Y62.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y62.CLK_L1.GCLK_L_B0
INT_R_X9Y62.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y57.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y57.CLK_L1.GCLK_L_B0
INT_R_X5Y57.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y67.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y67.CLK_L0.GCLK_L_B0
INT_R_X3Y67.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y65.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y65.CLK1.GCLK_B0_EAST
INT_R_X9Y56.CLK0.GCLK_B0_EAST
INT_R_X9Y56.GCLK_B0_EAST.GCLK_B0
INT_R_X9Y58.CLK0.GCLK_B0_EAST
INT_R_X9Y58.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y64.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y64.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y63.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y63.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y61.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y61.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y60.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y60.CLK_L1.GCLK_L_B0
CLBLM_R_X7Y60.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y60.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y59.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y59.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y58.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y58.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y57.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y57.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y56.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y56.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y53.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y53.CLK0.GCLK_B0_EAST
CLBLM_L_X8Y55.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y55.CLK_L0.GCLK_L_B0
CLBLM_R_X5Y54.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y54.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y60.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y60.CLK_L0.GCLK_L_B0
INT_R_X9Y60.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y59.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y59.CLK_L1.GCLK_L_B0
CLBLM_L_X8Y59.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y59.CLK_L0.GCLK_L_B0
INT_R_X9Y59.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y55.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y55.CLK_L0.GCLK_L_B0
INT_R_X3Y55.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y58.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y58.CLK_L0.GCLK_L_B0
INT_R_X9Y58.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y57.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y57.CLK_L1.GCLK_L_B0
CLBLM_L_X8Y57.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y57.CLK_L0.GCLK_L_B0
INT_R_X9Y57.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y55.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y55.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y53.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y53.CLK_L0.GCLK_L_B0
INT_R_X5Y53.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y37.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y37.CLK_L1.GCLK_L_B0
INT_R_X5Y37.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y39.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y39.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y38.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y38.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y39.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y39.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y37.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y37.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y38.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y38.CLK0.GCLK_B0_EAST
INT_R_X5Y38.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y37.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y37.CLK0.GCLK_B0_EAST
INT_R_X5Y37.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y57.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y57.CLK_L0.GCLK_L_B0
INT_R_X3Y57.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y55.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y55.CLK1.GCLK_B0_EAST
INT_R_X3Y55.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y56.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y56.CLK_L0.GCLK_L_B0
CLBLL_L_X2Y49.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y49.CLK_L1.GCLK_L_B0
INT_R_X3Y49.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y54.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y54.CLK0.GCLK_B0_EAST
INT_R_X3Y54.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y49.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y49.CLK1.GCLK_B0_EAST
INT_R_X3Y49.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y48.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y48.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y46.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y46.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y43.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y43.CLK_L0.GCLK_L_B0
CLBLM_R_X3Y43.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y43.CLK0.GCLK_B0_EAST
INT_R_X3Y43.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y35.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y35.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y48.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y48.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y50.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y50.CLK_L0.GCLK_L_B0
INT_R_X5Y50.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y49.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y49.CLK_L0.GCLK_L_B0
INT_R_X5Y49.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y59.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y59.CLK_L0.GCLK_L_B0
INT_R_X5Y59.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y53.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y53.CLK_L0.GCLK_L_B0
INT_R_X3Y53.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y48.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y48.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y48.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y48.CLK_L0.GCLK_L_B0
INT_R_X5Y48.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y46.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y46.CLK_L1.GCLK_L_B0
INT_R_X5Y46.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y45.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y45.CLK_L0.GCLK_L_B0
INT_R_X5Y45.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y42.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y42.CLK0.GCLK_B0_EAST
CLBLL_L_X4Y44.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y44.CLK_L0.GCLK_L_B0
INT_R_X5Y44.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y42.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y42.CLK_L0.GCLK_L_B0
INT_R_X5Y42.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y41.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y41.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y42.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y42.CLK1.GCLK_B0_EAST
INT_R_X5Y42.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y43.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y43.CLK_L1.GCLK_L_B0
INT_R_X5Y43.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y40.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y40.CLK1.GCLK_B0_EAST
CLBLM_R_X3Y46.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y46.CLK0.GCLK_B0_EAST
INT_R_X3Y46.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y41.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y41.CLK_L0.GCLK_L_B0
INT_R_X5Y41.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y38.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y38.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y40.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y40.CLK_L1.GCLK_L_B0
INT_R_X5Y40.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y46.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y46.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y44.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y44.CLK1.GCLK_B0_EAST
INT_R_X5Y44.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y50.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y50.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y47.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y47.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y48.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y48.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y56.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y56.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y56.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y56.CLK_L1.GCLK_L_B0
INT_R_X9Y56.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y49.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y49.CLK0.GCLK_B0_EAST
CLBLM_L_X8Y49.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y49.CLK_L0.GCLK_L_B0
CLBLM_R_X7Y48.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y48.CLK0.GCLK_B0_EAST
INT_R_X7Y48.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y55.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y55.CLK_L0.GCLK_L_B0
INT_R_X5Y55.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y47.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y47.CLK_L0.GCLK_L_B0
CLBLM_L_X8Y55.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y55.CLK_L1.GCLK_L_B0
INT_R_X9Y55.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y54.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y54.CLK_L1.GCLK_L_B0
CLBLM_R_X5Y53.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y53.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y48.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y48.CLK_L0.GCLK_L_B0
CLBLM_R_X7Y97.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y97.CLK1.GCLK_B0_EAST
INT_R_X7Y97.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y97.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y97.CLK0.GCLK_B0_EAST
INT_R_X5Y97.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y95.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y95.CLK0.GCLK_B0_EAST
INT_R_X5Y95.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y96.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y96.CLK1.GCLK_B0_EAST
INT_R_X7Y96.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y96.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y96.CLK0.GCLK_B0_EAST
INT_R_X5Y96.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y95.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y95.CLK1.GCLK_B0_EAST
INT_R_X7Y95.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y94.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y94.CLK1.GCLK_B0_EAST
INT_R_X7Y94.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y90.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y90.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y93.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y93.CLK1.GCLK_B0_EAST
INT_R_X7Y93.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y91.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y91.CLK1.GCLK_B0_EAST
INT_R_X7Y91.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y89.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y89.CLK1.GCLK_B0_EAST
INT_R_X7Y89.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y89.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y89.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y92.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y92.CLK1.GCLK_B0_EAST
INT_R_X7Y92.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y88.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y88.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y90.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y90.CLK0.GCLK_B0_EAST
INT_R_X7Y90.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y84.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y84.CLK1.GCLK_B0_EAST
INT_R_X7Y84.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y85.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y85.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y86.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y86.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y87.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y87.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y85.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y85.CLK0.GCLK_B0_EAST
INT_R_X7Y85.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y54.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y54.CLK_L0.GCLK_L_B0
INT_R_X9Y54.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y53.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y53.CLK_L0.GCLK_L_B0
INT_R_X9Y53.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y52.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X8Y52.CLK_L0.GCLK_L_B0
INT_R_X9Y52.GCLK_B0_WEST.GCLK_B0
HCLK_R_X26Y78.HCLK_LEAF_CLK_B_BOT0.HCLK_CK_BUFHCLK0
CLBLM_R_X7Y64.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y64.CLK0.GCLK_B0_EAST
INT_R_X7Y64.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y54.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y54.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y54.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y54.CLK1.GCLK_B0_EAST
INT_R_X7Y54.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y48.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y48.CLK_L1.GCLK_L_B0
INT_R_X9Y48.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y51.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y51.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y55.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y55.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y46.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y46.CLK_L1.GCLK_L_B0
INT_R_X9Y46.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y52.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y52.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y44.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y44.CLK_L1.GCLK_L_B0
INT_R_X9Y44.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y45.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y45.CLK_L1.GCLK_L_B0
INT_R_X9Y45.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y40.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y40.CLK_L1.GCLK_L_B0
INT_R_X9Y40.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y42.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y42.CLK_L1.GCLK_L_B0
INT_R_X9Y42.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y50.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y50.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y49.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y49.CLK_L1.GCLK_L_B0
INT_R_X9Y49.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X8Y41.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y41.CLK_L1.GCLK_L_B0
INT_R_X9Y41.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y98.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y98.CLK1.GCLK_B0_EAST
INT_R_X5Y98.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y94.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y94.CLK0.GCLK_B0_EAST
INT_R_X5Y94.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y93.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y93.CLK0.GCLK_B0_EAST
INT_R_X5Y93.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y84.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y84.CLK1.GCLK_B0_EAST
INT_R_X5Y84.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y92.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y92.CLK0.GCLK_B0_EAST
INT_R_X5Y92.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y77.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y77.CLK_L0.GCLK_L_B0
INT_R_X5Y77.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y90.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y90.CLK0.GCLK_B0_EAST
INT_R_X5Y90.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y76.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y76.CLK1.GCLK_B0_EAST
INT_R_X7Y76.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y79.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y79.CLK0.GCLK_B0_EAST
INT_R_X7Y79.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y80.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y80.CLK0.GCLK_B0_EAST
INT_R_X5Y80.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y77.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y77.CLK1.GCLK_B0_EAST
INT_R_X7Y77.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y74.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y74.CLK0.GCLK_B0_EAST
INT_R_X7Y74.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y71.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y71.CLK1.GCLK_B0_EAST
INT_R_X5Y71.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y73.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y73.CLK1.GCLK_B0_EAST
INT_R_X5Y73.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y69.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y69.CLK1.GCLK_B0_EAST
INT_R_X5Y69.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y74.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y74.CLK1.GCLK_B0_EAST
INT_R_X5Y74.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y67.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y67.CLK_L0.GCLK_L_B0
CLBLM_R_X7Y51.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y51.CLK0.GCLK_B0_EAST
INT_R_X7Y51.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y57.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y57.CLK0.GCLK_B0_EAST
INT_R_X7Y57.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y62.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y62.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y60.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y60.CLK0.GCLK_B0_EAST
INT_R_X7Y60.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y61.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y61.CLK0.GCLK_B0_EAST
INT_R_X7Y61.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y50.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y50.CLK0.GCLK_B0_EAST
INT_R_X5Y50.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y63.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y63.CLK0.GCLK_B0_EAST
INT_R_X7Y63.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y55.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y55.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y45.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y45.CLK1.GCLK_B0_EAST
INT_R_X7Y45.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y48.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y48.CLK0.GCLK_B0_EAST
INT_R_X5Y48.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y49.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y49.CLK1.GCLK_B0_EAST
CLBLM_R_X7Y44.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y44.CLK1.GCLK_B0_EAST
INT_R_X7Y44.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y47.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y47.CLK1.GCLK_B0_EAST
CLBLM_L_X8Y43.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y43.CLK_L1.GCLK_L_B0
INT_R_X9Y43.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y43.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y43.CLK1.GCLK_B0_EAST
INT_R_X7Y43.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y41.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y41.CLK1.GCLK_B0_EAST
INT_R_X7Y41.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y42.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y42.CLK1.GCLK_B0_EAST
INT_R_X7Y42.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y40.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y40.CLK1.GCLK_B0_EAST
INT_R_X7Y40.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y46.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y46.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y43.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y43.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y46.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y46.CLK0.GCLK_B0_EAST
INT_R_X5Y46.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y41.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y41.CLK0.GCLK_B0_EAST
INT_R_X5Y41.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y51.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y51.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y95.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y95.CLK_L0.GCLK_L_B0
INT_R_X5Y95.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y96.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y96.CLK_L0.GCLK_L_B0
INT_R_X5Y96.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y85.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y85.CLK_L0.GCLK_L_B0
INT_R_X5Y85.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y94.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y94.CLK_L0.GCLK_L_B0
INT_R_X5Y94.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y93.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y93.CLK_L0.GCLK_L_B0
INT_R_X5Y93.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y89.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y89.CLK0.GCLK_B0_EAST
INT_R_X5Y89.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y86.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y86.CLK0.GCLK_B0_EAST
INT_R_X5Y86.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y91.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y91.CLK0.GCLK_B0_EAST
INT_R_X5Y91.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y88.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y88.CLK0.GCLK_B0_EAST
INT_R_X5Y88.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y85.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y85.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y79.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y79.CLK_L0.GCLK_L_B0
INT_R_X5Y79.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y87.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y87.CLK0.GCLK_B0_EAST
INT_R_X5Y87.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y83.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y83.CLK0.GCLK_B0_EAST
CLBLM_R_X3Y80.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y80.CLK0.GCLK_B0_EAST
INT_R_X3Y80.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y78.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y78.CLK_L0.GCLK_L_B0
INT_R_X5Y78.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y76.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y76.CLK_L0.GCLK_L_B0
INT_R_X5Y76.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y74.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y74.CLK_L0.GCLK_L_B0
INT_R_X5Y74.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y65.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y65.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y68.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y68.CLK0.GCLK_B0_EAST
INT_R_X5Y68.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y58.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y58.CLK0.GCLK_B0_EAST
INT_R_X7Y58.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y67.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y67.CLK_L1.GCLK_L_B0
INT_R_X5Y67.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y59.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y59.CLK0.GCLK_B0_EAST
INT_R_X7Y59.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y56.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y56.CLK0.GCLK_B0_EAST
CLBLM_R_X7Y56.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y56.CLK1.GCLK_B0_EAST
INT_R_X7Y56.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y55.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y55.CLK0.GCLK_B0_EAST
INT_R_X7Y55.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y55.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y55.CLK1.GCLK_B0_EAST
INT_R_X5Y55.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y57.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y57.CLK0.GCLK_B0_EAST
INT_R_X5Y57.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y54.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y54.CLK0.GCLK_B0_EAST
INT_R_X5Y54.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y52.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y52.CLK1.GCLK_B0_EAST
CLBLM_R_X5Y51.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y51.CLK0.GCLK_B0_EAST
INT_R_X5Y51.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y49.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y49.CLK1.GCLK_B0_EAST
INT_R_X7Y49.GCLK_B0_EAST.GCLK_B0
CLBLM_L_X8Y47.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X8Y47.CLK_L1.GCLK_L_B0
INT_R_X9Y47.GCLK_B0_WEST.GCLK_B0
HCLK_R_X26Y26.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLM_R_X5Y49.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y49.CLK0.GCLK_B0_EAST
INT_R_X5Y49.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y47.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y47.CLK0.GCLK_B0_EAST
INT_R_X5Y47.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y83.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y83.CLK1.GCLK_B0_EAST
INT_R_X5Y83.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y53.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y53.CLK0.GCLK_B0_EAST
INT_R_X5Y53.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y35.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y35.CLK0.GCLK_B0_EAST
INT_R_X5Y35.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y39.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y39.CLK0.GCLK_B0_EAST
INT_R_X5Y39.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y36.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y36.CLK0.GCLK_B0_EAST
INT_R_X5Y36.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y38.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y38.CLK_L0.GCLK_L_B0
INT_R_X5Y38.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y45.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y45.CLK0.GCLK_B0_EAST
CLBLL_L_X2Y61.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y61.CLK_L1.GCLK_L_B0
INT_R_X3Y61.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X2Y60.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y60.CLK_L1.GCLK_L_B0
INT_R_X3Y60.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y66.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y66.CLK0.GCLK_B0_EAST
INT_R_X7Y66.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y56.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y56.CLK_L1.GCLK_L_B0
INT_R_X3Y56.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y51.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y51.CLK0.GCLK_B0_EAST
INT_R_X3Y51.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y47.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y47.CLK0.GCLK_B0_EAST
INT_R_X7Y47.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y53.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y53.CLK1.GCLK_B0_EAST
INT_R_X7Y53.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y46.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y46.CLK0.GCLK_B0_EAST
INT_R_X7Y46.GCLK_B0_EAST.GCLK_B0
HCLK_R_X22Y26.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLL_L_X4Y39.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y39.CLK_L0.GCLK_L_B0
INT_R_X5Y39.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y36.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y36.CLK_L1.GCLK_L_B0
INT_R_X5Y36.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y45.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y45.CLK0.GCLK_B0_EAST
INT_R_X3Y45.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y40.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y40.CLK0.GCLK_B0_EAST
INT_R_X5Y40.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y65.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y65.CLK0.GCLK_B0_EAST
INT_R_X3Y65.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y63.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y63.CLK0.GCLK_B0_EAST
INT_R_X3Y63.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y60.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y60.CLK1.GCLK_B0_EAST
INT_R_X3Y60.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y58.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y58.CLK0.GCLK_B0_EAST
INT_R_X3Y58.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y59.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X3Y59.CLK1.GCLK_B0_EAST
CLBLL_L_X4Y52.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y52.CLK_L0.GCLK_L_B0
INT_R_X5Y52.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y52.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y52.CLK0.GCLK_B0_EAST
INT_R_X3Y52.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y74.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y74.CLK_L0.GCLK_L_B0
INT_R_X3Y74.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y52.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y52.CLK0.GCLK_B0_EAST
INT_R_X7Y52.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y50.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y50.CLK0.GCLK_B0_EAST
INT_R_X7Y50.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y43.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y43.CLK0.GCLK_B0_EAST
INT_R_X5Y43.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y74.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y74.CLK0.GCLK_B0_EAST
INT_R_X3Y74.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y48.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y48.CLK_L0.GCLK_L_B0
INT_R_X3Y48.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X5Y45.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y45.CLK1.GCLK_B0_EAST
INT_R_X5Y45.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y64.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y64.CLK0.GCLK_B0_EAST
INT_R_X3Y64.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y66.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y66.CLK0.GCLK_B0_EAST
INT_R_X3Y66.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y66.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y66.CLK_L0.GCLK_L_B0
INT_R_X5Y66.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y73.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y73.CLK_L1.GCLK_L_B0
INT_R_X5Y73.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y71.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y71.CLK0.GCLK_B0_EAST
INT_R_X3Y71.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y71.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y71.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y54.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y54.CLK_L1.GCLK_L_B0
INT_R_X3Y54.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y65.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y65.CLK0.GCLK_B0_EAST
INT_R_X7Y65.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X7Y62.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y62.CLK1.GCLK_B0_EAST
INT_R_X7Y62.GCLK_B0_EAST.GCLK_B0
HCLK_R_X22Y78.HCLK_LEAF_CLK_B_BOT0.HCLK_CK_BUFHCLK0
CLBLL_L_X4Y69.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y69.CLK_L1.GCLK_L_B0
INT_R_X5Y69.GCLK_B0_WEST.GCLK_B0
CLBLL_L_X4Y68.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y68.CLK_L1.GCLK_L_B0
CLBLL_L_X4Y71.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y71.CLK_L0.GCLK_L_B0
INT_R_X5Y71.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y67.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y67.CLK0.GCLK_B0_EAST
INT_R_X3Y67.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y68.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y68.CLK0.GCLK_B0_EAST
INT_R_X3Y68.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y28.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y28.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y28.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y28.CLK_L0.GCLK_L_B0
INT_R_X3Y28.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X10Y52.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X10Y52.CLK_L1.GCLK_L_B0
CLBLM_L_X10Y52.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X10Y52.CLK_L0.GCLK_L_B0
INT_R_X11Y52.GCLK_B0_WEST.GCLK_B0
HCLK_R_X32Y78.HCLK_LEAF_CLK_B_BOT0.HCLK_CK_BUFHCLK0
CLBLM_L_X10Y46.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X10Y46.CLK_L1.GCLK_L_B0
INT_R_X11Y46.GCLK_B0_WEST.GCLK_B0
CLBLM_L_X10Y49.CLBLM_L_CLK.CLBLM_CLK0
INT_L_X10Y49.CLK_L0.GCLK_L_B0
CLBLM_L_X10Y49.CLBLM_M_CLK.CLBLM_CLK1
INT_L_X10Y49.CLK_L1.GCLK_L_B0
INT_R_X11Y49.GCLK_B0_WEST.GCLK_B0
HCLK_R_X32Y26.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLL_L_X2Y29.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X2Y29.CLK_L1.GCLK_L_B0
CLBLL_L_X2Y29.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y29.CLK_L0.GCLK_L_B0
INT_R_X3Y29.GCLK_B0_WEST.GCLK_B0
HCLK_R_X12Y26.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLL_L_X4Y35.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y35.CLK_L0.GCLK_L_B0
INT_R_X5Y35.GCLK_B0_WEST.GCLK_B0
HCLK_R_X16Y26.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLK_HROW_BOT_R_X60Y26.CLK_HROW_CK_BUFHCLK_L0.CLK_HROW_CK_HCLK_OUT_L0
CLK_HROW_BOT_R_X60Y26.BUFHCE.BUFHCE_X0Y0.IN_USE
CLK_HROW_BOT_R_X60Y26.BUFHCE.BUFHCE_X0Y0.ZINV_CE
CLK_HROW_BOT_R_X60Y26.CLK_HROW_CK_MUX_OUT_L0.CLK_HROW_R_CK_GCLK0
CLK_BUFG_REBUF_X60Y38.CLK_BUFG_REBUF_R_CK_GCLK0_BOT.CLK_BUFG_REBUF_R_CK_GCLK0_TOP
CLBLM_R_X7Y80.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X7Y80.CLK1.GCLK_B0_EAST
INT_R_X7Y80.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X4Y70.CLBLL_LL_CLK.CLBLL_CLK1
INT_L_X4Y70.CLK_L1.GCLK_L_B0
INT_R_X5Y70.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X7Y75.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X7Y75.CLK0.GCLK_B0_EAST
INT_R_X7Y75.GCLK_B0_EAST.GCLK_B0
HCLK_R_X22Y78.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLM_R_X5Y85.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y85.CLK0.GCLK_B0_EAST
INT_R_X5Y85.GCLK_B0_EAST.GCLK_B0
HCLK_R_X16Y78.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLM_R_X5Y56.CLBLM_M_CLK.CLBLM_CLK1
INT_R_X5Y56.CLK1.GCLK_B0_EAST
INT_R_X5Y56.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X5Y52.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X5Y52.CLK0.GCLK_B0_EAST
INT_R_X5Y52.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y61.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y61.CLK0.GCLK_B0_EAST
INT_R_X3Y61.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y62.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y62.CLK_L0.GCLK_L_B0
INT_R_X3Y62.GCLK_B0_WEST.GCLK_B0
CLBLM_R_X3Y70.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y70.CLK0.GCLK_B0_EAST
INT_R_X3Y70.GCLK_B0_EAST.GCLK_B0
CLBLM_R_X3Y59.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y59.CLK0.GCLK_B0_EAST
INT_R_X3Y59.GCLK_B0_EAST.GCLK_B0
CLBLL_L_X2Y63.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X2Y63.CLK_L0.GCLK_L_B0
INT_R_X3Y63.GCLK_B0_WEST.GCLK_B0
HCLK_R_X12Y78.HCLK_LEAF_CLK_B_BOT0.HCLK_CK_BUFHCLK0
CLBLM_R_X3Y75.CLBLM_L_CLK.CLBLM_CLK0
INT_R_X3Y75.CLK0.GCLK_B0_EAST
INT_R_X3Y75.GCLK_B0_EAST.GCLK_B0
HCLK_R_X12Y78.HCLK_LEAF_CLK_B_TOP0.HCLK_CK_BUFHCLK0
CLBLL_L_X4Y68.CLBLL_L_CLK.CLBLL_CLK0
INT_L_X4Y68.CLK_L0.GCLK_L_B0
INT_R_X5Y68.GCLK_B0_WEST.GCLK_B0
HCLK_R_X16Y78.HCLK_LEAF_CLK_B_BOT0.HCLK_CK_BUFHCLK0
CLK_HROW_TOP_R_X60Y78.CLK_HROW_CK_BUFHCLK_L0.CLK_HROW_CK_HCLK_OUT_L0
CLK_HROW_TOP_R_X60Y78.BUFHCE.BUFHCE_X0Y0.IN_USE
CLK_HROW_TOP_R_X60Y78.BUFHCE.BUFHCE_X0Y0.ZINV_CE
CLK_HROW_TOP_R_X60Y78.CLK_HROW_CK_MUX_OUT_L0.CLK_HROW_R_CK_GCLK0
CLK_BUFG_REBUF_X60Y65.CLK_BUFG_REBUF_R_CK_GCLK0_TOP.CLK_BUFG_REBUF_R_CK_GCLK0_BOT
CLK_BUFG_BOT_R_X60Y48.CLK_BUFG_CK_GCLK0.CLK_BUFG_BUFGCTRL0_O

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[7]
CLBLL_L_X2Y30.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y30.SR1BEG2.LOGIC_OUTS_L23
INT_L_X2Y29.BYP_ALT6.SR1END2
INT_L_X2Y29.BYP_L6.BYP_ALT6
CLBLL_L_X2Y29.CLBLL_LL_DX.CLBLL_BYP6

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[6]
CLBLL_L_X2Y30.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y30.BYP_ALT0.LOGIC_OUTS_L22
INT_L_X2Y30.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y30.FAN_ALT7.BYP_BOUNCE0
INT_L_X2Y30.FAN_BOUNCE7.FAN_ALT7
INT_L_X2Y30.FAN_ALT4.FAN_BOUNCE7
INT_L_X2Y30.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y29.BYP_ALT7.FAN_BOUNCE_S3_4
INT_L_X2Y29.BYP_L7.BYP_ALT7
CLBLL_L_X2Y29.CLBLL_L_DX.CLBLL_BYP7

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[5]
CLBLL_L_X2Y30.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y30.SR1BEG_S0.LOGIC_OUTS_L21
INT_L_X2Y30.SR1BEG1.SR1BEG_S0
INT_L_X2Y29.BYP_ALT2.SR1END1
INT_L_X2Y29.BYP_L2.BYP_ALT2
CLBLL_L_X2Y29.CLBLL_L_CX.CLBLL_BYP2

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[4]
CLBLL_L_X2Y30.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y30.SS2BEG2.LOGIC_OUTS_L20
INT_L_X2Y28.BYP_ALT3.SS2END2
INT_L_X2Y28.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y29.BYP_ALT0.BYP_BOUNCE_N3_3
INT_L_X2Y29.BYP_L0.BYP_ALT0
CLBLL_L_X2Y29.CLBLL_L_AX.CLBLL_BYP0

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[7]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.CO[7]
# routing for net rst_counter[7]$legal2371
# routing for net rst_counter[6]$legal2369
# routing for net rst_counter[5]$legal2367
# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[3]
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X2Y29.NR1BEG1.LOGIC_OUTS_L23
INT_L_X2Y30.NN2BEG1.NR1END1
INT_L_X2Y32.NL1BEG0.NN2END1
INT_L_X2Y33.NN2BEG0.NL1END0
INT_L_X2Y35.EE2BEG0.NN2END0
INT_L_X4Y35.BYP_ALT0.EE2END0
INT_L_X4Y35.BYP_L0.BYP_ALT0
CLBLL_L_X4Y35.CLBLL_L_AX.CLBLL_BYP0

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[2]
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X2Y29.NN6BEG0.LOGIC_OUTS_L22
INT_L_X2Y35.NL1BEG_N3.NN6END0
INT_L_X2Y35.EE2BEG3.NL1BEG_N3
INT_L_X4Y35.BYP_ALT7.EE2END3
INT_L_X4Y35.BYP_L7.BYP_ALT7
CLBLL_L_X4Y35.CLBLL_L_DX.CLBLL_BYP7

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[1]
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X2Y29.NL1BEG2.LOGIC_OUTS_L21
INT_L_X2Y30.NN2BEG2.NL1END2
INT_L_X2Y32.NL1BEG1.NN2END2
INT_L_X2Y33.NN2BEG1.NL1END1
INT_L_X2Y35.EE2BEG1.NN2END1
INT_L_X4Y35.BYP_ALT5.EE2END1
INT_L_X4Y35.BYP_L5.BYP_ALT5
CLBLL_L_X4Y35.CLBLL_L_BX.CLBLL_BYP5

# routing for net $auto$alumacc.cc:512:replace_alu$5319.Y[0]
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X2Y29.NN6BEG2.LOGIC_OUTS_L20
INT_L_X2Y35.EE2BEG2.NN6END2
INT_L_X4Y35.BYP_ALT2.EE2END2
INT_L_X4Y35.BYP_L2.BYP_ALT2
CLBLL_L_X4Y35.CLBLL_L_CX.CLBLL_BYP2

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18271$abc$17052$auto$blifparse.cc:536:parse_blif$17062.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y51.WW2BEG0.LOGIC_OUTS4
INT_R_X7Y51.WW2BEG0.WW2END0
INT_R_X5Y51.WL1BEG_N3.WW2END0
INT_L_X4Y50.IMUX_L15.WL1END3
CLBLL_L_X4Y50.CLBLL_LL_B1.CLBLL_IMUX15

# routing for net $auto$alumacc.cc:512:replace_alu$5319.CO[3]
CLBLL_L_X2Y29.CLBLL_LL_COUT_N.CLBLL_LL_COUT

# routing for net rst_counter[4]$legal2365
# routing for net rst_counter[3]$legal2363
# routing for net rst_counter[2]$legal2361
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[6]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[5]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[6]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[7]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[1]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[2]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[3]
# routing for net $auto$alumacc.cc:512:replace_alu$5319.X[4]
# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18272$abc$17052$auto$blifparse.cc:536:parse_blif$17061.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y51.SL1BEG2.LOGIC_OUTS6
INT_R_X9Y50.WL1BEG1.SL1END2
INT_L_X8Y50.WW2BEG1.WL1END1
INT_L_X6Y50.WW2BEG1.WW2END1
INT_L_X4Y50.IMUX_L11.WW2END1
CLBLL_L_X4Y50.CLBLL_LL_A4.CLBLL_IMUX11

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[5]
# routing for net led_next[3]
# routing for net $techmap18761$abc$16524$auto$blifparse.cc:536:parse_blif$16560.A[5]
CLBLM_R_X3Y59.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X3Y59.FAN_ALT1.LOGIC_OUTS11
INT_R_X3Y59.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y59.FAN_ALT5.FAN_BOUNCE1
INT_R_X3Y59.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y59.BYP_ALT1.FAN_BOUNCE5
INT_R_X3Y59.BYP_BOUNCE1.BYP_ALT1
INT_R_X3Y59.IMUX5.BYP_BOUNCE1
CLBLM_R_X3Y59.CLBLM_L_A6.CLBLM_IMUX5

# routing for net uart_rx_data_dbg[3]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X3Y58.BYP_ALT7.LOGIC_OUTS21
INT_R_X3Y58.BYP_BOUNCE7.BYP_ALT7
INT_R_X3Y59.IMUX9.BYP_BOUNCE_N3_7
CLBLM_R_X3Y59.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18273$abc$17052$auto$blifparse.cc:536:parse_blif$17060.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y51.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y51.SW2BEG0.WW4END1
INT_L_X4Y50.IMUX_L9.SW2END0
CLBLL_L_X4Y50.CLBLL_L_A5.CLBLL_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[4]
# routing for net led_next[2]
# routing for net $techmap18759$abc$16524$auto$blifparse.cc:536:parse_blif$16558.A[1]
CLBLL_L_X4Y58.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y58.ER1BEG_S0.LOGIC_OUTS_L17
INT_R_X5Y59.LV0.ER1END0
INT_R_X5Y59.NW6BEG0.LV0
INT_R_X3Y63.WR1BEG1.NW6END0
INT_L_X2Y63.IMUX_L26.WR1END1
CLBLL_L_X2Y63.CLBLL_L_B4.CLBLL_IMUX26

# routing for net uart_rx_data_dbg[2]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y58.NW6BEG1.LOGIC_OUTS23
INT_R_X1Y62.NE2BEG1.NW6END1
INT_L_X2Y63.IMUX_L19.NE2END1
CLBLL_L_X2Y63.CLBLL_L_B2.CLBLL_IMUX19

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18274$abc$17052$auto$blifparse.cc:536:parse_blif$17059.A[0]
INT_INTERFACE_R_X9Y51.INT_INTERFACE_LOGIC_OUTS3.INT_INTERFACE_LOGIC_OUTS_B3
INT_R_X9Y51.WW4BEG3.LOGIC_OUTS3
INT_R_X5Y51.SW2BEG2.WW4END3
INT_L_X4Y50.SS2BEG2.SW2END2
INT_L_X4Y48.IMUX_L14.SS2END2
CLBLL_L_X4Y48.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[3]
# routing for net led_next[1]
# routing for net $techmap18757$abc$16524$auto$blifparse.cc:536:parse_blif$16556.A[5]
CLBLM_R_X3Y72.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y72.NR1BEG2.LOGIC_OUTS10
INT_R_X3Y73.NN2BEG2.NR1END2
INT_R_X3Y75.IMUX5.NN2END2
CLBLM_R_X3Y75.CLBLM_L_A6.CLBLM_IMUX5

# routing for net uart_rx_data_dbg[1]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X3Y60.NN2BEG0.LOGIC_OUTS18
INT_R_X3Y62.NE6BEG0.NN2END0
INT_R_X5Y66.NW6BEG0.NE6END0
INT_R_X3Y70.NN2BEG0.NW6END0
INT_R_X3Y72.NN2BEG0.NN2END0
INT_R_X3Y74.NR1BEG0.NN2END0
INT_R_X3Y75.IMUX9.NR1END0
CLBLM_R_X3Y75.CLBLM_L_A5.CLBLM_IMUX9

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18275$abc$17052$auto$blifparse.cc:536:parse_blif$17058.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS4.INT_INTERFACE_LOGIC_OUTS_B4
INT_R_X9Y50.SW6BEG0.LOGIC_OUTS4
INT_R_X7Y46.WW2BEG0.SW6END0
INT_R_X5Y46.WL1BEG_N3.WW2END0
INT_L_X4Y46.FAN_ALT0.WL1END_N1_3
INT_L_X4Y46.FAN_BOUNCE0.FAN_ALT0
INT_L_X4Y45.IMUX_L14.FAN_BOUNCE_S3_0
CLBLL_L_X4Y45.CLBLL_L_B1.CLBLL_IMUX14

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[2]
# routing for net led_next[0]
# routing for net $techmap18755$abc$16524$auto$blifparse.cc:536:parse_blif$16554.A[1]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y68.IMUX_L3.LOGIC_OUTS_L23
CLBLL_L_X4Y68.CLBLL_L_A2.CLBLL_IMUX3

# routing for net uart_rx_data_dbg[0]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y60.NE6BEG0.LOGIC_OUTS0
INT_R_X5Y64.NW6BEG0.NE6END0
INT_R_X3Y68.EL1BEG_N3.NW6END0
INT_L_X4Y67.NR1BEG3.EL1END3
INT_L_X4Y68.IMUX_L6.NR1END3
CLBLL_L_X4Y68.CLBLL_L_A1.CLBLL_IMUX6

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18276$abc$17052$auto$blifparse.cc:536:parse_blif$17057.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS6.INT_INTERFACE_LOGIC_OUTS_B6
INT_R_X9Y50.WW4BEG2.LOGIC_OUTS6
INT_R_X5Y50.SW2BEG1.WW4END2
INT_L_X4Y49.IMUX_L3.SW2END1
CLBLL_L_X4Y49.CLBLL_L_A2.CLBLL_IMUX3

# routing for net tpu_layer_complete
CLBLM_R_X3Y67.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y67.EL1BEG0.LOGIC_OUTS19
INT_L_X4Y67.SE2BEG0.EL1END0
INT_R_X5Y66.SW2BEG0.SE2END0
INT_L_X4Y65.SE2BEG0.SW2END0
INT_R_X5Y64.SS2BEG0.SE2END0
INT_R_X5Y62.IMUX33.SS2END0
CLBLM_R_X5Y62.CLBLM_L_C1.CLBLM_IMUX33

# routing for net led_next[7]
CLBLM_R_X3Y62.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y62.NR1BEG2.LOGIC_OUTS20
INT_R_X3Y63.WR1BEG3.NR1END2
INT_L_X2Y63.SR1BEG3.WR1END3
INT_L_X2Y62.BYP_ALT7.SR1END3
INT_L_X2Y62.BYP_L7.BYP_ALT7
CLBLL_L_X2Y62.CLBLL_L_DX.CLBLL_BYP7

# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net uart_cmd_dbg[7]
INT_R_X3Y71.FAN_ALT1.SR1END2
INT_R_X3Y71.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y71.IMUX34.FAN_BOUNCE1
CLBLM_R_X3Y71.CLBLM_L_C6.CLBLM_IMUX34
INT_R_X3Y69.FAN_ALT5.NR1END2
INT_R_X3Y69.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y69.FAN_ALT2.FAN_BOUNCE5
INT_R_X3Y69.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y69.BYP_ALT0.FAN_BOUNCE2
INT_R_X3Y69.BYP0.BYP_ALT0
CLBLM_R_X3Y69.CLBLM_L_AX.CLBLM_BYP0
INT_R_X3Y68.NR1BEG2.NL1END2
INT_R_X3Y69.BYP_ALT2.NR1END2
INT_R_X3Y69.BYP2.BYP_ALT2
CLBLM_R_X3Y69.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y57.NN2BEG3.LOGIC_OUTS17
INT_R_X3Y59.NE6BEG3.NN2END3
INT_R_X5Y63.NW6BEG3.NE6END3
INT_R_X3Y67.NL1BEG2.NW6END3
INT_R_X3Y68.NN2BEG2.NL1END2
INT_R_X3Y70.NN2BEG2.NN2END2
INT_R_X3Y72.SR1BEG2.NN2END2
INT_R_X3Y71.IMUX37.SR1END2
CLBLM_R_X3Y71.CLBLM_L_D4.CLBLM_IMUX37
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS17.CLBLM_L_BMUX
INT_R_X3Y57.NW2BEG3.LOGIC_OUTS17
INT_L_X2Y58.LH12.NW2END3
INT_L_X2Y58.NE6BEG0.LH12
INT_L_X4Y62.NW2BEG0.NE6END0
INT_R_X3Y62.IMUX7.NW2END_S0_0
CLBLM_R_X3Y62.CLBLM_M_A1.CLBLM_IMUX7

# routing for net uart_rx_data_dbg[7]
CLBLM_L_X8Y61.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_L_X8Y61.WW4BEG0.LOGIC_OUTS_L4
INT_L_X4Y61.NW2BEG0.WW4END0
INT_R_X3Y62.IMUX8.NW2END0
CLBLM_R_X3Y62.CLBLM_M_A5.CLBLM_IMUX8

# routing for net uart_cmd_dbg[3]
INT_R_X3Y71.IMUX30.WR1END3
CLBLM_R_X3Y71.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y70.SR1BEG2.NW6END2
INT_R_X3Y69.IMUX14.SR1END2
CLBLM_R_X3Y69.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y61.WR1BEG2.NE6END1
INT_L_X4Y61.NW2BEG2.WR1END2
INT_R_X3Y62.NE6BEG2.NW2END2
INT_R_X5Y66.NW6BEG2.NE6END2
INT_R_X3Y70.NE2BEG2.NW6END2
INT_L_X4Y71.WR1BEG3.NE2END2
INT_R_X3Y71.IMUX46.WR1END3
CLBLM_R_X3Y71.CLBLM_L_D5.CLBLM_IMUX46
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X3Y57.NE6BEG1.LOGIC_OUTS19
INT_R_X5Y61.NW2BEG1.NE6END1
INT_L_X4Y62.WL1BEG_N3.NW2END1
INT_R_X3Y62.NL1BEG_N3.WL1END_N1_3
INT_R_X3Y62.FAN_ALT1.NL1BEG_N3
INT_R_X3Y62.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y62.IMUX2.FAN_BOUNCE1
CLBLM_R_X3Y62.CLBLM_M_A2.CLBLM_IMUX2

# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16552.A[3]
CLBLM_R_X5Y62.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X5Y62.WW2BEG2.LOGIC_OUTS10
INT_R_X3Y62.FAN_ALT5.WW2END2
INT_R_X3Y62.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y62.IMUX17.FAN_BOUNCE5
CLBLM_R_X3Y62.CLBLM_M_B3.CLBLM_IMUX17

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$abc$17052$procmux$3345_Y[1]
# routing for net tpu_mlp_layer[2]
INT_L_X4Y73.IMUX_L1.LOGIC_OUTS_L4
CLBLL_L_X4Y73.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X4Y73.WL1BEG_N3.LOGIC_OUTS_L4
INT_R_X3Y72.IMUX31.WL1END3
CLBLM_R_X3Y72.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y72.FAN_ALT4.SL1END0
INT_L_X4Y72.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y71.IMUX_L7.FAN_BOUNCE_S3_4
CLBLL_L_X4Y71.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X4Y73.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y73.SL1BEG0.LOGIC_OUTS_L4
INT_L_X4Y72.SS2BEG0.SL1END0
INT_L_X4Y70.SS2BEG0.SS2END0
INT_L_X4Y68.IMUX_L32.SS2END0
CLBLL_L_X4Y68.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net led_next[6]
# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
# routing for net uart_cmd_dbg[6]
INT_L_X4Y69.WW2BEG0.NN2END1
INT_L_X2Y69.ER1BEG1.WW2END0
INT_R_X3Y69.NR1BEG1.ER1END1
INT_R_X3Y70.NR1BEG1.NR1END1
INT_R_X3Y71.NL1BEG0.NR1END1
INT_R_X3Y71.IMUX23.NL1END_S3_0
CLBLM_R_X3Y71.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y69.IMUX13.WR1END2
CLBLM_R_X3Y69.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y61.NN6BEG0.NE2END0
INT_R_X5Y67.WR1BEG1.NN6END0
INT_L_X4Y67.NN2BEG1.WR1END1
INT_L_X4Y69.WR1BEG2.NN2END1
INT_R_X3Y69.NN2BEG2.WR1END2
INT_R_X3Y71.IMUX36.NN2END2
CLBLM_R_X3Y71.CLBLM_L_D2.CLBLM_IMUX36
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y60.NE2BEG0.LOGIC_OUTS_L4
INT_R_X5Y61.WW4BEG0.NE2END0
INT_R_X1Y60.ER1BEG_S0.WW4END_S0_0
INT_L_X2Y61.NE2BEG0.ER1END0
INT_R_X3Y62.WR1BEG1.NE2END0
INT_L_X2Y62.IMUX_L10.WR1END1
CLBLL_L_X2Y62.CLBLL_L_A4.CLBLL_IMUX10

# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
# routing for net $abc$16524$auto$blifparse.cc:536:parse_blif$16550.A[5]
INT_L_X2Y62.IMUX_L6.WW2END2
CLBLL_L_X2Y62.CLBLL_L_A1.CLBLL_IMUX6
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS14.CLBLL_LL_C
INT_L_X4Y68.SS6BEG2.LOGIC_OUTS_L14
INT_L_X4Y62.WW2BEG2.SS6END2
INT_L_X2Y62.IMUX_L14.WW2END2
CLBLL_L_X2Y62.CLBLL_L_B1.CLBLL_IMUX14

# routing for net uart_rx_data_dbg[6]
CLBLM_R_X3Y58.CLBLM_LOGIC_OUTS22.CLBLM_M_CMUX
INT_R_X3Y58.WR1BEG1.LOGIC_OUTS22
INT_L_X2Y58.NL1BEG0.WR1END1
INT_L_X2Y59.NR1BEG0.NL1END0
INT_L_X2Y60.NN2BEG0.NR1END0
INT_L_X2Y62.IMUX_L16.NN2END0
CLBLL_L_X2Y62.CLBLL_L_B3.CLBLL_IMUX16

# routing for net uart_cmd_dbg[2]
INT_R_X3Y71.IMUX20.WL1END1
CLBLM_R_X3Y71.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y71.WL1BEG0.WL1END1
INT_L_X2Y71.SR1BEG1.WL1END0
INT_L_X2Y70.SL1BEG1.SR1END1
INT_L_X2Y69.SE2BEG1.SL1END1
INT_R_X3Y68.NR1BEG1.SE2END1
INT_R_X3Y69.BYP_ALT5.NR1END1
INT_R_X3Y69.BYP5.BYP_ALT5
CLBLM_R_X3Y69.CLBLM_L_BX.CLBLM_BYP5
INT_R_X3Y57.ER1BEG3.LOGIC_OUTS2
INT_L_X4Y57.NE2BEG3.ER1END3
INT_R_X5Y58.NN6BEG3.NE2END3
INT_R_X5Y64.NN6BEG3.NN6END3
INT_R_X5Y70.NW2BEG3.NN6END3
INT_L_X4Y71.WL1BEG1.NW2END3
INT_R_X3Y71.IMUX42.WL1END1
CLBLM_R_X3Y71.CLBLM_L_D6.CLBLM_IMUX42
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y57.NE6BEG2.LOGIC_OUTS2
INT_R_X5Y61.WW4BEG2.NE6END2
INT_R_X1Y61.ER1BEG2.WW4END2
INT_L_X2Y61.NR1BEG2.ER1END2
INT_L_X2Y62.FAN_ALT5.NR1END2
INT_L_X2Y62.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y62.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X2Y62.CLBLL_L_B5.CLBLL_IMUX25

# routing for net uart_cmd_dbg[5]
INT_R_X3Y71.IMUX33.NN2END1
CLBLM_R_X3Y71.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X3Y69.IMUX25.WL1END0
CLBLM_R_X3Y69.CLBLM_L_B5.CLBLM_IMUX25
INT_R_X5Y68.NW2BEG2.NN6END2
INT_L_X4Y69.WL1BEG0.NW2END2
INT_R_X3Y69.NN2BEG1.WL1END0
INT_R_X3Y71.IMUX41.NN2END1
CLBLM_R_X3Y71.CLBLM_L_D1.CLBLM_IMUX41
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y60.WR1BEG2.LOGIC_OUTS_L5
INT_R_X3Y60.NN2BEG2.WR1END2
INT_R_X3Y62.EE2BEG2.NN2END2
INT_R_X5Y62.NN6BEG2.EE2END2
INT_R_X5Y68.SR1BEG2.NN6END2
INT_R_X5Y67.WL1BEG1.SR1END2
INT_L_X4Y67.NL1BEG1.WL1END1
INT_L_X4Y68.IMUX_L18.NL1END1
CLBLL_L_X4Y68.CLBLL_LL_B2.CLBLL_IMUX18

# routing for net uart_rx_data_dbg[5]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS1.CLBLM_L_BQ
INT_R_X3Y60.NN2BEG1.LOGIC_OUTS1
INT_R_X3Y62.NN6BEG1.NN2END1
INT_R_X3Y68.EL1BEG0.NN6END1
INT_L_X4Y68.IMUX_L24.EL1END0
CLBLL_L_X4Y68.CLBLL_LL_B5.CLBLL_IMUX24

# routing for net uart_cmd_dbg[1]
INT_R_X5Y59.IMUX10.BYP_BOUNCE_N3_6
CLBLM_R_X5Y59.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y58.IMUX2.WL1END0
CLBLM_R_X5Y58.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y63.NR1BEG1.EE2END1
INT_R_X5Y64.NR1BEG1.NR1END1
INT_R_X5Y65.IMUX10.NR1END1
CLBLM_R_X5Y65.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y76.IMUX9.EE2END0
CLBLM_R_X5Y76.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y58.SR1BEG1.WL1END0
INT_R_X5Y57.IMUX11.SR1END1
CLBLM_R_X5Y57.CLBLM_M_A4.CLBLM_IMUX11
INT_R_X5Y58.IMUX18.WL1END0
CLBLM_R_X5Y58.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y58.BYP_ALT6.GFAN1
INT_R_X5Y58.BYP_BOUNCE6.BYP_ALT6
INT_R_X5Y59.IMUX26.BYP_BOUNCE_N3_6
CLBLM_R_X5Y59.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y63.EE2BEG1.LOGIC_OUTS23
INT_R_X5Y63.SE6BEG1.EE2END1
INT_R_X7Y59.SW2BEG1.SE6END1
INT_L_X6Y58.WL1BEG0.SW2END1
INT_R_X5Y58.BYP_ALT1.WL1END0
INT_R_X5Y58.BYP_BOUNCE1.BYP_ALT1
INT_R_X5Y58.GFAN1.BYP_BOUNCE1
INT_R_X5Y58.IMUX22.GFAN1
CLBLM_R_X5Y58.CLBLM_M_C3.CLBLM_IMUX22
INT_R_X3Y78.WR1BEG1.WW2END_N0_3
INT_L_X2Y78.IMUX_L3.WR1END1
CLBLL_L_X2Y78.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y82.FAN_ALT0.WW2END_N0_3
INT_R_X3Y82.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y81.IMUX4.FAN_BOUNCE_S3_0
CLBLM_R_X3Y81.CLBLM_M_A6.CLBLM_IMUX4
INT_R_X5Y76.NN2BEG0.EE2END0
INT_R_X5Y77.WW2BEG3.NN2END_S2_0
INT_R_X3Y78.IMUX24.WW2END_N0_3
CLBLM_R_X3Y78.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X3Y82.WR1BEG1.WW2END_N0_3
INT_L_X2Y82.FAN_ALT2.WR1END1
INT_L_X2Y82.FAN_BOUNCE2.FAN_ALT2
INT_L_X2Y82.BYP_ALT0.FAN_BOUNCE2
INT_L_X2Y82.BYP_BOUNCE0.BYP_ALT0
INT_L_X2Y82.IMUX_L36.BYP_BOUNCE0
CLBLL_L_X2Y82.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X2Y68.NE6BEG1.NE2END1
INT_L_X4Y72.NW6BEG1.NE6END1
INT_L_X2Y76.EL1BEG0.NW6END1
INT_R_X3Y76.EE2BEG0.EL1END0
INT_R_X5Y76.NN6BEG0.EE2END0
INT_R_X5Y81.WW2BEG3.NN6END_S1_0
INT_R_X3Y82.IMUX16.WW2END_N0_3
CLBLM_R_X3Y82.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y63.NW6BEG1.LOGIC_OUTS23
INT_R_X1Y67.NE2BEG1.NW6END1
INT_L_X2Y68.EL1BEG0.NE2END1
INT_R_X3Y68.ER1BEG1.EL1END0
INT_L_X4Y68.IMUX_L27.ER1END1
CLBLL_L_X4Y68.CLBLL_LL_B4.CLBLL_IMUX27

# routing for net tpu_mlp_layer[1]
INT_R_X3Y71.IMUX0.LOGIC_OUTS0
CLBLM_R_X3Y71.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y71.NR1BEG0.LOGIC_OUTS0
INT_R_X3Y72.IMUX17.NR1END0
CLBLM_R_X3Y72.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X3Y71.ER1BEG1.LOGIC_OUTS0
INT_L_X4Y71.IMUX_L11.ER1END1
CLBLL_L_X4Y71.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y71.EL1BEG_N3.LOGIC_OUTS0
INT_L_X4Y70.SL1BEG3.EL1END3
INT_L_X4Y69.IMUX_L38.SL1END3
CLBLL_L_X4Y69.CLBLL_LL_D3.CLBLL_IMUX38

# routing for net led_next[5]
# routing for net $techmap18751$abc$16524$auto$blifparse.cc:536:parse_blif$16547.A[3]
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS21.CLBLL_LL_BMUX
INT_L_X4Y68.SL1BEG3.LOGIC_OUTS_L21
INT_L_X4Y67.BYP_ALT6.SL1END3
INT_L_X4Y67.BYP_BOUNCE6.BYP_ALT6
INT_L_X4Y68.IMUX_L16.BYP_BOUNCE_N3_6
CLBLL_L_X4Y68.CLBLL_L_B3.CLBLL_IMUX16

# routing for net tpu_inst.mlp_u.mmu_u.pe01.$techmap18277$abc$17052$auto$blifparse.cc:536:parse_blif$17056.A[0]
INT_INTERFACE_R_X9Y50.INT_INTERFACE_LOGIC_OUTS1.INT_INTERFACE_LOGIC_OUTS_B1
INT_R_X9Y50.WW4BEG1.LOGIC_OUTS1
INT_R_X5Y50.WL1BEG_N3.WW4END1
INT_L_X4Y50.IMUX_L8.WL1END_N1_3
CLBLL_L_X4Y50.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net $techmap18751$abc$16524$auto$blifparse.cc:536:parse_blif$16547.A[1]
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS23.CLBLL_LL_DMUX
INT_L_X4Y69.SL1BEG1.LOGIC_OUTS_L23
INT_L_X4Y68.IMUX_L19.SL1END1
CLBLL_L_X4Y68.CLBLL_L_B2.CLBLL_IMUX19

# routing for net uart_cmd_dbg[4]
INT_R_X3Y71.NL1BEG_N3.WW2END_N0_3
INT_R_X3Y71.IMUX21.NL1BEG_N3
CLBLM_R_X3Y71.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X5Y68.WW2BEG3.NN6END_S1_0
INT_R_X3Y69.IMUX16.WW2END_N0_3
CLBLM_R_X3Y69.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y63.NN6BEG0.LOGIC_OUTS4
INT_R_X3Y69.NR1BEG0.NN6END0
INT_R_X3Y70.NL1BEG_N3.NR1END0
INT_R_X3Y70.NR1BEG3.NL1BEG_N3
INT_R_X3Y71.IMUX39.NR1END3
CLBLM_R_X3Y71.CLBLM_L_D3.CLBLM_IMUX39
CLBLM_R_X3Y63.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y63.EE2BEG0.LOGIC_OUTS4
INT_R_X5Y63.NN6BEG0.EE2END0
INT_R_X5Y69.NN2BEG0.NN6END0
INT_R_X5Y70.WW2BEG3.NN2END_S2_0
INT_R_X3Y70.IMUX23.WW2END3
CLBLM_R_X3Y70.CLBLM_L_C3.CLBLM_IMUX23

# routing for net uart_rx_data_dbg[4]
CLBLM_R_X3Y60.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y60.NE2BEG3.LOGIC_OUTS3
INT_L_X4Y61.NW6BEG3.NE2END3
INT_L_X2Y65.NE6BEG3.NW6END3
INT_L_X4Y69.NW2BEG3.NE6END3
INT_R_X3Y70.IMUX30.NW2END3
CLBLM_R_X3Y70.CLBLM_L_C5.CLBLM_IMUX30

# routing for net uart_cmd_dbg[0]
INT_R_X5Y59.IMUX9.SE2END0
CLBLM_R_X5Y59.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y58.IMUX1.SE2END0
CLBLM_R_X5Y58.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X5Y66.SL1BEG0.SE6END0
INT_R_X5Y65.IMUX9.SL1END0
CLBLM_R_X5Y65.CLBLM_L_A5.CLBLM_IMUX9
INT_L_X4Y78.SS6BEG3.LV_L18
INT_L_X4Y72.LH12.SS6END3
INT_L_X4Y72.NE6BEG0.LH12
INT_L_X6Y76.WR1BEG1.NE6END0
INT_R_X5Y76.IMUX3.WR1END1
CLBLM_R_X5Y76.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X5Y59.SS2BEG0.SE2END0
INT_R_X5Y57.IMUX2.SS2END0
CLBLM_R_X5Y57.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X5Y58.IMUX24.SE2END0
CLBLM_R_X5Y58.CLBLM_M_B5.CLBLM_IMUX24
INT_R_X5Y59.IMUX25.SE2END0
CLBLM_R_X5Y59.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y60.SL1BEG0.SR1BEG_S0
INT_L_X4Y59.SE2BEG0.SL1END0
INT_R_X5Y58.IMUX32.SE2END0
CLBLM_R_X5Y58.CLBLM_M_C1.CLBLM_IMUX32
INT_R_X3Y78.WL1BEG0.SW2END1
INT_L_X2Y78.IMUX_L10.WL1END0
CLBLL_L_X2Y78.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X2Y79.NN6BEG1.NW6END1
INT_L_X2Y85.NR1BEG1.NN6END1
INT_L_X2Y86.IMUX_L19.NR1END1
CLBLL_L_X2Y86.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y82.SR1BEG3.NW6END3
INT_R_X3Y81.IMUX7.SR1END3
CLBLM_R_X3Y81.CLBLM_M_A1.CLBLM_IMUX7
INT_R_X3Y92.FAN_ALT0.WR1END0
INT_R_X3Y92.FAN_BOUNCE0.FAN_ALT0
INT_R_X3Y91.IMUX38.FAN_BOUNCE_S3_0
CLBLM_R_X3Y91.CLBLM_M_D3.CLBLM_IMUX38
INT_R_X3Y80.SE2BEG1.NE2END1
INT_L_X4Y79.SW2BEG1.SE2END1
INT_R_X3Y78.IMUX27.SW2END1
CLBLM_R_X3Y78.CLBLM_M_B4.CLBLM_IMUX27
INT_L_X4Y60.SE2BEG0.SR1BEG_S0
INT_R_X5Y59.NR1BEG0.SE2END0
INT_R_X5Y60.LV0.NR1END0
INT_R_X5Y78.NW6BEG3.LV18
INT_R_X3Y82.WR1BEG_S0.NW6END3
INT_L_X2Y82.IMUX_L39.WR1END_S1_0
CLBLL_L_X2Y82.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y75.NW2BEG1.NN6END1
INT_R_X3Y76.SR1BEG1.NW2END1
INT_R_X3Y75.IMUX19.SR1END1
CLBLM_R_X3Y75.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y91.IMUX31.WR1END_S1_0
CLBLM_R_X3Y91.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X4Y60.SR1BEG_S0.LOGIC_OUTS_L7
INT_L_X4Y60.LV_L0.SR1BEG_S0
INT_L_X4Y69.NN6BEG1.LV_L9
INT_L_X4Y75.NW6BEG1.NN6END1
INT_L_X2Y79.NE2BEG1.NW6END1
INT_R_X3Y80.NN2BEG1.NE2END1
INT_R_X3Y82.IMUX19.NN2END1
CLBLM_R_X3Y82.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y69.LV_L0.NW6END0
INT_L_X2Y87.NE6BEG3.LV_L18
INT_L_X4Y91.WR1BEG_S0.NE6END3
INT_R_X3Y92.NL1BEG_N3.WR1END0
INT_R_X3Y92.IMUX29.NL1BEG_N3
CLBLM_R_X3Y92.CLBLM_M_C2.CLBLM_IMUX29
CLBLL_L_X4Y60.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X4Y60.WW2BEG3.LOGIC_OUTS_L7
INT_L_X2Y61.NE6BEG0.WW2END_N0_3
INT_L_X4Y65.NW6BEG0.NE6END0
INT_L_X2Y69.NE2BEG0.NW6END0
INT_R_X3Y70.SE6BEG0.NE2END0
INT_R_X5Y66.WL1BEG_N3.SE6END0
INT_L_X4Y65.WW2BEG3.WL1END3
INT_L_X2Y66.NE6BEG0.WW2END_N0_3
INT_L_X4Y70.WR1BEG1.NE6END0
INT_R_X3Y70.IMUX33.WR1END1
CLBLM_R_X3Y70.CLBLM_L_C1.CLBLM_IMUX33

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[16]
INT_L_X2Y82.NE2BEG1.LOGIC_OUTS_L5
INT_R_X3Y83.NW6BEG1.NE2END1
INT_R_X1Y87.NE2BEG1.NW6END1
INT_L_X2Y88.IMUX_L2.NE2END1
CLBLL_L_X2Y88.CLBLL_LL_A2.CLBLL_IMUX2
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X2Y82.NE6BEG1.LOGIC_OUTS_L5
INT_L_X4Y86.EL1BEG0.NE6END1
INT_R_X5Y86.NE2BEG0.EL1END0
INT_L_X6Y87.NE2BEG0.NE2END0
INT_R_X7Y88.NE2BEG0.NE2END0
INT_L_X8Y89.NE2BEG0.NE2END0
INT_R_X9Y89.IMUX47.NE2END_S3_0

# routing for net tpu_mlp_layer[0]
INT_L_X4Y71.IMUX_L18.LOGIC_OUTS_L5
CLBLL_L_X4Y71.CLBLL_LL_B2.CLBLL_IMUX18
INT_R_X3Y72.IMUX2.NW2END1
CLBLM_R_X3Y72.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y71.IMUX_L10.LOGIC_OUTS_L5
CLBLL_L_X4Y71.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS5.CLBLL_LL_BQ
INT_L_X4Y71.NW2BEG1.LOGIC_OUTS_L5
INT_R_X3Y72.SR1BEG1.NW2END1
INT_R_X3Y71.IMUX19.SR1END1
CLBLM_R_X3Y71.CLBLM_L_B2.CLBLM_IMUX19

# routing for net led_next[4]
# routing for net $techmap18748$abc$16524$auto$blifparse.cc:536:parse_blif$16544.A[1]
CLBLM_R_X3Y70.CLBLM_LOGIC_OUTS10.CLBLM_L_C
INT_R_X3Y70.FAN_ALT5.LOGIC_OUTS10
INT_R_X3Y70.FAN_BOUNCE5.FAN_ALT5
INT_R_X3Y70.IMUX9.FAN_BOUNCE5
CLBLM_R_X3Y70.CLBLM_L_A5.CLBLM_IMUX9

# routing for net $techmap18748$abc$16524$auto$blifparse.cc:536:parse_blif$16544.A[0]
CLBLM_R_X3Y71.CLBLM_LOGIC_OUTS9.CLBLM_L_B
INT_R_X3Y71.SL1BEG1.LOGIC_OUTS9
INT_R_X3Y70.IMUX3.SL1END1
CLBLM_R_X3Y70.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[15]
INT_L_X4Y86.NW2BEG2.NE6END2
INT_R_X3Y87.WR1BEG3.NW2END2
INT_L_X2Y87.IMUX_L38.WR1END3
CLBLL_L_X2Y87.CLBLL_LL_D3.CLBLL_IMUX38
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS6.CLBLL_LL_CQ
INT_L_X2Y82.NE6BEG2.LOGIC_OUTS_L6
INT_L_X4Y86.EL1BEG1.NE6END2
INT_R_X5Y86.NE2BEG1.EL1END1
INT_L_X6Y87.WW4BEG1.NE2END1
INT_L_X2Y87.ER1BEG1.WW4END1
INT_R_X3Y87.NE2BEG1.ER1END1
INT_L_X4Y88.EE4BEG1.NE2END1
INT_L_X8Y88.ER1BEG2.EE4END1
INT_R_X9Y88.IMUX6.ER1END2

# routing for net led_next[10]
# routing for net uart_byte_count_dbg[2]
INT_R_X3Y80.NE6BEG2.NN2END2
INT_R_X5Y84.NW2BEG2.NE6END2
INT_L_X4Y85.IMUX_L28.NW2END2
CLBLL_L_X4Y85.CLBLL_LL_C4.CLBLL_IMUX28
INT_R_X3Y80.WR1BEG3.NN2END2
INT_L_X2Y80.IMUX_L23.WR1END3
CLBLL_L_X2Y80.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y78.NN2BEG2.LOGIC_OUTS20
INT_R_X3Y80.NR1BEG2.NN2END2
INT_R_X3Y81.IMUX37.NR1END2
CLBLM_R_X3Y81.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y70.IMUX46.SL1END3
CLBLM_R_X3Y70.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y78.SE2BEG2.LOGIC_OUTS20
INT_L_X4Y77.SL1BEG2.SE2END2
INT_L_X4Y76.SW2BEG2.SL1END2
INT_R_X3Y75.IMUX36.SW2END2
CLBLM_R_X3Y75.CLBLM_L_D2.CLBLM_IMUX36
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y78.SS6BEG2.LOGIC_OUTS20
INT_R_X3Y72.SR1BEG3.SS6END2
INT_R_X3Y71.SL1BEG3.SR1END3
INT_R_X3Y70.SE2BEG3.SL1END3
INT_L_X4Y69.SW6BEG3.SE2END3
INT_L_X2Y65.LH12.SW6END3
INT_L_X2Y65.SE6BEG0.LH12
INT_L_X4Y61.SE6BEG0.SE6END0
INT_L_X6Y57.SW2BEG0.SE6END0
INT_R_X5Y56.IMUX17.SW2END0
CLBLM_R_X5Y56.CLBLM_M_B3.CLBLM_IMUX17

# routing for net $techmap18745$abc$16524$auto$blifparse.cc:536:parse_blif$16542.A[1]
CLBLM_R_X5Y56.CLBLM_LOGIC_OUTS19.CLBLM_L_DMUX
INT_R_X5Y56.IMUX18.LOGIC_OUTS19
CLBLM_R_X5Y56.CLBLM_M_B2.CLBLM_IMUX18

# routing for net $techmap18745$abc$16524$auto$blifparse.cc:536:parse_blif$16542.A[0]
INT_R_X5Y64.ER1BEG3.LOGIC_OUTS16
INT_L_X6Y64.SE2BEG3.ER1END3
INT_R_X7Y63.NN6BEG3.SE2END3
INT_R_X7Y69.WR1BEG_S0.NN6END3
INT_L_X6Y70.NN2BEG0.WR1END0
INT_L_X6Y72.NW2BEG0.NN2END0
INT_R_X5Y73.NW6BEG0.NW2END0
INT_R_X3Y77.LV0.NW6END0
INT_R_X3Y95.LVB0.LV18
INT_R_X3Y107.NW6BEG2.LVB12
INT_R_X1Y111.WW2BEG1.NW6END2
INT_L_X0Y111.IMUX_L34.EE2END1
LIOI3_X0Y111.IOI_OLOGIC1_D1.IOI_IMUX34_0
LIOI3_X0Y111.OLOGIC_Y1.OMUX.D1
LIOI3_X0Y111.OLOGIC_Y1.OQUSED
LIOI3_X0Y111.OLOGIC_Y1.OSERDES.DATA_RATE_TQ.BUF
LIOI3_X0Y111.LIOI_O1.LIOI_OLOGIC1_OQ
CLBLM_R_X5Y64.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X5Y64.SS6BEG2.LOGIC_OUTS16
INT_R_X5Y58.SL1BEG2.SS6END2
INT_R_X5Y57.SS2BEG2.SL1END2
INT_R_X5Y55.BYP_ALT2.SS2END2
INT_R_X5Y55.BYP_BOUNCE2.BYP_ALT2
INT_R_X5Y56.IMUX24.BYP_BOUNCE_N3_2
CLBLM_R_X5Y56.CLBLM_M_B5.CLBLM_IMUX24

# routing for net $techmap18742$abc$16524$auto$blifparse.cc:536:parse_blif$16541.A[1]
INT_L_X0Y112.ER1BEG1.LOGIC_OUTS_L18
INT_R_X1Y112.SS2BEG1.ER1END1
INT_R_X1Y110.SS6BEG1.SS2END1
INT_R_X1Y104.SS6BEG1.SS6END1
INT_R_X1Y98.SS6BEG1.SS6END1
INT_R_X1Y92.SS6BEG1.SS6END1
INT_R_X1Y86.SS6BEG1.SS6END1
INT_R_X1Y80.SS6BEG1.SS6END1
INT_R_X1Y74.SW6BEG1.SS6END1
INT_L_X0Y70.SS6BEG1.SE6END1
INT_L_X0Y64.SS6BEG1.SS6END1
INT_L_X0Y58.SS6BEG1.SS6END1
INT_L_X0Y52.SS6BEG1.SS6END1
INT_L_X0Y46.EE2BEG1.SS6END1
INT_L_X2Y46.BYP_ALT4.EE2END1
INT_L_X2Y46.BYP_L4.BYP_ALT4
CLBLL_L_X2Y46.CLBLL_LL_BX.CLBLL_BYP4
LIOI3_X0Y111.LIOI_I0.LIOI_IBUF0
LIOI3_X0Y111.LIOI_ILOGIC0_D.LIOI_I0
LIOI3_X0Y111.IDELAY_Y0.IDELAY_TYPE_FIXED
LIOI3_X0Y111.ILOGIC_Y0.ZINV_D
LIOI3_X0Y111.IOI_LOGIC_OUTS18_1.IOI_ILOGIC0_O
IO_INT_INTERFACE_L_X0Y112.INT_INTERFACE_LOGIC_OUTS_L18.INT_INTERFACE_LOGIC_OUTS_L_B18
INT_L_X0Y112.SW6BEG0.LOGIC_OUTS_L18
INT_R_X1Y108.SW6BEG0.SE6END0
INT_L_X0Y104.SS6BEG0.SE6END0
INT_L_X0Y98.SS6BEG0.SS6END0
INT_L_X0Y92.SS6BEG0.SS6END0
INT_L_X0Y86.SS6BEG0.SS6END0
INT_L_X0Y80.SS6BEG0.SS6END0
INT_L_X0Y74.SS6BEG0.SS6END0
INT_L_X0Y68.SS6BEG0.SS6END0
INT_L_X0Y62.SS6BEG0.SS6END0
INT_L_X0Y56.SE6BEG0.SS6END0
INT_L_X2Y52.EE2BEG0.SE6END0
INT_L_X4Y52.IMUX_L32.EE2END0
CLBLL_L_X4Y52.CLBLL_LL_C1.CLBLL_IMUX32

# routing for net led_next[9]
# routing for net uart_byte_count_dbg[1]
INT_R_X5Y79.NW6BEG2.NE6END2
INT_R_X3Y83.NE2BEG2.NW6END2
INT_L_X4Y84.BYP_ALT2.NE2END2
INT_L_X4Y84.BYP_BOUNCE2.BYP_ALT2
INT_L_X4Y85.IMUX_L24.BYP_BOUNCE_N3_2
CLBLL_L_X4Y85.CLBLL_LL_B5.CLBLL_IMUX24
INT_R_X3Y75.NW6BEG2.LOGIC_OUTS20
INT_R_X1Y79.NE2BEG2.NW6END2
INT_L_X2Y80.IMUX_L21.NE2END2
CLBLL_L_X2Y80.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X3Y75.NE6BEG2.LOGIC_OUTS20
INT_R_X5Y79.NW2BEG2.NE6END2
INT_L_X4Y80.NW2BEG2.NW2END2
INT_R_X3Y81.IMUX36.NW2END2
CLBLM_R_X3Y81.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y73.WL1BEG2.SE2END3
INT_R_X3Y73.SW2BEG2.WL1END2
INT_L_X2Y72.SE2BEG2.SW2END2
INT_R_X3Y71.SL1BEG2.SE2END2
INT_R_X3Y70.IMUX36.SL1END2
CLBLM_R_X3Y70.CLBLM_L_D2.CLBLM_IMUX36
INT_R_X3Y74.SS2BEG3.SR1END3
INT_R_X3Y73.IMUX16.SS2END_N0_3
CLBLM_R_X3Y73.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X3Y75.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y74.SE2BEG3.SR1END3
INT_L_X4Y73.SW6BEG3.SE2END3
INT_L_X2Y69.SE6BEG3.SW6END3
INT_L_X4Y65.SW6BEG3.SE6END3
INT_L_X2Y61.SS6BEG3.SW6END3
INT_L_X2Y55.NR1BEG3.SS6END3
INT_L_X2Y56.IMUX_L30.NR1END3
CLBLL_L_X2Y56.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X2Y54.BYP_ALT3.SS2END2
INT_L_X2Y54.BYP_BOUNCE3.BYP_ALT3
INT_L_X2Y54.IMUX_L23.BYP_BOUNCE3
CLBLL_L_X2Y54.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y54.IMUX_L37.SS2END2
CLBLL_L_X2Y54.CLBLL_L_D4.CLBLL_IMUX37
CLBLM_R_X3Y75.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y75.SW2BEG2.LOGIC_OUTS20
INT_L_X2Y74.LVB_L12.SW2END2
INT_L_X2Y62.SS6BEG2.LVB_L0
INT_L_X2Y56.SS2BEG2.SS6END2
INT_L_X2Y54.EE2BEG2.SS2END2
INT_L_X4Y54.SE2BEG2.EE2END2
INT_R_X5Y53.FAN_ALT5.SE2END2
INT_R_X5Y53.FAN_BOUNCE5.FAN_ALT5
INT_R_X5Y53.FAN_ALT2.FAN_BOUNCE5
INT_R_X5Y53.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y52.IMUX6.FAN_BOUNCE_S3_2
CLBLM_R_X5Y52.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[14]
INT_R_X3Y86.WR1BEG_S0.NR1END3
INT_L_X2Y87.IMUX_L32.WR1END0
CLBLL_L_X2Y87.CLBLL_LL_C1.CLBLL_IMUX32
CLBLM_R_X3Y85.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y85.NR1BEG3.LOGIC_OUTS3
INT_R_X3Y86.NE2BEG3.NR1END3
INT_L_X4Y87.EE4BEG3.NE2END3
INT_L_X8Y87.NE2BEG3.EE4END3
INT_R_X9Y88.IMUX46.NE2END3

# routing for net $techmap18743$abc$16524$auto$blifparse.cc:536:parse_blif$16540.A[0]
CLBLL_L_X4Y52.CLBLL_LOGIC_OUTS22.CLBLL_LL_CMUX
INT_L_X4Y52.ER1BEG1.LOGIC_OUTS_L22
INT_R_X5Y52.IMUX3.ER1END1
CLBLM_R_X5Y52.CLBLM_L_A2.CLBLM_IMUX3

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[13]
INT_R_X3Y82.NW6BEG0.NE2END0
INT_R_X1Y86.NE2BEG0.NW6END0
INT_L_X2Y87.IMUX_L24.NE2END0
CLBLL_L_X2Y87.CLBLL_LL_B5.CLBLL_IMUX24
CLBLL_L_X2Y81.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X2Y81.NE2BEG0.LOGIC_OUTS_L4
INT_R_X3Y82.EL1BEG_N3.NE2END0
INT_L_X4Y81.SL1BEG3.EL1END3
INT_L_X4Y80.SE2BEG3.SL1END3
INT_R_X5Y79.NE6BEG3.SE2END3
INT_R_X7Y83.NE6BEG3.NE6END3
INT_R_X9Y87.NR1BEG3.NE6END3
INT_R_X9Y88.IMUX7.NR1END3

# routing for net tpu_acc_valid
INT_L_X2Y85.BYP_ALT3.ER1END2
INT_L_X2Y85.BYP_L3.BYP_ALT3
CLBLL_L_X2Y85.CLBLL_LL_CX.CLBLL_BYP3
INT_L_X2Y85.NN2BEG1.NW6END1
INT_L_X2Y87.EE2BEG1.NN2END1
INT_L_X4Y87.NE2BEG1.EE2END1
INT_R_X5Y88.WR1BEG2.NE2END1
INT_L_X4Y88.WW2BEG1.WR1END2
INT_L_X2Y88.FAN_ALT7.WW2END1
INT_L_X2Y88.FAN_L7.FAN_ALT7
CLBLL_L_X2Y88.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y78.FAN_ALT7.SR1END1
INT_L_X2Y78.FAN_L7.FAN_ALT7
CLBLL_L_X2Y78.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y85.ER1BEG3.ER1END2
INT_R_X3Y85.FAN_ALT3.ER1END3
INT_R_X3Y85.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y85.FAN_ALT7.FAN_BOUNCE3
INT_R_X3Y85.FAN7.FAN_ALT7
CLBLM_R_X3Y85.CLBLM_M_CE.CLBLM_FAN7
INT_L_X2Y85.NR1BEG2.ER1END2
INT_L_X2Y86.FAN_ALT7.NR1END2
INT_L_X2Y86.FAN_L7.FAN_ALT7
CLBLL_L_X2Y86.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y85.SL1BEG2.ER1END2
INT_L_X2Y84.FAN_ALT7.SL1END2
INT_L_X2Y84.FAN_L7.FAN_ALT7
CLBLL_L_X2Y84.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y78.FAN_ALT6.SR1END1
INT_L_X2Y78.FAN_L6.FAN_ALT6
CLBLL_L_X2Y78.CLBLL_L_CE.CLBLL_FAN6
INT_R_X3Y80.NW2BEG0.SW6END_N0_3
INT_L_X2Y80.FAN_ALT3.NW2END_S0_0
INT_L_X2Y80.FAN_BOUNCE3.FAN_ALT3
INT_L_X2Y80.FAN_ALT7.FAN_BOUNCE3
INT_L_X2Y80.FAN_L7.FAN_ALT7
CLBLL_L_X2Y80.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X2Y85.SS6BEG0.NW6END1
INT_L_X2Y79.SR1BEG1.SS6END0
INT_L_X2Y78.SL1BEG1.SR1END1
INT_L_X2Y77.SS2BEG1.SL1END1
INT_L_X2Y75.FAN_ALT7.SS2END1
INT_L_X2Y75.FAN_L7.FAN_ALT7
CLBLL_L_X2Y75.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X4Y81.NW6BEG1.SW2END0
INT_L_X2Y85.WW4BEG1.NW6END1
INT_R_X1Y85.ER1BEG2.EE4END1
INT_L_X2Y85.SS2BEG2.ER1END2
INT_L_X2Y83.FAN_ALT5.SS2END2
INT_L_X2Y83.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y83.FAN_ALT7.FAN_BOUNCE5
INT_L_X2Y83.FAN_L7.FAN_ALT7
CLBLL_L_X2Y83.CLBLL_LL_CE.CLBLL_FAN7
INT_R_X5Y82.SW2BEG1.SR1END1
INT_L_X4Y81.SR1BEG2.SW2END1
INT_L_X4Y80.SL1BEG2.SR1END2
INT_L_X4Y79.WL1BEG1.SL1END2
INT_R_X3Y79.FAN_ALT6.WL1END1
INT_R_X3Y79.FAN6.FAN_ALT6
CLBLM_R_X3Y79.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y83.WL1BEG2.LOGIC_OUTS21
INT_L_X4Y83.WL1BEG1.WL1END2
INT_R_X3Y83.FAN_ALT7.WL1END1
INT_R_X3Y83.FAN7.FAN_ALT7
CLBLM_R_X3Y83.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y54.LVB_L12.LVB_L0
INT_L_X4Y42.SE6BEG2.LVB_L0
INT_L_X6Y38.WL1BEG1.SE6END2
INT_R_X5Y38.SW2BEG1.WL1END1
INT_L_X4Y37.BYP_ALT4.SW2END1
INT_L_X4Y37.BYP_L4.BYP_ALT4
CLBLL_L_X4Y37.CLBLL_LL_BX.CLBLL_BYP4
INT_R_X7Y63.NR1BEG1.SS6END1
INT_R_X7Y64.BYP_ALT4.NR1END1
INT_R_X7Y64.BYP_BOUNCE4.BYP_ALT4
INT_R_X7Y64.FAN_ALT7.BYP_BOUNCE4
INT_R_X7Y64.FAN7.FAN_ALT7
CLBLM_R_X7Y64.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y65.SS2BEG1.SS6END1
INT_R_X7Y63.FAN_ALT7.SS2END1
INT_R_X7Y63.FAN7.FAN_ALT7
CLBLM_R_X7Y63.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y82.ER1BEG1.SL1END0
INT_L_X6Y82.SE2BEG1.ER1END1
INT_R_X7Y81.SS6BEG1.SE2END1
INT_R_X7Y75.SS6BEG1.SS6END1
INT_R_X7Y69.SS6BEG1.SS6END1
INT_R_X7Y63.SS2BEG1.SS6END1
INT_R_X7Y61.FAN_ALT7.SS2END1
INT_R_X7Y61.FAN7.FAN_ALT7
CLBLM_R_X7Y61.CLBLM_M_CE.CLBLM_FAN7
INT_L_X6Y60.EE2BEG2.ER1END2
INT_L_X8Y60.FAN_ALT7.EE2END2
INT_L_X8Y60.FAN_L7.FAN_ALT7
CLBLM_L_X8Y60.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y83.SR1BEG1.SR1BEG_S0
INT_R_X5Y82.SS2BEG1.SR1END1
INT_R_X5Y80.SS2BEG1.SS2END1
INT_R_X5Y78.SS6BEG1.SS2END1
INT_R_X5Y72.SE6BEG1.SS6END1
INT_R_X7Y68.SS6BEG1.SE6END1
INT_R_X7Y62.SS2BEG1.SS6END1
INT_R_X7Y60.FAN_ALT7.SS2END1
INT_R_X7Y60.FAN7.FAN_ALT7
CLBLM_R_X7Y60.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y59.FAN_ALT7.SE2END2
INT_R_X7Y59.FAN7.FAN_ALT7
CLBLM_R_X7Y59.CLBLM_M_CE.CLBLM_FAN7
INT_L_X4Y81.SL1BEG0.SW2END0
INT_L_X4Y80.SS2BEG0.SL1END0
INT_L_X4Y78.SS6BEG0.SS2END0
INT_L_X4Y72.SE6BEG0.SS6END0
INT_L_X6Y68.SW2BEG0.SE6END0
INT_R_X5Y67.SS6BEG0.SW2END0
INT_R_X5Y61.SR1BEG1.SS6END0
INT_R_X5Y60.ER1BEG2.SR1END1
INT_L_X6Y60.SE2BEG2.ER1END2
INT_R_X7Y59.SL1BEG2.SE2END2
INT_R_X7Y58.FAN_ALT7.SL1END2
INT_R_X7Y58.FAN7.FAN_ALT7
CLBLM_R_X7Y58.CLBLM_M_CE.CLBLM_FAN7
INT_R_X5Y83.NL1BEG2.LOGIC_OUTS21
INT_R_X5Y84.EL1BEG1.NL1END2
INT_L_X6Y84.SE2BEG1.EL1END1
INT_R_X7Y83.SS6BEG1.SE2END1
INT_R_X7Y77.SS6BEG1.SS6END1
INT_R_X7Y71.SS6BEG1.SS6END1
INT_R_X7Y65.SS6BEG1.SS6END1
INT_R_X7Y59.SS2BEG1.SS6END1
INT_R_X7Y57.FAN_ALT7.SS2END1
INT_R_X7Y57.FAN7.FAN_ALT7
CLBLM_R_X7Y57.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y53.NL1BEG1.NW2END2
INT_R_X7Y54.NN2BEG1.NL1END1
INT_R_X7Y56.FAN_ALT6.NN2END1
INT_R_X7Y56.FAN6.FAN_ALT6
CLBLM_R_X7Y56.CLBLM_L_CE.CLBLM_FAN6
INT_R_X5Y83.SW6BEG3.LOGIC_OUTS21
INT_R_X3Y79.SE2BEG3.SW6END3
INT_L_X4Y78.LVB_L12.SE2END3
INT_L_X4Y66.LVB_L12.LVB_L0
INT_L_X4Y54.SE6BEG2.LVB_L0
INT_L_X6Y50.NE2BEG2.SE6END2
INT_R_X7Y51.NE2BEG2.NE2END2
INT_L_X8Y52.NW2BEG2.NE2END2
INT_R_X7Y53.FAN_ALT6.NW2END2
INT_R_X7Y53.FAN6.FAN_ALT6
CLBLM_R_X7Y53.CLBLM_L_CE.CLBLM_FAN6
CLBLM_R_X5Y83.CLBLM_LOGIC_OUTS21.CLBLM_M_BMUX
INT_R_X5Y83.SR1BEG_S0.LOGIC_OUTS21
INT_R_X5Y83.SL1BEG0.SR1BEG_S0
INT_R_X5Y82.SW2BEG0.SL1END0
INT_L_X4Y81.SS6BEG0.SW2END0
INT_L_X4Y75.SS6BEG0.SS6END0
INT_L_X4Y69.SS6BEG0.SS6END0
INT_L_X4Y63.SS2BEG0.SS6END0
INT_L_X4Y61.IMUX_L33.SS2END0
CLBLL_L_X4Y61.CLBLL_L_C1.CLBLL_IMUX33

# routing for net led_next[8]
# routing for net uart_byte_count_dbg[0]
INT_R_X3Y80.EL1BEG_N3.NN2END0
INT_L_X4Y79.SL1BEG3.EL1END3
INT_L_X4Y78.WW2BEG3.SL1END3
INT_L_X2Y79.NN6BEG0.WW2END_N0_3
INT_L_X2Y85.EE2BEG0.NN6END0
INT_L_X4Y85.IMUX_L8.EE2END0
CLBLL_L_X4Y85.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X3Y78.NN2BEG0.LOGIC_OUTS4
INT_R_X3Y80.WR1BEG1.NN2END0
INT_L_X2Y80.IMUX_L33.WR1END1
CLBLL_L_X2Y80.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y78.NL1BEG_N3.LOGIC_OUTS4
INT_R_X3Y78.NL1BEG2.NL1BEG_N3
INT_R_X3Y79.NR1BEG2.NL1END2
INT_R_X3Y80.NL1BEG1.NR1END2
INT_R_X3Y81.IMUX42.NL1END1
CLBLM_R_X3Y81.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X2Y73.EL1BEG_N3.SE2END0
INT_R_X3Y72.SS2BEG3.EL1END3
INT_R_X3Y70.IMUX39.SS2END3
CLBLM_R_X3Y70.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X1Y74.SE2BEG0.SW6END0
INT_L_X2Y73.ER1BEG1.SE2END0
INT_R_X3Y73.IMUX19.ER1END1
CLBLM_R_X3Y73.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y56.NR1BEG0.EE4END0
INT_L_X2Y57.FAN_ALT4.NR1END0
INT_L_X2Y57.FAN_BOUNCE4.FAN_ALT4
INT_L_X2Y56.IMUX_L23.FAN_BOUNCE_S3_4
CLBLL_L_X2Y56.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y54.IMUX_L33.SS2END0
CLBLL_L_X2Y54.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X1Y56.WW4BEG0.LV0
INT_L_X2Y56.SS2BEG0.EE4END0
INT_L_X2Y54.IMUX_L41.SS2END0
CLBLL_L_X2Y54.CLBLL_L_D1.CLBLL_IMUX41
CLBLM_R_X3Y78.CLBLM_LOGIC_OUTS4.CLBLM_M_AQ
INT_R_X3Y78.SW6BEG0.LOGIC_OUTS4
INT_R_X1Y74.LV18.SW6END0
INT_R_X1Y65.SS6BEG1.LV9
INT_R_X1Y59.SE2BEG1.SS6END1
INT_L_X2Y58.NE2BEG1.SE2END1
INT_R_X3Y59.NN2BEG1.NE2END1
INT_R_X3Y61.IMUX25.NN2END1
CLBLM_R_X3Y61.CLBLM_L_B5.CLBLM_IMUX25

# routing for net $techmap18741$abc$16524$auto$blifparse.cc:536:parse_blif$16538.A[1]
CLBLL_L_X4Y61.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X4Y61.WL1BEG1.LOGIC_OUTS_L10
INT_R_X3Y61.IMUX26.WL1END1
CLBLM_R_X3Y61.CLBLM_L_B4.CLBLM_IMUX26

# routing for net led_next[11]
# routing for net tpu_inst.mlp_u.ap_col1.s2_data[12]
INT_L_X2Y82.NE6BEG3.LOGIC_OUTS_L7
INT_L_X4Y86.WR1BEG_S0.NE6END3
INT_R_X3Y87.NW2BEG0.WR1END0
INT_L_X2Y87.IMUX_L7.NW2END_S0_0
CLBLL_L_X2Y87.CLBLL_LL_A1.CLBLL_IMUX7
CLBLL_L_X2Y82.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y82.ER1BEG_S0.LOGIC_OUTS_L7
INT_R_X3Y83.NE2BEG0.ER1END0
INT_L_X4Y84.EE2BEG0.NE2END0
INT_L_X6Y84.NE6BEG0.EE2END0
INT_L_X8Y88.NE2BEG0.NE6END0
INT_R_X9Y88.IMUX47.NE2END_S3_0

# routing for net uart_resp_idx_dbg[0]
INT_R_X3Y93.IMUX20.LOGIC_OUTS2
CLBLM_R_X3Y93.CLBLM_L_C2.CLBLM_IMUX20
INT_L_X2Y87.SE2BEG1.SW2END1
INT_R_X3Y86.SS6BEG1.SE2END1
INT_R_X3Y80.SE6BEG1.SS6END1
INT_R_X5Y76.SL1BEG1.SE6END1
INT_R_X5Y75.SR1BEG2.SL1END1
INT_R_X5Y74.IMUX5.SR1END2
CLBLM_R_X5Y74.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y67.FAN_ALT1.SS2END2
INT_R_X5Y67.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y67.IMUX4.FAN_BOUNCE1
CLBLM_R_X5Y67.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X2Y89.SS6BEG2.SS2END2
INT_L_X2Y83.SE6BEG2.SS6END2
INT_L_X4Y79.SE2BEG2.SE6END2
INT_R_X5Y78.IMUX5.SE2END2
CLBLM_R_X5Y78.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X2Y91.SS2BEG2.SL1END2
INT_L_X2Y89.SE2BEG2.SS2END2
INT_R_X3Y88.SS2BEG2.SE2END2
INT_R_X3Y86.SE6BEG2.SS2END2
INT_R_X5Y82.SL1BEG2.SE6END2
INT_R_X5Y81.IMUX5.SL1END2
CLBLM_R_X5Y81.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y66.SL1BEG2.SL1END2
INT_R_X5Y65.SL1BEG2.SL1END2
INT_R_X5Y64.SL1BEG2.SL1END2
INT_R_X5Y63.IMUX5.SL1END2
CLBLM_R_X5Y63.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X5Y66.IMUX13.SL1END2
CLBLM_R_X5Y66.CLBLM_L_B6.CLBLM_IMUX13
INT_R_X5Y70.IMUX35.SE2END1
CLBLM_R_X5Y70.CLBLM_M_C6.CLBLM_IMUX35
INT_L_X2Y92.SE2BEG2.SW2END2
INT_R_X3Y91.SS6BEG2.SE2END2
INT_R_X3Y85.SS6BEG2.SS6END2
INT_R_X3Y79.SS6BEG2.SS6END2
INT_R_X3Y73.SE6BEG2.SS6END2
INT_R_X5Y69.SS2BEG2.SE6END2
INT_R_X5Y67.SL1BEG2.SS2END2
INT_R_X5Y66.IMUX5.SL1END2
CLBLM_R_X5Y66.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X3Y93.NL1BEG1.LOGIC_OUTS2
INT_R_X3Y94.NR1BEG1.NL1END1
INT_R_X3Y95.IMUX10.NR1END1
CLBLM_R_X3Y95.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y71.SW2BEG1.SS6END1
INT_R_X3Y70.SL1BEG1.SW2END1
INT_R_X3Y69.IMUX26.SL1END1
CLBLM_R_X3Y69.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X2Y92.SL1BEG2.SW2END2
INT_L_X2Y91.ER1BEG3.SL1END2
INT_R_X3Y92.IMUX16.ER1END_N3_3
CLBLM_R_X3Y92.CLBLM_L_B3.CLBLM_IMUX16
CLBLM_R_X3Y93.CLBLM_LOGIC_OUTS2.CLBLM_L_CQ
INT_R_X3Y93.SW2BEG2.LOGIC_OUTS2
INT_L_X2Y92.SE6BEG2.SW2END2
INT_L_X4Y88.WL1BEG1.SE6END2
INT_R_X3Y88.SW2BEG1.WL1END1
INT_L_X2Y87.SE6BEG1.SW2END1
INT_L_X4Y83.SS6BEG1.SE6END1
INT_L_X4Y77.SS6BEG1.SS6END1
INT_L_X4Y71.SE2BEG1.SS6END1
INT_R_X5Y70.SE6BEG1.SE2END1
INT_R_X7Y66.SW6BEG1.SE6END1
INT_R_X5Y62.SE6BEG1.SW6END1
INT_R_X7Y58.SW2BEG1.SE6END1
INT_L_X6Y57.WL1BEG0.SW2END1
INT_R_X5Y57.FAN_ALT2.WL1END0
INT_R_X5Y57.FAN_BOUNCE2.FAN_ALT2
INT_R_X5Y56.IMUX22.FAN_BOUNCE_S3_2
CLBLM_R_X5Y56.CLBLM_M_C3.CLBLM_IMUX22

# routing for net uart_state_dbg[0]
INT_R_X3Y83.SS2BEG1.EL1END1
INT_R_X3Y81.SS6BEG1.SS2END1
INT_R_X3Y75.SW2BEG1.SS6END1
INT_L_X2Y74.SS6BEG1.SW2END1
INT_L_X2Y68.EE2BEG1.SS6END1
INT_L_X4Y68.IMUX_L10.EE2END1
CLBLL_L_X4Y68.CLBLL_L_A4.CLBLL_IMUX10
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X2Y83.EL1BEG1.LOGIC_OUTS_L16
INT_R_X3Y83.SE2BEG1.EL1END1
INT_L_X4Y82.EL1BEG0.SE2END1
INT_R_X5Y81.IMUX39.EL1END_S3_0
CLBLM_R_X5Y81.CLBLM_L_D3.CLBLM_IMUX39

# routing for net tpu_inst.mlp_state_ctrl[3]
INT_L_X4Y70.NW2BEG0.NR1END0
INT_R_X3Y70.BYP_ALT7.NW2END_S0_0
INT_R_X3Y70.BYP7.BYP_ALT7
CLBLM_R_X3Y70.CLBLM_L_DX.CLBLM_BYP7
INT_R_X3Y64.SS2BEG1.SS2END1
INT_R_X3Y62.SE6BEG1.SS2END1
INT_R_X5Y58.NR1BEG1.SE6END1
INT_R_X5Y59.IMUX3.NR1END1
CLBLM_R_X5Y59.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y69.NW2BEG0.NR1END0
INT_R_X3Y70.IMUX16.NW2END0
CLBLM_R_X3Y70.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X5Y67.NN6BEG0.SE2END0
INT_R_X5Y73.WR1BEG1.NN6END0
INT_L_X4Y73.IMUX_L11.WR1END1
CLBLL_L_X4Y73.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y71.EE2BEG0.NR1END0
INT_L_X6Y71.WR1BEG1.EE2END0
INT_R_X5Y71.WW2BEG0.WR1END1
INT_R_X3Y71.IMUX10.WW2END0
CLBLM_R_X3Y71.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y71.IMUX_L17.NR1END0
CLBLL_L_X4Y71.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X3Y68.IMUX0.WL1END_N1_3
CLBLM_R_X3Y68.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y69.NR1BEG0.NR1END0
INT_L_X4Y70.NR1BEG0.NR1END0
INT_L_X4Y71.IMUX_L9.NR1END0
CLBLL_L_X4Y71.CLBLL_L_A5.CLBLL_IMUX9
INT_L_X4Y66.SS2BEG0.SS2END0
INT_L_X4Y64.FAN_ALT4.SS2END0
INT_L_X4Y64.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y63.IMUX_L23.FAN_BOUNCE_S3_4
CLBLL_L_X4Y63.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X5Y57.SW2BEG0.SW6END0
INT_L_X4Y56.SE2BEG0.SW2END0
INT_R_X5Y55.IMUX17.SE2END0
CLBLM_R_X5Y55.CLBLM_M_B3.CLBLM_IMUX17
INT_R_X7Y61.SW6BEG0.SS6END0
INT_R_X5Y57.SW6BEG0.SW6END0
INT_R_X3Y53.SS2BEG0.SW6END0
INT_R_X3Y51.IMUX2.SS2END0
CLBLM_R_X3Y51.CLBLM_M_A2.CLBLM_IMUX2
INT_R_X3Y63.IMUX23.FAN_BOUNCE_S3_4
CLBLM_R_X3Y63.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X4Y66.IMUX_L25.SS2END0
CLBLL_L_X4Y66.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y68.SS2BEG0.LOGIC_OUTS_L4
INT_L_X4Y66.IMUX_L10.SS2END0
CLBLL_L_X4Y66.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X3Y65.SE2BEG1.SL1END1
INT_L_X4Y64.WL1BEG0.SE2END1
INT_R_X3Y64.FAN_ALT4.WL1END0
INT_R_X3Y64.FAN_BOUNCE4.FAN_ALT4
INT_R_X3Y63.IMUX39.FAN_BOUNCE_S3_4
CLBLM_R_X3Y63.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X4Y68.IMUX_L41.LOGIC_OUTS_L4
CLBLL_L_X4Y68.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X3Y67.BYP_ALT0.WL1END0
INT_R_X3Y67.BYP0.BYP_ALT0
CLBLM_R_X3Y67.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y68.IMUX_L1.LOGIC_OUTS_L4
CLBLL_L_X4Y68.CLBLL_LL_A3.CLBLL_IMUX1
INT_R_X3Y66.SS2BEG1.ER1END1
INT_R_X3Y64.BYP_ALT5.SS2END1
INT_R_X3Y64.BYP5.BYP_ALT5
CLBLM_R_X3Y64.CLBLM_L_BX.CLBLM_BYP5
INT_L_X4Y67.WL1BEG0.SR1END1
INT_R_X3Y67.SW2BEG0.WL1END0
INT_L_X2Y66.ER1BEG1.SW2END0
INT_R_X3Y66.SL1BEG1.ER1END1
INT_R_X3Y65.ER1BEG2.SL1END1
INT_L_X4Y65.IMUX_L21.ER1END2
CLBLL_L_X4Y65.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X4Y69.IMUX_L41.NR1END0
CLBLL_L_X4Y69.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y68.SR1BEG1.LOGIC_OUTS_L4
INT_L_X4Y67.IMUX_L36.SR1END1
CLBLL_L_X4Y67.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y68.NR1BEG0.LOGIC_OUTS_L4
INT_L_X4Y69.IMUX_L25.NR1END0
CLBLL_L_X4Y69.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y68.WL1BEG_N3.LOGIC_OUTS_L4
INT_R_X3Y67.IMUX46.WL1END3
CLBLM_R_X3Y67.CLBLM_L_D5.CLBLM_IMUX46
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS4.CLBLL_LL_AQ
INT_L_X4Y68.SE2BEG0.LOGIC_OUTS_L4
INT_R_X5Y67.EE2BEG0.SE2END0
INT_R_X7Y67.SS6BEG0.EE2END0
INT_R_X7Y61.WW2BEG0.SS6END0
INT_R_X5Y61.WL1BEG_N3.WW2END0
INT_L_X4Y60.SW2BEG3.WL1END3
INT_R_X3Y59.IMUX46.SW2END3
CLBLM_R_X3Y59.CLBLM_L_D5.CLBLM_IMUX46

# routing for net led_next[12]
# routing for net $techmap18738$abc$16524$auto$blifparse.cc:536:parse_blif$16535.A[3]
CLBLM_R_X5Y81.CLBLM_LOGIC_OUTS11.CLBLM_L_D
INT_R_X5Y81.NL1BEG2.LOGIC_OUTS11
INT_R_X5Y82.NN2BEG2.NL1END2
INT_R_X5Y84.NL1BEG1.NN2END2
INT_R_X5Y85.IMUX10.NL1END1
CLBLM_R_X5Y85.CLBLM_L_A4.CLBLM_IMUX10

# routing for net uart_tx_ready_dbg
INT_R_X5Y70.SS6BEG2.SW2END2
INT_R_X5Y64.SR1BEG3.SS6END2
INT_R_X5Y64.IMUX0.SR1END_N3_3
CLBLM_R_X5Y64.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X4Y75.FAN_ALT5.LOGIC_OUTS_L16
INT_L_X4Y75.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y75.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y75.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X5Y93.IMUX33.NW2END1
CLBLM_R_X5Y93.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y75.SE6BEG2.LOGIC_OUTS_L16
INT_L_X6Y71.SW2BEG2.SE6END2
INT_R_X5Y70.SW2BEG2.SW2END2
INT_L_X4Y69.SL1BEG2.SW2END2
INT_L_X4Y68.BYP_ALT3.SL1END2
INT_L_X4Y68.BYP_BOUNCE3.BYP_ALT3
INT_L_X4Y68.IMUX_L23.BYP_BOUNCE3
CLBLL_L_X4Y68.CLBLL_L_C3.CLBLL_IMUX23
INT_R_X3Y91.IMUX39.WL1END3
CLBLM_R_X3Y91.CLBLM_L_D3.CLBLM_IMUX39
INT_R_X3Y96.NL1BEG0.NR1END1
INT_R_X3Y96.IMUX23.NL1END_S3_0
CLBLM_R_X3Y96.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X5Y79.NN2BEG1.NE2END1
INT_R_X5Y81.NW2BEG1.NN2END1
INT_L_X4Y82.NN6BEG1.NW2END1
INT_L_X4Y88.NE6BEG1.NN6END1
INT_L_X6Y92.NW2BEG1.NE6END1
INT_R_X5Y93.SW2BEG0.NW2END1
INT_L_X4Y92.WL1BEG_N3.SW2END0
INT_R_X3Y91.IMUX23.WL1END3
CLBLM_R_X3Y91.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y95.SR1BEG1.NN6END1
INT_R_X3Y94.IMUX44.SR1END1
CLBLM_R_X3Y94.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X3Y95.NL1BEG0.NN6END1
INT_R_X3Y95.IMUX47.NL1END_S3_0
CLBLM_R_X3Y95.CLBLM_M_D5.CLBLM_IMUX47
INT_R_X5Y79.NN6BEG1.NE2END1
INT_R_X5Y85.NW6BEG1.NN6END1
INT_R_X3Y89.NN6BEG1.NW6END1
INT_R_X3Y95.NR1BEG1.NN6END1
INT_R_X3Y96.IMUX10.NR1END1
CLBLM_R_X3Y96.CLBLM_L_A4.CLBLM_IMUX10
CLBLL_L_X4Y75.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y75.NL1BEG1.LOGIC_OUTS_L16
INT_L_X4Y76.NN2BEG1.NL1END1
INT_L_X4Y78.NE2BEG1.NN2END1
INT_R_X5Y79.NW2BEG1.NE2END1
INT_L_X4Y80.NE6BEG1.NW2END1
INT_L_X6Y84.NW2BEG1.NE6END1
INT_R_X5Y85.IMUX9.NW2END1
CLBLM_R_X5Y85.CLBLM_L_A5.CLBLM_IMUX9

# routing for net uart_resp_idx_dbg[1]
INT_L_X4Y86.SS6BEG0.SW2END0
INT_L_X4Y80.SS6BEG0.SS6END0
INT_L_X4Y74.ER1BEG1.SS6END0
INT_R_X5Y74.IMUX3.ER1END1
CLBLM_R_X5Y74.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y72.SE6BEG1.SW6END1
INT_R_X5Y68.SL1BEG1.SE6END1
INT_R_X5Y67.IMUX2.SL1END1
CLBLM_R_X5Y67.CLBLM_M_A2.CLBLM_IMUX2
INT_L_X4Y85.SW6BEG3.SS6END3
INT_L_X2Y81.SE6BEG3.SW6END3
INT_L_X4Y77.ER1BEG_S0.SE6END3
INT_R_X5Y78.IMUX10.ER1END0
CLBLM_R_X5Y78.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y87.SW2BEG0.SL1END0
INT_L_X4Y86.SE6BEG0.SW2END0
INT_L_X6Y82.SW2BEG0.SE6END0
INT_R_X5Y81.IMUX10.SW2END0
CLBLM_R_X5Y81.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y92.SE2BEG3.SR1END3
INT_L_X4Y91.SS6BEG3.SE2END3
INT_L_X4Y85.SS6BEG3.SS6END3
INT_L_X4Y79.SS6BEG3.SS6END3
INT_L_X4Y73.SS6BEG3.SS6END3
INT_L_X4Y67.SE6BEG3.SS6END3
INT_L_X6Y63.SW2BEG3.SE6END3
INT_R_X5Y63.IMUX0.SW2END_N0_3
CLBLM_R_X5Y63.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y95.EL1BEG1.LOGIC_OUTS16
INT_L_X4Y95.SE2BEG1.EL1END1
INT_R_X5Y94.SS6BEG1.SE2END1
INT_R_X5Y88.SS6BEG1.SS6END1
INT_R_X5Y82.SS6BEG1.SS6END1
INT_R_X5Y76.SW6BEG1.SS6END1
INT_R_X3Y72.SS6BEG1.SW6END1
INT_R_X3Y66.EE2BEG1.SS6END1
INT_R_X5Y66.IMUX19.EE2END1
CLBLM_R_X5Y66.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y93.LVB12.SW2END2
INT_R_X3Y81.SE6BEG2.LVB0
INT_R_X5Y77.SS6BEG2.SE6END2
INT_R_X5Y71.SR1BEG3.SS6END2
INT_R_X5Y70.IMUX31.SR1END3
CLBLM_R_X5Y70.CLBLM_M_C5.CLBLM_IMUX31
INT_R_X3Y94.SW2BEG0.SR1BEG_S0
INT_L_X2Y93.SE6BEG0.SW2END0
INT_L_X4Y89.SS6BEG0.SE6END0
INT_L_X4Y83.SS6BEG0.SS6END0
INT_L_X4Y77.SE6BEG0.SS6END0
INT_L_X6Y73.SS6BEG0.SE6END0
INT_L_X6Y67.SW2BEG0.SS6END0
INT_R_X5Y66.IMUX9.SW2END0
CLBLM_R_X5Y66.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X3Y95.IMUX0.SR1END_N3_3
CLBLM_R_X3Y95.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y95.SR1BEG3.LOGIC_OUTS16
INT_R_X3Y94.SR1BEG_S0.SR1END3
INT_R_X3Y94.SR1BEG1.SR1BEG_S0
INT_R_X3Y93.SS2BEG1.SR1END1
INT_R_X3Y91.SS2BEG1.SS2END1
INT_R_X3Y89.SS6BEG1.SS2END1
INT_R_X3Y83.SS6BEG1.SS6END1
INT_R_X3Y77.SS6BEG1.SS6END1
INT_R_X3Y71.SS2BEG1.SS6END1
INT_R_X3Y69.IMUX19.SS2END1
CLBLM_R_X3Y69.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y92.FAN_ALT3.SR1END3
INT_R_X3Y92.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y92.IMUX19.FAN_BOUNCE3
CLBLM_R_X3Y92.CLBLM_L_B2.CLBLM_IMUX19
CLBLM_R_X3Y95.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_R_X3Y95.SE2BEG2.LOGIC_OUTS16
INT_L_X4Y94.SW2BEG2.SE2END2
INT_R_X3Y93.SR1BEG3.SW2END2
INT_R_X3Y92.LH12.SR1END3
INT_R_X3Y92.SE6BEG0.LH12
INT_R_X5Y88.SL1BEG0.SE6END0
INT_R_X5Y87.SL1BEG0.SL1END0
INT_R_X5Y86.FAN_ALT0.SL1END0
INT_R_X5Y86.FAN_BOUNCE0.FAN_ALT0
INT_R_X5Y85.IMUX6.FAN_BOUNCE_S3_0
CLBLM_R_X5Y85.CLBLM_L_A1.CLBLM_IMUX6

# routing for net tpu_inst.mlp_state_ctrl[2]
INT_L_X4Y69.SW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y68.BYP_ALT2.SW2END2
INT_R_X3Y68.BYP2.BYP_ALT2
CLBLM_R_X3Y68.CLBLM_L_CX.CLBLM_BYP2
INT_L_X4Y62.SE6BEG3.SE2END3
INT_L_X6Y58.SW2BEG3.SE6END3
INT_R_X5Y58.IMUX8.SW2END_N0_3
CLBLM_R_X5Y58.CLBLM_M_A5.CLBLM_IMUX8
INT_L_X4Y69.NW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y70.IMUX19.NW2END2
CLBLM_R_X3Y70.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y70.NW2BEG3.WR1END3
INT_R_X3Y71.EL1BEG2.NW2END3
INT_L_X4Y71.IMUX_L5.EL1END2
CLBLL_L_X4Y71.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X3Y63.FAN_ALT3.SR1END3
INT_R_X3Y63.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y63.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y63.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y65.SE2BEG1.SE2END1
INT_R_X5Y64.WL1BEG0.SE2END1
INT_L_X4Y64.IMUX_L10.WL1END0
CLBLL_L_X4Y64.CLBLL_L_A4.CLBLL_IMUX10
INT_L_X4Y66.IMUX_L23.SE2END3
CLBLL_L_X4Y66.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y64.IMUX_L30.SE2END3
CLBLL_L_X4Y64.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y63.SE2BEG3.SR1END3
INT_L_X4Y62.EE2BEG3.SE2END3
INT_L_X6Y62.WR1BEG_S0.EE2END3
INT_R_X5Y63.WR1BEG1.WR1END0
INT_L_X4Y63.IMUX_L34.WR1END1
CLBLL_L_X4Y63.CLBLL_L_C6.CLBLL_IMUX34
INT_R_X3Y66.SE2BEG1.SR1END1
INT_L_X4Y65.IMUX_L3.SE2END1
CLBLL_L_X4Y65.CLBLL_L_A2.CLBLL_IMUX3
INT_L_X4Y58.SS6BEG3.SS6END3
INT_L_X4Y52.EE2BEG3.SS6END3
INT_L_X6Y52.WR1BEG_S0.EE2END3
INT_R_X5Y53.NN2BEG0.WR1END0
INT_R_X5Y55.IMUX24.NN2END0
CLBLM_R_X5Y55.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X4Y58.LH12.SS6END3
INT_L_X4Y58.SS6BEG0.LH12
INT_L_X4Y52.SW2BEG0.SS6END0
INT_R_X3Y51.IMUX1.SW2END0
CLBLM_R_X3Y51.CLBLM_M_A3.CLBLM_IMUX1
INT_R_X3Y67.SR1BEG1.SR1BEG_S0
INT_R_X3Y66.ER1BEG2.SR1END1
INT_L_X4Y66.FAN_ALT5.ER1END2
INT_L_X4Y66.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y66.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X4Y66.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y67.SR1BEG_S0.SW2END3
INT_R_X3Y67.SE2BEG0.SR1BEG_S0
INT_L_X4Y66.IMUX_L0.SE2END0
CLBLL_L_X4Y66.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X4Y68.IMUX_L42.SR1BEG_S0
CLBLL_L_X4Y68.CLBLL_L_D6.CLBLL_IMUX42
INT_R_X3Y67.IMUX3.FAN_BOUNCE3
CLBLM_R_X3Y67.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X3Y67.FAN_ALT3.SW2END3
INT_R_X3Y67.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y67.IMUX19.FAN_BOUNCE3
CLBLM_R_X3Y67.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y68.IMUX_L7.SR1END3
CLBLL_L_X4Y68.CLBLL_LL_A1.CLBLL_IMUX7
INT_R_X3Y64.SR1BEG3.WL1END2
INT_R_X3Y64.BYP_ALT0.SR1END_N3_3
INT_R_X3Y64.BYP0.BYP_ALT0
CLBLM_R_X3Y64.CLBLM_L_AX.CLBLM_BYP0
INT_L_X4Y64.WL1BEG2.SE2END3
INT_R_X3Y64.BYP_ALT2.WL1END2
INT_R_X3Y64.BYP2.BYP_ALT2
CLBLM_R_X3Y64.CLBLM_L_CX.CLBLM_BYP2
INT_R_X3Y67.SE2BEG3.SW2END3
INT_L_X4Y66.SL1BEG3.SE2END3
INT_L_X4Y65.IMUX_L30.SL1END3
CLBLL_L_X4Y65.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y69.NE2BEG2.LOGIC_OUTS_L20
INT_R_X5Y70.WR1BEG3.NE2END2
INT_L_X4Y70.SR1BEG3.WR1END3
INT_L_X4Y69.IMUX_L39.SR1END3
CLBLL_L_X4Y69.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y68.SR1BEG_S0.SR1END3
INT_L_X4Y68.FAN_ALT4.SR1BEG_S0
INT_L_X4Y68.FAN_BOUNCE4.FAN_ALT4
INT_L_X4Y67.IMUX_L39.FAN_BOUNCE_S3_4
CLBLL_L_X4Y67.CLBLL_L_D3.CLBLL_IMUX39
INT_L_X4Y69.IMUX_L16.SR1END_N3_3
CLBLL_L_X4Y69.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y69.IMUX_L28.LOGIC_OUTS_L20
CLBLL_L_X4Y69.CLBLL_LL_C4.CLBLL_IMUX28
CLBLL_L_X4Y69.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y69.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y68.SW2BEG3.SR1END3
INT_R_X3Y67.SS2BEG3.SW2END3
INT_R_X3Y65.SE2BEG3.SS2END3
INT_L_X4Y64.SS6BEG3.SE2END3
INT_L_X4Y58.SR1BEG_S0.SS6END3
INT_L_X4Y58.IMUX_L26.SR1BEG_S0
CLBLL_L_X4Y58.CLBLL_L_B4.CLBLL_IMUX26

# routing for net uart_state_dbg[1]
INT_R_X5Y75.WL1BEG0.SS6END1
INT_L_X4Y75.WL1BEG_N3.WL1END0
INT_R_X3Y75.IMUX0.WL1END_N1_3
CLBLM_R_X3Y75.CLBLM_L_A3.CLBLM_IMUX0
CLBLL_L_X2Y83.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y83.SE2BEG0.LOGIC_OUTS_L0
INT_R_X3Y82.ER1BEG1.SE2END0
INT_L_X4Y82.SE2BEG1.ER1END1
INT_R_X5Y81.SS6BEG1.SE2END1
INT_R_X5Y75.EE2BEG1.SS6END1
INT_R_X7Y75.IMUX27.EE2END1
CLBLM_R_X7Y75.CLBLM_M_B4.CLBLM_IMUX27

# routing for net led_next[13]
# routing for net $techmap18736$abc$16524$auto$blifparse.cc:536:parse_blif$16533.A[3]
CLBLM_R_X7Y75.CLBLM_LOGIC_OUTS13.CLBLM_M_B
INT_R_X7Y75.IMUX3.LOGIC_OUTS13
CLBLM_R_X7Y75.CLBLM_L_A2.CLBLM_IMUX3

# routing for net uart_tx_valid_dbg
INT_R_X3Y96.SR1BEG1.LOGIC_OUTS0
INT_R_X3Y95.SW2BEG1.SR1END1
INT_L_X2Y94.SE6BEG1.SW2END1
INT_L_X4Y90.SW6BEG1.SE6END1
INT_L_X2Y86.SE6BEG1.SW6END1
INT_L_X4Y82.SS6BEG1.SE6END1
INT_L_X4Y76.SR1BEG2.SS6END1
INT_L_X4Y75.IMUX_L14.SR1END2
CLBLL_L_X4Y75.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X5Y93.IMUX21.SS2END2
CLBLM_R_X5Y93.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X2Y86.IMUX_L25.SS2END0
CLBLL_L_X2Y86.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y91.IMUX37.SW2END2
CLBLM_R_X3Y91.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y96.BYP_ALT0.LOGIC_OUTS0
INT_R_X3Y96.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y96.IMUX20.BYP_BOUNCE0
CLBLM_R_X3Y96.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y96.EL1BEG_N3.LOGIC_OUTS0
INT_L_X4Y95.EL1BEG2.EL1END3
INT_R_X5Y95.SS2BEG2.EL1END2
INT_R_X5Y93.SW2BEG2.SS2END2
INT_L_X4Y92.SW2BEG2.SW2END2
INT_R_X3Y91.IMUX28.SW2END2
CLBLM_R_X3Y91.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X3Y95.IMUX40.SL1END0
CLBLM_R_X3Y95.CLBLM_M_D1.CLBLM_IMUX40
INT_R_X3Y96.IMUX0.LOGIC_OUTS0
CLBLM_R_X3Y96.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y96.CLBLM_LOGIC_OUTS0.CLBLM_L_AQ
INT_R_X3Y96.SL1BEG0.LOGIC_OUTS0
INT_R_X3Y95.SW2BEG0.SL1END0
INT_L_X2Y94.SS6BEG0.SW2END0
INT_L_X2Y88.SS2BEG0.SS6END0
INT_L_X2Y86.SE2BEG0.SS2END0
INT_R_X3Y85.SE6BEG0.SE2END0
INT_R_X5Y81.SE6BEG0.SE6END0
INT_R_X7Y77.SS2BEG0.SE6END0
INT_R_X7Y75.IMUX9.SS2END0
CLBLM_R_X7Y75.CLBLM_L_A5.CLBLM_IMUX9

# routing for net uart_state_dbg[2]
INT_L_X4Y71.SW2BEG2.SS6END2
INT_R_X3Y70.SS2BEG2.SW2END2
INT_R_X3Y68.SW6BEG2.SS2END2
INT_R_X1Y64.ER1BEG3.SW6END2
INT_L_X2Y64.SL1BEG3.ER1END3
INT_L_X2Y63.IMUX_L14.SL1END3
CLBLL_L_X2Y63.CLBLL_L_B1.CLBLL_IMUX14
CLBLM_R_X3Y91.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y91.SL1BEG2.LOGIC_OUTS20
INT_R_X3Y90.SW2BEG2.SL1END2
INT_L_X2Y89.SS2BEG2.SW2END2
INT_L_X2Y87.SE6BEG2.SS2END2
INT_L_X4Y83.SS6BEG2.SE6END2
INT_L_X4Y77.SS6BEG2.SS6END2
INT_L_X4Y71.SL1BEG2.SS6END2
INT_L_X4Y70.IMUX_L37.SL1END2
CLBLL_L_X4Y70.CLBLL_L_D4.CLBLL_IMUX37

# routing for net tpu_inst.mlp_state_ctrl[1]
INT_R_X3Y70.SW2BEG0.NW2END1
INT_L_X2Y69.SE2BEG0.SW2END0
INT_R_X3Y68.NR1BEG0.SE2END0
INT_R_X3Y69.BYP_ALT1.NR1END0
INT_R_X3Y69.BYP1.BYP_ALT1
CLBLM_R_X3Y69.CLBLM_M_AX.CLBLM_BYP1
INT_R_X3Y66.ER1BEG_S0.SW2END3
INT_L_X4Y67.ER1BEG1.ER1END0
INT_R_X5Y67.SS2BEG1.ER1END1
INT_R_X5Y65.IMUX3.SS2END1
CLBLM_R_X5Y65.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y69.NW2BEG1.NL1END1
INT_R_X3Y70.IMUX26.NW2END1
CLBLM_R_X3Y70.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y71.IMUX_L3.NN2END1
CLBLL_L_X4Y71.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X3Y62.ER1BEG_S0.SW6END3
INT_L_X4Y63.IMUX_L33.ER1END0
CLBLL_L_X4Y63.CLBLL_L_C1.CLBLL_IMUX33
INT_R_X3Y65.FAN_ALT3.WW2END3
INT_R_X3Y65.FAN_BOUNCE3.FAN_ALT3
INT_R_X3Y65.BYP_ALT5.FAN_BOUNCE3
INT_R_X3Y65.BYP5.BYP_ALT5
CLBLM_R_X3Y65.CLBLM_L_BX.CLBLM_BYP5
INT_R_X5Y51.SS6BEG2.SW6END2
INT_R_X5Y45.WW2BEG2.SS6END2
INT_R_X3Y45.IMUX37.WW2END2
CLBLM_R_X3Y45.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y68.IMUX30.WR1END3
CLBLM_R_X3Y68.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y68.IMUX46.WR1END3
CLBLM_R_X3Y68.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y57.NW6BEG2.NN2END2
INT_R_X1Y61.NE2BEG2.NW6END2
INT_L_X2Y62.WW4BEG2.NE2END2
INT_R_X1Y62.SS6BEG2.EE4END2
INT_R_X1Y56.SE2BEG2.SS6END2
INT_L_X2Y55.IMUX_L36.SE2END2
CLBLL_L_X2Y55.CLBLL_L_D2.CLBLL_IMUX36
INT_R_X3Y67.IMUX21.SW2END2
CLBLM_R_X3Y67.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y59.NW2BEG0.SW2END_N0_3
INT_L_X2Y59.IMUX_L39.NW2END_S0_0
CLBLL_L_X2Y59.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X5Y66.SL1BEG3.SE2END3
INT_R_X5Y65.WW2BEG3.SL1END3
INT_R_X3Y66.IMUX16.WW2END_N0_3
CLBLM_R_X3Y66.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y68.EE2BEG2.LOGIC_OUTS_L20
INT_L_X6Y68.SW6BEG2.EE2END2
INT_L_X4Y64.WW2BEG2.SW6END2
INT_L_X2Y64.IMUX_L46.WW2END2
CLBLL_L_X2Y64.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y58.IMUX26.SR1BEG_S0
CLBLM_R_X3Y58.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X3Y58.SL1BEG3.SW2END3
INT_R_X3Y57.IMUX30.SL1END3
CLBLM_R_X3Y57.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y55.NN2BEG2.WW2END1
INT_R_X3Y57.IMUX36.NN2END2
CLBLM_R_X3Y57.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y48.IMUX_L39.WL1END3
CLBLL_L_X4Y48.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y56.SS2BEG3.SS6END3
INT_R_X3Y54.SS6BEG3.SS2END3
INT_R_X3Y48.SL1BEG3.SS6END3
INT_R_X3Y47.IMUX46.SL1END3
CLBLM_R_X3Y47.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y50.IMUX20.WL1END1
CLBLM_R_X3Y50.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y48.IMUX19.WW2END1
CLBLM_R_X3Y48.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y60.SE2BEG3.SS2END3
INT_L_X4Y59.SW2BEG3.SE2END3
INT_R_X3Y58.SR1BEG_S0.SW2END3
INT_R_X3Y58.SS2BEG0.SR1BEG_S0
INT_R_X3Y56.FAN_ALT2.SS2END0
INT_R_X3Y56.FAN_BOUNCE2.FAN_ALT2
INT_R_X3Y55.IMUX46.FAN_BOUNCE_S3_2
CLBLM_R_X3Y55.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y49.SR1BEG1.SS6END0
INT_R_X5Y48.WW2BEG1.SR1END1
INT_R_X3Y48.IMUX3.WW2END1
CLBLM_R_X3Y48.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y68.WR1BEG3.LOGIC_OUTS_L20
INT_R_X3Y68.IMUX14.WR1END3
CLBLM_R_X3Y68.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y66.IMUX23.SW2END3
CLBLM_R_X3Y66.CLBLM_L_C3.CLBLM_IMUX23
INT_R_X3Y66.IMUX39.SW2END3
CLBLM_R_X3Y66.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X2Y63.IMUX_L20.SL1END2
CLBLL_L_X2Y63.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X4Y66.NW6BEG0.SW2END_N0_3
INT_L_X2Y69.SS6BEG3.NW6END_S0_0
INT_L_X2Y63.SS2BEG3.SS6END3
INT_L_X2Y61.IMUX_L39.SS2END3
CLBLL_L_X2Y61.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y61.IMUX30.SL1END3
CLBLM_R_X3Y61.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y68.SW6BEG2.LOGIC_OUTS_L20
INT_L_X2Y64.SL1BEG2.SW6END2
INT_L_X2Y63.IMUX_L37.SL1END2
CLBLL_L_X2Y63.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X3Y62.SS2BEG3.SW6END3
INT_R_X3Y60.IMUX30.SS2END3
CLBLM_R_X3Y60.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X3Y61.IMUX46.SL1END3
CLBLM_R_X3Y61.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X3Y61.WL1BEG2.SL1END3
INT_L_X2Y61.FAN_ALT5.WL1END2
INT_L_X2Y61.FAN_BOUNCE5.FAN_ALT5
INT_L_X2Y61.IMUX_L19.FAN_BOUNCE5
CLBLL_L_X2Y61.CLBLL_L_B2.CLBLL_IMUX19
INT_R_X3Y50.NR1BEG3.SS2END3
INT_R_X3Y51.IMUX23.NR1END3
CLBLM_R_X3Y51.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X4Y50.SW2BEG2.SW6END2
INT_R_X3Y49.IMUX37.SW2END2
CLBLM_R_X3Y49.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y62.SS6BEG3.SW6END3
INT_R_X3Y56.EE2BEG3.SS6END3
INT_R_X5Y56.EL1BEG2.EE2END3
INT_L_X6Y56.SS2BEG2.EL1END2
INT_L_X6Y54.SW6BEG2.SS2END2
INT_L_X4Y50.WL1BEG1.SW6END2
INT_R_X3Y50.IMUX19.WL1END1
CLBLM_R_X3Y50.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X4Y67.SW2BEG3.SR1END3
INT_R_X3Y66.EE4BEG3.SW2END3
INT_R_X7Y66.SS6BEG3.EE4END3
INT_R_X7Y60.SW6BEG3.SS6END3
INT_R_X5Y56.SW6BEG3.SW6END3
INT_R_X3Y52.SS2BEG3.SW6END3
INT_R_X3Y50.IMUX46.SS2END3
CLBLM_R_X3Y50.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y55.WW2BEG1.WL1END1
INT_R_X3Y55.IMUX19.WW2END1
CLBLM_R_X3Y55.CLBLM_L_B2.CLBLM_IMUX19
INT_R_X3Y51.IMUX10.WL1END0
CLBLM_R_X3Y51.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X7Y55.WR1BEG3.EE4END2
INT_L_X6Y55.WL1BEG1.WR1END3
INT_R_X5Y55.IMUX27.WL1END1
CLBLM_R_X5Y55.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y67.LVB12.SW2END2
INT_R_X3Y55.EE4BEG2.LVB0
INT_R_X7Y55.SW6BEG2.EE4END2
INT_R_X5Y51.WL1BEG1.SW6END2
INT_L_X4Y51.WL1BEG0.WL1END1
INT_R_X3Y51.BYP_ALT1.WL1END0
INT_R_X3Y51.BYP1.BYP_ALT1
CLBLM_R_X3Y51.CLBLM_M_AX.CLBLM_BYP1
INT_L_X4Y66.IMUX_L14.WL1END2
CLBLL_L_X4Y66.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X4Y66.IMUX_L6.WL1END2
CLBLL_L_X4Y66.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y68.IMUX_L36.LOGIC_OUTS_L20
CLBLL_L_X4Y68.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y68.SW2BEG2.LOGIC_OUTS_L20
INT_R_X3Y67.IMUX6.SW2END2
CLBLM_R_X3Y67.CLBLM_L_A1.CLBLM_IMUX6
INT_R_X5Y66.WL1BEG2.SE2END3
INT_L_X4Y66.WR1BEG_S0.WL1END2
INT_R_X3Y67.IMUX16.WR1END0
CLBLM_R_X3Y67.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X4Y68.IMUX_L8.SR1END_N3_3
CLBLL_L_X4Y68.CLBLL_LL_A5.CLBLL_IMUX8
INT_R_X5Y66.SW2BEG3.SE2END3
INT_L_X4Y65.IMUX_L23.SW2END3
CLBLL_L_X4Y65.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X4Y69.IMUX_L37.NR1END2
CLBLL_L_X4Y69.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X4Y68.SR1BEG3.LOGIC_OUTS_L20
INT_L_X4Y67.SE2BEG3.SR1END3
INT_R_X5Y66.SW6BEG3.SE2END3
INT_R_X3Y62.SL1BEG3.SW6END3
INT_R_X3Y61.ER1BEG_S0.SL1END3
INT_L_X4Y62.NE2BEG0.ER1END0
INT_R_X5Y63.SE6BEG0.NE2END0
INT_R_X7Y59.SW6BEG0.SE6END0
INT_R_X5Y55.SS6BEG0.SW6END0
INT_R_X5Y49.WL1BEG_N3.SS6END0
INT_L_X4Y49.WR1BEG1.WL1END_N1_3
INT_R_X3Y49.IMUX33.WR1END1
CLBLM_R_X3Y49.CLBLM_L_C1.CLBLM_IMUX33
INT_L_X4Y69.IMUX_L26.NL1END1
CLBLL_L_X4Y69.CLBLL_L_B4.CLBLL_IMUX26
INT_L_X4Y68.NR1BEG2.LOGIC_OUTS_L20
INT_L_X4Y69.IMUX_L29.NR1END2
CLBLL_L_X4Y69.CLBLL_LL_C2.CLBLL_IMUX29
CLBLL_L_X4Y68.CLBLL_LOGIC_OUTS20.CLBLL_LL_AMUX
INT_L_X4Y68.NL1BEG1.LOGIC_OUTS_L20
INT_L_X4Y69.NN2BEG1.NL1END1
INT_L_X4Y71.NR1BEG1.NN2END1
INT_L_X4Y72.NW2BEG1.NR1END1
INT_R_X3Y73.SR1BEG1.NW2END1
INT_R_X3Y72.IMUX20.SR1END1
CLBLM_R_X3Y72.CLBLM_L_C2.CLBLM_IMUX20

# routing for net led_next[14]
# routing for net $techmap18734$abc$16524$auto$blifparse.cc:536:parse_blif$16531.A[3]
CLBLL_L_X4Y70.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X4Y70.IMUX_L2.LOGIC_OUTS_L19
CLBLL_L_X4Y70.CLBLL_LL_A2.CLBLL_IMUX2

# routing for net uart_start_mlp_dbg
CLBLM_R_X3Y57.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X3Y57.NN2BEG1.LOGIC_OUTS23
INT_R_X3Y59.NE6BEG1.NN2END1
INT_R_X5Y63.NN6BEG1.NE6END1
INT_R_X5Y69.NW2BEG1.NN6END1
INT_L_X4Y70.IMUX_L1.NW2END1
CLBLL_L_X4Y70.CLBLL_LL_A3.CLBLL_IMUX1

# routing for net uart_rx_valid_dbg
INT_L_X6Y64.SE2BEG2.SS6END2
INT_R_X7Y63.EL1BEG1.SE2END2
INT_L_X8Y63.SS2BEG1.EL1END1
INT_L_X8Y61.FAN_ALT7.SS2END1
INT_L_X8Y61.FAN_L7.FAN_ALT7
CLBLM_L_X8Y61.CLBLM_M_CE.CLBLM_FAN7
INT_R_X3Y60.SS2BEG0.SW6END0
INT_R_X3Y58.BYP_ALT0.SS2END0
INT_R_X3Y58.BYP_BOUNCE0.BYP_ALT0
INT_R_X3Y58.FAN_ALT7.BYP_BOUNCE0
INT_R_X3Y58.FAN7.FAN_ALT7
CLBLM_R_X3Y58.CLBLM_M_CE.CLBLM_FAN7
INT_R_X7Y69.NL1BEG_N3.NR1END0
INT_R_X7Y69.NW2BEG3.NL1BEG_N3
INT_L_X6Y70.SS6BEG2.NW2END3
INT_L_X6Y64.SW6BEG2.SS6END2
INT_L_X4Y60.WL1BEG1.SW6END2
INT_R_X3Y60.FAN_ALT6.WL1END1
INT_R_X3Y60.FAN6.FAN_ALT6
CLBLM_R_X3Y60.CLBLM_L_CE.CLBLM_FAN6
INT_R_X7Y68.NE2BEG0.LOGIC_OUTS18
INT_L_X8Y69.NW6BEG0.NE2END0
INT_L_X6Y73.NN6BEG0.NW6END0
INT_L_X6Y79.NW6BEG0.NN6END0
INT_L_X4Y82.WW2BEG3.NW6END_S0_0
INT_L_X2Y83.IMUX_L16.WW2END_N0_3
CLBLL_L_X2Y83.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X6Y69.NE6BEG0.NW2END0
INT_L_X8Y73.NW6BEG0.NE6END0
INT_L_X6Y77.NW6BEG0.NW6END0
INT_L_X4Y81.WR1BEG1.NW6END0
INT_R_X3Y81.IMUX26.WR1END1
CLBLM_R_X3Y81.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X2Y80.IMUX_L30.SW2END3
CLBLL_L_X2Y80.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X7Y68.NN6BEG0.LOGIC_OUTS18
INT_R_X7Y74.NW6BEG0.NN6END0
INT_R_X5Y78.NW6BEG0.NW6END0
INT_R_X3Y81.SW2BEG3.NW6END_S0_0
INT_L_X2Y80.ER1BEG_S0.SW2END3
INT_R_X3Y81.IMUX41.ER1END0
CLBLM_R_X3Y81.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X7Y68.WR1BEG1.LOGIC_OUTS18
INT_L_X6Y68.NN2BEG1.WR1END1
INT_L_X6Y70.NN2BEG1.NN2END1
INT_L_X6Y72.NW6BEG1.NN2END1
INT_L_X4Y76.WL1BEG_N3.NW6END1
INT_R_X3Y75.IMUX39.WL1END3
CLBLM_R_X3Y75.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X6Y69.NW2BEG0.NW2END0
INT_R_X5Y69.WW2BEG3.NW2END_S0_0
INT_R_X3Y70.IMUX0.WW2END_N0_3
CLBLM_R_X3Y70.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X7Y68.SW6BEG0.LOGIC_OUTS18
INT_R_X5Y64.SW6BEG0.SW6END0
INT_R_X3Y60.NW2BEG1.SW6END0
INT_L_X2Y61.IMUX_L10.NW2END1
CLBLL_L_X2Y61.CLBLL_L_A4.CLBLL_IMUX10
INT_R_X7Y68.SS2BEG0.LOGIC_OUTS18
INT_R_X7Y66.SW2BEG0.SS2END0
INT_L_X6Y65.SW6BEG0.SW2END0
INT_L_X4Y61.WL1BEG_N3.SW6END0
INT_R_X3Y61.IMUX16.WL1END_N1_3
CLBLM_R_X3Y61.CLBLM_L_B3.CLBLM_IMUX16
INT_R_X7Y68.NW2BEG0.LOGIC_OUTS18
INT_L_X6Y68.SS6BEG3.NW2END_S0_0
INT_L_X6Y62.SS6BEG3.SS6END3
INT_L_X6Y56.WL1BEG2.SS6END3
INT_R_X5Y56.IMUX29.WL1END2
CLBLM_R_X5Y56.CLBLM_M_C2.CLBLM_IMUX29
CLBLM_R_X7Y68.CLBLM_LOGIC_OUTS18.CLBLM_L_CMUX
INT_R_X7Y68.NR1BEG0.LOGIC_OUTS18
INT_R_X7Y69.NW2BEG0.NR1END0
INT_L_X6Y69.WW2BEG3.NW2END_S0_0
INT_L_X4Y70.IMUX_L8.WW2END_N0_3
CLBLL_L_X4Y70.CLBLL_LL_A5.CLBLL_IMUX8

# routing for net tpu_inst.mlp_u.ap_col1.s2_data[11]
INT_L_X2Y86.IMUX_L40.ER1END0
CLBLL_L_X2Y86.CLBLL_LL_D1.CLBLL_IMUX40
CLBLM_R_X3Y84.CLBLM_LOGIC_OUTS3.CLBLM_L_DQ
INT_R_X3Y84.NW2BEG3.LOGIC_OUTS3
INT_L_X2Y85.WW4BEG3.NW2END3
INT_R_X1Y85.ER1BEG_S0.EE4END3
INT_L_X2Y86.EL1BEG_N3.ER1END0
INT_R_X3Y85.NE2BEG3.EL1END3
INT_L_X4Y86.EE4BEG3.NE2END3
INT_L_X8Y86.ER1BEG_S0.EE4END3
INT_R_X9Y87.IMUX17.ER1END0

# routing for net debug_led_test[0]
INT_L_X4Y58.NL1BEG0.WW2END0
INT_L_X4Y59.WR1BEG1.NL1END0
INT_R_X3Y59.NL1BEG0.WR1END1
INT_R_X3Y59.IMUX39.NL1END_S3_0
CLBLM_R_X3Y59.CLBLM_L_D3.CLBLM_IMUX39
INT_L_X10Y52.EL1BEG1.LOGIC_OUTS_L16
INT_R_X11Y52.NR1BEG1.EL1END1
INT_R_X11Y53.NW2BEG1.NR1END1
INT_L_X10Y54.WW2BEG0.NW2END1
INT_L_X8Y54.NW6BEG1.WW2END0
INT_L_X6Y58.WW2BEG0.NW6END1
INT_L_X4Y58.IMUX_L25.WW2END0
CLBLL_L_X4Y58.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y72.WL1BEG2.NW6END_S0_0
INT_R_X3Y72.IMUX21.WL1END2
CLBLM_R_X3Y72.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X4Y68.IMUX_L45.EL1END3
CLBLL_L_X4Y68.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X6Y52.NN2BEG2.WW4END2
INT_L_X6Y54.NN2BEG2.NN2END2
INT_L_X6Y56.NN2BEG2.NN2END2
INT_L_X6Y58.NN2BEG2.NN2END2
INT_L_X6Y60.NN2BEG2.NN2END2
INT_L_X6Y62.NW2BEG2.NN2END2
INT_R_X5Y63.SR1BEG2.NW2END2
INT_R_X5Y62.IMUX21.SR1END2
CLBLM_R_X5Y62.CLBLM_L_C4.CLBLM_IMUX21
INT_L_X6Y69.WW4BEG0.NW6END0
INT_L_X2Y68.ER1BEG_S0.WW4END_S0_0
INT_R_X3Y69.EL1BEG_N3.ER1END0
INT_L_X4Y68.IMUX_L29.EL1END3
CLBLL_L_X4Y68.CLBLL_LL_C2.CLBLL_IMUX29
INT_L_X6Y68.WW2BEG3.NW6END_S0_0
INT_L_X4Y69.IMUX_L40.WW2END_N0_3
CLBLL_L_X4Y69.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X10Y71.LV_L18.NN6END0
INT_L_X10Y53.WW4BEG0.LV_L0
INT_L_X6Y53.LV_L0.WW4END0
INT_L_X6Y71.SW6BEG3.LV_L18
INT_L_X4Y68.NW2BEG0.SW6END_N0_3
INT_R_X3Y69.NN2BEG0.NW2END0
INT_R_X3Y71.IMUX16.NN2END0
CLBLM_R_X3Y71.CLBLM_L_B3.CLBLM_IMUX16
INT_L_X10Y51.WL1BEG2.SR1END3
INT_R_X9Y51.WW2BEG2.WL1END2
INT_R_X7Y51.NW6BEG3.WW2END2
INT_R_X5Y55.NL1BEG2.NW6END3
INT_R_X5Y56.IMUX36.NL1END2
CLBLM_R_X5Y56.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X8Y51.WL1BEG2.WW2END3
INT_R_X7Y51.NW2BEG3.WL1END2
INT_L_X6Y52.WW2BEG2.NW2END3
INT_L_X4Y52.IMUX_L22.WW2END2
CLBLL_L_X4Y52.CLBLL_LL_C3.CLBLL_IMUX22
INT_L_X10Y52.WW4BEG2.LOGIC_OUTS_L16
INT_L_X6Y52.SS2BEG1.WW4END2
INT_L_X6Y50.NW6BEG2.SS2END1
INT_L_X4Y54.NN6BEG2.NW6END2
INT_L_X4Y60.NR1BEG2.NN6END2
INT_L_X4Y61.IMUX_L21.NR1END2
CLBLL_L_X4Y61.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X8Y78.NW6BEG3.LV_L18
INT_L_X6Y82.SW2BEG2.NW6END3
INT_R_X5Y81.IMUX37.SW2END2
CLBLM_R_X5Y81.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X10Y56.NW6BEG0.NE6END0
INT_L_X8Y60.LV_L0.NW6END0
INT_L_X8Y69.NW6BEG1.LV_L9
INT_L_X6Y73.EL1BEG0.NW6END1
INT_R_X7Y73.NE2BEG0.EL1END0
INT_L_X8Y74.NW2BEG0.NE2END0
INT_R_X7Y75.IMUX24.NW2END0
CLBLM_R_X7Y75.CLBLM_M_B5.CLBLM_IMUX24
INT_L_X10Y59.NN2BEG0.NN2END0
INT_L_X10Y61.NW6BEG0.NN2END0
INT_L_X8Y65.NW6BEG0.NW6END0
INT_L_X6Y69.NW6BEG0.NW6END0
INT_L_X4Y72.SR1BEG_S0.NW6END_S0_0
INT_L_X4Y72.SE2BEG0.SR1BEG_S0
INT_R_X5Y71.WL1BEG_N3.SE2END0
INT_L_X4Y70.IMUX_L46.WL1END3
CLBLL_L_X4Y70.CLBLL_L_D5.CLBLL_IMUX46
CLBLM_L_X10Y52.CLBLM_LOGIC_OUTS16.CLBLM_L_AMUX
INT_L_X10Y52.SR1BEG3.LOGIC_OUTS_L16
INT_L_X10Y51.WW2BEG3.SR1END3
INT_L_X8Y52.NE6BEG0.WW2END_N0_3
INT_L_X10Y56.NR1BEG0.NE6END0
INT_L_X10Y57.NN2BEG0.NR1END0
INT_L_X10Y59.NN6BEG0.NN2END0
INT_L_X10Y65.NN6BEG0.NN6END0
INT_L_X10Y71.NN6BEG0.NN6END0
INT_L_X10Y77.NW6BEG0.NN6END0
INT_L_X8Y80.WL1BEG2.NW6END_S0_0
INT_R_X7Y80.IMUX44.WL1END2
CLBLM_R_X7Y80.CLBLM_M_D4.CLBLM_IMUX44

# routing for net led_next[15]
# routing for net sw_sync2[15]
INT_L_X4Y59.WR1BEG2.NW6END1
INT_R_X3Y59.IMUX36.WR1END2
CLBLM_R_X3Y59.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X10Y52.SL1BEG0.ER1END0
INT_L_X10Y51.WW2BEG0.SL1END0
INT_L_X8Y51.NW6BEG1.WW2END0
INT_L_X6Y55.NW6BEG1.NW6END1
INT_L_X4Y59.WL1BEG_N3.NW6END1
INT_R_X3Y59.IMUX0.WL1END_N1_3
CLBLM_R_X3Y59.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X3Y62.NW2BEG3.WW4END3
INT_L_X2Y63.IMUX_L13.NW2END3
CLBLL_L_X2Y63.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X7Y76.SW6BEG3.LV18
INT_R_X5Y72.WW2BEG3.SW6END3
INT_R_X3Y72.IMUX23.WW2END3
CLBLM_R_X3Y72.CLBLM_L_C3.CLBLM_IMUX23
INT_L_X10Y58.NN6BEG0.LV_L0
INT_L_X10Y64.NW6BEG0.NN6END0
INT_L_X8Y68.NW6BEG0.NW6END0
INT_L_X6Y72.NW6BEG0.NW6END0
INT_L_X4Y75.WL1BEG2.NW6END_S0_0
INT_R_X3Y75.IMUX6.WL1END2
CLBLM_R_X3Y75.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y68.IMUX_L5.WW2END2
CLBLL_L_X4Y68.CLBLL_L_A6.CLBLL_IMUX5
INT_R_X11Y52.SS2BEG3.ER1END3
INT_R_X11Y51.NW6BEG0.SS2END_N0_3
INT_R_X9Y55.NW6BEG0.NW6END0
INT_R_X7Y58.SW2BEG3.NW6END_S0_0
INT_L_X6Y58.NW6BEG0.SW2END_N0_3
INT_L_X4Y62.WR1BEG1.NW6END0
INT_R_X3Y62.BYP_ALT1.WR1END1
INT_R_X3Y62.BYP1.BYP_ALT1
CLBLM_R_X3Y62.CLBLM_M_AX.CLBLM_BYP1
INT_L_X4Y68.IMUX_L28.NW2END2
CLBLL_L_X4Y68.CLBLL_LL_C4.CLBLL_IMUX28
INT_L_X2Y62.IMUX_L3.WL1END1
CLBLL_L_X2Y62.CLBLL_L_A2.CLBLL_IMUX3
INT_R_X7Y62.WW4BEG3.NW6END3
INT_R_X3Y62.WL1BEG1.WW4END3
INT_L_X2Y62.IMUX_L19.WL1END1
CLBLL_L_X2Y62.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X10Y54.NN6BEG3.NW2END3
INT_L_X10Y60.NW6BEG3.NN6END3
INT_L_X8Y64.NW6BEG3.NW6END3
INT_L_X6Y68.WW2BEG2.NW6END3
INT_L_X4Y68.IMUX_L13.WW2END2
CLBLL_L_X4Y68.CLBLL_L_B6.CLBLL_IMUX13
INT_L_X10Y56.NN2BEG3.NN2END3
INT_L_X10Y58.NW6BEG3.NN2END3
INT_L_X8Y62.NW6BEG3.NW6END3
INT_L_X6Y66.NW6BEG3.NW6END3
INT_L_X4Y70.WL1BEG1.NW6END3
INT_R_X3Y70.IMUX34.WL1END1
CLBLM_R_X3Y70.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X8Y64.NW6BEG0.NW6END0
INT_L_X6Y68.NW6BEG0.NW6END0
INT_L_X4Y71.WL1BEG2.NW6END_S0_0
INT_R_X3Y71.IMUX14.WL1END2
CLBLM_R_X3Y71.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X5Y56.IMUX12.WL1END1
CLBLM_R_X5Y56.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X10Y53.SW6BEG2.LVB_L0
INT_L_X8Y49.NW6BEG3.SW6END2
INT_L_X6Y53.SW2BEG2.NW6END3
INT_R_X5Y52.IMUX5.SW2END2
CLBLM_R_X5Y52.CLBLM_L_A6.CLBLM_IMUX5
INT_R_X9Y51.ER1BEG_S0.WW2END3
INT_L_X10Y52.NE2BEG0.ER1END0
INT_R_X11Y53.WR1BEG1.NE2END0
INT_L_X10Y53.WW2BEG0.WR1END1
INT_L_X8Y53.NW6BEG1.WW2END0
INT_L_X6Y57.NW6BEG1.NW6END1
INT_L_X4Y61.WR1BEG2.NW6END1
INT_R_X3Y61.IMUX13.WR1END2
CLBLM_R_X3Y61.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X10Y56.NW6BEG3.NN2END3
INT_L_X8Y60.SW6BEG2.NW6END3
INT_L_X6Y56.WL1BEG1.SW6END2
INT_R_X5Y56.IMUX35.WL1END1
CLBLM_R_X5Y56.CLBLM_M_C6.CLBLM_IMUX35
INT_R_X9Y54.NW6BEG0.NN2END0
INT_R_X7Y58.LV0.NW6END0
INT_R_X7Y76.NW6BEG3.LV18
INT_R_X5Y80.NL1BEG2.NW6END3
INT_R_X5Y81.IMUX36.NL1END2
CLBLM_R_X5Y81.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X10Y60.NW6BEG0.NN6END0
INT_L_X8Y64.LV_L0.NW6END0
INT_L_X8Y82.NW6BEG3.LV_L18
INT_L_X6Y86.SW2BEG2.NW6END3
INT_R_X5Y85.IMUX5.SW2END2
CLBLM_R_X5Y85.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X10Y52.NE2BEG2.LOGIC_OUTS_L6
INT_R_X11Y53.WR1BEG3.NE2END2
INT_L_X10Y53.LVB_L0.WR1END3
INT_L_X10Y65.NN6BEG2.LVB_L12
INT_L_X10Y71.NW6BEG2.NN6END2
INT_L_X8Y75.WR1BEG3.NW6END2
INT_R_X7Y75.IMUX15.WR1END3
CLBLM_R_X7Y75.CLBLM_M_B1.CLBLM_IMUX15
INT_R_X11Y52.NR1BEG3.ER1END3
INT_R_X11Y53.NW2BEG3.NR1END3
INT_L_X10Y54.LH12.NW2END3
INT_L_X10Y54.NN6BEG0.LH12
INT_L_X10Y60.NN6BEG0.NN6END0
INT_L_X10Y66.NN6BEG0.NN6END0
INT_L_X10Y72.NW6BEG0.NN6END0
INT_L_X8Y75.WL1BEG2.NW6END_S0_0
INT_R_X7Y75.IMUX5.WL1END2
CLBLM_R_X7Y75.CLBLM_L_A6.CLBLM_IMUX5
INT_L_X4Y70.IMUX_L36.NE2END2
CLBLL_L_X4Y70.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X10Y53.NE2BEG3.EL1END3
INT_R_X11Y54.NW6BEG3.NE2END3
INT_R_X9Y58.NW6BEG3.NW6END3
INT_R_X7Y62.NW6BEG3.NW6END3
INT_R_X5Y66.NL1BEG2.NW6END3
INT_R_X5Y67.NW2BEG2.NL1END2
INT_L_X4Y68.NW2BEG2.NW2END2
INT_R_X3Y69.NE2BEG2.NW2END2
INT_L_X4Y70.IMUX_L4.NE2END2
CLBLL_L_X4Y70.CLBLL_LL_A6.CLBLL_IMUX4
CLBLM_L_X10Y52.CLBLM_LOGIC_OUTS6.CLBLM_M_CQ
INT_L_X10Y52.ER1BEG3.LOGIC_OUTS_L6
INT_R_X11Y52.SL1BEG3.ER1END3
INT_R_X11Y51.WW2BEG3.SL1END3
INT_R_X9Y52.NN2BEG0.WW2END_N0_3
INT_R_X9Y54.EL1BEG_N3.NN2END0
INT_L_X10Y53.NR1BEG3.EL1END3
INT_L_X10Y54.NN2BEG3.NR1END3
INT_L_X10Y56.NE2BEG3.NN2END3
INT_R_X11Y57.WR1BEG_S0.NE2END3
INT_L_X10Y58.LV_L0.WR1END0
INT_L_X10Y76.NW6BEG3.LV_L18
INT_L_X8Y80.WL1BEG1.NW6END3
INT_R_X7Y80.IMUX4.WL1END1
CLBLM_R_X7Y80.CLBLM_M_A6.CLBLM_IMUX4

# routing for net sw_sync2[14]
INT_R_X3Y59.IMUX42.WL1END1
CLBLM_R_X3Y59.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X7Y64.SW6BEG2.NW6END3
INT_R_X5Y60.SW2BEG2.SW6END2
INT_L_X4Y59.WL1BEG1.SW2END2
INT_R_X3Y59.IMUX3.WL1END1
CLBLM_R_X3Y59.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X10Y52.SS2BEG2.LOGIC_OUTS_L20
INT_L_X10Y50.SW2BEG2.SS2END2
INT_R_X9Y49.NW6BEG3.SW2END2
INT_R_X7Y53.NW6BEG3.NW6END3
INT_R_X5Y57.NW2BEG3.NW6END3
INT_L_X4Y58.IMUX_L14.NW2END3
CLBLL_L_X4Y58.CLBLL_L_B1.CLBLL_IMUX14
INT_L_X2Y62.NL1BEG0.WL1END0
INT_L_X2Y63.IMUX_L16.NL1END0
CLBLL_L_X2Y63.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X7Y76.SW6BEG2.LVB12
INT_R_X5Y72.WW2BEG2.SW6END2
INT_R_X3Y72.FAN_ALT1.WW2END2
INT_R_X3Y72.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y72.IMUX34.FAN_BOUNCE1
CLBLM_R_X3Y72.CLBLM_L_C6.CLBLM_IMUX34
INT_L_X10Y52.WW2BEG3.SL1END3
INT_L_X8Y53.NW6BEG0.WW2END_N0_3
INT_L_X6Y57.LV_L0.NW6END0
INT_L_X6Y66.NW6BEG1.LV_L9
INT_L_X4Y70.NW6BEG1.NW6END1
INT_L_X2Y74.NE2BEG1.NW6END1
INT_R_X3Y75.IMUX10.NE2END1
CLBLM_R_X3Y75.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X10Y54.NE2BEG3.NN2END3
INT_R_X11Y55.NW6BEG3.NE2END3
INT_R_X9Y59.NW6BEG3.NW6END3
INT_R_X7Y63.NW6BEG3.NW6END3
INT_R_X5Y67.NW2BEG3.NW6END3
INT_L_X4Y68.IMUX_L38.NW2END3
CLBLL_L_X4Y68.CLBLL_LL_D3.CLBLL_IMUX38
INT_L_X4Y68.IMUX_L9.FAN_BOUNCE5
CLBLL_L_X4Y68.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y62.IMUX20.WL1END1
CLBLM_R_X5Y62.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y62.IMUX11.WW2END1
CLBLM_R_X3Y62.CLBLM_M_A4.CLBLM_IMUX11
INT_L_X4Y68.IMUX_L35.EL1END2
CLBLL_L_X4Y68.CLBLL_LL_C6.CLBLL_IMUX35
INT_R_X3Y62.WL1BEG0.WW2END1
INT_L_X2Y62.BYP_ALT0.WL1END0
INT_L_X2Y62.BYP_L0.BYP_ALT0
CLBLL_L_X2Y62.CLBLL_L_AX.CLBLL_BYP0
INT_L_X4Y68.IMUX_L17.FAN_BOUNCE5
CLBLL_L_X4Y68.CLBLL_LL_B3.CLBLL_IMUX17
INT_R_X7Y64.WW4BEG3.NW6END3
INT_R_X3Y64.NN2BEG3.WW4END3
INT_R_X3Y66.NN2BEG3.NN2END3
INT_R_X3Y68.EL1BEG2.NN2END3
INT_L_X4Y68.FAN_ALT5.EL1END2
INT_L_X4Y68.FAN_BOUNCE5.FAN_ALT5
INT_L_X4Y68.IMUX_L25.FAN_BOUNCE5
CLBLL_L_X4Y68.CLBLL_L_B5.CLBLL_IMUX25
INT_R_X3Y70.IMUX20.NR1END2
CLBLM_R_X3Y70.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X3Y70.NR1BEG2.NR1END2
INT_R_X3Y71.IMUX13.NR1END2
CLBLM_R_X3Y71.CLBLM_L_B6.CLBLM_IMUX13
INT_L_X10Y52.NW6BEG2.LOGIC_OUTS_L20
INT_L_X8Y56.WL1BEG0.NW6END2
INT_R_X7Y56.WW2BEG0.WL1END0
INT_R_X5Y56.IMUX41.WW2END0
CLBLM_R_X5Y56.CLBLM_L_D1.CLBLM_IMUX41
INT_R_X5Y56.IMUX27.WR1END2
CLBLM_R_X5Y56.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X9Y52.WL1BEG1.WR1END3
INT_L_X8Y52.WL1BEG0.WL1END1
INT_R_X7Y52.WW2BEG0.WL1END0
INT_R_X5Y52.IMUX9.WW2END0
CLBLM_R_X5Y52.CLBLM_L_A5.CLBLM_IMUX9
INT_R_X5Y62.SW2BEG1.WL1END1
INT_L_X4Y61.IMUX_L20.SW2END1
CLBLL_L_X4Y61.CLBLL_L_C2.CLBLL_IMUX20
INT_L_X10Y54.NW6BEG3.NN2END3
INT_L_X8Y58.NW6BEG3.NW6END3
INT_L_X6Y62.WL1BEG1.NW6END3
INT_R_X5Y62.WW2BEG1.WL1END1
INT_R_X3Y62.SR1BEG2.WW2END1
INT_R_X3Y61.IMUX14.SR1END2
CLBLM_R_X3Y61.CLBLM_L_B1.CLBLM_IMUX14
INT_L_X10Y52.NN2BEG3.WR1END3
INT_L_X10Y54.SR1BEG3.NN2END3
INT_L_X10Y53.SL1BEG3.SR1END3
INT_L_X10Y52.SR1BEG_S0.SL1END3
INT_L_X10Y52.WW2BEG0.SR1BEG_S0
INT_L_X8Y52.NW6BEG1.WW2END0
INT_L_X6Y56.WR1BEG2.NW6END1
INT_R_X5Y56.IMUX28.WR1END2
CLBLM_R_X5Y56.CLBLM_M_C4.CLBLM_IMUX28
INT_R_X5Y81.IMUX42.NL1END1
CLBLM_R_X5Y81.CLBLM_L_D6.CLBLM_IMUX42
INT_R_X7Y76.NW6BEG2.LVB12
INT_R_X5Y80.NL1BEG1.NW6END2
INT_R_X5Y81.NN2BEG1.NL1END1
INT_R_X5Y83.NL1BEG0.NN2END1
INT_R_X5Y84.NR1BEG0.NL1END0
INT_R_X5Y85.IMUX0.NR1END0
CLBLM_R_X5Y85.CLBLM_L_A3.CLBLM_IMUX0
INT_R_X7Y75.IMUX12.NN2END2
CLBLM_R_X7Y75.CLBLM_M_B6.CLBLM_IMUX12
INT_L_X10Y52.WR1BEG3.LOGIC_OUTS_L20
INT_R_X9Y52.NN2BEG3.WR1END3
INT_R_X9Y54.NN6BEG3.NN2END3
INT_R_X9Y60.NW6BEG3.NN6END3
INT_R_X7Y64.LVB0.NW6END3
INT_R_X7Y76.SE6BEG2.LVB12
INT_R_X9Y72.WL1BEG1.SE6END2
INT_L_X8Y72.NW2BEG2.WL1END1
INT_R_X7Y73.NN2BEG2.NW2END2
INT_R_X7Y75.BYP_ALT2.NN2END2
INT_R_X7Y75.BYP_BOUNCE2.BYP_ALT2
INT_R_X7Y75.IMUX6.BYP_BOUNCE2
CLBLM_R_X7Y75.CLBLM_L_A1.CLBLM_IMUX6
INT_L_X4Y70.IMUX_L42.EL1END1
CLBLL_L_X4Y70.CLBLL_L_D6.CLBLL_IMUX42
INT_R_X11Y52.NR1BEG2.NR1END2
INT_R_X11Y53.NN2BEG2.NR1END2
INT_R_X11Y55.WW4BEG2.NN2END2
INT_R_X7Y55.NW6BEG2.WW4END2
INT_R_X5Y59.NW6BEG2.NW6END2
INT_R_X3Y63.NN6BEG2.NW6END2
INT_R_X3Y69.NR1BEG2.NN6END2
INT_R_X3Y70.EL1BEG1.NR1END2
INT_L_X4Y70.IMUX_L11.EL1END1
CLBLL_L_X4Y70.CLBLL_LL_A4.CLBLL_IMUX11
CLBLM_L_X10Y52.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_L_X10Y52.SE2BEG2.LOGIC_OUTS_L20
INT_R_X11Y51.NR1BEG2.SE2END2
INT_R_X11Y52.WR1BEG3.NR1END2
INT_L_X10Y52.LVB_L0.WR1END3
INT_L_X10Y64.LVB_L0.LVB_L12
INT_L_X10Y76.NW6BEG2.LVB_L12
INT_L_X8Y80.WL1BEG0.NW6END2
INT_R_X7Y80.IMUX1.WL1END0
CLBLM_R_X7Y80.CLBLM_M_A3.CLBLM_IMUX1

# routing for net debug_led_test[11]
INT_R_X3Y59.IMUX41.WL1END0
CLBLM_R_X3Y59.CLBLM_L_D1.CLBLM_IMUX41
INT_L_X10Y52.SL1BEG1.LOGIC_OUTS_L23
INT_L_X10Y51.WW2BEG1.SL1END1
INT_L_X8Y51.NW6BEG2.WW2END1
INT_L_X6Y55.NW6BEG2.NW6END2
INT_L_X4Y59.WL1BEG0.NW6END2
INT_R_X3Y59.IMUX10.WL1END0
CLBLM_R_X3Y59.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y57.NW2BEG0.WR1END0
INT_L_X4Y58.IMUX_L16.NW2END0
CLBLL_L_X4Y58.CLBLL_L_B3.CLBLL_IMUX16
INT_R_X3Y62.NW2BEG1.WL1END0
INT_L_X2Y63.IMUX_L25.NW2END1
CLBLL_L_X2Y63.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y72.WL1BEG0.NW6END2
INT_R_X3Y72.IMUX33.WL1END0
CLBLM_R_X3Y72.CLBLM_L_C1.CLBLM_IMUX33
INT_R_X11Y56.NW2BEG0.NN2END0
INT_L_X10Y57.NN6BEG0.NW2END0
INT_L_X10Y63.NW6BEG0.NN6END0
INT_L_X8Y67.NW6BEG0.NW6END0
INT_L_X6Y71.NW6BEG0.NW6END0
INT_L_X4Y75.WR1BEG1.NW6END0
INT_R_X3Y75.IMUX3.WR1END1
CLBLM_R_X3Y75.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y68.IMUX_L47.SW2END3
CLBLL_L_X4Y68.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X10Y52.NR1BEG1.LOGIC_OUTS_L23
INT_L_X10Y53.NN2BEG1.NR1END1
INT_L_X10Y55.NE2BEG1.NN2END1
INT_R_X11Y56.NW6BEG1.NE2END1
INT_R_X9Y60.NW6BEG1.NW6END1
INT_R_X7Y64.NW6BEG1.NW6END1
INT_R_X5Y68.WL1BEG_N3.NW6END1
INT_L_X4Y68.IMUX_L0.WL1END_N1_3
CLBLL_L_X4Y68.CLBLL_L_A3.CLBLL_IMUX0
INT_L_X10Y52.SR1BEG2.LOGIC_OUTS_L23
INT_L_X10Y51.WW2BEG2.SR1END2
INT_L_X8Y51.NN6BEG3.WW2END2
INT_L_X8Y57.NW6BEG3.NN6END3
INT_L_X6Y61.NW2BEG3.NW6END3
INT_R_X5Y62.IMUX30.NW2END3
CLBLM_R_X5Y62.CLBLM_L_C5.CLBLM_IMUX30
INT_L_X4Y62.WL1BEG0.NW6END2
INT_R_X3Y62.IMUX1.WL1END0
CLBLM_R_X3Y62.CLBLM_M_A3.CLBLM_IMUX1
INT_L_X4Y68.IMUX_L31.SW2END3
CLBLL_L_X4Y68.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X10Y52.NN2BEG1.LOGIC_OUTS_L23
INT_L_X10Y54.NW6BEG1.NN2END1
INT_L_X8Y58.WW2BEG0.NW6END1
INT_L_X6Y58.NW6BEG1.WW2END0
INT_L_X4Y62.WW2BEG0.NW6END1
INT_L_X2Y62.IMUX_L26.WW2END0
CLBLL_L_X2Y62.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X7Y69.WW2BEG3.NW6END_S0_0
INT_R_X5Y69.SW2BEG3.WW2END3
INT_L_X4Y68.IMUX_L15.SW2END3
CLBLL_L_X4Y68.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X10Y54.NE2BEG0.NW2END0
INT_R_X11Y55.NW6BEG0.NE2END0
INT_R_X9Y59.NN6BEG0.NW6END0
INT_R_X9Y64.WW2BEG3.NN6END_S1_0
INT_R_X7Y65.NW6BEG0.WW2END_N0_3
INT_R_X5Y68.WL1BEG2.NW6END_S0_0
INT_L_X4Y68.IMUX_L14.WL1END2
CLBLL_L_X4Y68.CLBLL_L_B1.CLBLL_IMUX14
INT_R_X3Y70.IMUX21.SR1END2
CLBLM_R_X3Y70.CLBLM_L_C4.CLBLM_IMUX21
INT_R_X3Y71.IMUX26.SW2END1
CLBLM_R_X3Y71.CLBLM_L_B4.CLBLM_IMUX26
INT_R_X11Y53.LV0.NR1END0
INT_R_X11Y53.NW6BEG0.LV0
INT_R_X9Y56.WW2BEG3.NW6END_S0_0
INT_R_X7Y56.WW2BEG3.WW2END3
INT_R_X5Y56.IMUX15.WW2END3
CLBLM_R_X5Y56.CLBLM_M_B1.CLBLM_IMUX15
INT_L_X10Y52.WW4BEG1.LOGIC_OUTS_L23
INT_L_X6Y52.WL1BEG_N3.WW4END1
INT_R_X5Y52.IMUX0.WL1END_N1_3
CLBLM_R_X5Y52.CLBLM_L_A3.CLBLM_IMUX0
INT_L_X8Y58.NW6BEG0.NW6END0
INT_L_X6Y61.WW2BEG3.NW6END_S0_0
INT_L_X4Y61.IMUX_L23.WW2END3
CLBLL_L_X4Y61.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X10Y52.SS2BEG1.LOGIC_OUTS_L23
INT_L_X10Y50.NW6BEG2.SS2END1
INT_L_X8Y54.NW6BEG2.NW6END2
INT_L_X6Y58.NW6BEG2.NW6END2
INT_L_X4Y62.SW2BEG1.NW6END2
INT_R_X3Y61.IMUX19.SW2END1
CLBLM_R_X3Y61.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X6Y56.WR1BEG_S0.NW6END3
INT_R_X5Y56.IMUX31.WR1END_S1_0
CLBLM_R_X5Y56.CLBLM_M_C5.CLBLM_IMUX31
INT_L_X10Y52.EL1BEG0.LOGIC_OUTS_L23
INT_R_X11Y52.NR1BEG0.EL1END0
INT_R_X11Y53.NW2BEG0.NR1END0
INT_L_X10Y54.NW6BEG0.NW2END0
INT_L_X8Y58.LV_L0.NW6END0
INT_L_X8Y76.NW6BEG3.LV_L18
INT_L_X6Y80.NW2BEG3.NW6END3
INT_R_X5Y81.IMUX46.NW2END3
CLBLM_R_X5Y81.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y80.NE6BEG0.NN6END0
INT_R_X7Y84.NW2BEG0.NE6END0
INT_L_X6Y85.WR1BEG1.NW2END0
INT_R_X5Y85.IMUX3.WR1END1
CLBLM_R_X5Y85.CLBLM_L_A2.CLBLM_IMUX3
INT_R_X7Y75.IMUX18.WR1END1
CLBLM_R_X7Y75.CLBLM_M_B2.CLBLM_IMUX18
INT_R_X5Y74.NE2BEG0.NW6END0
INT_L_X6Y75.EE2BEG0.NE2END0
INT_L_X8Y75.WR1BEG1.EE2END0
INT_R_X7Y75.IMUX10.WR1END1
CLBLM_R_X7Y75.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X10Y53.NL1BEG1.WR1END2
INT_L_X10Y54.NN2BEG1.NL1END1
INT_L_X10Y56.NN6BEG1.NN2END1
INT_L_X10Y62.NW6BEG1.NN6END1
INT_L_X8Y66.NW6BEG1.NW6END1
INT_L_X6Y70.WW2BEG0.NW6END1
INT_L_X4Y70.IMUX_L41.WW2END0
CLBLL_L_X4Y70.CLBLL_L_D1.CLBLL_IMUX41
INT_R_X11Y53.WR1BEG2.NE2END1
INT_L_X10Y53.WR1BEG3.WR1END2
INT_R_X9Y53.SW2BEG2.WR1END3
INT_L_X8Y52.NW6BEG3.SW2END2
INT_L_X6Y56.LVB_L0.NW6END3
INT_L_X6Y68.NW6BEG2.LVB_L12
INT_L_X4Y72.SW2BEG1.NW6END2
INT_R_X3Y71.SR1BEG2.SW2END1
INT_R_X3Y70.ER1BEG3.SR1END2
INT_L_X4Y70.IMUX_L7.ER1END3
CLBLL_L_X4Y70.CLBLL_LL_A1.CLBLL_IMUX7
CLBLM_L_X10Y52.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_L_X10Y52.NE2BEG1.LOGIC_OUTS_L23
INT_R_X11Y53.NL1BEG0.NE2END1
INT_R_X11Y54.NN2BEG0.NL1END0
INT_R_X11Y56.NN6BEG0.NN2END0
INT_R_X11Y62.NW6BEG0.NN6END0
INT_R_X9Y66.NW6BEG0.NW6END0
INT_R_X7Y70.NW6BEG0.NW6END0
INT_R_X5Y74.NN6BEG0.NW6END0
INT_R_X5Y80.EL1BEG_N3.NN6END0
INT_L_X6Y79.ER1BEG_S0.EL1END3
INT_R_X7Y80.IMUX2.ER1END0
CLBLM_R_X7Y80.CLBLM_M_A2.CLBLM_IMUX2

# routing for net $techmap18732$abc$16524$auto$blifparse.cc:536:parse_blif$16529.A[2]
CLBLM_R_X7Y80.CLBLM_LOGIC_OUTS23.CLBLM_M_DMUX
INT_R_X7Y80.IMUX11.LOGIC_OUTS23
CLBLM_R_X7Y80.CLBLM_M_A4.CLBLM_IMUX11

# routing for net tpu_inst.mlp_state_ctrl[0]
INT_R_X3Y68.BYP_ALT6.WL1END3
INT_R_X3Y68.BYP6.BYP_ALT6
CLBLM_R_X3Y68.CLBLM_M_DX.CLBLM_BYP6
INT_L_X4Y71.NW6BEG0.LOGIC_OUTS_L0
INT_L_X2Y75.EL1BEG_N3.NW6END0
INT_R_X3Y74.ER1BEG_S0.EL1END3
INT_L_X4Y75.NE2BEG0.ER1END0
INT_R_X5Y76.BYP_ALT0.NE2END0
INT_R_X5Y76.BYP_BOUNCE0.BYP_ALT0
INT_R_X5Y76.IMUX10.BYP_BOUNCE0
CLBLM_R_X5Y76.CLBLM_L_A4.CLBLM_IMUX10
INT_L_X4Y70.WL1BEG0.SR1END1
INT_R_X3Y70.IMUX25.WL1END0
CLBLM_R_X3Y70.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y69.IMUX_L19.SR1END1
CLBLL_L_X4Y69.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X4Y70.ER1BEG2.SR1END1
INT_R_X5Y70.NR1BEG2.ER1END2
INT_R_X5Y71.WR1BEG3.NR1END2
INT_L_X4Y71.IMUX_L6.WR1END3
CLBLL_L_X4Y71.CLBLL_L_A1.CLBLL_IMUX6
INT_L_X4Y71.ER1BEG1.LOGIC_OUTS_L0
INT_R_X5Y71.ER1BEG2.ER1END1
INT_L_X6Y71.SS2BEG2.ER1END2
INT_L_X6Y69.SS6BEG2.SS2END2
INT_L_X6Y63.WW2BEG2.SS6END2
INT_L_X4Y63.IMUX_L21.WW2END2
CLBLL_L_X4Y63.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y64.SE6BEG0.SS6END0
INT_L_X4Y60.SE6BEG0.SE6END0
INT_L_X6Y56.SW2BEG0.SE6END0
INT_R_X5Y55.IMUX18.SW2END0
CLBLM_R_X5Y55.CLBLM_M_B2.CLBLM_IMUX18
INT_L_X4Y69.WL1BEG_N3.SS2END0
INT_R_X3Y68.SW2BEG3.WL1END3
INT_L_X2Y67.LVB_L12.SW2END3
INT_L_X2Y55.SE6BEG2.LVB_L0
INT_L_X4Y51.WL1BEG1.SE6END2
INT_R_X3Y51.IMUX4.WL1END1
CLBLM_R_X3Y51.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y68.SR1BEG2.SS2END1
INT_L_X4Y67.SL1BEG2.SR1END2
INT_L_X4Y66.IMUX_L13.SL1END2
CLBLL_L_X4Y66.CLBLL_L_B6.CLBLL_IMUX13
INT_R_X5Y69.SS2BEG0.SE2END0
INT_R_X5Y67.SW2BEG0.SS2END0
INT_L_X4Y66.IMUX_L9.SW2END0
CLBLL_L_X4Y66.CLBLL_L_A5.CLBLL_IMUX9
INT_R_X5Y69.WL1BEG_N3.SE2END0
INT_L_X4Y68.IMUX_L46.WL1END3
CLBLL_L_X4Y68.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X3Y67.IMUX10.SW2END0
CLBLM_R_X3Y67.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X3Y67.IMUX25.SW2END0
CLBLM_R_X3Y67.CLBLM_L_B5.CLBLM_IMUX25
INT_L_X4Y71.SR1BEG1.LOGIC_OUTS_L0
INT_L_X4Y70.SS2BEG1.SR1END1
INT_L_X4Y68.IMUX_L11.SS2END1
CLBLL_L_X4Y68.CLBLL_LL_A4.CLBLL_IMUX11
INT_L_X4Y70.WW2BEG0.SL1END0
INT_L_X2Y70.SS6BEG0.WW2END0
INT_L_X2Y64.ER1BEG1.SS6END0
INT_R_X3Y64.IMUX42.ER1END1
CLBLM_R_X3Y64.CLBLM_L_D6.CLBLM_IMUX42
INT_L_X4Y68.SW2BEG0.SW2END0
INT_R_X3Y67.SL1BEG0.SW2END0
INT_R_X3Y66.SE2BEG0.SL1END0
INT_L_X4Y65.IMUX_L33.SE2END0
CLBLL_L_X4Y65.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y70.SR1BEG1.SL1END0
INT_L_X4Y69.IMUX_L36.SR1END1
CLBLL_L_X4Y69.CLBLL_L_D2.CLBLL_IMUX36
INT_L_X4Y71.SS2BEG0.LOGIC_OUTS_L0
INT_L_X4Y69.IMUX_L32.SS2END0
CLBLL_L_X4Y69.CLBLL_LL_C1.CLBLL_IMUX32
CLBLL_L_X4Y71.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X4Y71.SL1BEG0.LOGIC_OUTS_L0
INT_L_X4Y70.SE2BEG0.SL1END0
INT_R_X5Y69.SW2BEG0.SE2END0
INT_L_X4Y68.IMUX_L40.SW2END0
CLBLL_L_X4Y68.CLBLL_LL_D1.CLBLL_IMUX40

# routing for net uart_weights_ready_dbg
INT_R_X3Y77.IMUX8.SR1END_N3_3
CLBLM_R_X3Y77.CLBLM_M_A5.CLBLM_IMUX8
INT_R_X5Y73.SW6BEG2.SE6END2
INT_R_X3Y69.SS2BEG2.SW6END2
INT_R_X3Y67.SS2BEG2.SS2END2
INT_R_X3Y65.IMUX14.SS2END2
CLBLM_R_X3Y65.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y77.SR1BEG3.LOGIC_OUTS20
INT_R_X3Y76.SS2BEG3.SR1END3
INT_R_X3Y74.SS6BEG3.SS2END3
INT_R_X3Y68.EE2BEG3.SS6END3
INT_R_X5Y68.WR1BEG_S0.EE2END3
INT_L_X4Y68.IMUX_L39.WR1END_S1_0
CLBLL_L_X4Y68.CLBLL_L_D3.CLBLL_IMUX39
INT_R_X3Y77.SE6BEG2.LOGIC_OUTS20
INT_R_X5Y73.NE2BEG2.SE6END2
INT_L_X6Y74.NL1BEG1.NE2END2
INT_L_X6Y75.EL1BEG0.NL1END1
INT_R_X7Y75.IMUX0.EL1END0
CLBLM_R_X7Y75.CLBLM_L_A3.CLBLM_IMUX0
CLBLM_R_X3Y77.CLBLM_LOGIC_OUTS20.CLBLM_M_AMUX
INT_R_X3Y77.NN2BEG2.LOGIC_OUTS20
INT_R_X3Y79.EL1BEG1.NN2END2
INT_L_X4Y79.NR1BEG1.EL1END1
INT_L_X4Y80.EL1BEG0.NR1END1
INT_R_X5Y80.EE2BEG0.EL1END0
INT_R_X7Y80.IMUX8.EE2END0
CLBLM_R_X7Y80.CLBLM_M_A5.CLBLM_IMUX8

# routing for net $abc$16524$display$0x600003b40078:92$365_EN
# routing for net $techmap18730$abc$16524$auto$blifparse.cc:536:parse_blif$16527.A[0]
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS10.CLBLL_L_C
INT_L_X2Y29.IMUX_L37.LOGIC_OUTS_L10
CLBLL_L_X2Y29.CLBLL_L_D4.CLBLL_IMUX37

# routing for net rst_counter[5]
INT_L_X2Y29.NL1BEG1.LOGIC_OUTS_L2
INT_L_X2Y30.IMUX_L18.NL1END1
CLBLL_L_X2Y30.CLBLL_LL_B2.CLBLL_IMUX18
INT_L_X2Y29.IMUX_L20.LOGIC_OUTS_L2
CLBLL_L_X2Y29.CLBLL_L_C2.CLBLL_IMUX20
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS2.CLBLL_L_CQ
INT_L_X2Y29.SR1BEG3.LOGIC_OUTS_L2
INT_L_X2Y29.IMUX_L16.SR1END_N3_3
CLBLL_L_X2Y29.CLBLL_L_B3.CLBLL_IMUX16

# routing for net rst_counter[6]
INT_L_X2Y30.IMUX_L32.NL1END0
CLBLL_L_X2Y30.CLBLL_LL_C1.CLBLL_IMUX32
INT_L_X2Y29.NL1BEG0.LOGIC_OUTS_L19
INT_L_X2Y29.IMUX_L23.NL1END_S3_0
CLBLL_L_X2Y29.CLBLL_L_C3.CLBLL_IMUX23
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS19.CLBLL_L_DMUX
INT_L_X2Y29.IMUX_L26.LOGIC_OUTS_L19
CLBLL_L_X2Y29.CLBLL_L_B4.CLBLL_IMUX26

# routing for net rst_counter[7]
INT_L_X2Y29.NR1BEG3.LOGIC_OUTS_L7
INT_L_X2Y30.IMUX_L47.NR1END3
CLBLL_L_X2Y30.CLBLL_LL_D5.CLBLL_IMUX47
INT_L_X2Y29.WW4BEG3.LOGIC_OUTS_L7
INT_R_X1Y29.EL1BEG2.EE4END3
INT_L_X2Y29.IMUX_L21.EL1END2
CLBLL_L_X2Y29.CLBLL_L_C4.CLBLL_IMUX21
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS7.CLBLL_LL_DQ
INT_L_X2Y29.IMUX_L14.LOGIC_OUTS_L7
CLBLL_L_X2Y29.CLBLL_L_B1.CLBLL_IMUX14

# routing for net rst_counter[4]
INT_L_X2Y29.NR1BEG0.LOGIC_OUTS_L0
INT_L_X2Y30.IMUX_L8.NR1END0
CLBLL_L_X2Y30.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y29.IMUX_L34.ER1END1
CLBLL_L_X2Y29.CLBLL_L_C6.CLBLL_IMUX34
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS0.CLBLL_L_AQ
INT_L_X2Y29.WW4BEG0.LOGIC_OUTS_L0
INT_R_X1Y29.ER1BEG1.EE4END0
INT_L_X2Y29.IMUX_L19.ER1END1
CLBLL_L_X2Y29.CLBLL_L_B2.CLBLL_IMUX19

# routing for net rst
INT_R_X5Y72.CTRL0.NE6END2
CLBLM_R_X5Y72.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y75.CTRL1.NE6END2
CLBLM_R_X5Y75.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y72.CTRL0.NN6END2
CLBLM_R_X3Y72.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y62.CTRL_L0.NR1END2
CLBLL_L_X4Y62.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y62.CTRL0.ER1END2
CLBLM_R_X5Y62.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y74.NL1BEG1.NE6END2
INT_L_X4Y75.IMUX_L25.NL1END1
CLBLL_L_X4Y75.CLBLL_L_B5.CLBLL_IMUX25
INT_L_X4Y74.IMUX_L4.NW2END2
CLBLL_L_X4Y74.CLBLL_LL_A6.CLBLL_IMUX4
INT_L_X4Y61.SE2BEG1.SR1END1
INT_R_X5Y60.IMUX10.SE2END1
CLBLM_R_X5Y60.CLBLM_L_A4.CLBLM_IMUX10
INT_R_X5Y67.NR1BEG2.NE2END2
INT_R_X5Y68.IMUX4.NR1END2
CLBLM_R_X5Y68.CLBLM_M_A6.CLBLM_IMUX4
INT_L_X4Y58.SS2BEG2.SE6END2
INT_L_X4Y56.IMUX_L37.SS2END2
CLBLL_L_X4Y56.CLBLL_L_D4.CLBLL_IMUX37
INT_L_X2Y76.CTRL_L0.NW6END2
CLBLL_L_X2Y76.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y77.CTRL_L0.NW6END2
CLBLL_L_X2Y77.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y80.CTRL_L0.NW6END2
CLBLL_L_X2Y80.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y79.CTRL_L0.NW6END2
CLBLL_L_X2Y79.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y55.SS6BEG1.SW6END1
INT_L_X4Y49.SW6BEG1.SS6END1
INT_L_X2Y45.CTRL_L1.SW6END1
CLBLL_L_X2Y45.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y47.SW6BEG1.SW6END1
INT_L_X2Y43.CTRL_L0.SW6END1
CLBLL_L_X2Y43.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y51.SE2BEG1.SW6END1
INT_L_X4Y50.SW6BEG1.SE2END1
INT_L_X2Y46.CTRL_L0.SW6END1
CLBLL_L_X2Y46.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y44.FAN_ALT1.SW2END2
INT_L_X2Y44.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y44.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X2Y44.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y46.SW6BEG1.SS6END1
INT_L_X2Y42.CTRL_L0.SW6END1
CLBLL_L_X2Y42.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y59.CTRL_L1.SW6END1
CLBLL_L_X2Y59.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y62.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X2Y62.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y68.NN2BEG0.NL1END0
INT_L_X2Y70.IMUX_L24.NN2END0
CLBLL_L_X2Y70.CLBLL_LL_B5.CLBLL_IMUX24
INT_L_X2Y71.IMUX_L23.WW2END3
CLBLL_L_X2Y71.CLBLL_L_C3.CLBLL_IMUX23
INT_L_X2Y74.IMUX_L45.NE2END3
CLBLL_L_X2Y74.CLBLL_LL_D2.CLBLL_IMUX45
INT_L_X4Y66.NN6BEG0.NW2END0
INT_L_X4Y71.WW2BEG3.NN6END_S1_0
INT_L_X2Y72.IMUX_L16.WW2END_N0_3
CLBLL_L_X2Y72.CLBLL_L_B3.CLBLL_IMUX16
INT_L_X4Y63.NW6BEG1.LOGIC_OUTS_L9
INT_L_X2Y67.NL1BEG0.NW6END1
INT_L_X2Y68.IMUX_L40.NL1END0
CLBLL_L_X2Y68.CLBLL_LL_D1.CLBLL_IMUX40
INT_L_X8Y61.CTRL_L1.EE4END2
CLBLM_L_X8Y61.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y58.CTRL1.ER1END2
CLBLM_R_X3Y58.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y60.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y60.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y62.NN6BEG2.SE6END2
INT_R_X7Y68.NN6BEG2.NN6END2
INT_R_X7Y74.CTRL1.NN6END2
CLBLM_R_X7Y74.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y82.CTRL0.NN6END2
CLBLM_R_X5Y82.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y77.CTRL0.NN6END2
CLBLM_R_X5Y77.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y78.CTRL1.NE6END2
CLBLM_R_X7Y78.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y61.CTRL0.ER1END2
CLBLM_R_X5Y61.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y66.CTRL1.NE6END2
CLBLM_R_X7Y66.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y79.CTRL0.NN6END2
CLBLM_R_X5Y79.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y73.CTRL0.NE6END2
CLBLM_R_X5Y73.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y69.NE6BEG2.NE6END2
INT_R_X7Y73.NN6BEG2.NE6END2
INT_R_X7Y79.CTRL1.NN6END2
CLBLM_R_X7Y79.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y77.NE6BEG2.NN6END2
INT_R_X7Y81.CTRL1.NE6END2
CLBLM_R_X7Y81.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y67.CTRL0.WR1END2
CLBLM_R_X5Y67.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y58.CTRL0.FAN_BOUNCE1
CLBLM_R_X5Y58.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y70.CTRL1.NE6END2
CLBLM_R_X7Y70.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y71.CTRL0.NE6END2
CLBLM_R_X5Y71.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y65.CTRL0.FAN_BOUNCE1
CLBLM_R_X5Y65.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y76.CTRL0.NN6END2
CLBLM_R_X5Y76.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y61.SE6BEG1.SW2END1
INT_L_X4Y57.ER1BEG2.SE6END1
INT_R_X5Y57.CTRL1.ER1END2
CLBLM_R_X5Y57.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y59.CTRL0.SE6END2
CLBLM_R_X5Y59.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y60.SS2BEG2.ER1END2
INT_R_X5Y58.FAN_ALT1.SS2END2
INT_R_X5Y58.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y58.CTRL1.FAN_BOUNCE1
CLBLM_R_X5Y58.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y73.NR1BEG2.NE6END2
INT_R_X5Y74.CTRL0.NR1END2
CLBLM_R_X5Y74.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y67.CTRL1.WR1END2
CLBLM_R_X5Y67.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y72.NN6BEG2.NE6END2
INT_R_X5Y78.CTRL0.NN6END2
CLBLM_R_X5Y78.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y81.CTRL0.NN6END2
CLBLM_R_X5Y81.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y63.CTRL0.ER1END2
CLBLM_R_X5Y63.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y70.CTRL1.NW6END2
CLBLM_R_X5Y70.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y66.CTRL0.ER1END2
CLBLM_R_X5Y66.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y91.NE2BEG2.NN6END2
INT_R_X5Y92.NW6BEG2.NE2END2
INT_R_X3Y96.CTRL0.NW6END2
CLBLM_R_X3Y96.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y52.CTRL_L0.SW6END1
CLBLL_L_X2Y52.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y91.LVB12.WR1END3
INT_R_X3Y91.NN6BEG2.LVB12
INT_R_X3Y97.CTRL0.NN6END2
CLBLM_R_X3Y97.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y91.NW6BEG2.NN6END2
INT_L_X2Y95.CTRL_L0.NW6END2
CLBLL_L_X2Y95.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y95.CTRL1.NW6END2
CLBLM_R_X3Y95.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y94.CTRL0.NW6END2
CLBLM_R_X3Y94.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y91.NW6BEG2.NE6END2
INT_R_X3Y95.CTRL0.NW6END2
CLBLM_R_X3Y95.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y75.CTRL1.NW6END2
CLBLM_R_X3Y75.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y78.CTRL1.NW6END2
CLBLM_R_X3Y78.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y57.ER1BEG2.WW4END2
INT_R_X3Y57.CTRL0.ER1END2
CLBLM_R_X3Y57.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y63.CTRL1.WR1END2
CLBLM_R_X3Y63.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y60.CTRL_L1.SR1END2
CLBLL_L_X4Y60.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y37.CTRL1.SS6END2
CLBLM_R_X3Y37.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y54.SW6BEG1.SW2END1
INT_L_X2Y50.CTRL_L1.SW6END1
CLBLL_L_X2Y50.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y53.CTRL_L1.WW4END2
CLBLL_L_X2Y53.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y49.CTRL_L0.SW6END1
CLBLL_L_X2Y49.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y55.CTRL_L1.SW6END1
CLBLL_L_X2Y55.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X6Y51.WW4BEG2.SS6END1
INT_L_X2Y51.CTRL_L1.WW4END2
CLBLL_L_X2Y51.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y58.SS2BEG1.SS6END1
INT_L_X4Y56.SW6BEG1.SS2END1
INT_L_X2Y52.CTRL_L1.SW6END1
CLBLL_L_X2Y52.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y57.CTRL_L1.WW4END2
CLBLL_L_X2Y57.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y80.NR1BEG3.NN6END3
INT_L_X2Y81.IMUX_L46.NR1END3
CLBLL_L_X2Y81.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y71.NN6BEG1.LV_L9
INT_L_X4Y77.NN6BEG1.NN6END1
INT_L_X4Y83.WW2BEG0.NN6END1
INT_L_X2Y83.IMUX_L26.WW2END0
CLBLL_L_X2Y83.CLBLL_L_B4.CLBLL_IMUX26
INT_R_X3Y81.IMUX14.WR1END3
CLBLM_R_X3Y81.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X3Y91.IMUX27.WL1END1
CLBLM_R_X3Y91.CLBLM_M_B4.CLBLM_IMUX27
INT_R_X3Y87.NE6BEG2.NN6END2
INT_R_X5Y91.WR1BEG3.NE6END2
INT_L_X4Y91.WL1BEG1.WR1END3
INT_R_X3Y91.IMUX26.WL1END1
CLBLM_R_X3Y91.CLBLM_L_B4.CLBLM_IMUX26
INT_L_X4Y91.WR1BEG3.NN6END2
INT_R_X3Y91.IMUX46.WR1END3
CLBLM_R_X3Y91.CLBLM_L_D5.CLBLM_IMUX46
INT_L_X4Y69.NL1BEG1.NE6END2
INT_L_X4Y70.NW2BEG1.NL1END1
INT_R_X3Y71.NN6BEG1.NW2END1
INT_R_X3Y77.NR1BEG1.NN6END1
INT_R_X3Y78.IMUX19.NR1END1
CLBLM_R_X3Y78.CLBLM_L_B2.CLBLM_IMUX19
INT_L_X2Y84.IMUX_L30.SR1END2
CLBLL_L_X2Y84.CLBLL_L_C5.CLBLL_IMUX30
INT_R_X3Y81.SW2BEG1.NW6END2
INT_L_X2Y80.IMUX_L20.SW2END1
CLBLL_L_X2Y80.CLBLL_L_C2.CLBLL_IMUX20
INT_R_X5Y74.NW6BEG2.NW2END2
INT_R_X3Y78.NW2BEG2.NW6END2
INT_L_X2Y79.IMUX_L19.NW2END2
CLBLL_L_X2Y79.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y78.NL1BEG1.NW6END2
INT_L_X2Y79.IMUX_L41.NL1END1
CLBLL_L_X2Y79.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X4Y81.WR1BEG3.NN6END2
INT_R_X3Y81.IMUX46.WR1END3
CLBLM_R_X3Y81.CLBLM_L_D5.CLBLM_IMUX46
INT_R_X5Y64.WW2BEG2.SR1END2
INT_R_X3Y64.NE6BEG3.WW2END2
INT_R_X5Y68.NN2BEG3.NE6END3
INT_R_X5Y70.WW2BEG2.NN2END3
INT_R_X3Y70.IMUX37.WW2END2
CLBLM_R_X3Y70.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X3Y63.WR1BEG_S0.WL1END2
INT_L_X2Y64.IMUX_L8.WR1END0
CLBLL_L_X2Y64.CLBLL_LL_A5.CLBLL_IMUX8
INT_L_X2Y56.IMUX_L21.SR1END2
CLBLL_L_X2Y56.CLBLL_L_C4.CLBLL_IMUX21
INT_L_X2Y54.IMUX_L21.SW2END2
CLBLL_L_X2Y54.CLBLL_L_C4.CLBLL_IMUX21
INT_R_X3Y63.IMUX36.WR1END2
CLBLM_R_X3Y63.CLBLM_L_D2.CLBLM_IMUX36
INT_L_X4Y54.WW2BEG2.SL1END2
INT_L_X2Y54.IMUX_L46.WW2END2
CLBLL_L_X2Y54.CLBLL_L_D5.CLBLL_IMUX46
INT_L_X4Y44.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X4Y44.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y40.CTRL_L0.SE6END2
CLBLL_L_X4Y40.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y47.CTRL_L1.SW6END1
CLBLL_L_X4Y47.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y47.CTRL1.SW6END1
CLBLM_R_X3Y47.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y56.CTRL1.WW4END2
CLBLM_R_X3Y56.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y43.SS6BEG2.SS6END2
INT_R_X3Y37.CTRL0.SS6END2
CLBLM_R_X3Y37.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y37.CTRL_L0.SS6END2
CLBLL_L_X4Y37.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y45.FAN_ALT1.NW2END3
INT_R_X3Y45.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y45.CTRL1.FAN_BOUNCE1
CLBLM_R_X3Y45.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y47.CTRL_L0.WW4END2
CLBLL_L_X2Y47.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y57.SE6BEG1.SW2END1
INT_R_X5Y53.SS2BEG1.SE6END1
INT_R_X5Y51.SW6BEG1.SS2END1
INT_R_X3Y47.CTRL0.SW6END1
CLBLM_R_X3Y47.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y46.SS6BEG1.SS6END1
INT_L_X4Y40.SW6BEG1.SS6END1
INT_L_X2Y36.CTRL_L1.SW6END1
CLBLL_L_X2Y36.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y52.EE4BEG2.SE2END2
INT_R_X9Y52.CTRL0.EE4END2
INT_R_X5Y51.WW2BEG1.SL1END1
INT_R_X3Y51.IMUX44.WW2END1
CLBLM_R_X3Y51.CLBLM_M_D4.CLBLM_IMUX44
INT_R_X5Y54.SE6BEG3.SE2END3
INT_R_X7Y50.LVB12.SE6END3
INT_R_X7Y38.SE6BEG2.LVB0
INT_R_X9Y34.CTRL1.SE6END2
INT_R_X5Y56.SE6BEG1.SW6END1
INT_R_X7Y52.SW6BEG1.SE6END1
INT_R_X5Y48.SS6BEG1.SW6END1
INT_R_X5Y42.SS6BEG1.SS6END1
INT_R_X5Y36.SR1BEG2.SS6END1
INT_R_X5Y35.CTRL1.SR1END2
CLBLM_R_X5Y35.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y42.SS6BEG2.SS6END2
INT_R_X5Y36.CTRL1.SS6END2
CLBLM_R_X5Y36.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y57.IMUX_L37.SE2END2
CLBLL_L_X4Y57.CLBLL_L_D4.CLBLL_IMUX37
INT_R_X7Y58.SE6BEG2.EE4END2
INT_R_X9Y54.CTRL1.SE6END2
INT_R_X5Y45.IMUX37.SR1END2
CLBLM_R_X5Y45.CLBLM_L_D4.CLBLM_IMUX37
INT_R_X5Y44.EE4BEG2.SW6END2
INT_R_X9Y44.CTRL1.EE4END2
INT_L_X4Y46.IMUX_L46.SR1END2
CLBLL_L_X4Y46.CLBLL_L_D5.CLBLL_IMUX46
INT_R_X9Y97.CTRL0.EE4END2
INT_R_X5Y65.LH12.NE6END3
INT_R_X5Y65.LV0.LH12
INT_R_X5Y83.LVB0.LV18
INT_R_X5Y95.EE4BEG2.LVB12
INT_R_X9Y95.CTRL1.EE4END2
INT_R_X9Y99.CTRL0.EE4END2
INT_R_X3Y89.NE6BEG2.NW6END2
INT_R_X5Y93.NN6BEG2.NE6END2
INT_R_X5Y99.EE4BEG2.NN6END2
INT_R_X9Y99.CTRL1.EE4END2
INT_R_X5Y85.LVB0.LVB12
INT_R_X5Y97.EE4BEG2.LVB12
INT_R_X9Y97.CTRL1.EE4END2
INT_L_X4Y61.SR1BEG2.SR1END1
INT_L_X4Y60.CTRL_L0.SR1END2
CLBLL_L_X4Y60.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y92.CTRL_L0.NN6END2
CLBLL_L_X4Y92.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X8Y63.LH12.EE4END3
INT_L_X8Y63.LV_L0.LH12
INT_L_X8Y81.LVB_L0.LV_L18
INT_L_X8Y93.WW4BEG2.LVB_L12
INT_L_X4Y93.CTRL_L1.WW4END2
CLBLL_L_X4Y93.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y92.CTRL_L1.NN6END2
CLBLL_L_X4Y92.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y91.CTRL_L0.NN6END2
CLBLL_L_X4Y91.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y91.CTRL_L1.NN6END2
CLBLL_L_X4Y91.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y91.SR1BEG2.NN6END2
INT_L_X4Y90.CTRL_L0.SR1END2
CLBLL_L_X4Y90.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y89.CTRL_L1.NR1END2
CLBLL_L_X4Y89.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y88.CTRL_L1.NN6END2
CLBLL_L_X4Y88.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y86.CTRL_L0.WR1END2
CLBLL_L_X4Y86.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y54.CTRL_L0.WR1END2
CLBLL_L_X2Y54.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X7Y56.WW4BEG2.SS6END1
INT_R_X3Y56.CTRL0.WW4END2
CLBLM_R_X3Y56.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.CTRL_L1.SR1END2
CLBLL_L_X4Y63.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y64.SR1BEG2.NW2END2
INT_L_X4Y63.CTRL_L0.SR1END2
CLBLL_L_X4Y63.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y90.CTRL0.NW6END2
CLBLM_R_X3Y90.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y93.CTRL0.NW6END2
CLBLM_R_X3Y93.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y88.NR1BEG2.NN6END2
INT_L_X4Y89.CTRL_L0.NR1END2
CLBLL_L_X4Y89.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y91.NN6BEG2.NN6END2
INT_L_X4Y97.CTRL_L0.NN6END2
CLBLL_L_X4Y97.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X7Y67.LVB0.NE2END2
INT_R_X7Y79.LVB0.LVB12
INT_R_X7Y91.WW4BEG2.LVB12
INT_R_X3Y91.CTRL0.WW4END2
CLBLM_R_X3Y91.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y87.CTRL_L0.NN6END2
CLBLL_L_X4Y87.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y82.NN6BEG2.NN6END2
INT_L_X4Y88.CTRL_L0.NN6END2
CLBLL_L_X4Y88.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y87.CTRL_L1.NN6END2
CLBLL_L_X4Y87.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y84.CTRL_L0.NN6END2
CLBLL_L_X4Y84.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y70.NW6BEG1.NE2END1
INT_R_X3Y74.NE6BEG1.NW6END1
INT_R_X5Y78.NW6BEG1.NE6END1
INT_R_X3Y82.NE6BEG1.NW6END1
INT_R_X5Y86.WR1BEG2.NE6END1
INT_L_X4Y86.CTRL_L1.WR1END2
CLBLL_L_X4Y86.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y81.CTRL1.NW6END2
CLBLM_R_X3Y81.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y89.CTRL1.NW6END2
CLBLM_R_X3Y89.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y84.NW6BEG2.NW2END2
INT_R_X3Y88.CTRL0.NW6END2
CLBLM_R_X3Y88.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y87.CTRL0.NN6END2
CLBLM_R_X3Y87.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y77.NW6BEG2.NN6END2
INT_R_X3Y81.NN6BEG2.NW6END2
INT_R_X3Y87.CTRL1.NN6END2
CLBLM_R_X3Y87.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y86.CTRL1.NW6END2
CLBLM_R_X3Y86.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y82.NW6BEG2.NN6END2
INT_R_X3Y86.CTRL0.NW6END2
CLBLM_R_X3Y86.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y85.CTRL0.NW6END2
CLBLM_R_X3Y85.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y78.NW6BEG2.NE2END2
INT_L_X2Y82.CTRL_L1.NW6END2
CLBLL_L_X2Y82.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y84.CTRL0.NR1END2
CLBLM_R_X3Y84.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y83.CTRL0.NN6END2
CLBLM_R_X3Y83.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y83.NR1BEG2.NN6END2
INT_R_X3Y84.CTRL1.NR1END2
CLBLM_R_X3Y84.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y82.CTRL0.NW6END2
CLBLM_R_X3Y82.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y78.NW6BEG2.LVB0
INT_R_X3Y82.CTRL1.NW6END2
CLBLM_R_X3Y82.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y81.CTRL_L1.NW6END2
CLBLL_L_X2Y81.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y77.CTRL1.NW6END2
CLBLM_R_X3Y77.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y66.NN6BEG2.NW6END2
INT_R_X3Y72.CTRL1.NN6END2
CLBLM_R_X3Y72.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y72.CTRL_L0.NE6END2
CLBLL_L_X4Y72.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y72.CTRL_L1.NE6END2
CLBLL_L_X4Y72.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y72.NE6BEG2.NW2END2
INT_L_X6Y76.NW2BEG2.NE6END2
INT_R_X5Y77.LVB0.NW2END2
INT_R_X5Y89.NW6BEG2.LVB12
INT_R_X3Y93.CTRL1.NW6END2
CLBLM_R_X3Y93.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y90.CTRL1.NW6END2
CLBLM_R_X3Y90.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y90.NW6BEG2.LVB12
INT_R_X3Y94.CTRL1.NW6END2
CLBLM_R_X3Y94.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y89.NW6BEG2.LVB_L12
INT_L_X2Y93.CTRL_L0.NW6END2
CLBLL_L_X2Y93.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y81.NN6BEG2.LVB_L12
INT_L_X4Y87.NW6BEG2.NN6END2
INT_L_X2Y91.CTRL_L0.NW6END2
CLBLL_L_X2Y91.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y89.NW2BEG2.NE6END2
INT_L_X4Y90.NW6BEG2.NW2END2
INT_L_X2Y94.CTRL_L0.NW6END2
CLBLL_L_X2Y94.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y86.NW6BEG2.LVB_L12
INT_L_X2Y90.CTRL_L0.NW6END2
CLBLL_L_X2Y90.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y88.NW6BEG2.LVB_L12
INT_L_X2Y92.CTRL_L0.NW6END2
CLBLL_L_X2Y92.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y88.CTRL_L0.NW6END2
CLBLL_L_X2Y88.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y85.NW6BEG2.NE6END2
INT_L_X2Y89.CTRL_L0.NW6END2
CLBLL_L_X2Y89.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y85.NW6BEG2.LVB12
INT_R_X3Y89.CTRL0.NW6END2
CLBLM_R_X3Y89.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y74.LVB0.NW2END2
INT_R_X5Y86.NW6BEG2.LVB12
INT_R_X3Y90.SW2BEG1.NW6END2
INT_L_X2Y89.IMUX_L19.SW2END1
CLBLL_L_X2Y89.CLBLL_L_B2.CLBLL_IMUX19
INT_L_X2Y85.CTRL_L1.NW6END2
CLBLL_L_X2Y85.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y81.EE2BEG2.NN6END2
INT_L_X6Y81.WR1BEG3.EE2END2
INT_R_X5Y81.IMUX30.WR1END3
CLBLM_R_X5Y81.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X9Y87.CTRL0.NE6END2
INT_R_X5Y73.LVB0.LVB12
INT_R_X5Y85.EE4BEG2.LVB12
INT_R_X9Y85.CTRL1.EE4END2
INT_R_X9Y89.CTRL0.EE4END2
INT_R_X5Y89.EE4BEG2.NE6END2
INT_R_X9Y89.CTRL1.EE4END2
INT_R_X7Y83.NE6BEG2.NE6END2
INT_R_X9Y87.CTRL1.NE6END2
INT_R_X3Y73.IMUX3.NW2END2
CLBLM_R_X3Y73.CLBLM_L_A2.CLBLM_IMUX3
INT_L_X4Y84.NW6BEG2.LVB_L12
INT_L_X2Y88.CTRL_L1.NW6END2
CLBLL_L_X2Y88.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y78.CTRL_L1.NW6END2
CLBLL_L_X2Y78.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y85.CTRL1.NW6END2
CLBLM_R_X3Y85.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y61.NE6BEG3.WW2END2
INT_R_X5Y65.NW6BEG3.NE6END3
INT_R_X3Y69.NW6BEG3.NW6END3
INT_R_X1Y73.NE2BEG3.NW6END3
INT_L_X2Y74.NN6BEG3.NE2END3
INT_L_X2Y80.LVB_L12.NN6END3
INT_L_X2Y80.NN6BEG2.LVB_L12
INT_L_X2Y86.CTRL_L1.NN6END2
CLBLL_L_X2Y86.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y85.SR1BEG2.NW6END2
INT_L_X2Y84.CTRL_L1.SR1END2
CLBLL_L_X2Y84.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y70.NE6BEG2.NW6END2
INT_L_X4Y74.NW6BEG2.NE6END2
INT_L_X2Y78.CTRL_L0.NW6END2
CLBLL_L_X2Y78.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y76.NW6BEG2.LVB_L12
INT_L_X2Y80.CTRL_L1.NW6END2
CLBLL_L_X2Y80.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y75.CTRL_L1.NW6END2
CLBLL_L_X2Y75.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y79.NW6BEG2.NN6END2
INT_L_X2Y83.CTRL_L1.NW6END2
CLBLL_L_X2Y83.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y79.CTRL0.NW6END2
CLBLM_R_X3Y79.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y77.NN6BEG2.NE2END2
INT_R_X3Y83.CTRL1.NN6END2
CLBLM_R_X3Y83.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y81.NW6BEG2.LVB_L12
INT_L_X2Y85.CTRL_L0.NW6END2
CLBLL_L_X2Y85.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y54.SS6BEG2.SS6END2
INT_R_X3Y48.CTRL1.SS6END2
CLBLM_R_X3Y48.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y53.SS6BEG1.SS6END1
INT_L_X6Y47.WW4BEG2.SS6END1
INT_L_X2Y47.CTRL_L1.WW4END2
CLBLL_L_X2Y47.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y82.CTRL_L0.NR1END2
CLBLL_L_X4Y82.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y78.NN6BEG2.NE2END2
INT_L_X4Y84.CTRL_L1.NN6END2
CLBLL_L_X4Y84.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y79.CTRL_L1.NW6END2
CLBLL_L_X2Y79.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y75.NW6BEG2.NE6END2
INT_R_X3Y79.CTRL1.NW6END2
CLBLM_R_X3Y79.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y73.CTRL_L0.NW6END2
CLBLL_L_X2Y73.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y73.NW6BEG2.LVB_L12
INT_L_X2Y77.CTRL_L1.NW6END2
CLBLL_L_X2Y77.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y77.CTRL1.NN6END2
CLBLM_R_X5Y77.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y70.CTRL_L1.NW6END2
CLBLL_L_X2Y70.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y50.CTRL_L1.SR1END2
CLBLL_L_X4Y50.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y52.CTRL_L1.ER1END2
CLBLL_L_X4Y52.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y53.CTRL0.SR1END2
CLBLM_R_X3Y53.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y55.SL1BEG2.SS6END2
INT_L_X4Y54.WL1BEG1.SL1END2
INT_R_X3Y54.SR1BEG2.WL1END1
INT_R_X3Y53.CTRL1.SR1END2
CLBLM_R_X3Y53.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y51.CTRL1.SW6END1
CLBLM_R_X3Y51.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y67.NW6BEG2.NN2END2
INT_L_X2Y71.CTRL_L1.NW6END2
CLBLL_L_X2Y71.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y59.CTRL_L0.SW6END1
CLBLL_L_X2Y59.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y66.NW6BEG2.SW2END1
INT_L_X2Y70.CTRL_L0.NW6END2
CLBLL_L_X2Y70.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y70.CTRL1.SW6END1
CLBLM_R_X3Y70.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y69.CTRL1.NW6END2
CLBLM_R_X3Y69.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y69.CTRL_L1.NR1END2
CLBLL_L_X2Y69.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y68.CTRL_L0.NW6END2
CLBLL_L_X2Y68.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y68.CTRL1.NW6END2
CLBLM_R_X3Y68.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y71.SW6BEG1.WW4END2
INT_L_X2Y67.CTRL_L1.SW6END1
CLBLL_L_X2Y67.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y66.CTRL_L0.NW6END2
CLBLL_L_X2Y66.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y65.CTRL_L1.NW6END2
CLBLL_L_X2Y65.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y66.CTRL1.NW6END2
CLBLM_R_X3Y66.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y64.CTRL_L0.NW6END2
CLBLL_L_X2Y64.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y67.CTRL1.WW4END2
CLBLM_R_X3Y67.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y64.FAN_ALT1.WR1END3
INT_R_X3Y64.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y64.CTRL1.FAN_BOUNCE1
CLBLM_R_X3Y64.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y87.CTRL_L1.NW6END2
CLBLL_L_X2Y87.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y83.NW6BEG2.NE6END2
INT_L_X2Y87.CTRL_L0.NW6END2
CLBLL_L_X2Y87.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y72.CTRL_L0.NN6END2
CLBLL_L_X2Y72.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y63.NW6BEG3.LOGIC_OUTS_L17
INT_L_X2Y67.NL1BEG2.NW6END3
INT_L_X2Y68.NR1BEG2.NL1END2
INT_L_X2Y69.CTRL_L0.NR1END2
CLBLL_L_X2Y69.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y58.CTRL_L1.SW6END1
CLBLL_L_X2Y58.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y66.CTRL_L1.NW6END2
CLBLL_L_X2Y66.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y61.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y61.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y63.CTRL_L1.WR1END2
CLBLL_L_X2Y63.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y58.CTRL_L0.SW6END1
CLBLL_L_X2Y58.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y51.ER1BEG2.SW6END1
INT_L_X4Y51.CTRL_L1.ER1END2
CLBLL_L_X4Y51.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y64.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X4Y64.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X9Y77.CTRL0.EE4END2
INT_R_X5Y75.EE4BEG2.NE6END2
INT_R_X9Y75.CTRL1.EE4END2
INT_R_X9Y79.CTRL0.EE4END2
INT_R_X5Y79.EE4BEG2.NN6END2
INT_R_X9Y79.CTRL1.EE4END2
INT_R_X5Y77.EE4BEG2.NN6END2
INT_R_X9Y77.CTRL1.EE4END2
INT_R_X3Y67.NN6BEG2.WW2END1
INT_R_X3Y73.CTRL1.NN6END2
CLBLM_R_X3Y73.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y76.CTRL_L1.NW6END2
CLBLL_L_X2Y76.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y71.CTRL1.NW6END2
CLBLM_R_X3Y71.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y65.NW2BEG0.SW2END_N0_3
INT_L_X4Y65.SS6BEG3.NW2END_S0_0
INT_L_X4Y59.WL1BEG2.SS6END3
INT_R_X3Y59.SW2BEG2.WL1END2
INT_L_X2Y58.SE6BEG2.SW2END2
INT_L_X4Y54.CTRL_L0.SE6END2
CLBLL_L_X4Y54.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y63.SS2BEG2.SW2END2
INT_L_X4Y61.NR1BEG2.SS2END2
INT_L_X4Y62.CTRL_L1.NR1END2
CLBLL_L_X4Y62.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X7Y75.CTRL1.NN6END2
CLBLM_R_X7Y75.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y67.NE6BEG2.NE2END2
INT_R_X7Y71.NN6BEG2.NE6END2
INT_R_X7Y77.CTRL0.NN6END2
CLBLM_R_X7Y77.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y72.NW2BEG2.NW2END2
INT_R_X3Y73.LVB0.NW2END2
INT_R_X3Y85.NE6BEG2.LVB12
INT_R_X5Y89.NR1BEG2.NE6END2
INT_R_X5Y90.CTRL1.NR1END2
CLBLM_R_X5Y90.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y76.CTRL1.NW6END2
CLBLM_R_X3Y76.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y71.NW6BEG2.WW4END2
INT_L_X2Y75.CTRL_L0.NW6END2
CLBLL_L_X2Y75.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y73.NW6BEG2.LVB12
INT_R_X3Y77.CTRL0.NW6END2
CLBLM_R_X3Y77.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y63.SE6BEG2.LVB12
INT_R_X5Y59.CTRL1.SE6END2
CLBLM_R_X5Y59.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y60.ER1BEG2.SS2END1
INT_R_X5Y60.CTRL1.ER1END2
CLBLM_R_X5Y60.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y61.FAN_ALT1.SW2END2
INT_L_X4Y61.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y61.CTRL_L1.FAN_BOUNCE1
CLBLL_L_X4Y61.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X8Y78.CTRL_L1.EE4END2
CLBLM_L_X8Y78.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y73.CTRL_L0.NR1END2
CLBLL_L_X4Y73.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X8Y76.CTRL_L1.EE4END2
CLBLM_L_X8Y76.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y62.NW6BEG2.SW2END1
INT_L_X2Y66.NN6BEG2.NW6END2
INT_L_X2Y72.NE6BEG2.NN6END2
INT_L_X4Y76.CTRL_L1.NE6END2
CLBLL_L_X4Y76.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X8Y75.CTRL_L0.EE4END2
CLBLM_L_X8Y75.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y72.CTRL1.NE6END2
CLBLM_R_X5Y72.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y64.CTRL1.SR1END2
CLBLM_R_X5Y64.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y69.CTRL1.NE6END2
CLBLM_R_X7Y69.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y65.CTRL_L0.NR1END2
CLBLL_L_X4Y65.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X7Y80.CTRL0.NE6END2
CLBLM_R_X7Y80.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y68.NE6BEG2.NW6END2
INT_R_X5Y72.NW6BEG2.NE6END2
INT_R_X3Y76.CTRL0.NW6END2
CLBLM_R_X3Y76.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X8Y77.CTRL_L1.EE4END2
CLBLM_L_X8Y77.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y81.CTRL_L1.NN6END2
CLBLL_L_X4Y81.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y84.SW6BEG1.NW2END2
INT_R_X3Y80.CTRL1.SW6END1
CLBLM_R_X3Y80.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y80.CTRL_L1.NN6END2
CLBLL_L_X4Y80.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y64.WR1BEG3.NW2END2
INT_R_X3Y64.LVB0.WR1END3
INT_R_X3Y76.EE4BEG2.LVB12
INT_R_X7Y76.CTRL0.EE4END2
CLBLM_R_X7Y76.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y74.NE6BEG2.NW2END2
INT_R_X7Y78.CTRL0.NE6END2
CLBLM_R_X7Y78.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y79.CTRL_L1.NN6END2
CLBLL_L_X4Y79.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y73.CTRL_L1.NW6END2
CLBLL_L_X2Y73.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X7Y69.CTRL0.NE6END2
CLBLM_R_X7Y69.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y64.NE6BEG2.NW2END2
INT_L_X6Y68.NN6BEG2.NE6END2
INT_L_X6Y74.NW6BEG2.NN6END2
INT_L_X4Y78.CTRL_L1.NW6END2
CLBLL_L_X4Y78.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y74.CTRL1.SR1END2
CLBLM_R_X3Y74.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y66.NE6BEG2.NE2END2
INT_R_X7Y70.CTRL0.NE6END2
CLBLM_R_X7Y70.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y62.ER1BEG2.SW2END1
INT_R_X5Y62.CTRL1.ER1END2
CLBLM_R_X5Y62.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y76.NN6BEG2.LVB12
INT_R_X5Y82.NE6BEG2.NN6END2
INT_R_X7Y86.CTRL1.NE6END2
CLBLM_R_X7Y86.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y73.NN6BEG2.LVB_L12
INT_L_X4Y79.NE6BEG2.NN6END2
INT_L_X6Y83.NW2BEG2.NE6END2
INT_R_X5Y84.NE6BEG2.NW2END2
INT_R_X7Y88.CTRL1.NE6END2
CLBLM_R_X7Y88.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y84.NN6BEG2.LVB_L12
INT_L_X4Y90.EE4BEG2.NN6END2
INT_L_X8Y90.CTRL_L1.EE4END2
CLBLM_L_X8Y90.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y76.EE4BEG2.LVB_L12
INT_L_X8Y76.CTRL_L0.EE4END2
CLBLM_L_X8Y76.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y76.NN6BEG2.LVB_L12
INT_L_X4Y82.EE4BEG2.NN6END2
INT_L_X8Y82.CTRL_L0.EE4END2
CLBLM_L_X8Y82.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y71.NN6BEG2.NE6END2
INT_R_X5Y77.NN6BEG2.NN6END2
INT_R_X5Y83.NE6BEG2.NN6END2
INT_R_X7Y87.CTRL1.NE6END2
CLBLM_R_X7Y87.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y77.NW6BEG2.NE6END2
INT_L_X2Y81.NE6BEG2.NW6END2
INT_L_X4Y85.NN6BEG2.NE6END2
INT_L_X4Y91.EE4BEG2.NN6END2
INT_L_X8Y91.CTRL_L1.EE4END2
CLBLM_L_X8Y91.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y64.LVB_L0.NW2END2
INT_L_X4Y76.LVB_L0.LVB_L12
INT_L_X4Y88.EE4BEG2.LVB_L12
INT_L_X8Y88.CTRL_L1.EE4END2
CLBLM_L_X8Y88.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y76.NW2BEG2.NN6END2
INT_L_X4Y77.LVB_L0.NW2END2
INT_L_X4Y89.EE4BEG2.LVB_L12
INT_L_X8Y89.CTRL_L1.EE4END2
CLBLM_L_X8Y89.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y81.EE4BEG2.LVB_L12
INT_L_X8Y81.CTRL_L0.EE4END2
CLBLM_L_X8Y81.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.NN6BEG1.LOGIC_OUTS_L9
INT_L_X4Y69.NE2BEG1.NN6END1
INT_R_X5Y70.NL1BEG0.NE2END1
INT_R_X5Y71.NR1BEG0.NL1END0
INT_R_X5Y72.LV0.NR1END0
INT_R_X5Y90.LVB12.LV18
INT_R_X5Y78.NE6BEG2.LVB0
INT_R_X7Y82.CTRL1.NE6END2
CLBLM_R_X7Y82.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y86.NN6BEG2.LVB_L12
INT_L_X4Y92.EE4BEG2.NN6END2
INT_L_X8Y92.CTRL_L1.EE4END2
CLBLM_L_X8Y92.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y73.NN6BEG2.LVB12
INT_R_X5Y79.NE6BEG2.NN6END2
INT_R_X7Y83.CTRL1.NE6END2
CLBLM_R_X7Y83.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y86.EE4BEG2.LVB_L12
INT_L_X8Y86.CTRL_L1.EE4END2
CLBLM_L_X8Y86.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y72.LVB_L0.NW2END2
INT_L_X4Y84.EE4BEG2.LVB_L12
INT_L_X8Y84.CTRL_L1.EE4END2
CLBLM_L_X8Y84.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y72.NW6BEG2.NW2END2
INT_L_X2Y76.NE2BEG2.NW6END2
INT_R_X3Y77.NE2BEG2.NE2END2
INT_L_X4Y78.EE4BEG2.NE2END2
INT_L_X8Y78.CTRL_L0.EE4END2
CLBLM_L_X8Y78.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y72.EE4BEG2.LVB_L12
INT_L_X8Y72.CTRL_L1.EE4END2
CLBLM_L_X8Y72.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y69.NW6BEG2.LVB_L0
INT_L_X2Y73.NE6BEG2.NW6END2
INT_L_X4Y77.EE4BEG2.NE6END2
INT_L_X8Y77.CTRL_L0.EE4END2
CLBLM_L_X8Y77.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y80.EE4BEG2.NN6END2
INT_L_X8Y80.CTRL_L0.EE4END2
CLBLM_L_X8Y80.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y74.LVB_L0.NW2END2
INT_L_X4Y74.EE4BEG2.LVB_L0
INT_L_X8Y74.CTRL_L1.EE4END2
CLBLM_L_X8Y74.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y75.EE4BEG2.NN6END2
INT_L_X8Y75.CTRL_L1.EE4END2
CLBLM_L_X8Y75.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y71.NE6BEG2.WW4END2
INT_L_X6Y75.NE6BEG2.NE6END2
INT_L_X8Y79.CTRL_L0.NE6END2
CLBLM_L_X8Y79.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y73.EE4BEG2.LVB_L12
INT_L_X8Y73.CTRL_L1.EE4END2
CLBLM_L_X8Y73.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y71.CTRL_L1.NE6END2
CLBLM_L_X8Y71.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y44.SW6BEG2.SW2END2
INT_L_X2Y40.SE6BEG2.SW6END2
INT_L_X4Y36.CTRL_L0.SE6END2
CLBLL_L_X4Y36.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y70.NN6BEG2.NW6END2
INT_R_X5Y76.CTRL1.NN6END2
CLBLM_R_X5Y76.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y75.NW6BEG2.NN6END2
INT_L_X2Y79.NE6BEG2.NW6END2
INT_L_X4Y83.CTRL_L1.NE6END2
CLBLL_L_X4Y83.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y81.CTRL_L0.NN6END2
CLBLL_L_X4Y81.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y75.NN6BEG2.NN6END2
INT_L_X4Y81.NR1BEG2.NN6END2
INT_L_X4Y82.CTRL_L1.NR1END2
CLBLL_L_X4Y82.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X6Y66.NE6BEG2.EE2END2
INT_L_X8Y70.CTRL_L1.NE6END2
CLBLM_L_X8Y70.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y74.NN6BEG2.NW2END2
INT_L_X4Y80.CTRL_L0.NN6END2
CLBLL_L_X4Y80.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X8Y69.CTRL_L0.EE4END2
CLBLM_L_X8Y69.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y69.EE4BEG2.LVB_L0
INT_L_X8Y69.CTRL_L1.EE4END2
CLBLM_L_X8Y69.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y66.CTRL_L0.NE6END2
CLBLM_L_X8Y66.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y64.FAN_ALT1.NR1END3
INT_L_X4Y64.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y64.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y64.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y75.CTRL0.NE6END2
CLBLM_R_X5Y75.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y61.CTRL1.ER1END2
CLBLM_R_X5Y61.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y63.CTRL_L1.EE4END2
CLBLM_L_X8Y63.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y65.WW2BEG1.NN2END2
INT_R_X3Y65.NE6BEG2.WW2END1
INT_R_X5Y69.CTRL0.NE6END2
CLBLM_R_X5Y69.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y69.NN6BEG2.LVB_L0
INT_L_X4Y75.CTRL_L1.NN6END2
CLBLL_L_X4Y75.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y66.CTRL1.ER1END2
CLBLM_R_X5Y66.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y62.NE6BEG2.LVB0
INT_R_X7Y66.NW6BEG2.NE6END2
INT_R_X5Y70.CTRL0.NW6END2
CLBLM_R_X5Y70.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y64.CTRL0.SR1END2
CLBLM_R_X5Y64.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y70.CTRL_L0.NN6END2
CLBLL_L_X4Y70.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y69.CTRL_L0.NE6END2
CLBLL_L_X4Y69.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y63.CTRL1.ER1END2
CLBLM_R_X5Y63.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y66.CTRL_L1.NR1END2
CLBLL_L_X4Y66.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y63.NR1BEG3.LOGIC_OUTS_L17
INT_L_X4Y64.NE2BEG3.NR1END3
INT_R_X5Y65.FAN_ALT1.NE2END3
INT_R_X5Y65.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y65.CTRL1.FAN_BOUNCE1
CLBLM_R_X5Y65.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y63.NL1BEG2.LOGIC_OUTS_L17
INT_L_X4Y64.NR1BEG2.NL1END2
INT_L_X4Y65.CTRL_L1.NR1END2
CLBLL_L_X4Y65.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y65.NN2BEG2.EE2END2
INT_L_X4Y67.EE4BEG2.NN2END2
INT_L_X8Y67.CTRL_L1.EE4END2
CLBLM_L_X8Y67.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y62.NE6BEG2.EE4END2
INT_L_X8Y66.CTRL_L1.NE6END2
CLBLM_L_X8Y66.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y64.EE4BEG1.NE2END1
INT_R_X9Y64.WR1BEG2.EE4END1
INT_L_X8Y64.CTRL_L0.WR1END2
CLBLM_L_X8Y64.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y65.EE4BEG2.EE2END2
INT_L_X8Y65.CTRL_L0.EE4END2
CLBLM_L_X8Y65.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y64.SW2BEG2.SR1END2
INT_L_X4Y63.EE4BEG2.SW2END2
INT_L_X8Y63.CTRL_L0.EE4END2
CLBLM_L_X8Y63.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y65.NW6BEG2.NN2END2
INT_R_X3Y69.NE6BEG2.NW6END2
INT_R_X5Y73.NW2BEG2.NE6END2
INT_L_X4Y74.LVB_L12.NW2END2
INT_L_X4Y62.EE4BEG2.LVB_L0
INT_L_X8Y62.CTRL_L0.EE4END2
CLBLM_L_X8Y62.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y61.EE4BEG2.SW2END2
INT_L_X8Y61.CTRL_L0.EE4END2
CLBLM_L_X8Y61.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X6Y65.EE2BEG3.SE6END3
INT_L_X8Y65.IMUX_L30.EE2END3
CLBLM_L_X8Y65.CLBLM_L_C5.CLBLM_IMUX30
INT_R_X5Y65.SR1BEG2.NN2END2
INT_R_X5Y64.IMUX14.SR1END2
CLBLM_R_X5Y64.CLBLM_L_B1.CLBLM_IMUX14
INT_R_X9Y57.CTRL0.SE6END2
INT_R_X7Y59.SE6BEG2.SS6END2
INT_R_X9Y55.CTRL1.SE6END2
INT_R_X9Y59.CTRL0.EE4END2
INT_R_X3Y59.EE2BEG2.ER1END2
INT_R_X5Y59.EE4BEG2.EE2END2
INT_R_X9Y59.CTRL1.EE4END2
INT_R_X7Y61.SE6BEG2.SE2END2
INT_R_X9Y57.CTRL1.SE6END2
INT_L_X4Y55.SS6BEG3.SW6END3
INT_L_X4Y49.SE2BEG3.SS6END3
INT_R_X5Y48.IMUX7.SE2END3
CLBLM_R_X5Y48.CLBLM_M_A1.CLBLM_IMUX7
INT_L_X4Y63.ER1BEG_S0.LOGIC_OUTS_L17
INT_R_X5Y64.ER1BEG1.ER1END0
INT_L_X6Y64.ER1BEG2.ER1END1
INT_R_X7Y64.CTRL1.ER1END2
CLBLM_R_X7Y64.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y63.EE4BEG2.LVB12
INT_R_X7Y63.CTRL1.EE4END2
CLBLM_R_X7Y63.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y62.SR1BEG1.SR1BEG_S0
INT_L_X4Y61.ER1BEG2.SR1END1
INT_R_X5Y61.EL1BEG1.ER1END2
INT_L_X6Y61.ER1BEG2.EL1END1
INT_R_X7Y61.CTRL1.ER1END2
CLBLM_R_X7Y61.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y60.CTRL_L1.EE4END2
CLBLM_L_X8Y60.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y60.EE4BEG2.SW2END2
INT_R_X7Y60.CTRL1.EE4END2
CLBLM_R_X7Y60.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y59.CTRL1.SS6END2
CLBLM_R_X7Y59.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y58.EE4BEG2.SS2END2
INT_R_X7Y58.CTRL1.EE4END2
CLBLM_R_X7Y58.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y57.ER1BEG2.SS6END1
INT_R_X7Y57.CTRL1.ER1END2
CLBLM_R_X7Y57.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y56.CTRL0.EE4END2
CLBLM_R_X7Y56.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y65.SS6BEG2.EE2END2
INT_R_X7Y59.SS6BEG2.SS6END2
INT_R_X7Y53.CTRL0.SS6END2
CLBLM_R_X7Y53.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X8Y55.CTRL_L0.EE4END2
CLBLM_L_X8Y55.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.SE6BEG3.LOGIC_OUTS_L17
INT_L_X6Y59.SW6BEG3.SE6END3
INT_L_X4Y55.SE2BEG3.SW6END3
INT_R_X5Y54.FAN_ALT1.SE2END3
INT_R_X5Y54.FAN_BOUNCE1.FAN_ALT1
INT_R_X5Y54.CTRL1.FAN_BOUNCE1
CLBLM_R_X5Y54.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y71.NW2BEG2.NE6END2
INT_L_X4Y72.LVB_L12.NW2END2
INT_L_X4Y60.EE4BEG2.LVB_L0
INT_L_X8Y60.CTRL_L0.EE4END2
CLBLM_L_X8Y60.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X8Y59.CTRL_L1.EE4END2
CLBLM_L_X8Y59.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y58.NE2BEG2.ER1END2
INT_L_X4Y59.EE4BEG2.NE2END2
INT_L_X8Y59.CTRL_L0.EE4END2
CLBLM_L_X8Y59.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y55.CTRL_L0.SW6END1
CLBLL_L_X2Y55.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y62.SE6BEG2.SW2END2
INT_L_X4Y58.EE4BEG2.SE6END2
INT_L_X8Y58.CTRL_L0.EE4END2
CLBLM_L_X8Y58.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X8Y57.CTRL_L1.EE4END2
CLBLM_L_X8Y57.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y58.SE2BEG2.SS2END2
INT_L_X4Y57.EE4BEG2.SE2END2
INT_L_X8Y57.CTRL_L0.EE4END2
CLBLM_L_X8Y57.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y55.CTRL_L1.SW6END1
CLBLL_L_X4Y55.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y53.CTRL_L0.SE6END2
CLBLL_L_X4Y53.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y43.SS6BEG2.SS6END2
INT_L_X4Y37.CTRL_L1.SS6END2
CLBLL_L_X4Y37.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y38.NR1BEG2.SS6END2
INT_L_X4Y39.CTRL_L1.NR1END2
CLBLL_L_X4Y39.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y38.CTRL1.SS6END2
CLBLM_R_X5Y38.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y49.SE6BEG2.SE6END2
INT_R_X5Y45.SS6BEG2.SE6END2
INT_R_X5Y39.CTRL1.SS6END2
CLBLM_R_X5Y39.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y37.CTRL1.SS6END2
CLBLM_R_X5Y37.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y48.SW6BEG2.SE6END2
INT_R_X5Y44.SS6BEG2.SW6END2
INT_R_X5Y38.CTRL0.SS6END2
CLBLM_R_X5Y38.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y43.SS6BEG2.SE6END2
INT_R_X5Y37.CTRL0.SS6END2
CLBLM_R_X5Y37.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y57.CTRL_L0.WW4END2
CLBLL_L_X2Y57.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X3Y55.CTRL1.SE6END2
CLBLM_R_X3Y55.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X6Y57.WW4BEG2.SS6END1
INT_L_X2Y57.SR1BEG2.WW4END2
INT_L_X2Y56.CTRL_L0.SR1END2
CLBLL_L_X2Y56.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X6Y53.WW2BEG1.SS6END1
INT_L_X4Y53.SW6BEG1.WW2END1
INT_L_X2Y49.CTRL_L1.SW6END1
CLBLL_L_X2Y49.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y60.SS6BEG2.SW2END2
INT_R_X3Y54.CTRL0.SS6END2
CLBLM_R_X3Y54.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y49.CTRL1.SE6END2
CLBLM_R_X3Y49.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X7Y48.CTRL1.SE6END2
CLBLM_R_X7Y48.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y46.CTRL1.SS6END2
CLBLM_R_X3Y46.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y43.CTRL_L0.SS6END2
CLBLL_L_X4Y43.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X1Y59.SS6BEG2.SS2END2
INT_R_X1Y53.SE6BEG2.SS6END2
INT_R_X3Y49.SS6BEG2.SE6END2
INT_R_X3Y43.CTRL0.SS6END2
CLBLM_R_X3Y43.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y41.SS6BEG2.SS6END2
INT_L_X4Y35.CTRL_L1.SS6END2
CLBLL_L_X4Y35.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X2Y48.CTRL_L1.SS6END2
CLBLL_L_X2Y48.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X6Y51.WW2BEG1.SS6END1
INT_L_X4Y51.SR1BEG2.WW2END1
INT_L_X4Y50.CTRL_L0.SR1END2
CLBLL_L_X4Y50.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y49.CTRL_L0.SS6END2
CLBLL_L_X4Y49.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y59.CTRL_L0.SW6END1
CLBLL_L_X4Y59.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X6Y59.SS6BEG1.SE6END1
INT_L_X6Y53.WW4BEG2.SS6END1
INT_L_X2Y53.CTRL_L0.WW4END2
CLBLL_L_X2Y53.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y48.CTRL_L1.SW6END1
CLBLL_L_X4Y48.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y52.EE2BEG1.SS6END1
INT_L_X6Y52.SW6BEG1.EE2END1
INT_L_X4Y48.CTRL_L0.SW6END1
CLBLL_L_X4Y48.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y47.SR1BEG2.SW6END1
INT_L_X4Y46.CTRL_L1.SR1END2
CLBLL_L_X4Y46.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y55.EE2BEG2.SS6END2
INT_L_X6Y55.SW6BEG2.EE2END2
INT_L_X4Y51.SS6BEG2.SW6END2
INT_L_X4Y45.CTRL_L0.SS6END2
CLBLL_L_X4Y45.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y42.CTRL0.SS6END2
CLBLM_R_X5Y42.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y44.FAN_ALT1.SW2END2
INT_L_X4Y44.FAN_BOUNCE1.FAN_ALT1
INT_L_X4Y44.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X4Y44.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y41.NR1BEG2.SS6END2
INT_L_X4Y42.CTRL_L0.NR1END2
CLBLL_L_X4Y42.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y41.ER1BEG2.SS6END1
INT_R_X5Y41.CTRL1.ER1END2
CLBLM_R_X5Y41.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y52.SE6BEG2.SS6END2
INT_R_X5Y48.SS6BEG2.SE6END2
INT_R_X5Y42.CTRL1.SS6END2
CLBLM_R_X5Y42.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y49.SS6BEG2.SS6END2
INT_L_X4Y43.CTRL_L1.SS6END2
CLBLL_L_X4Y43.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y55.SW6BEG1.SW2END1
INT_R_X3Y51.SE6BEG1.SW6END1
INT_R_X5Y47.SS6BEG1.SE6END1
INT_R_X5Y41.SR1BEG2.SS6END1
INT_R_X5Y40.CTRL1.SR1END2
CLBLM_R_X5Y40.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y52.SS6BEG2.SS6END2
INT_R_X3Y46.CTRL0.SS6END2
CLBLM_R_X3Y46.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y47.SS6BEG2.SS6END2
INT_L_X4Y41.CTRL_L0.SS6END2
CLBLL_L_X4Y41.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y44.SS6BEG2.SW2END2
INT_L_X4Y38.CTRL_L1.SS6END2
CLBLL_L_X4Y38.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y45.SW2BEG2.SR1END2
INT_L_X4Y44.NW2BEG3.SW2END2
INT_R_X3Y45.SW2BEG2.NW2END3
INT_L_X2Y44.SE6BEG2.SW2END2
INT_L_X4Y40.CTRL_L1.SE6END2
CLBLL_L_X4Y40.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X7Y56.SS6BEG1.SS6END1
INT_R_X7Y50.SW6BEG1.SS6END1
INT_R_X5Y46.CTRL1.SW6END1
CLBLM_R_X5Y46.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y58.SS6BEG1.SS6END1
INT_L_X4Y52.SS6BEG1.SS6END1
INT_L_X4Y46.SS2BEG1.SS6END1
INT_L_X4Y44.ER1BEG2.SS2END1
INT_R_X5Y44.CTRL1.ER1END2
CLBLM_R_X5Y44.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y52.SL1BEG1.SW6END1
INT_R_X5Y51.SR1BEG2.SL1END1
INT_R_X5Y50.CTRL1.SR1END2
CLBLM_R_X5Y50.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y63.EE4BEG3.LOGIC_OUTS_L17
INT_L_X8Y63.LH0.EE4END3
INT_R_X3Y63.LVB12.LH0
INT_R_X3Y51.SE6BEG2.LVB0
INT_R_X5Y47.CTRL1.SE6END2
CLBLM_R_X5Y47.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y56.CTRL_L0.ER1END2
CLBLM_L_X8Y56.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X7Y56.ER1BEG2.SS6END1
INT_L_X8Y56.CTRL_L1.ER1END2
CLBLM_L_X8Y56.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X2Y62.EE4BEG2.SW2END2
INT_L_X6Y62.SE2BEG2.EE4END2
INT_R_X7Y61.SS6BEG2.SE2END2
INT_R_X7Y55.SS6BEG2.SS6END2
INT_R_X7Y49.CTRL0.SS6END2
CLBLM_R_X7Y49.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y55.SS6BEG2.SS6END2
INT_L_X4Y49.EE4BEG2.SS6END2
INT_L_X8Y49.CTRL_L0.EE4END2
CLBLM_L_X8Y49.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y53.SE2BEG2.SE6END2
INT_R_X5Y52.SE6BEG2.SE2END2
INT_R_X7Y48.CTRL0.SE6END2
CLBLM_R_X7Y48.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.SE6BEG1.LOGIC_OUTS_L9
INT_L_X6Y59.SW6BEG1.SE6END1
INT_L_X4Y55.CTRL_L0.SW6END1
CLBLL_L_X4Y55.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X2Y57.SE6BEG2.SW6END2
INT_L_X4Y53.SS6BEG2.SE6END2
INT_L_X4Y47.EE4BEG2.SS6END2
INT_L_X8Y47.CTRL_L0.EE4END2
CLBLM_L_X8Y47.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y61.SS6BEG2.SW2END2
INT_L_X4Y55.EE4BEG2.SS6END2
INT_L_X8Y55.CTRL_L1.EE4END2
CLBLM_L_X8Y55.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X8Y54.CTRL_L1.EE4END2
CLBLM_L_X8Y54.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y64.SS6BEG1.NW2END2
INT_L_X4Y58.SW2BEG1.SS6END1
INT_R_X3Y57.EE4BEG1.SW2END1
INT_R_X7Y57.SW6BEG1.EE4END1
INT_R_X5Y53.CTRL1.SW6END1
CLBLM_R_X5Y53.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y55.SE2BEG2.SE6END2
INT_L_X4Y54.EE4BEG2.SE2END2
INT_L_X8Y54.SS6BEG2.EE4END2
INT_L_X8Y48.CTRL_L0.SS6END2
CLBLM_L_X8Y48.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y63.CTRL0.WR1END2
CLBLM_R_X3Y63.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y60.FAN_ALT1.SW2END2
INT_R_X3Y60.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y60.CTRL1.FAN_BOUNCE1
CLBLM_R_X3Y60.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y62.SW6BEG1.SW2END1
INT_L_X2Y58.ER1BEG2.SW6END1
INT_R_X3Y58.CTRL0.ER1END2
CLBLM_R_X3Y58.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y59.CTRL1.ER1END2
CLBLM_R_X3Y59.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X3Y52.ER1BEG2.SW6END1
INT_L_X4Y52.CTRL_L0.ER1END2
CLBLL_L_X4Y52.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y56.SW6BEG1.SW6END1
INT_R_X3Y52.CTRL0.SW6END1
CLBLM_R_X3Y52.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y70.NW6BEG2.NN6END2
INT_L_X2Y74.CTRL_L0.NW6END2
CLBLL_L_X2Y74.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y61.SW2BEG2.SW2END2
INT_R_X3Y60.SS2BEG2.SW2END2
INT_R_X3Y58.SS6BEG2.SS2END2
INT_R_X3Y52.EE4BEG2.SS6END2
INT_R_X7Y52.CTRL0.EE4END2
CLBLM_R_X7Y52.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y61.SW6BEG2.SW2END2
INT_L_X2Y57.SE2BEG2.SW6END2
INT_R_X3Y56.EE4BEG2.SE2END2
INT_R_X7Y56.SS6BEG2.EE4END2
INT_R_X7Y50.CTRL0.SS6END2
CLBLM_R_X7Y50.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y48.SE2BEG2.SS6END2
INT_R_X3Y47.SE6BEG2.SE2END2
INT_R_X5Y43.CTRL0.SE6END2
CLBLM_R_X5Y43.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y75.SR1BEG2.NW6END2
INT_R_X3Y74.CTRL0.SR1END2
CLBLM_R_X3Y74.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X3Y62.SW2BEG1.SW2END1
INT_L_X2Y61.WW4BEG2.SW2END1
INT_R_X1Y61.SS2BEG2.EE4END2
INT_R_X1Y59.SE6BEG2.SS2END2
INT_R_X3Y55.SW2BEG2.SE6END2
INT_L_X2Y54.SS6BEG2.SW2END2
INT_L_X2Y48.CTRL_L0.SS6END2
CLBLL_L_X2Y48.CLBLL_L_SR.CLBLL_CTRL0
INT_R_X5Y52.SS6BEG1.SW6END1
INT_R_X5Y46.SR1BEG2.SS6END1
INT_R_X5Y45.CTRL1.SR1END2
CLBLM_R_X5Y45.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y74.LVB12.NW2END2
INT_R_X5Y62.NW6BEG2.LVB0
INT_R_X3Y66.CTRL0.NW6END2
CLBLM_R_X3Y66.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y66.CTRL_L0.NR1END2
CLBLL_L_X4Y66.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y64.NW6BEG2.NW2END2
INT_L_X2Y68.NE6BEG2.NW6END2
INT_L_X4Y72.NR1BEG2.NE6END2
INT_L_X4Y73.CTRL_L1.NR1END2
CLBLL_L_X4Y73.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y71.CTRL0.NW6END2
CLBLM_R_X3Y71.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y71.CTRL_L1.WW4END2
CLBLL_L_X4Y71.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y60.SE6BEG1.SS2END1
INT_L_X6Y56.SW2BEG1.SE6END1
INT_R_X5Y55.SW2BEG1.SW2END1
INT_L_X4Y54.WL1BEG0.SW2END1
INT_R_X3Y54.WR1BEG2.WL1END0
INT_L_X2Y54.CTRL_L1.WR1END2
CLBLL_L_X2Y54.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y61.LVB0.SW6END2
INT_R_X5Y61.NE6BEG2.LVB0
INT_R_X7Y65.CTRL0.NE6END2
CLBLM_R_X7Y65.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y65.NE2BEG2.EE2END2
INT_R_X5Y66.SE6BEG2.NE2END2
INT_R_X7Y62.CTRL1.SE6END2
CLBLM_R_X7Y62.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y63.ER1BEG2.LOGIC_OUTS_L9
INT_R_X5Y63.SL1BEG2.ER1END2
INT_R_X5Y62.SW2BEG2.SL1END2
INT_L_X4Y61.LVB_L0.SW2END2
INT_L_X4Y61.NW6BEG2.LVB_L0
INT_L_X2Y65.NE6BEG2.NW6END2
INT_L_X4Y69.CTRL_L1.NE6END2
CLBLL_L_X4Y69.CLBLL_LL_SR.CLBLL_CTRL1
INT_L_X4Y68.CTRL_L1.NE6END2
CLBLL_L_X4Y68.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X3Y67.ER1BEG2.WW2END1
INT_L_X4Y67.EE2BEG2.ER1END2
INT_L_X6Y67.NE6BEG2.EE2END2
INT_L_X8Y71.WW4BEG2.NE6END2
INT_L_X4Y71.CTRL_L0.WW4END2
CLBLL_L_X4Y71.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y66.EE2BEG2.NR1END2
INT_L_X6Y66.NE2BEG2.EE2END2
INT_R_X7Y67.WW4BEG2.NE2END2
INT_R_X3Y67.CTRL0.WW4END2
CLBLM_R_X3Y67.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y64.NW6BEG2.LVB0
INT_R_X3Y68.CTRL0.NW6END2
CLBLM_R_X3Y68.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.WR1BEG2.LOGIC_OUTS_L9
INT_R_X3Y63.IMUX20.WR1END2
CLBLM_R_X3Y63.CLBLM_L_C2.CLBLM_IMUX20
INT_R_X5Y67.SW2BEG1.WR1END2
INT_L_X4Y66.ER1BEG2.SW2END1
INT_R_X5Y66.IMUX37.ER1END2
CLBLM_R_X5Y66.CLBLM_L_D4.CLBLM_IMUX37
INT_L_X4Y63.SL1BEG3.LOGIC_OUTS_L17
INT_L_X4Y62.SR1BEG_S0.SL1END3
INT_L_X4Y62.LV_L0.SR1BEG_S0
INT_L_X4Y62.SW6BEG0.LV_L0
INT_L_X2Y58.SS6BEG0.SW6END0
INT_L_X2Y52.SS2BEG0.SS6END0
INT_L_X2Y50.IMUX_L41.SS2END0
CLBLL_L_X2Y50.CLBLL_L_D1.CLBLL_IMUX41
INT_L_X2Y29.FAN_ALT7.SS2END1
INT_L_X2Y29.FAN_L7.FAN_ALT7
CLBLL_L_X2Y29.CLBLL_LL_CE.CLBLL_FAN7
INT_L_X6Y63.SS6BEG1.EE2END1
INT_L_X6Y57.SS6BEG1.SS6END1
INT_L_X6Y51.SW6BEG1.SS6END1
INT_L_X4Y47.SS6BEG1.SW6END1
INT_L_X4Y41.SW6BEG1.SS6END1
INT_L_X2Y37.SS6BEG1.SW6END1
INT_L_X2Y31.SS2BEG1.SS6END1
INT_L_X2Y29.FAN_ALT6.SS2END1
INT_L_X2Y29.FAN_L6.FAN_ALT6
CLBLL_L_X2Y29.CLBLL_L_CE.CLBLL_FAN6
INT_L_X6Y63.SW6BEG1.EE2END1
INT_L_X4Y59.SW6BEG1.SW6END1
INT_L_X2Y55.SS6BEG1.SW6END1
INT_L_X2Y49.SE6BEG1.SS6END1
INT_L_X4Y45.SW6BEG1.SE6END1
INT_L_X2Y41.SE6BEG1.SW6END1
INT_L_X4Y37.SS2BEG1.SE6END1
INT_L_X4Y35.FAN_ALT6.SS2END1
INT_L_X4Y35.FAN_L6.FAN_ALT6
CLBLL_L_X4Y35.CLBLL_L_CE.CLBLL_FAN6
INT_L_X4Y69.SE6BEG3.NN6END3
INT_L_X6Y65.SW2BEG3.SE6END3
INT_R_X5Y64.LVB0.SW2END3
INT_R_X5Y76.NE6BEG2.LVB12
INT_R_X7Y80.CTRL1.NE6END2
CLBLM_R_X7Y80.CLBLM_M_SR.CLBLM_CTRL1
INT_R_X5Y63.NW2BEG2.WR1END2
INT_L_X4Y64.NN6BEG2.NW2END2
INT_L_X4Y70.CTRL_L1.NN6END2
CLBLL_L_X4Y70.CLBLL_LL_SR.CLBLL_CTRL1
INT_R_X5Y65.NE6BEG2.NN2END2
INT_R_X7Y69.NN6BEG2.NE6END2
INT_R_X7Y75.CTRL0.NN6END2
CLBLM_R_X7Y75.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X2Y63.NN2BEG2.WR1END2
INT_L_X2Y65.EE2BEG2.NN2END2
INT_L_X4Y65.NR1BEG2.EE2END2
INT_L_X4Y66.NE2BEG2.NR1END2
INT_R_X5Y67.NW6BEG2.NE2END2
INT_R_X3Y71.NE6BEG2.NW6END2
INT_R_X5Y75.NN6BEG2.NE6END2
INT_R_X5Y81.NW6BEG2.NN6END2
INT_R_X3Y85.EL1BEG1.NW6END2
INT_L_X4Y85.ER1BEG2.EL1END1
INT_R_X5Y85.CTRL0.ER1END2
CLBLM_R_X5Y85.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.NE2BEG1.LOGIC_OUTS_L9
INT_R_X5Y64.SE6BEG1.NE2END1
INT_R_X7Y60.SW6BEG1.SE6END1
INT_R_X5Y56.CTRL1.SW6END1
CLBLM_R_X5Y56.CLBLM_M_SR.CLBLM_CTRL1
INT_L_X4Y63.SW2BEG1.LOGIC_OUTS_L9
INT_R_X3Y62.EE4BEG1.SW2END1
INT_R_X7Y62.SS6BEG1.EE4END1
INT_R_X7Y56.SW6BEG1.SS6END1
INT_R_X5Y52.CTRL0.SW6END1
CLBLM_R_X5Y52.CLBLM_L_SR.CLBLM_CTRL0
INT_R_X5Y63.NN2BEG2.WR1END2
INT_R_X5Y65.EE2BEG2.NN2END2
INT_R_X7Y65.SW6BEG2.EE2END2
INT_R_X5Y61.WW2BEG2.SW6END2
INT_R_X3Y61.FAN_ALT1.WW2END2
INT_R_X3Y61.FAN_BOUNCE1.FAN_ALT1
INT_R_X3Y61.CTRL0.FAN_BOUNCE1
CLBLM_R_X3Y61.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.WL1BEG2.LOGIC_OUTS_L17
INT_R_X3Y63.SW2BEG2.WL1END2
INT_L_X2Y62.FAN_ALT1.SW2END2
INT_L_X2Y62.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y62.CTRL_L0.FAN_BOUNCE1
CLBLL_L_X2Y62.CLBLL_L_SR.CLBLL_CTRL0
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y63.NN6BEG3.LOGIC_OUTS_L17
INT_L_X4Y69.LVB_L0.NN6END3
INT_L_X4Y69.NE6BEG2.LVB_L0
INT_L_X6Y73.NW2BEG2.NE6END2
INT_R_X5Y74.SW6BEG1.NW2END2
INT_R_X3Y70.CTRL0.SW6END1
CLBLM_R_X3Y70.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.SW6BEG1.LOGIC_OUTS_L9
INT_L_X2Y59.ER1BEG2.SW6END1
INT_R_X3Y59.CTRL0.ER1END2
CLBLM_R_X3Y59.CLBLM_L_SR.CLBLM_CTRL0
INT_L_X4Y63.WL1BEG0.LOGIC_OUTS_L9
INT_R_X3Y63.WR1BEG2.WL1END0
INT_L_X2Y63.CTRL_L0.WR1END2
CLBLL_L_X2Y63.CLBLL_L_SR.CLBLL_CTRL0
INT_L_X4Y63.NE6BEG1.LOGIC_OUTS_L9
INT_L_X6Y67.WR1BEG2.NE6END1
INT_R_X5Y67.WW2BEG1.WR1END2
INT_R_X3Y67.NE6BEG2.WW2END1
INT_R_X5Y71.NW6BEG2.NE6END2
INT_R_X3Y75.CTRL0.NW6END2
CLBLM_R_X3Y75.CLBLM_L_SR.CLBLM_CTRL0
CLBLL_L_X4Y63.CLBLL_LOGIC_OUTS9.CLBLL_L_B
INT_L_X4Y63.EE2BEG1.LOGIC_OUTS_L9
INT_L_X6Y63.WR1BEG2.EE2END1
INT_R_X5Y63.SW2BEG1.WR1END2
INT_L_X4Y62.SS2BEG1.SW2END1
INT_L_X4Y60.NW6BEG2.SS2END1
INT_L_X2Y64.NE6BEG2.NW6END2
INT_L_X4Y68.CTRL_L0.NE6END2
CLBLL_L_X4Y68.CLBLL_L_SR.CLBLL_CTRL0

# routing for net $techmap18728$abc$16524$auto$blifparse.cc:536:parse_blif$16525.A[4]
INT_L_X2Y29.IMUX_L46.LOGIC_OUTS_L17
CLBLL_L_X2Y29.CLBLL_L_D5.CLBLL_IMUX46
CLBLL_L_X2Y29.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X2Y29.ER1BEG_S0.LOGIC_OUTS_L17
INT_R_X3Y30.NE2BEG0.ER1END0
INT_L_X4Y31.NN2BEG0.NE2END0
INT_L_X4Y32.WW2BEG3.NN2END_S2_0
INT_L_X2Y33.NN6BEG0.WW2END_N0_3
INT_L_X2Y39.NN6BEG0.NN6END0
INT_L_X2Y45.NN6BEG0.NN6END0
INT_L_X2Y51.NN6BEG0.NN6END0
INT_L_X2Y57.NN6BEG0.NN6END0
INT_L_X2Y63.EE2BEG0.NN6END0
INT_L_X4Y63.IMUX_L25.EE2END0
CLBLL_L_X4Y63.CLBLL_L_B5.CLBLL_IMUX25

# routing for net rst_counter[0]
INT_L_X2Y29.IMUX_L1.SS2END0
CLBLL_L_X2Y29.CLBLL_LL_A3.CLBLL_IMUX1
INT_L_X2Y29.IMUX_L33.SS2END0
CLBLL_L_X2Y29.CLBLL_L_C1.CLBLL_IMUX33
INT_L_X4Y35.SW6BEG0.LOGIC_OUTS_L18
INT_L_X2Y31.SS2BEG0.SW6END0
INT_L_X2Y29.IMUX_L41.SS2END0
CLBLL_L_X2Y29.CLBLL_L_D1.CLBLL_IMUX41
CLBLL_L_X4Y35.CLBLL_LOGIC_OUTS18.CLBLL_L_CMUX
INT_L_X4Y35.NR1BEG0.LOGIC_OUTS_L18
INT_L_X4Y36.NN2BEG0.NR1END0
INT_L_X4Y38.NN6BEG0.NN2END0
INT_L_X4Y44.NW6BEG0.NN6END0
INT_L_X2Y48.NE6BEG0.NW6END0
INT_L_X4Y52.NN6BEG0.NE6END0
INT_L_X4Y58.NN6BEG0.NN6END0
INT_L_X4Y63.SR1BEG_S0.NN6END_S1_0
INT_L_X4Y63.IMUX_L26.SR1BEG_S0
CLBLL_L_X4Y63.CLBLL_L_B4.CLBLL_IMUX26

# routing for net rst_counter[1]
INT_L_X2Y29.IMUX_L15.SS2END3
CLBLL_L_X2Y29.CLBLL_LL_B1.CLBLL_IMUX15
INT_L_X2Y29.IMUX_L30.SS2END3
CLBLL_L_X2Y29.CLBLL_L_C5.CLBLL_IMUX30
INT_L_X4Y35.SW6BEG3.LOGIC_OUTS_L17
INT_L_X2Y31.SS2BEG3.SW6END3
INT_L_X2Y29.IMUX_L39.SS2END3
CLBLL_L_X2Y29.CLBLL_L_D3.CLBLL_IMUX39
CLBLL_L_X4Y35.CLBLL_LOGIC_OUTS17.CLBLL_L_BMUX
INT_L_X4Y35.NN2BEG3.LOGIC_OUTS_L17
INT_L_X4Y37.NN2BEG3.NN2END3
INT_L_X4Y39.WR1BEG_S0.NN2END3
INT_R_X3Y40.LV0.WR1END0
INT_R_X3Y58.NE6BEG3.LV18
INT_R_X5Y62.WR1BEG_S0.NE6END3
INT_L_X4Y63.IMUX_L16.WR1END0
CLBLL_L_X4Y63.CLBLL_L_B3.CLBLL_IMUX16

# routing for net rst_counter[2]
INT_L_X2Y29.IMUX_L31.SE2END3
CLBLL_L_X2Y29.CLBLL_LL_C5.CLBLL_IMUX31
INT_L_X4Y35.SW2BEG3.LOGIC_OUTS_L3
INT_R_X3Y34.SW6BEG3.SW2END3
INT_R_X1Y30.SE2BEG3.SW6END3
INT_L_X2Y29.FAN_ALT1.SE2END3
INT_L_X2Y29.FAN_BOUNCE1.FAN_ALT1
INT_L_X2Y29.IMUX_L42.FAN_BOUNCE1
CLBLL_L_X2Y29.CLBLL_L_D6.CLBLL_IMUX42
CLBLL_L_X4Y35.CLBLL_LOGIC_OUTS3.CLBLL_L_DQ
INT_L_X4Y35.NR1BEG3.LOGIC_OUTS_L3
INT_L_X4Y36.NE2BEG3.NR1END3
INT_R_X5Y37.WR1BEG_S0.NE2END3
INT_L_X4Y38.LV_L0.WR1END0
INT_L_X4Y56.NN6BEG3.LV_L18
INT_L_X4Y62.NL1BEG2.NN6END3
INT_L_X4Y63.IMUX_L19.NL1END2
CLBLL_L_X4Y63.CLBLL_L_B2.CLBLL_IMUX19

# routing for net rst_counter[3]
INT_L_X2Y29.IMUX_L44.SS2END2
CLBLL_L_X2Y29.CLBLL_LL_D4.CLBLL_IMUX44
INT_L_X4Y35.SW6BEG2.LOGIC_OUTS_L16
INT_L_X2Y31.SS2BEG2.SW6END2
INT_L_X2Y29.IMUX_L36.SS2END2
CLBLL_L_X2Y29.CLBLL_L_D2.CLBLL_IMUX36
CLBLL_L_X4Y35.CLBLL_LOGIC_OUTS16.CLBLL_L_AMUX
INT_L_X4Y35.NW2BEG2.LOGIC_OUTS_L16
INT_R_X3Y36.NE2BEG2.NW2END2
INT_L_X4Y37.NR1BEG2.NE2END2
INT_L_X4Y38.NL1BEG1.NR1END2
INT_L_X4Y39.EL1BEG0.NL1END1
INT_R_X5Y39.NR1BEG0.EL1END0
INT_R_X5Y40.LV0.NR1END0
INT_R_X5Y58.NW6BEG3.LV18
INT_R_X3Y62.NE2BEG3.NW6END3
INT_L_X4Y63.IMUX_L14.NE2END3
CLBLL_L_X4Y63.CLBLL_L_B1.CLBLL_IMUX14

CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y0.IN_USE
CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y0.IS_IGNORE1_INVERTED
CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y0.ZINV_CE0
CLK_BUFG_BOT_R_X60Y48.BUFGCTRL.BUFGCTRL_X0Y0.ZINV_S0

HCLK_R_X12Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0
HCLK_R_X12Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X16Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0
HCLK_R_X16Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X22Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0
HCLK_R_X22Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X26Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0
HCLK_R_X26Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X32Y78.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

CLK_HROW_TOP_R_X60Y78.CLK_HROW_R_CK_GCLK0_ACTIVE

HCLK_R_X12Y26.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X16Y26.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X22Y26.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X26Y26.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

HCLK_R_X32Y26.ENABLE_BUFFER.HCLK_CK_BUFHCLK0

CLK_HROW_BOT_R_X60Y26.CLK_HROW_R_CK_GCLK0_ACTIVE
CLK_HROW_BOT_R_X60Y26.CLK_HROW_CK_IN_R7_ACTIVE

HCLK_CMT_L_X106Y26.HCLK_CMT_CCIO0_ACTIVE
HCLK_CMT_L_X106Y26.HCLK_CMT_CCIO0_USED

CLK_BUFG_REBUF_X60Y142.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y142.GCLK0_ENABLE_BELOW

CLK_BUFG_REBUF_X60Y117.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y117.GCLK0_ENABLE_BELOW

CLK_BUFG_REBUF_X60Y90.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y90.GCLK0_ENABLE_BELOW

HCLK_CMT_X8Y78.HCLK_CMT_CK_BUFHCLK0_USED

HCLK_CMT_L_X106Y78.HCLK_CMT_CK_BUFHCLK0_USED

CLK_BUFG_REBUF_X60Y65.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y65.GCLK0_ENABLE_BELOW

CLK_BUFG_REBUF_X60Y38.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y38.GCLK0_ENABLE_BELOW

HCLK_CMT_X8Y26.HCLK_CMT_CK_BUFHCLK0_USED

HCLK_CMT_L_X106Y26.HCLK_CMT_CK_BUFHCLK0_USED

CLK_BUFG_REBUF_X60Y13.GCLK0_ENABLE_ABOVE
CLK_BUFG_REBUF_X60Y13.GCLK0_ENABLE_BELOW

DSP_R_X9Y50.DSP48.DSP_0.AREG_0
DSP_R_X9Y50.DSP48.DSP_0.ZADREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZALUMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZAREG_2_ACASCREG_1
DSP_R_X9Y50.DSP48.DSP_0.ZCARRYINREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZCARRYINSELREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZCREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZDREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZINMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y50.DSP48.DSP_0.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y50.DSP48.DSP_0.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y50.DSP48.DSP_0.ZIS_OPMODE_INVERTED[5]
DSP_R_X9Y50.DSP48.DSP_0.ZMREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZOPMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZPREG[0]
DSP_R_X9Y50.DSP48.DSP_0.ZIS_CLK_INVERTED
DSP_R_X9Y50.DSP_0_RSTD.DSP_GND_R
DSP_R_X9Y50.DSP_0_CEAD.DSP_GND_R
DSP_R_X9Y50.DSP_0_CEALUMODE.DSP_GND_R
DSP_R_X9Y50.DSP_0_CED.DSP_GND_R
DSP_R_X9Y50.DSP_0_CEINMODE.DSP_GND_R
DSP_R_X9Y50.DSP_0_D24.DSP_GND_R
DSP_R_X9Y50.DSP_0_D23.DSP_GND_R
DSP_R_X9Y50.DSP_0_D22.DSP_GND_R
DSP_R_X9Y50.DSP_0_D21.DSP_GND_R
DSP_R_X9Y50.DSP_0_D20.DSP_GND_R
DSP_R_X9Y50.DSP_0_D19.DSP_GND_R
DSP_R_X9Y50.DSP_0_D18.DSP_GND_R
DSP_R_X9Y50.DSP_0_D17.DSP_GND_R
DSP_R_X9Y50.DSP_0_D16.DSP_GND_R
DSP_R_X9Y50.DSP_0_D15.DSP_GND_R
DSP_R_X9Y50.DSP_0_D14.DSP_GND_R
DSP_R_X9Y50.DSP_0_D13.DSP_GND_R
DSP_R_X9Y50.DSP_0_D12.DSP_GND_R
DSP_R_X9Y50.DSP_0_D11.DSP_GND_R
DSP_R_X9Y50.DSP_0_D10.DSP_GND_R
DSP_R_X9Y50.DSP_0_D9.DSP_GND_R
DSP_R_X9Y50.DSP_0_D8.DSP_GND_R
DSP_R_X9Y50.DSP_0_D7.DSP_GND_R
DSP_R_X9Y50.DSP_0_D6.DSP_GND_R
DSP_R_X9Y50.DSP_0_D5.DSP_GND_R
DSP_R_X9Y50.DSP_0_D4.DSP_GND_R
DSP_R_X9Y50.DSP_0_D3.DSP_GND_R
DSP_R_X9Y50.DSP_0_D2.DSP_GND_R
DSP_R_X9Y50.DSP_0_D1.DSP_GND_R
DSP_R_X9Y50.DSP_0_D0.DSP_GND_R
DSP_R_X9Y50.DSP_0_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y95.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y95.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y95.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y95.DSP48.DSP_1.ZIS_OPMODE_INVERTED[6]
DSP_R_X9Y95.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y95.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y95.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y95.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y95.DSP_1_CED.DSP_GND_R
DSP_R_X9Y95.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y95.DSP_1_D24.DSP_GND_R
DSP_R_X9Y95.DSP_1_D23.DSP_GND_R
DSP_R_X9Y95.DSP_1_D22.DSP_GND_R
DSP_R_X9Y95.DSP_1_D21.DSP_GND_R
DSP_R_X9Y95.DSP_1_D20.DSP_GND_R
DSP_R_X9Y95.DSP_1_D19.DSP_GND_R
DSP_R_X9Y95.DSP_1_D18.DSP_GND_R
DSP_R_X9Y95.DSP_1_D17.DSP_GND_R
DSP_R_X9Y95.DSP_1_D16.DSP_GND_R
DSP_R_X9Y95.DSP_1_D15.DSP_GND_R
DSP_R_X9Y95.DSP_1_D14.DSP_GND_R
DSP_R_X9Y95.DSP_1_D13.DSP_GND_R
DSP_R_X9Y95.DSP_1_D12.DSP_GND_R
DSP_R_X9Y95.DSP_1_D11.DSP_GND_R
DSP_R_X9Y95.DSP_1_D10.DSP_GND_R
DSP_R_X9Y95.DSP_1_D9.DSP_GND_R
DSP_R_X9Y95.DSP_1_D8.DSP_GND_R
DSP_R_X9Y95.DSP_1_D7.DSP_GND_R
DSP_R_X9Y95.DSP_1_D6.DSP_GND_R
DSP_R_X9Y95.DSP_1_D5.DSP_GND_R
DSP_R_X9Y95.DSP_1_D4.DSP_GND_R
DSP_R_X9Y95.DSP_1_D3.DSP_GND_R
DSP_R_X9Y95.DSP_1_D2.DSP_GND_R
DSP_R_X9Y95.DSP_1_D1.DSP_GND_R
DSP_R_X9Y95.DSP_1_D0.DSP_GND_R
DSP_R_X9Y95.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y75.DSP48.DSP_0.ZADREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZALUMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZCARRYINREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZCARRYINSELREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZCREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZDREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZINMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y75.DSP48.DSP_0.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y75.DSP48.DSP_0.ZMREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZOPMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZPREG[0]
DSP_R_X9Y75.DSP48.DSP_0.ZIS_CLK_INVERTED
DSP_R_X9Y75.DSP_0_RSTD.DSP_GND_R
DSP_R_X9Y75.DSP_0_CEAD.DSP_GND_R
DSP_R_X9Y75.DSP_0_CEALUMODE.DSP_GND_R
DSP_R_X9Y75.DSP_0_CED.DSP_GND_R
DSP_R_X9Y75.DSP_0_CEINMODE.DSP_GND_R
DSP_R_X9Y75.DSP_0_D24.DSP_GND_R
DSP_R_X9Y75.DSP_0_D23.DSP_GND_R
DSP_R_X9Y75.DSP_0_D22.DSP_GND_R
DSP_R_X9Y75.DSP_0_D21.DSP_GND_R
DSP_R_X9Y75.DSP_0_D20.DSP_GND_R
DSP_R_X9Y75.DSP_0_D19.DSP_GND_R
DSP_R_X9Y75.DSP_0_D18.DSP_GND_R
DSP_R_X9Y75.DSP_0_D17.DSP_GND_R
DSP_R_X9Y75.DSP_0_D16.DSP_GND_R
DSP_R_X9Y75.DSP_0_D15.DSP_GND_R
DSP_R_X9Y75.DSP_0_D14.DSP_GND_R
DSP_R_X9Y75.DSP_0_D13.DSP_GND_R
DSP_R_X9Y75.DSP_0_D12.DSP_GND_R
DSP_R_X9Y75.DSP_0_D11.DSP_GND_R
DSP_R_X9Y75.DSP_0_D10.DSP_GND_R
DSP_R_X9Y75.DSP_0_D9.DSP_GND_R
DSP_R_X9Y75.DSP_0_D8.DSP_GND_R
DSP_R_X9Y75.DSP_0_D7.DSP_GND_R
DSP_R_X9Y75.DSP_0_D6.DSP_GND_R
DSP_R_X9Y75.DSP_0_D5.DSP_GND_R
DSP_R_X9Y75.DSP_0_D4.DSP_GND_R
DSP_R_X9Y75.DSP_0_D3.DSP_GND_R
DSP_R_X9Y75.DSP_0_D2.DSP_GND_R
DSP_R_X9Y75.DSP_0_D1.DSP_GND_R
DSP_R_X9Y75.DSP_0_D0.DSP_GND_R
DSP_R_X9Y75.DSP_0_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y75.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y75.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y75.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y75.DSP48.DSP_1.ZIS_OPMODE_INVERTED[6]
DSP_R_X9Y75.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y75.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y75.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y75.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y75.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y75.DSP_1_CED.DSP_GND_R
DSP_R_X9Y75.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y75.DSP_1_D24.DSP_GND_R
DSP_R_X9Y75.DSP_1_D23.DSP_GND_R
DSP_R_X9Y75.DSP_1_D22.DSP_GND_R
DSP_R_X9Y75.DSP_1_D21.DSP_GND_R
DSP_R_X9Y75.DSP_1_D20.DSP_GND_R
DSP_R_X9Y75.DSP_1_D19.DSP_GND_R
DSP_R_X9Y75.DSP_1_D18.DSP_GND_R
DSP_R_X9Y75.DSP_1_D17.DSP_GND_R
DSP_R_X9Y75.DSP_1_D16.DSP_GND_R
DSP_R_X9Y75.DSP_1_D15.DSP_GND_R
DSP_R_X9Y75.DSP_1_D14.DSP_GND_R
DSP_R_X9Y75.DSP_1_D13.DSP_GND_R
DSP_R_X9Y75.DSP_1_D12.DSP_GND_R
DSP_R_X9Y75.DSP_1_D11.DSP_GND_R
DSP_R_X9Y75.DSP_1_D10.DSP_GND_R
DSP_R_X9Y75.DSP_1_D9.DSP_GND_R
DSP_R_X9Y75.DSP_1_D8.DSP_GND_R
DSP_R_X9Y75.DSP_1_D7.DSP_GND_R
DSP_R_X9Y75.DSP_1_D6.DSP_GND_R
DSP_R_X9Y75.DSP_1_D5.DSP_GND_R
DSP_R_X9Y75.DSP_1_D4.DSP_GND_R
DSP_R_X9Y75.DSP_1_D3.DSP_GND_R
DSP_R_X9Y75.DSP_1_D2.DSP_GND_R
DSP_R_X9Y75.DSP_1_D1.DSP_GND_R
DSP_R_X9Y75.DSP_1_D0.DSP_GND_R
DSP_R_X9Y75.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y30.DSP48.DSP_1.AREG_0
DSP_R_X9Y30.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZAREG_2_ACASCREG_1
DSP_R_X9Y30.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y30.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y30.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y30.DSP48.DSP_1.ZIS_OPMODE_INVERTED[5]
DSP_R_X9Y30.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZPREG[0]
DSP_R_X9Y30.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y30.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y30.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y30.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y30.DSP_1_CED.DSP_GND_R
DSP_R_X9Y30.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y30.DSP_1_D24.DSP_GND_R
DSP_R_X9Y30.DSP_1_D23.DSP_GND_R
DSP_R_X9Y30.DSP_1_D22.DSP_GND_R
DSP_R_X9Y30.DSP_1_D21.DSP_GND_R
DSP_R_X9Y30.DSP_1_D20.DSP_GND_R
DSP_R_X9Y30.DSP_1_D19.DSP_GND_R
DSP_R_X9Y30.DSP_1_D18.DSP_GND_R
DSP_R_X9Y30.DSP_1_D17.DSP_GND_R
DSP_R_X9Y30.DSP_1_D16.DSP_GND_R
DSP_R_X9Y30.DSP_1_D15.DSP_GND_R
DSP_R_X9Y30.DSP_1_D14.DSP_GND_R
DSP_R_X9Y30.DSP_1_D13.DSP_GND_R
DSP_R_X9Y30.DSP_1_D12.DSP_GND_R
DSP_R_X9Y30.DSP_1_D11.DSP_GND_R
DSP_R_X9Y30.DSP_1_D10.DSP_GND_R
DSP_R_X9Y30.DSP_1_D9.DSP_GND_R
DSP_R_X9Y30.DSP_1_D8.DSP_GND_R
DSP_R_X9Y30.DSP_1_D7.DSP_GND_R
DSP_R_X9Y30.DSP_1_D6.DSP_GND_R
DSP_R_X9Y30.DSP_1_D5.DSP_GND_R
DSP_R_X9Y30.DSP_1_D4.DSP_GND_R
DSP_R_X9Y30.DSP_1_D3.DSP_GND_R
DSP_R_X9Y30.DSP_1_D2.DSP_GND_R
DSP_R_X9Y30.DSP_1_D1.DSP_GND_R
DSP_R_X9Y30.DSP_1_D0.DSP_GND_R
DSP_R_X9Y30.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y55.DSP48.DSP_0.ZADREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZALUMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZCARRYINREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZCARRYINSELREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZCREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZDREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZINMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y55.DSP48.DSP_0.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y55.DSP48.DSP_0.ZMREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZOPMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZPREG[0]
DSP_R_X9Y55.DSP48.DSP_0.ZIS_CLK_INVERTED
DSP_R_X9Y55.DSP_0_RSTD.DSP_GND_R
DSP_R_X9Y55.DSP_0_CEAD.DSP_GND_R
DSP_R_X9Y55.DSP_0_CEALUMODE.DSP_GND_R
DSP_R_X9Y55.DSP_0_CED.DSP_GND_R
DSP_R_X9Y55.DSP_0_CEINMODE.DSP_GND_R
DSP_R_X9Y55.DSP_0_D24.DSP_GND_R
DSP_R_X9Y55.DSP_0_D23.DSP_GND_R
DSP_R_X9Y55.DSP_0_D22.DSP_GND_R
DSP_R_X9Y55.DSP_0_D21.DSP_GND_R
DSP_R_X9Y55.DSP_0_D20.DSP_GND_R
DSP_R_X9Y55.DSP_0_D19.DSP_GND_R
DSP_R_X9Y55.DSP_0_D18.DSP_GND_R
DSP_R_X9Y55.DSP_0_D17.DSP_GND_R
DSP_R_X9Y55.DSP_0_D16.DSP_GND_R
DSP_R_X9Y55.DSP_0_D15.DSP_GND_R
DSP_R_X9Y55.DSP_0_D14.DSP_GND_R
DSP_R_X9Y55.DSP_0_D13.DSP_GND_R
DSP_R_X9Y55.DSP_0_D12.DSP_GND_R
DSP_R_X9Y55.DSP_0_D11.DSP_GND_R
DSP_R_X9Y55.DSP_0_D10.DSP_GND_R
DSP_R_X9Y55.DSP_0_D9.DSP_GND_R
DSP_R_X9Y55.DSP_0_D8.DSP_GND_R
DSP_R_X9Y55.DSP_0_D7.DSP_GND_R
DSP_R_X9Y55.DSP_0_D6.DSP_GND_R
DSP_R_X9Y55.DSP_0_D5.DSP_GND_R
DSP_R_X9Y55.DSP_0_D4.DSP_GND_R
DSP_R_X9Y55.DSP_0_D3.DSP_GND_R
DSP_R_X9Y55.DSP_0_D2.DSP_GND_R
DSP_R_X9Y55.DSP_0_D1.DSP_GND_R
DSP_R_X9Y55.DSP_0_D0.DSP_GND_R
DSP_R_X9Y55.DSP_0_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y50.DSP48.DSP_1.AREG_0
DSP_R_X9Y50.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZAREG_2_ACASCREG_1
DSP_R_X9Y50.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y50.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y50.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y50.DSP48.DSP_1.ZIS_OPMODE_INVERTED[5]
DSP_R_X9Y50.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZPREG[0]
DSP_R_X9Y50.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y50.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y50.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y50.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y50.DSP_1_CED.DSP_GND_R
DSP_R_X9Y50.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y50.DSP_1_D24.DSP_GND_R
DSP_R_X9Y50.DSP_1_D23.DSP_GND_R
DSP_R_X9Y50.DSP_1_D22.DSP_GND_R
DSP_R_X9Y50.DSP_1_D21.DSP_GND_R
DSP_R_X9Y50.DSP_1_D20.DSP_GND_R
DSP_R_X9Y50.DSP_1_D19.DSP_GND_R
DSP_R_X9Y50.DSP_1_D18.DSP_GND_R
DSP_R_X9Y50.DSP_1_D17.DSP_GND_R
DSP_R_X9Y50.DSP_1_D16.DSP_GND_R
DSP_R_X9Y50.DSP_1_D15.DSP_GND_R
DSP_R_X9Y50.DSP_1_D14.DSP_GND_R
DSP_R_X9Y50.DSP_1_D13.DSP_GND_R
DSP_R_X9Y50.DSP_1_D12.DSP_GND_R
DSP_R_X9Y50.DSP_1_D11.DSP_GND_R
DSP_R_X9Y50.DSP_1_D10.DSP_GND_R
DSP_R_X9Y50.DSP_1_D9.DSP_GND_R
DSP_R_X9Y50.DSP_1_D8.DSP_GND_R
DSP_R_X9Y50.DSP_1_D7.DSP_GND_R
DSP_R_X9Y50.DSP_1_D6.DSP_GND_R
DSP_R_X9Y50.DSP_1_D5.DSP_GND_R
DSP_R_X9Y50.DSP_1_D4.DSP_GND_R
DSP_R_X9Y50.DSP_1_D3.DSP_GND_R
DSP_R_X9Y50.DSP_1_D2.DSP_GND_R
DSP_R_X9Y50.DSP_1_D1.DSP_GND_R
DSP_R_X9Y50.DSP_1_D0.DSP_GND_R
DSP_R_X9Y50.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y55.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y55.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y55.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y55.DSP48.DSP_1.ZIS_OPMODE_INVERTED[6]
DSP_R_X9Y55.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y55.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y55.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y55.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y55.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y55.DSP_1_CED.DSP_GND_R
DSP_R_X9Y55.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y55.DSP_1_D24.DSP_GND_R
DSP_R_X9Y55.DSP_1_D23.DSP_GND_R
DSP_R_X9Y55.DSP_1_D22.DSP_GND_R
DSP_R_X9Y55.DSP_1_D21.DSP_GND_R
DSP_R_X9Y55.DSP_1_D20.DSP_GND_R
DSP_R_X9Y55.DSP_1_D19.DSP_GND_R
DSP_R_X9Y55.DSP_1_D18.DSP_GND_R
DSP_R_X9Y55.DSP_1_D17.DSP_GND_R
DSP_R_X9Y55.DSP_1_D16.DSP_GND_R
DSP_R_X9Y55.DSP_1_D15.DSP_GND_R
DSP_R_X9Y55.DSP_1_D14.DSP_GND_R
DSP_R_X9Y55.DSP_1_D13.DSP_GND_R
DSP_R_X9Y55.DSP_1_D12.DSP_GND_R
DSP_R_X9Y55.DSP_1_D11.DSP_GND_R
DSP_R_X9Y55.DSP_1_D10.DSP_GND_R
DSP_R_X9Y55.DSP_1_D9.DSP_GND_R
DSP_R_X9Y55.DSP_1_D8.DSP_GND_R
DSP_R_X9Y55.DSP_1_D7.DSP_GND_R
DSP_R_X9Y55.DSP_1_D6.DSP_GND_R
DSP_R_X9Y55.DSP_1_D5.DSP_GND_R
DSP_R_X9Y55.DSP_1_D4.DSP_GND_R
DSP_R_X9Y55.DSP_1_D3.DSP_GND_R
DSP_R_X9Y55.DSP_1_D2.DSP_GND_R
DSP_R_X9Y55.DSP_1_D1.DSP_GND_R
DSP_R_X9Y55.DSP_1_D0.DSP_GND_R
DSP_R_X9Y55.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y85.DSP48.DSP_0.ZADREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZALUMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZCARRYINREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZCARRYINSELREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZCREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZDREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZINMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y85.DSP48.DSP_0.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y85.DSP48.DSP_0.ZMREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZOPMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZPREG[0]
DSP_R_X9Y85.DSP48.DSP_0.ZIS_CLK_INVERTED
DSP_R_X9Y85.DSP_0_RSTD.DSP_GND_R
DSP_R_X9Y85.DSP_0_CEAD.DSP_GND_R
DSP_R_X9Y85.DSP_0_CEALUMODE.DSP_GND_R
DSP_R_X9Y85.DSP_0_CED.DSP_GND_R
DSP_R_X9Y85.DSP_0_CEINMODE.DSP_GND_R
DSP_R_X9Y85.DSP_0_D24.DSP_GND_R
DSP_R_X9Y85.DSP_0_D23.DSP_GND_R
DSP_R_X9Y85.DSP_0_D22.DSP_GND_R
DSP_R_X9Y85.DSP_0_D21.DSP_GND_R
DSP_R_X9Y85.DSP_0_D20.DSP_GND_R
DSP_R_X9Y85.DSP_0_D19.DSP_GND_R
DSP_R_X9Y85.DSP_0_D18.DSP_GND_R
DSP_R_X9Y85.DSP_0_D17.DSP_GND_R
DSP_R_X9Y85.DSP_0_D16.DSP_GND_R
DSP_R_X9Y85.DSP_0_D15.DSP_GND_R
DSP_R_X9Y85.DSP_0_D14.DSP_GND_R
DSP_R_X9Y85.DSP_0_D13.DSP_GND_R
DSP_R_X9Y85.DSP_0_D12.DSP_GND_R
DSP_R_X9Y85.DSP_0_D11.DSP_GND_R
DSP_R_X9Y85.DSP_0_D10.DSP_GND_R
DSP_R_X9Y85.DSP_0_D9.DSP_GND_R
DSP_R_X9Y85.DSP_0_D8.DSP_GND_R
DSP_R_X9Y85.DSP_0_D7.DSP_GND_R
DSP_R_X9Y85.DSP_0_D6.DSP_GND_R
DSP_R_X9Y85.DSP_0_D5.DSP_GND_R
DSP_R_X9Y85.DSP_0_D4.DSP_GND_R
DSP_R_X9Y85.DSP_0_D3.DSP_GND_R
DSP_R_X9Y85.DSP_0_D2.DSP_GND_R
DSP_R_X9Y85.DSP_0_D1.DSP_GND_R
DSP_R_X9Y85.DSP_0_D0.DSP_GND_R
DSP_R_X9Y85.DSP_0_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y40.DSP48.DSP_1.AREG_0
DSP_R_X9Y40.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZAREG_2_ACASCREG_1
DSP_R_X9Y40.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y40.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y40.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y40.DSP48.DSP_1.ZIS_OPMODE_INVERTED[5]
DSP_R_X9Y40.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZPREG[0]
DSP_R_X9Y40.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y40.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y40.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y40.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y40.DSP_1_CED.DSP_GND_R
DSP_R_X9Y40.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y40.DSP_1_D24.DSP_GND_R
DSP_R_X9Y40.DSP_1_D23.DSP_GND_R
DSP_R_X9Y40.DSP_1_D22.DSP_GND_R
DSP_R_X9Y40.DSP_1_D21.DSP_GND_R
DSP_R_X9Y40.DSP_1_D20.DSP_GND_R
DSP_R_X9Y40.DSP_1_D19.DSP_GND_R
DSP_R_X9Y40.DSP_1_D18.DSP_GND_R
DSP_R_X9Y40.DSP_1_D17.DSP_GND_R
DSP_R_X9Y40.DSP_1_D16.DSP_GND_R
DSP_R_X9Y40.DSP_1_D15.DSP_GND_R
DSP_R_X9Y40.DSP_1_D14.DSP_GND_R
DSP_R_X9Y40.DSP_1_D13.DSP_GND_R
DSP_R_X9Y40.DSP_1_D12.DSP_GND_R
DSP_R_X9Y40.DSP_1_D11.DSP_GND_R
DSP_R_X9Y40.DSP_1_D10.DSP_GND_R
DSP_R_X9Y40.DSP_1_D9.DSP_GND_R
DSP_R_X9Y40.DSP_1_D8.DSP_GND_R
DSP_R_X9Y40.DSP_1_D7.DSP_GND_R
DSP_R_X9Y40.DSP_1_D6.DSP_GND_R
DSP_R_X9Y40.DSP_1_D5.DSP_GND_R
DSP_R_X9Y40.DSP_1_D4.DSP_GND_R
DSP_R_X9Y40.DSP_1_D3.DSP_GND_R
DSP_R_X9Y40.DSP_1_D2.DSP_GND_R
DSP_R_X9Y40.DSP_1_D1.DSP_GND_R
DSP_R_X9Y40.DSP_1_D0.DSP_GND_R
DSP_R_X9Y40.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y85.DSP48.DSP_1.ZADREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZALUMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZCARRYINREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZCARRYINSELREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZCREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZDREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZINMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y85.DSP48.DSP_1.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y85.DSP48.DSP_1.ZIS_OPMODE_INVERTED[4]
DSP_R_X9Y85.DSP48.DSP_1.ZIS_OPMODE_INVERTED[6]
DSP_R_X9Y85.DSP48.DSP_1.ZMREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZOPMODEREG[0]
DSP_R_X9Y85.DSP48.DSP_1.ZIS_CLK_INVERTED
DSP_R_X9Y85.DSP_1_RSTD.DSP_GND_R
DSP_R_X9Y85.DSP_1_CEAD.DSP_GND_R
DSP_R_X9Y85.DSP_1_CEALUMODE.DSP_GND_R
DSP_R_X9Y85.DSP_1_CED.DSP_GND_R
DSP_R_X9Y85.DSP_1_CEINMODE.DSP_GND_R
DSP_R_X9Y85.DSP_1_D24.DSP_GND_R
DSP_R_X9Y85.DSP_1_D23.DSP_GND_R
DSP_R_X9Y85.DSP_1_D22.DSP_GND_R
DSP_R_X9Y85.DSP_1_D21.DSP_GND_R
DSP_R_X9Y85.DSP_1_D20.DSP_GND_R
DSP_R_X9Y85.DSP_1_D19.DSP_GND_R
DSP_R_X9Y85.DSP_1_D18.DSP_GND_R
DSP_R_X9Y85.DSP_1_D17.DSP_GND_R
DSP_R_X9Y85.DSP_1_D16.DSP_GND_R
DSP_R_X9Y85.DSP_1_D15.DSP_GND_R
DSP_R_X9Y85.DSP_1_D14.DSP_GND_R
DSP_R_X9Y85.DSP_1_D13.DSP_GND_R
DSP_R_X9Y85.DSP_1_D12.DSP_GND_R
DSP_R_X9Y85.DSP_1_D11.DSP_GND_R
DSP_R_X9Y85.DSP_1_D10.DSP_GND_R
DSP_R_X9Y85.DSP_1_D9.DSP_GND_R
DSP_R_X9Y85.DSP_1_D8.DSP_GND_R
DSP_R_X9Y85.DSP_1_D7.DSP_GND_R
DSP_R_X9Y85.DSP_1_D6.DSP_GND_R
DSP_R_X9Y85.DSP_1_D5.DSP_GND_R
DSP_R_X9Y85.DSP_1_D4.DSP_GND_R
DSP_R_X9Y85.DSP_1_D3.DSP_GND_R
DSP_R_X9Y85.DSP_1_D2.DSP_GND_R
DSP_R_X9Y85.DSP_1_D1.DSP_GND_R
DSP_R_X9Y85.DSP_1_D0.DSP_GND_R
DSP_R_X9Y85.DSP_1_CARRYINSEL2.DSP_GND_R

DSP_R_X9Y95.DSP48.DSP_0.ZADREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZALUMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZCARRYINREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZCARRYINSELREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZCREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZDREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZINMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZIS_OPMODE_INVERTED[0]
DSP_R_X9Y95.DSP48.DSP_0.ZIS_OPMODE_INVERTED[2]
DSP_R_X9Y95.DSP48.DSP_0.ZMREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZOPMODEREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZPREG[0]
DSP_R_X9Y95.DSP48.DSP_0.ZIS_CLK_INVERTED
DSP_R_X9Y95.DSP_0_RSTD.DSP_GND_R
DSP_R_X9Y95.DSP_0_CEAD.DSP_GND_R
DSP_R_X9Y95.DSP_0_CEALUMODE.DSP_GND_R
DSP_R_X9Y95.DSP_0_CED.DSP_GND_R
DSP_R_X9Y95.DSP_0_CEINMODE.DSP_GND_R
DSP_R_X9Y95.DSP_0_D24.DSP_GND_R
DSP_R_X9Y95.DSP_0_D23.DSP_GND_R
DSP_R_X9Y95.DSP_0_D22.DSP_GND_R
DSP_R_X9Y95.DSP_0_D21.DSP_GND_R
DSP_R_X9Y95.DSP_0_D20.DSP_GND_R
DSP_R_X9Y95.DSP_0_D19.DSP_GND_R
DSP_R_X9Y95.DSP_0_D18.DSP_GND_R
DSP_R_X9Y95.DSP_0_D17.DSP_GND_R
DSP_R_X9Y95.DSP_0_D16.DSP_GND_R
DSP_R_X9Y95.DSP_0_D15.DSP_GND_R
DSP_R_X9Y95.DSP_0_D14.DSP_GND_R
DSP_R_X9Y95.DSP_0_D13.DSP_GND_R
DSP_R_X9Y95.DSP_0_D12.DSP_GND_R
DSP_R_X9Y95.DSP_0_D11.DSP_GND_R
DSP_R_X9Y95.DSP_0_D10.DSP_GND_R
DSP_R_X9Y95.DSP_0_D9.DSP_GND_R
DSP_R_X9Y95.DSP_0_D8.DSP_GND_R
DSP_R_X9Y95.DSP_0_D7.DSP_GND_R
DSP_R_X9Y95.DSP_0_D6.DSP_GND_R
DSP_R_X9Y95.DSP_0_D5.DSP_GND_R
DSP_R_X9Y95.DSP_0_D4.DSP_GND_R
DSP_R_X9Y95.DSP_0_D3.DSP_GND_R
DSP_R_X9Y95.DSP_0_D2.DSP_GND_R
DSP_R_X9Y95.DSP_0_D1.DSP_GND_R
DSP_R_X9Y95.DSP_0_D0.DSP_GND_R
DSP_R_X9Y95.DSP_0_CARRYINSEL2.DSP_GND_R

