Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug  4 19:15:28 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.399     -235.828                    105                  595        0.219        0.000                      0                  595        3.000        0.000                       0                   257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.399     -235.828                    105                  595        0.219        0.000                      0                  595        3.000        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          105  Failing Endpoints,  Worst Slack       -5.399ns,  Total Violation     -235.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.399ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 7.866ns (63.556%)  route 4.511ns (36.444%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.016 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.016    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.350 r  mult2/out_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.350    v0/D[13]
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                 -5.399    

Slack (VIOLATED) :        -5.378ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.356ns  (logic 7.845ns (63.494%)  route 4.511ns (36.506%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.016 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.016    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.329 r  mult2/out_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.329    v0/D[15]
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                 -5.378    

Slack (VIOLATED) :        -5.304ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 7.771ns (63.274%)  route 4.511ns (36.726%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.016 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.016    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.255 r  mult2/out_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.255    v0/D[14]
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                 -5.304    

Slack (VIOLATED) :        -5.288ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 7.755ns (63.226%)  route 4.511ns (36.774%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.016 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.016    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.239 r  mult2/out_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.239    v0/D[12]
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y47         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                 -5.288    

Slack (VIOLATED) :        -5.285ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.263ns  (logic 7.752ns (63.217%)  route 4.511ns (36.783%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.236 r  mult2/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.236    v0/D[9]
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                 -5.285    

Slack (VIOLATED) :        -5.264ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.242ns  (logic 7.731ns (63.154%)  route 4.511ns (36.846%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.215 r  mult2/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.215    v0/D[11]
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                 -5.264    

Slack (VIOLATED) :        -5.190ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.168ns  (logic 7.657ns (62.930%)  route 4.511ns (37.070%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.141 r  mult2/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.141    v0/D[10]
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 -5.190    

Slack (VIOLATED) :        -5.174ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 7.641ns (62.881%)  route 4.511ns (37.119%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.902 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.902    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.125 r  mult2/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.125    v0/D[8]
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y46         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                 -5.174    

Slack (VIOLATED) :        -5.171ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.149ns  (logic 7.638ns (62.872%)  route 4.511ns (37.128%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.122 r  mult2/out_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.122    v0/D[5]
    SLICE_X35Y45         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y45         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                 -5.171    

Slack (VIOLATED) :        -5.150ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.128ns  (logic 7.617ns (62.808%)  route 4.511ns (37.192%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.973     0.973    fsm3/clk
    SLICE_X37Y48         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.637     2.066    fsm3/fsm3_out[30]
    SLICE_X39Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.190 f  fsm3/C_addr0[3]_INST_0_i_33/O
                         net (fo=1, routed)           0.520     2.710    fsm3/C_addr0[3]_INST_0_i_33_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     2.834 r  fsm3/C_addr0[3]_INST_0_i_23/O
                         net (fo=5, routed)           0.660     3.495    fsm3/C_addr0[3]_INST_0_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     3.619 f  fsm3/C_addr0[3]_INST_0_i_10/O
                         net (fo=5, routed)           0.593     4.211    fsm2/out_reg[31]_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.335 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=134, routed)         0.972     5.308    tmp0/v0_write_en
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.432 r  tmp0/out_i_27__0/O
                         net (fo=1, routed)           0.378     5.809    mult2/mult2_left[7]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.845 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.847    mult2/out__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.365 r  mult2/out__0__0/P[0]
                         net (fo=1, routed)           0.748    12.114    mult2/out__0__0_n_105
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.238 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    12.238    mult2/out[19]_i_7__0_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.788 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.788    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.101 r  mult2/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.101    v0/D[7]
    SLICE_X35Y45         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=256, unset)          0.924     7.924    v0/clk
    SLICE_X35Y45         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 -5.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 j1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.659%)  route 0.116ns (33.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    j1/clk
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  j1/out_reg[1]/Q
                         net (fo=5, routed)           0.116     0.654    j1/Q[1]
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.104     0.758 r  j1/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.758    j1/j1_in[3]
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    j1/clk
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.170     0.721    k0/k0_out[2]
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.042     0.763 r  k0/out[3]_i_3__6/O
                         net (fo=1, routed)           0.000     0.763    k0/out[3]_i_3__6_n_0
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm6/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    fsm6/clk
    SLICE_X42Y48         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm6/out_reg[1]/Q
                         net (fo=12, routed)          0.160     0.735    fsm6/fsm6_out[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.045     0.780 r  fsm6/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    fsm6/out[1]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  fsm6/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    fsm6/clk
    SLICE_X42Y48         FDRE                                         r  fsm6/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm6/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 j1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    j1/clk
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  j1/out_reg[1]/Q
                         net (fo=5, routed)           0.116     0.654    j1/Q[1]
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.098     0.752 r  j1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.752    j1/j1_in[2]
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    j1/clk
    SLICE_X45Y47         FDRE                                         r  j1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    j1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    fsm4/clk
    SLICE_X44Y48         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[1]/Q
                         net (fo=10, routed)          0.156     0.707    fsm4/out_reg_n_0_[1]
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.752 r  fsm4/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.752    cond_computed0/out_reg[0]_0
    SLICE_X45Y48         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X45Y48         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.091     0.523    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.997%)  route 0.165ns (47.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.165     0.716    k0/k0_out[1]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.761 r  k0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.761    k0/out[1]_i_1__2_n_0
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 k0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    k0/clk
    SLICE_X42Y45         FDRE                                         r  k0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  k0/done_reg/Q
                         net (fo=4, routed)           0.175     0.749    fsm2/k0_done
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.043     0.792 r  fsm2/out[3]_i_2__6/O
                         net (fo=5, routed)           0.000     0.792    k0/k0_write_en
    SLICE_X42Y45         FDRE                                         r  k0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    k0/clk
    SLICE_X42Y45         FDRE                                         r  k0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.123     0.555    k0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    j0/clk
    SLICE_X44Y45         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.185     0.736    j0/j0_out[0]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.043     0.779 r  j0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.779    j0/out[3]_i_3__5_n_0
    SLICE_X44Y45         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    j0/clk
    SLICE_X44Y45         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.107     0.539    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 j0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    j0/clk
    SLICE_X45Y45         FDRE                                         r  j0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j0/done_reg/Q
                         net (fo=3, routed)           0.168     0.719    fsm0/j0_done
    SLICE_X45Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.764 r  fsm0/out[3]_i_2__2/O
                         net (fo=5, routed)           0.000     0.764    j0/j0_write_en
    SLICE_X45Y45         FDRE                                         r  j0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    j0/clk
    SLICE_X45Y45         FDRE                                         r  j0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     0.523    j0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.410     0.410    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.170     0.721    k0/k0_out[2]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  k0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.766    k0/out[2]_i_1__2_n_0
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=256, unset)          0.432     0.432    k0/clk
    SLICE_X43Y45         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.092     0.524    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y35  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y36  C_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y38  C_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y38  C_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y37  C_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y38  C_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y38  C_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y31  C_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y31  C_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y35  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y36  C_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y37  C_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y38  C_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y31  C_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y31  C_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y35  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y36  C_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y37  C_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y38  C_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y38  C_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y31  C_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y31  C_i_j0/out_reg[18]/C



