# Part 2 â€“ BabySoC Functional Modelling (Labs)

This section contains the **hands-on work** for simulating BabySoC using **Icarus Verilog** and **GTKWave**.

---

## âš™ï¸ Tools Used

* ğŸ–¥ **Icarus Verilog (iverilog)** â€“ For compiling and simulating Verilog code.
* ğŸ“ˆ **GTKWave** â€“ For viewing waveform dumps (`.vcd` files).

---

## ğŸ¯ Problem Statement

This project focuses on designing a **compact, open-source System-on-Chip (SoC)** based on **RVMYTH**, a RISC-V-based processor core.

The SoC integrates:

* â± **Phase-Locked Loop (PLL)** for precise clock generation and control
* ğŸš **10-bit Digital-to-Analog Converter (DAC)** for analog interfacing

By converting digital signals into analog, the DAC enables BabySoC to communicate with **external analog devices** such as televisions, audio systems, and mobile phones.
This makes BabySoC an **educational platform** that bridges the gap between digital and analog design for SoC learners.

---
## Steps Performed
1. Cloned the BabySoC repo Project.
2. TLV to Verilog Conversion for RVMYTH.
3. Created an **output directory**:  
4. Compiled the Verilog design files using `iverilog`.  
5. Ran simulation and generated `.vcd` waveform files.  
6. Opened `.vcd` in GTKWave and analyzed signals.
---

## ğŸ“‚ Project Structure

```text
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/                 # Header files (.vh) with macros and parameter definitions
â”‚   â”‚   â”œâ”€â”€ sandpiper.vh
â”‚   â”‚   â””â”€â”€ other header files...
â”‚   â”œâ”€â”€ module/                  # Verilog/TLV modules
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v         # Top-level module integrating all SoC components
â”‚   â”‚   â”œâ”€â”€ rvmyth.v             # RISC-V (RVMYTH) core module (converted from TLV)
â”‚   â”‚   â”œâ”€â”€ avsdpll.v            # PLL module for clock generation
â”‚   â”‚   â”œâ”€â”€ avsddac.v            # DAC module for analog output
â”‚   â”‚   â””â”€â”€ testbench.v          # Testbench for simulation
â”œâ”€â”€ output/                      # Directory for compiled outputs and simulation results
â””â”€â”€ compiled_tlv/                # Intermediate TL-Verilog compiled files (if needed)
```

---

## ğŸ› ï¸ Step 1 â€“ Cloning the Project

To begin, clone the **VSDBabySoC repository**:

```bash
cd ~/VLSI
git clone https://github.com/manili/VSDBabySoC.git
cd ~/VLSI/VSDBabySoC/
```

Check repository contents:

```bash
jyothirganesh@jyothirganesh:~/VLSI$ ls VSDBabySoC/
images  LICENSE  Makefile  README.md  sp_env  src
```

Check `src/module` directory:

```bash
jyothirganesh@jyothirganesh:~/VLSI$ ls VSDBabySoC/src/module/
avsddac.v  clk_gate.v  pseudo_rand.sv  rvmyth.tlv  testbench.rvmyth.post-routing.v  vsdbabysoc.v
avsdpll.v  pseudo_rand_gen.sv  rvmyth_gen.v  testbench.v
```

---

## ğŸ”§ Step 2 â€“ TL-Verilog to Verilog Conversion (RVMYTH Core)

The **RVMYTH core** is initially provided in **TL-Verilog** (`rvmyth.tlv`).

Steps performed:

1. Installed and set up a **Python virtual environment**
2. Installed **SandPiper-SaaS** for TLV â†’ Verilog conversion
3. Converted `rvmyth.tlv` into `rvmyth.v` using:

```bash
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v \
--bestsv --noline -p verilog --outdir ./src/module/
```
<img width="1161" height="584" alt="Image" src="https://github.com/user-attachments/assets/213eba72-dcce-4d7f-8100-197e93e044f4" />

âœ… Verified that `rvmyth.v` was generated successfully in `src/module/`.

```bash
jyothirganesh@jyothirganesh:~/VLSI$ ls VSDBabySoC/src/module/
avsddac.v  clk_gate.v  pseudo_rand.sv  rvmyth.tlv  testbench.rvmyth.post-routing.v  vsdbabysoc.v
avsdpll.v  pseudo_rand_gen.sv  rvmyth_gen.v    rvmyth.v    testbench.v
```
---

## â–¶ï¸ Step 3 â€“ Pre-Synthesis Simulation

1. Created an **output directory**:

```bash
cd ~/VLSI/VSDBabySoC/

mkdir -p output/pre_synth_sim
```

2. Compiled the Verilog design and testbench with **Icarus Verilog**:

```bash
cd ~/VLSI/VSDBabySoC/

iverilog -o output/pre_synth_sim/pre_synth_sim.out \
-DPRE_SYNTH_SIM \
-I src/include -I src/module src/module/testbench.v
```
After running this command, you get

[output/pre_synth_sim/pre_synth_sim.out](https://github.com/jyothirganesh-0475/Jyothirganesh_K_RISC-V-SoC-VSD_Week_2/blob/main/Part_2/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out)

3. Ran the simulation:

```bash
cd ~/VLSI/VSDBabySoC/

cd output/pre_synth_sim
./pre_synth_sim.out
```
ğŸ‘‰ This generated a waveform dump file: **[`pre_synth_sim.vcd`](https://github.com/jyothirganesh-0475/Jyothirganesh_K_RISC-V-SoC-VSD_Week_2/blob/main/Part_2/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.vcd)**
Explanation:

DPRE_SYNTH_SIM: Defines the PRE_SYNTH_SIM macro for conditional compilation in the testbench.

The resulting pre_synth_sim.vcd file can be viewed in GTKWave.
Viewing Waveform in GTKWave
After running the simulation, open the VCD file in GTKWave:

---

## ğŸ‘€ Step 4 â€“ Waveform Analysis with GTKWave

Opened the VCD in GTKWave:

```bash
cd ~/VLSI/VSDBabySoC/

gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```
Drag and drop the CLK, reset, OUT (DAC), and RV TO DAC [9:0] signals to their respective locations in the simulation tool
<img width="1213" height="776" alt="Image" src="https://github.com/user-attachments/assets/8a56a6b7-8471-4a9a-a9a6-0c351f44e140" />

### Signals Observed

* â± **CLK** â€“ Input clock signal to RVMYTH (from PLL)
* ğŸ”„ **reset** â€“ External reset signal
* ğŸ”Ÿ **RV_TO_DAC[9:0]** â€“ 10-bit data output from RVMYTH register #17 to DAC
* ğŸ“¤ **OUT** â€“ DAC output signal (digital in simulation, step-like analog view in GTKWave)
* Viewing DAC output in analog mode
Drag and drop the CLK, reset, OUT (DAC) (as analog step), and RV TO DAC [9:0] signals to their respective locations in the simulation tool
<img width="1203" height="758" alt="Image" src="https://github.com/user-attachments/assets/09eacc3d-e22c-4c68-86fc-25f72d237908" />

<img width="1203" height="563" alt="Image" src="https://github.com/user-attachments/assets/e505e2ef-d388-4034-84b8-a780c5f7e235" />

---

## ğŸ” Step 5 â€“ Observations

### ğŸ”¹ Reset Operation

* **Screenshot 1** â€“ Shows that all registers are cleared during reset.
* After reset is deasserted, normal SoC operation begins.

### ğŸ”¹ Clocking

* **Screenshot 2** â€“ Clock toggling consistently.
* All modules synchronize operations with clock edges.

### ğŸ”¹ Dataflow Between Modules

* **Screenshot 3** â€“ Verified correct data transfer: **RVMYTH â†’ DAC â†’ OUT**.
* Output signal visualized in **Analog â†’ Step mode** in GTKWave.

---

## ğŸš‘ Troubleshooting Notes

* âš ï¸ **Module Redefinition** â€“ Avoid including the same module twice.
* ğŸ“‚ **Path Issues** â€“ Ensure `-I` include directories are correct; absolute paths may help.

---

## âœ… Final Deliverables

* ğŸ“œ **Simulation Logs** â€“ Output from compilation and execution
* ğŸ–¼ **GTKWave Screenshots** â€“ Reset, clock, and dataflow behavior
* ğŸ“ **Explanations** â€“ Each screenshot documented with observed BabySoC behavior

---

## ğŸ“ Summary of Week 2 (Labs)

âœ”ï¸ Set up **VSDBabySoC project structure**
âœ”ï¸ Installed & configured **SandPiper-SaaS**
âœ”ï¸ Converted **RVMYTH TLV â†’ Verilog**
âœ”ï¸ Performed **pre-synthesis simulation** with Icarus Verilog
âœ”ï¸ Opened & analyzed waveforms in **GTKWave**
âœ”ï¸ Verified **reset, clock, and dataflow**
âœ”ï¸ Documented **observations + troubleshooting tips**

âœ¨ BabySoC **functional modelling** was successfully completed and verified.

---


