
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037503                       # Number of seconds simulated
sim_ticks                                 37502711103                       # Number of ticks simulated
final_tick                               567067091040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259914                       # Simulator instruction rate (inst/s)
host_op_rate                                   334464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2245630                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929312                       # Number of bytes of host memory used
host_seconds                                 16700.30                       # Real time elapsed on the host
sim_insts                                  4340638453                       # Number of instructions simulated
sim_ops                                    5585648839                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3028864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2381568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1106560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       789376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7313664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2044544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2044544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18606                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6167                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57138                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15973                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15973                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80763868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63503889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29506133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21048505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               195016941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             194546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54517232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54517232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54517232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80763868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63503889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29506133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21048505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249534173                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89934560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31015904                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25444260                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017867                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13046438                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087826                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157455                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87079                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32034097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170378377                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31015904                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245281                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36605179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819150                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8701593                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669450                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86109745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49504566     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658963      4.25%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195953      3.71%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439590      3.99%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2998976      3.48%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1568957      1.82%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029587      1.20%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718040      3.16%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17995113     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86109745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344872                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.894471                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33699381                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8281373                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34819217                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547337                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8762428                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078779                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6612                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202057646                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51004                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8762428                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35374958                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4385923                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1177865                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33656702                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2751861                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195192659                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11289                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1725501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          100                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271167694                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910150189                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910150189                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102908430                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34140                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18098                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7290207                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242209                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3190873                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184021912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147804365                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287776                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61125514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186806587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2061                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86109745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.716465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31857576     37.00%     37.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17879927     20.76%     57.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11990009     13.92%     71.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634142      8.87%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532068      8.75%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432930      5.15%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386258      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743156      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653679      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86109745                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083547     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204695     13.22%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259878     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121596521     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016896      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15737755     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437171      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147804365                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.643466                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548162                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383554409                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245182583                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149352527                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262380                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026011                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291250                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8762428                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3599586                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164367                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184056017                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238140                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032923                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18083                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6701                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1069                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364589                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145226367                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14791845                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577994                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987972                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587273                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196127                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.614800                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143805177                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661362                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93718348                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261801258                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597399                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357975                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61638095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043082                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77347317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32024887     41.40%     41.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20461036     26.45%     67.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384671     10.84%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294518      5.55%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681175      4.76%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1805538      2.33%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999638      2.59%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009062      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686792      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77347317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686792                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257720540                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376890732                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3824815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899346                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899346                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.111920                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.111920                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655680693                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197069224                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189498062                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89934560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31189703                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27277891                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1971498                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15673488                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15014888                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238981                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62207                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36792868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173603668                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31189703                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17253869                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35734924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9684304                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4785419                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18136727                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85014817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.349971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.166088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49279893     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1767106      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3238547      3.81%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3038428      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5016076      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5216920      6.14%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231807      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925214      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15300826     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85014817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346804                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930333                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37960697                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4637472                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34583079                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137656                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7695912                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3384378                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5676                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194165827                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7695912                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39553978                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1926806                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       491161                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33115301                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2231658                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189075982                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753862                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       915267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250947244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860573915                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860573915                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163521282                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87425953                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10886                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5940569                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29155197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6316760                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103269                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1921487                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178995977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21750                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151162498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201179                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53521517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147048814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85014817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778072                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29712401     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15853470     18.65%     53.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13673910     16.08%     69.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8418195      9.90%     79.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8844438     10.40%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5194052      6.11%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2290520      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607157      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       420674      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85014817                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592090     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191652     21.41%     87.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111426     12.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118516414     78.40%     78.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188739      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10866      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26071271     17.25%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5375208      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151162498                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680805                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             895168                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388436154                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232539705                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146251871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152057666                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368971                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8303847                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1544985                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7695912                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1243586                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68171                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179017731                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208654                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29155197                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6316760                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10886                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2211030                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148351911                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25063939                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2810581                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30306250                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22428663                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5242311                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649554                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146414671                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146251871                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89833618                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219070441                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626203                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109911378                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124818675                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54199771                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976726                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77318905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614336                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35817631     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16283794     21.06%     67.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9123075     11.80%     79.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3084530      3.99%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2953647      3.82%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1223482      1.58%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3300742      4.27%     92.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957341      1.24%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4574663      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77318905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109911378                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124818675                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25623123                       # Number of memory references committed
system.switch_cpus1.commit.loads             20851350                       # Number of loads committed
system.switch_cpus1.commit.membars              10864                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19550721                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108947223                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1683723                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4574663                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251762688                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365739176                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4919743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109911378                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124818675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109911378                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818246                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818246                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.222126                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.222126                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686384863                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191620451                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200280806                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89934560                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32441247                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26449098                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2165260                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13715772                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12680752                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3496447                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96144                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32447068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             178201389                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32441247                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16177199                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39585414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11507801                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5995232                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16018001                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1049421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87343574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47758160     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2617116      3.00%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4897206      5.61%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4874920      5.58%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3028813      3.47%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2408081      2.76%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1509590      1.73%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1414602      1.62%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18835086     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87343574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360721                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981456                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33836085                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5932632                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38025168                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       234082                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9315600                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5486864                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213792995                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9315600                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36294454                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1048933                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1511109                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35753345                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3420127                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206147175                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1426015                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1044806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289459051                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961724841                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961724841                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179092745                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110366206                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36668                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17634                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9512871                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19071522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9740785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123010                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3600327                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194363938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154826490                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302962                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65689440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    201016843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87343574                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895160                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30160763     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18840872     21.57%     56.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12617175     14.45%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8175331      9.36%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8593063      9.84%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4163205      4.77%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3279642      3.75%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       749038      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       764485      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87343574                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         965129     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184050     13.84%     86.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       180923     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129520582     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2080461      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17634      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14976399      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8231414      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154826490                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721546                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1330102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    398629611                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    260088992                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151292678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156156592                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       485275                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7396609                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1926                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2344887                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9315600                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         538237                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92514                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194399209                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       388400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19071522                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9740785                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17634                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1353795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1203754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2557549                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152784575                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14293577                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2041908                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22334966                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21667307                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8041389                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698842                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151339901                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151292678                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96442956                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276762175                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682253                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348469                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104302895                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128427070                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65972519                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2191471                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     78027974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146347                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29832016     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21751863     27.88%     66.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9034263     11.58%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4507735      5.78%     83.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4502274      5.77%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1824265      2.34%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1836514      2.35%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       978381      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3760663      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     78027974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104302895                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128427070                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19070802                       # Number of memory references committed
system.switch_cpus2.commit.loads             11674907                       # Number of loads committed
system.switch_cpus2.commit.membars              17634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18537065                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115702874                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2648759                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3760663                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           268666900                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          398120843                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2590986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104302895                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128427070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104302895                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862244                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862244                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159764                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159764                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       686322570                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210177988                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196398187                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89934560                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33325081                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27189343                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2223138                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14136930                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13127658                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3446806                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97833                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34528581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             181046494                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33325081                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16574464                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39245306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11597643                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6506989                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16811752                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       858982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     89637008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.327393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50391702     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3226729      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4807612      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3346789      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2336798      2.61%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2281706      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1386448      1.55%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2957025      3.30%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18902199     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     89637008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370548                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013091                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35507844                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6749365                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37476776                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       547176                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9355841                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5613004                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     216843063                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1650                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9355841                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37495672                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         516683                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3355198                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35995897                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2917712                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     210410248                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1219643                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       991149                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    295181884                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    979435737                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    979435737                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    181786228                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       113395629                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37905                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18123                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8654600                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19287038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9873404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118234                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3024027                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         196096180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156700352                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       310947                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     65314789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    199819310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     89637008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914725                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32904470     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17638453     19.68%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12815905     14.30%     70.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8471999      9.45%     80.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8537400      9.52%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4099576      4.57%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3650601      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       685826      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       832778      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     89637008                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         854590     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169328     14.09%     85.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177598     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    131074163     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1978692      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18058      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15400311      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8229128      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156700352                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742382                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1201516                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    404550175                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    261447547                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    152365337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     157901868                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       491706                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7474891                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6601                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2362094                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9355841                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         266686                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        51132                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    196132361                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       677657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19287038                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9873404                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18121                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1355403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1209084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2564487                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    153818032                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14390940                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2882320                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22418860                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21860103                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8027920                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710333                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             152430414                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            152365337                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         98722911                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        280482415                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694180                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351975                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105695162                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130284007                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65848568                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2240982                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     80281167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622846                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.167291                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31520245     39.26%     39.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22614354     28.17%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8547094     10.65%     78.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4784621      5.96%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4051893      5.05%     89.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1812978      2.26%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1733254      2.16%     93.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1184208      1.48%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4032520      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     80281167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105695162                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130284007                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19323457                       # Number of memory references committed
system.switch_cpus3.commit.loads             11812147                       # Number of loads committed
system.switch_cpus3.commit.membars              18058                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18902862                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117289046                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2694598                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4032520                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           272381222                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          401626915                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 297552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105695162                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130284007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105695162                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850886                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850886                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175245                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175245                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       690831636                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211967818                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      199310327                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36116                       # number of misc regfile writes
system.l20.replacements                         23674                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550433                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27770                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.821138                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.551951                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.584245                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3117.427690                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           975.436114                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761091                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.238144                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72488                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72488                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15316                       # number of Writeback hits
system.l20.Writeback_hits::total                15316                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72488                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72488                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72488                       # number of overall hits
system.l20.overall_hits::total                  72488                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23674                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23663                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23674                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23663                       # number of overall misses
system.l20.overall_misses::total                23674                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1511207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3980735460                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3982246667                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1511207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3980735460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3982246667                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1511207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3980735460                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3982246667                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96151                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96162                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15316                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15316                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96151                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96162                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96151                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96162                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246102                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246189                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246102                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246189                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246102                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246189                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168226.153066                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168211.821703                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168226.153066                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168211.821703                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168226.153066                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168211.821703                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4704                       # number of writebacks
system.l20.writebacks::total                     4704                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23674                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23674                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23674                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3711179252                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3712565829                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3711179252                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3712565829                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3711179252                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3712565829                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246102                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246189                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246102                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246189                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246102                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246189                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156834.689262                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156820.386458                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156834.689262                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156820.386458                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156834.689262                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156820.386458                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18622                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155161                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22718                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.829871                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.774685                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.643917                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3211.181833                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           814.399565                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016547                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000645                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783980                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.198828                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35726                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35726                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9223                       # number of Writeback hits
system.l21.Writeback_hits::total                 9223                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35726                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35726                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35726                       # number of overall hits
system.l21.overall_hits::total                  35726                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18606                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18621                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18606                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18621                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18606                       # number of overall misses
system.l21.overall_misses::total                18621                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2844162740                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2846450736                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2844162740                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2846450736                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2844162740                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2846450736                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54332                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54347                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9223                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9223                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54332                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54347                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54332                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54347                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342450                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342632                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342450                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342632                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342450                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342632                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152862.664732                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152862.399227                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152862.664732                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152862.399227                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152862.664732                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152862.399227                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2905                       # number of writebacks
system.l21.writebacks::total                     2905                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18606                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18621                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18606                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18621                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18606                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18621                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2627081551                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2629192847                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2627081551                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2629192847                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2627081551                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2629192847                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342450                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342632                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342450                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342632                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342450                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342632                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141195.396700                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141195.040385                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141195.396700                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141195.040385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141195.396700                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141195.040385                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8662                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293784                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12758                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.027434                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.419041                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.085177                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2531.778879                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1475.716903                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000997                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.618110                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.360282                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31985                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31985                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10188                       # number of Writeback hits
system.l22.Writeback_hits::total                10188                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31985                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31985                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31985                       # number of overall hits
system.l22.overall_hits::total                  31985                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8645                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8659                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8645                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8659                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8645                       # number of overall misses
system.l22.overall_misses::total                 8659                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1392213368                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1394160904                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1392213368                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1394160904                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1392213368                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1394160904                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40630                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40644                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10188                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10188                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40630                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40644                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40630                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40644                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.212774                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213045                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.212774                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213045                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.212774                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213045                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161042.610526                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161007.149093                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161042.610526                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161007.149093                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161042.610526                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161007.149093                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4639                       # number of writebacks
system.l22.writebacks::total                     4639                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8645                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8659                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8645                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8659                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8645                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8659                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1293638792                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1295427708                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1293638792                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1295427708                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1293638792                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1295427708                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212774                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213045                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.212774                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213045                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.212774                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213045                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149640.114748                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149604.770528                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149640.114748                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149604.770528                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149640.114748                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149604.770528                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6184                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          272817                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10280                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.538619                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.029724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2228.769751                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1748.200525                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001716                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.544133                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.426807                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        28734                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  28734                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9346                       # number of Writeback hits
system.l23.Writeback_hits::total                 9346                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        28734                       # number of demand (read+write) hits
system.l23.demand_hits::total                   28734                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        28734                       # number of overall hits
system.l23.overall_hits::total                  28734                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6167                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6184                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6167                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6184                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6167                       # number of overall misses
system.l23.overall_misses::total                 6184                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3817371                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1012716605                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1016533976                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3817371                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1012716605                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1016533976                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3817371                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1012716605                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1016533976                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34901                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34918                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9346                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9346                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34901                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34918                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34901                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34918                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.176700                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177101                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.176700                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177101                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.176700                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177101                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 224551.235294                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164215.437814                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164381.302717                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 224551.235294                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164215.437814                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164381.302717                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 224551.235294                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164215.437814                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164381.302717                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3725                       # number of writebacks
system.l23.writebacks::total                     3725                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6167                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6184                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6167                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6184                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6167                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6184                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3624761                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    942407475                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    946032236                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3624761                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    942407475                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    946032236                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3624761                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    942407475                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    946032236                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177101                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177101                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.176700                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177101                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 213221.235294                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152814.573537                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 152980.633247                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 213221.235294                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 152814.573537                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 152980.633247                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 213221.235294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 152814.573537                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 152980.633247                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677100                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843334.119782                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669439                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669439                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669439                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669439                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1562577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1562577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669450                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669450                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669450                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669450                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96151                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191887320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96407                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.387835                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11622900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11622900                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19332305                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19332305                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19332305                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19332305                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       362129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       362129                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       362249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        362249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       362249                       # number of overall misses
system.cpu0.dcache.overall_misses::total       362249                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20600519479                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20600519479                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11413259                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11413259                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20611932738                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20611932738                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20611932738                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20611932738                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11985029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11985029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19694554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19694554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19694554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19694554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030215                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018393                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018393                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018393                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018393                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56887.240401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56887.240401                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95110.491667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95110.491667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56899.902382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56899.902382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56899.902382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56899.902382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15316                       # number of writebacks
system.cpu0.dcache.writebacks::total            15316                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265978                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265978                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       266098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       266098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       266098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       266098                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96151                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96151                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96151                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96151                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4571696489                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4571696489                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4571696489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4571696489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4571696489                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4571696489                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004882                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004882                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47547.050878                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47547.050878                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47547.050878                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47547.050878                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47547.050878                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47547.050878                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993823                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929602701                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715134.134686                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993823                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18136711                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18136711                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18136711                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18136711                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18136711                       # number of overall hits
system.cpu1.icache.overall_hits::total       18136711                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18136727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18136727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18136727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18136727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18136727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18136727                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54332                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232495592                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54588                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4259.097091                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.464628                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.535372                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829940                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170060                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22754615                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22754615                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4750024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4750024                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10885                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10885                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10864                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10864                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27504639                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27504639                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27504639                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27504639                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183300                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183300                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183300                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18350837435                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18350837435                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18350837435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18350837435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18350837435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18350837435                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22937915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22937915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4750024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4750024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10864                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27687939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27687939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27687939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27687939                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007991                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006620                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006620                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100113.679405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100113.679405                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100113.679405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100113.679405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100113.679405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100113.679405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9223                       # number of writebacks
system.cpu1.dcache.writebacks::total             9223                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128968                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128968                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54332                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54332                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54332                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54332                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3112120303                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3112120303                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3112120303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3112120303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3112120303                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3112120303                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57279.693422                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57279.693422                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57279.693422                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57279.693422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57279.693422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57279.693422                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997808                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018977858                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200816.107991                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997808                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16017984                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16017984                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16017984                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16017984                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16017984                       # number of overall hits
system.cpu2.icache.overall_hits::total       16017984                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16018001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16018001                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16018001                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16018001                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16018001                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16018001                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40630                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170400846                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40886                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4167.706452                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.901859                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.098141                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905867                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094133                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10904606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10904606                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7361208                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7361208                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17634                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17634                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17634                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18265814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18265814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18265814                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18265814                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104966                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104966                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104966                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104966                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104966                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104966                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7045438042                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7045438042                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7045438042                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7045438042                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7045438042                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7045438042                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11009572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11009572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7361208                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7361208                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18370780                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18370780                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18370780                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18370780                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67121.144390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67121.144390                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67121.144390                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67121.144390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67121.144390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67121.144390                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10188                       # number of writebacks
system.cpu2.dcache.writebacks::total            10188                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64336                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64336                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64336                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64336                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64336                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64336                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40630                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40630                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40630                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40630                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40630                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1603737349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1603737349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1603737349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1603737349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1603737349                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1603737349                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39471.753606                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39471.753606                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39471.753606                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39471.753606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39471.753606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39471.753606                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.049032                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023162297                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209853.773218                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.049032                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025720                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740463                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16811732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16811732                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16811732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16811732                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16811732                       # number of overall hits
system.cpu3.icache.overall_hits::total       16811732                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4441948                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4441948                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4441948                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4441948                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4441948                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4441948                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16811752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16811752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16811752                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16811752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16811752                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16811752                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 222097.400000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 222097.400000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 222097.400000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 222097.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 222097.400000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 222097.400000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3834692                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3834692                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3834692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3834692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3834692                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3834692                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 225570.117647                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 225570.117647                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 225570.117647                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 225570.117647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 225570.117647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 225570.117647                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34901                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165605189                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35157                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4710.447109                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.101236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.898764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902739                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097261                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10953143                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10953143                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7475194                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7475194                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18092                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18092                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18058                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18058                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18428337                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18428337                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18428337                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18428337                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        70288                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        70288                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        70288                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         70288                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        70288                       # number of overall misses
system.cpu3.dcache.overall_misses::total        70288                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3281021927                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3281021927                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3281021927                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3281021927                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3281021927                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3281021927                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11023431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11023431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7475194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7475194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18498625                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18498625                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18498625                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18498625                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006376                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003800                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003800                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46679.688240                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46679.688240                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46679.688240                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46679.688240                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46679.688240                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46679.688240                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9346                       # number of writebacks
system.cpu3.dcache.writebacks::total             9346                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35387                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35387                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35387                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35387                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34901                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34901                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34901                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34901                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34901                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1235141131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1235141131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1235141131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1235141131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1235141131                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1235141131                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35389.849317                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35389.849317                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35389.849317                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35389.849317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35389.849317                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35389.849317                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
