// Seed: 1093979345
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    output wand id_10,
    input wor id_11,
    output supply0 id_12,
    input tri0 id_13,
    output wand id_14,
    output wor id_15,
    input tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    output wand id_22,
    input wire id_23
);
  assign id_2 = 1 && id_7;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2
);
  assign id_4 = id_2;
  module_0(
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_2,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0
  );
endmodule
