// Seed: 3977016576
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    input uwire id_10
);
  wire id_12;
  wire id_13;
  assign id_8 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    output supply0 id_2,
    output logic   id_3
);
  always id_3 <= ~id_1;
  wire id_5;
  wire id_6;
  wire id_7 = id_1 - id_7 == id_7;
  module_0(
      id_1, id_2, id_1, id_2, id_1, id_0, id_1, id_1, id_2, id_1, id_1
  );
  wire id_8;
endmodule
