m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/sim/modelsim
vaxi_bist_top_v1_0
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 12 wfifo_v_unit 0 22 mVYIc`^T8HUBb10dj0@z:2
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 OnE8?Y]LTCRgz39HY@Zzh0
IcQY7j^8j1mgRD5L8e@8Kn3
Z4 !s105 wfifo_v_unit
S1
R0
Z5 w1680334124
Z6 8./../../example_design/rtl/axi_bist_top_v1_0.v
Z7 F./../../example_design/rtl/axi_bist_top_v1_0.v
L0 9
Z8 OV;L;10.5b;63
Z9 !s108 1680676634.000000
Z10 !s107 ../../example_design/bench/mem/ddr3_parameters.vh|E:\FPGA\Pango\PGL50H\DDR3_RAM\DDR3_parameter.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip_ddrphy_top.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_ISERDES.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IODELAY.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUF.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUFCO.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKDIV.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKBUF.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_PLL_E3.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_CLKBUFG.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_GRS.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFTCO.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFT.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OSERDES.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E1.v|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DLL.v|./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v|./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v|./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v|./../../rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp|./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp|./../../rtl/pll/ipsxb_ddrphy_pll_v1_0.v|./../../rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp|./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp|./../../rtl/ipsxb_rst_sync_v1_1.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_ver_ctrl_32bit.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_top_32bit.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_32bit.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_tx.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_rx.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_rs232_intf.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_cmd_parser_32bit.v|./../../example_design/rtl/uart_ctrl_32bit/ipsxb_clk_gen_32bit.v|./../../example_design/rtl/uart_rd_lock.v|./../../example_design/rtl/test_wr_ctrl_v1_0.v|./../../example_design/rtl/test_rd_ctrl_v1_0.v|./../../example_design/rtl/test_main_ctrl_v1_0.v|./../../example_design/rtl/test_ddr.v|./../../example_design/rtl/prbs31_128bit_v1_0.v|./../../example_design/rtl/prbs15_64bit_v1_0.v|./../../example_design/rtl/axi_bist_top_v1_0.v|./../../example_design/bench/mem/ddr3_parameters.vh|./../../example_design/bench/mem/ddr3.v|./../../example_design/bench/ddr3_tb/ddr_test_top_tb.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/wfifo_ctrl.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/rfifo_ctrl.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_rw_ctrl.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_RAM.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_parameter.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_sdpram_v1_6_rfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_prefetch_fifo_v1_6_rfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_fifo_v1_6_rfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo_prefetch.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_sdpram_v1_6_wfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_reg_fifo_v1_0.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_prefetch_fifo_v1_6_wfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_v1_6_wfifo.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_ctrl_v1_3.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo_prefetch.v|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo.v|
Z11 !s90 -##implicit##push_minusfile_path##|E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/sim/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-sv|-work|work|-mfcu|-incr|-f|../modelsim/sim_file_list.f|-y|D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation|+libext+.v|+incdir+../../example_design/bench/mem/|
!i113 1
Z12 o-sv -work work -mfcu +libext+.v
Z13 !s92 -sv -work work -mfcu +define+SIMULATION +define+den4096Mb +define+sg25E +define+x16 -y D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation +libext+.v +incdir+../../example_design/bench/mem/
Z14 tSvlog 1 CvgOpt 0
vddr3
R1
Z15 !s110 1680676634
!i10b 1
!s100 K970DG<TURhIHIJfJfh[U3
IcTNe3i1MSAfNVAl<T_7G=3
R3
R4
S1
R0
R5
Z16 8./../../example_design/bench/mem/ddr3.v
Z17 F./../../example_design/bench/mem/ddr3.v
F../../example_design/bench/mem/ddr3_parameters.vh
L0 96
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vDDR3_ip
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 FBPZbXAW]<TZT:=TC@RM13
I:OS0UCgo5kTEikPm7hIEU2
R4
S1
R0
Z18 w1680337226
Z19 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip.v
Z20 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip.v
L0 9
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@d@d@r3_ip
vDDR3_ip_ddrphy_top
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 6ao<OSOV73_[UTObnSN790
IDDa:_037V@<D[=h`o1<JP3
R4
S1
R0
R18
Z21 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip_ddrphy_top.v
Z22 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/DDR3_ip/DDR3_ip_ddrphy_top.v
Z23 L0 10
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@d@d@r3_ip_ddrphy_top
vDDR3_RAM
R1
R15
!i10b 1
!s100 Z92<:^H4MNlS`BTJSKa0X0
Im:bQDW9Hee@2ZaF`;<6GW0
R3
R4
S1
R0
w1680675373
Z24 8E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_RAM.v
Z25 FE:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_RAM.v
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@d@r3_@r@a@m
vDDR3_rw_ctrl
R1
R15
!i10b 1
!s100 V^M@Q7_0HPH?Bi><;AG_73
IH;R]F8O7iZKCW7o;e=]kS1
R3
R4
S1
R0
w1680614776
Z26 8E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_rw_ctrl.v
Z27 FE:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_rw_ctrl.v
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@d@r3_rw_ctrl
vddr_test_top_tb
R1
R15
!i10b 1
!s100 AXon=Bd`RUJ=AAHCFHR<70
I^@45@KCI:8G80T2nA>eHO0
R3
R4
S1
R0
Z28 w1680676142
Z29 8./../../example_design/bench/ddr3_tb/ddr_test_top_tb.v
Z30 F./../../example_design/bench/ddr3_tb/ddr_test_top_tb.v
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vGTP_CLKBUFG
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 V@mz>D4W^`oBMngGZS8DB0
IKhUCL<gfCa3MLgJR9<GLe3
R4
S1
R0
Z31 w1657559028
Z32 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_CLKBUFG.v
Z33 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_CLKBUFG.v
Z34 L0 28
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@c@l@k@b@u@f@g
vGTP_DDC_E1
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 R33oXgMR_HhAY6A9@ATQR3
I4[mA8bmGP0;Mn0S]ebhZC2
R4
S1
R0
R31
Z35 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E1.v
Z36 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DDC_E1.v
Z37 L0 27
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@d@d@c_@e1
vGTP_DLL
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 BAEOFR=hUSRDPJc4mdoM60
I`]i8E<LJN]`ZGRJiWgKCU1
R4
S1
R0
Z38 w1657559030
Z39 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DLL.v
Z40 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DLL.v
Z41 L0 29
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@d@l@l
vGTP_DRM9K
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 GbJe]@]nO0dLlj4UJMEU20
IVHHB<87i]]01Xk:2?IFBG3
R4
S1
R0
R38
Z42 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DRM9K.v
Z43 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_DRM9K.v
R41
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@d@r@m9@k
vGTP_GRS
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 EDc`VH0kNYL:2EK[o=Q2N3
I^>AV7U5@h@AJzLSA7?M=F3
R4
S1
R0
w1657559032
Z44 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_GRS.v
Z45 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_GRS.v
R41
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@g@r@s
vGTP_IOBUF
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Jl4YW5o5ZS7mnJfKYjajg1
If0<NZDWZTINj3j0QP7`]I3
R4
S1
R0
Z46 w1657559036
Z47 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUF.v
Z48 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUF.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@o@b@u@f
vGTP_IOBUFCO
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 F>hLMbXFbhUEGKo54Rf2e1
IEgNSzhUK[WI5=UYB2kiJW0
R4
S1
R0
R46
Z49 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUFCO.v
Z50 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOBUFCO.v
R34
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@o@b@u@f@c@o
vGTP_IOCLKBUF
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 ?RKU4Af5?e?1X^]BHeQR60
IC5M?0TQ4:HVmS6ABO:eLS2
R4
S1
R0
R46
Z51 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKBUF.v
Z52 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKBUF.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@o@c@l@k@b@u@f
vGTP_IOCLKDIV
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 FNM5zAEBOj`IaGPe9bfZ02
IVnQmFFAYZnIHW8mEB1WJN2
R4
S1
R0
Z53 w1657559038
Z54 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKDIV.v
Z55 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IOCLKDIV.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@o@c@l@k@d@i@v
vGTP_IODELAY
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 n]L9<3cdneG7K8le`BbFM3
IIGG@DgTE3@JQ7d31XcOI:3
R4
S1
R0
R53
Z56 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IODELAY.v
Z57 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_IODELAY.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@o@d@e@l@a@y
vGTP_ISERDES
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 IG>N9I@`zIzoYCCTCOZKX1
IARHHZd5b9HdnY2R<?;CVl1
R4
S1
R0
w1657559040
Z58 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_ISERDES.v
Z59 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_ISERDES.v
L0 30
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@i@s@e@r@d@e@s
vGTP_OSERDES
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 PdJ6<WmV:lQ;^?@>@Y8UZ3
I`od2llCV@OC3B8g;eb=Mn1
R4
S1
R0
Z60 w1657559042
Z61 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OSERDES.v
Z62 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OSERDES.v
L0 32
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@o@s@e@r@d@e@s
vGTP_OUTBUFT
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Uz6[BQIWh578G<O?H1ggZ2
I63@[?XzLO:aXU00?Ye0DY0
R4
S1
R0
R60
Z63 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFT.v
Z64 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFT.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@o@u@t@b@u@f@t
vGTP_OUTBUFTCO
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 7Ka50R5i1;R1LIc0O_>2=2
I`W:n1^3MbDC>:1K^?ID5P3
R4
S1
R0
R60
Z65 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFTCO.v
Z66 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_OUTBUFTCO.v
R37
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@o@u@t@b@u@f@t@c@o
vGTP_PLL_E3
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 @:37e=HaJa_1n<K>dLmiW2
I@UXSY@R@=58z:[Xj`S9;l3
R4
S1
R0
w1657559044
Z67 8D:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_PLL_E3.v
Z68 FD:/pango/PDS_2022.1/ip/system_ip/ipsxb_hmic_s/ipsxb_hmic_eval/ipsxb_hmic_s/../../../../../arch/vendor/pango/verilog/simulation/GTP_PLL_E3.v
L0 26
R8
R9
R10
R11
!i113 1
R12
R13
R14
n@g@t@p_@p@l@l_@e3
vipml_fifo_ctrl_v1_3
R1
R15
!i10b 1
!s100 8XBVkmBXJWNke9Kz_7?oW0
I@8_z[U0L]g2XSXn?XK7RB2
R3
R4
S1
R0
Z69 w1657559934
Z70 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_ctrl_v1_3.v
Z71 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_ctrl_v1_3.v
Z72 L0 21
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_fifo_v1_6_rfifo
R1
R15
!i10b 1
!s100 ngTNU_]a[m1KzY`gdclV62
IIE]F:Nf_k]eNTdb:z`1=P0
R3
R4
S1
R0
Z73 w1680357735
Z74 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_fifo_v1_6_rfifo.v
Z75 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_fifo_v1_6_rfifo.v
Z76 L0 25
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_fifo_v1_6_wfifo
R1
R15
!i10b 1
!s100 Rb<cilFdMz`WALg_[d0OD0
IOAec]ADSlDoHDYi0F88[B2
R3
R4
S1
R0
Z77 w1680357705
Z78 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_v1_6_wfifo.v
Z79 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_fifo_v1_6_wfifo.v
R76
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_prefetch_fifo_v1_6_rfifo
R1
R15
!i10b 1
!s100 `6JB0FKENj4;a>:zNVWI72
I4W:`zMe3kQ^PFN=M^g2jb1
R3
R4
S1
R0
R73
Z80 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_prefetch_fifo_v1_6_rfifo.v
Z81 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_prefetch_fifo_v1_6_rfifo.v
R76
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_prefetch_fifo_v1_6_wfifo
R1
R15
!i10b 1
!s100 zE5]K`]CHfh4[aPRNOX[O0
IM>kYW?f2_XT3]DiZlfmO93
R3
R4
S1
R0
R77
Z82 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_prefetch_fifo_v1_6_wfifo.v
Z83 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_prefetch_fifo_v1_6_wfifo.v
R76
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_reg_fifo_v1_0
R1
R15
!i10b 1
!s100 Wz>WBAW?=jBc4TmkiPc?m2
I5>zzQR=b[Ba4NPgP8UPOU0
R3
R4
S1
R0
R69
Z84 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_reg_fifo_v1_0.v
Z85 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_reg_fifo_v1_0.v
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_sdpram_v1_6_rfifo
R1
R15
!i10b 1
!s100 olgNhIWf?<DIOBodR>CW60
I[?LknPG;V82^7J>mAK`BX3
R3
R4
S1
R0
R73
Z86 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_sdpram_v1_6_rfifo.v
Z87 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rtl/ipml_sdpram_v1_6_rfifo.v
Z88 L0 20
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipml_sdpram_v1_6_wfifo
R1
R15
!i10b 1
!s100 Jl5GE:CWhT=DW]]DMJ[@o3
Iaz^?eXiSnJNGc0;hSMSD_2
R3
R4
S1
R0
R77
Z89 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_sdpram_v1_6_wfifo.v
Z90 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/rtl/ipml_sdpram_v1_6_wfifo.v
R88
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_clk_gen_32bit
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Y0XgBjzEBWLkm`0]0ojA]2
I?EP22T@3k<9Y6Wk>fgINn1
R4
S1
R0
R5
Z91 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_clk_gen_32bit.v
Z92 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_clk_gen_32bit.v
Z93 L0 15
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_cmd_parser_32bit
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Yo<mK:k9Wk`M7V[anj[mk2
I=A@LVR6^hD2R687_1m78n0
R4
S1
R0
R5
Z94 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_cmd_parser_32bit.v
Z95 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_cmd_parser_32bit.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vMwoHq7R5eUKFp5Fx3CdN4kVwiLrqe59v11V2bECMldQ=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 X=]jR9_:LANEa@5OUF9:R1
IhZe6G1aBTXMf70DTb3iZ83
!i8a 993899360
R4
S1
R0
Z96 w1680676634
Z97 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
Z98 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
Z99 L0 23
R8
R9
R10
R11
!i113 1
R12
R13
R14
n98e2e33
vXsqL0K2SUSgyI3vk7TTihew8IDRmbXofOUJeIm41Awk=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 hiG7LF`NenllDck]UVSTh0
I3J:jl3hYFI_VKg77eWbQN3
!i8a 1741909584
R4
S1
R0
R96
Z100 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
Z101 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n40e2d23
vAvLGO4zou2GEVTa4IAjvm3V1hIH0P7hkczy0pUgpUh5YbvJvNL6mX0VDSJtQJGKi
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 NJZ`DKVdJAECZZAb9:3UG3
IN^[849>9KGfJ3^@00zDhX0
!i8a 1475840448
R4
S1
R0
R96
Z102 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
Z103 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n1caec40
vAuf2iNWpM1JM39t3aNLqY8xrfg9EVfHqpPQyZFlw5mfrUEjOl0qSWqB6MgBY9ESg
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 g>DBI9Vb;=<Q1_6IR^E<a1
ITCLBjFij9zZn:R@eWYic73
!i8a 1805004784
R4
S1
R0
R96
Z104 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
Z105 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n480ef53
vMgixCxeqguD063J0J4MI1s58u9XGKKGLpdfsg/5Bgjg=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 GM_[Rll==O``JUIbe=[0M1
IY`7jbL6Wi>oKGjLYN>51e1
!i8a 920521328
R4
S1
R0
R96
Z106 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
Z107 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nb9de364
v95AZTk6Nqiyx1BqNEsYPV7cB76EHjBf4oIAobPbFufEm9zD9nItP1cWzGU83ygUx
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 VTGTe>L?3IOe?9]Bghn<_1
I8ak<nmYoaI=X6`@TfASii2
!i8a 1020095936
R4
S1
R0
R96
Z108 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
Z109 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n89b0c54
vrwJFY7aey+Gilenrkf63ab0vTUqZyZAd4+Zr6jscT1g=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 nM32Po2:8k@[5SLBI46CH2
Il:kNobz@5G4E5]O^86X;11
!i8a 290705920
R4
S1
R0
R96
Z110 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
Z111 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nf714a44
vzDgfKgJH302Er30sGE4kiYeWHqHf7iTzSs5Qagtipm6TqQ1L9tSKfIR+Gva7Igc2
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 O_QK4]34Y4IF[J^UKjQZH0
I:>R@b>:fc7_Mn>k4d3XOf0
!i8a 1510654912
R4
S1
R0
Z112 w1680676635
Z113 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
Z114 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n32ad640
v04XN+/vYtHhUDMwig8T0RHAq2Rij0o1oueW9LcnIaAIlTN6uyyZY32nTARGsOfCl
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 VENhM>PijCfY^=>kgj0K83
IJ1V7Xd@MgToDUTl=VEdWd2
!i8a 7091392
R4
S1
R0
R112
Z115 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
Z116 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n96d70e3
voewNSUQVI7tORq/EkWfpxY08tQFYmqMoFBJ7iF5NIRxBZztRdpxHVZma1Gn//32m
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 >g4<hOaCD6XN_aClcc2h`0
I?UXfGon2E@zTcKl>S<4a52
!i8a 1779650960
R4
S1
R0
R112
Z117 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
Z118 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n7c6aae3
vT/exABxmIffvIORUPGNgzryYAMe+OnU/5kyb62kTQkk=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 Bb?:Mi=8gL2;4MC6HN;>73
Inh[3`0YM4Z<EAlcAOIITV2
!i8a 1509001520
R4
S1
R0
R112
Z119 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
Z120 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n1d78a02
vH11ugqv4H0cwnwfUcTuj5WUoboTkPUPvuhu7mY6tMyI=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 ?<2YlfNRZ9`MA]DVEc@Zi1
II<QG:Oa4[I`K53Hhd5bU=0
!i8a 414899792
R4
S1
R0
R112
Z121 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
Z122 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nc33c33
vzd5rsLHFW6yZy6FnpsDwQ4ZiVacE1tsgjwi6icVETxO7BeJwSX/E8pS0WTcF367R
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 S1<aGcH7T42[j2i7n0<0K2
IB=YU^aMaZ:?R?WkNIlBa^3
!i8a 270222832
R4
S1
R0
R112
Z123 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
Z124 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n364fc83
vTNmkRt1EvsmCmLDYkDrwx7waYZqdDnZZldA0jeSA1dI=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 BzdOMhT0?0aD0Xf@5z2Pg3
I@8JnK3S6WY3J2OHY39^TB3
!i8a 1217317088
R4
S1
R0
R112
Z125 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
Z126 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n91dbb63
vtyUbNRfBjbmBixGd8jtKEF34wuvJQOs5anv1/eSPqLE=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 h>W]4af`[c3n7QCPeRz@n0
I>29o[V5Yj[>@TQ=WSoolX3
!i8a 185925984
R4
S1
R0
R112
Z127 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
Z128 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n54b6350
v1G3DwJXbfo8JmRCRpQKVrUgEB4fxKq3izMucnDUeMw4=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 ZWma3hIhgVfk97SHT0SHX2
I9QFRCefWFI]4W5=Dh>M0N0
!i8a 1677113200
R4
S1
R0
R112
Z129 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
Z130 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n8fb63a0
vGUm3A0unRUVr3xWS5SdEP485Gfd9/esRg4jqExjQ3PY=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 f[fFHRkaJbD9z@K6gjZ2f0
Id0ATeczA3Q@Y^PRHBzlHB2
!i8a 429443200
R4
S1
R0
R112
Z131 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
Z132 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nda32d63
vipsxb_ddrphy_pll_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 0gk]8AP14jNnJZ9SiER9n0
I5QBaCm8MCaj?^NCJ9H`Kc3
R4
S1
R0
R5
Z133 8./../../rtl/pll/ipsxb_ddrphy_pll_v1_0.v
Z134 F./../../rtl/pll/ipsxb_ddrphy_pll_v1_0.v
R88
R8
R9
R10
R11
!i113 1
R12
R13
R14
vABgQg/134ERFQz7QyJbdiJwKPPeZgGIuGG/1GIbVvzE=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 fh>0YfR2Umi@`CnZM8OH^3
IFd8]UG?V5LcGVW;adEfhK0
!i8a 407079712
R4
S1
R0
R112
Z135 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
Z136 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n1dae032
vRazemQWe1l1YrJogPc4zZEbU1RdEwOHToxRGbG73+Kw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 g_=n]P:_[zYg]ULh21d@n0
IUnTGjoEz`lSh>IUMVIUAo2
!i8a 1800995216
R4
S1
R0
R112
Z137 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
Z138 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nab30964
vsRgzlCKAFYJ/3gOx0yN7aofpD7Mh/xYdpxhhZ6bSBw8=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 0R`=m18Va^`YJXCo7T9m@3
I1nAE>meGIHoPo?DC;lSjN1
!i8a 1402544080
R4
S1
R0
R112
Z139 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
Z140 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nee86d40
v9/6BvdyI+iWbh0zZiNHYUu0H+d2itu1nvCJKqhwb/Tjms4HPJuPQVjDhO/nfayyO
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 AoOc>La8fYRoO2z9U_i@93
Iid7U[I35PIofaOM0FeFza2
!i8a 1416555968
R4
S1
R0
R112
Z141 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
Z142 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nfd4a80
vipsxb_ddrphy_slice_top_v1_4
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 XO?WX:S0CY=?C?T2A<6AU0
IgEiBnefCzVTbo9Wom5Gh03
R4
S1
R0
R18
Z143 8./../../rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
Z144 F./../../rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
L0 9
R8
R9
R10
R11
!i113 1
R12
R13
R14
vb6Ks9ZxDL8PjgO5AMB1+Tw7dJw72i8iqc6XRsBfg3AE=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 1TbbPK3:MDHbQ6e]BG2GV3
IIB8K?1bBB3<:?mf``EY3D3
!i8a 192307312
R4
S1
R0
R112
Z145 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
Z146 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nd3e3600
veq2jSeb6Kh/wueiilMIQLZF4oc0Qqw83U6rRHAxPK/o=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 Vzz=9g]T6ad7cC@NSe;fd3
IKUmU5513_Rk>=:C;aUgoN0
!i8a 644849232
R4
S1
R0
R112
Z147 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
Z148 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n1da9434
vu4ivdX9enCHNsJ+mZCZXcz48OjBQkS94eGKixN2vPkNZtob7zeb3sZayC/k4rdaa
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 HU^aal1U534>]6WKJ`nKk1
IZWTVADC_Kjz8OE4FXD5>_3
!i8a 1133083024
R4
S1
R0
R112
Z149 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
Z150 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
ndfc90f0
vNa9eTmiq6PkuPrDjQQrVBKNpz8S1Ns8vHRfAxs0xqH4=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 m6M>?[Te2Ng<3G8]V]5AH0
Ih8XOdbC`CXWPG@OPT=Wk@0
!i8a 288540448
R4
S1
R0
R112
Z151 8./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
Z152 F./../../sim_lib/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
ncdabb90
vipsxb_distributed_fifo_ctr_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 F>U6dmJ:gN9[B:XdiUgO@1
IY8z3KOIz>SU=8JidBF[HU2
R4
S1
R0
R5
Z153 8./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
Z154 F./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
Z155 L0 18
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_distributed_fifo_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 kUZ>k:`bI[W`1dfM431E13
I0BMo2cA6e6c]YUOOLL=je3
R4
S1
R0
R5
Z156 8./../../rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
Z157 F./../../rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
R88
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 KF3c1G[eF>g2QH4F9cQB81
Igg]g@dT7e3VAG]nWkCEQR0
R4
S1
R0
R5
Z158 8./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
Z159 F./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
R72
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 zbKGO8KWY66eg?ZgKbQz?0
IFzG??ZbeaV<JZI:9XMeAc1
R4
S1
R0
R5
Z160 8./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
Z161 F./../../rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
L0 22
R8
R9
R10
R11
!i113 1
R12
R13
R14
vYhl6mDODjPmdn4eqRBdGtowA3OhQseP97Xyl7fco7uU=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 fmiS4<5dPn[F096DDSf>E3
I`5];gnQ=kG87H64Ia3=jG1
!i8a 1741941664
R4
S1
R0
R112
Z162 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
Z163 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nf32a1f2
v8yZUt9Bft10riBaO+topSd+uA+iESCnefuCV56BQ6Tw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 J=Fo>lRRM8:m2F1M8Y0JR3
InX_[YdCbFdIioM3X2hlSk2
!i8a 1386058096
R4
S1
R0
R112
Z164 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
Z165 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n62e9ac2
vWeE08W8w7y/zqCdGexs1Pe4pz8KGpqZLZaXcyR8VKOg=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 Po=;>Yh6SK>T9A`BmF5<S3
IN4VD_O5W:RPHm][Dc2m`F0
!i8a 1411004304
R4
S1
R0
R112
Z166 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
Z167 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nbe9a332
vE9/eN6QXIb2H5rJGdg0kS2i73/W0Gfx3u1e09WTLa/k=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 DI=^^CzLm__og5L6[iJ=l2
IU9?X49Nd3oeOjAhEhn0i<0
!i8a 1608873232
R4
S1
R0
Z168 w1680676636
Z169 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
Z170 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n9c5afb2
v/QbeL9JWvCq05rJ7gppQ3n+pm8iQA6REb3lI00JKttw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 ]^JMdekNaIhENZaTBV8Vl0
I5>`Y@I0H;7P[JZ4MkU9>o0
!i8a 1449832352
R4
S1
R0
R112
Z171 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
Z172 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n30f3f62
vlBAaq5KaRYysX2wVJ2cLOZLHzJ+nfL11WUnxaDwYnMQ=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 c?S<`mEJaVSKWH3^_;X_z0
I9mjGz]_o?:FEU=Tl<eE3J3
!i8a 664258112
R4
S1
R0
R112
Z173 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
Z174 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nc6ddc02
vqbkP5WhPvIXO5IBP/xzTMeFuD8d0EzR3c7YRCP8IPuo=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 8jcX7;mMLf2]>f;UNPk0V3
IHdC7^QY=KO2aJPgT=7[dn0
!i8a 230840528
R4
S1
R0
R112
Z175 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
Z176 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n20f3f52
vl9/fCRjn7CR5zYLqCmlLYhvUasM9CFuoOCfuawKf6Lk=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 Ha?L0kY:czfJI3WdI[j;I3
I2^a^l`Tkc=_aiJeHAaG<Z3
!i8a 1685716288
R4
S1
R0
R112
Z177 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
Z178 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nbdc1262
vX6iO2HrRgSl9+n7aKW/1kXGgOgwTCyAOJVdpvlA3U6M=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 XJHVKAKAM7ddz?d9j2:X81
IR4J5imaQJZ1iLaje1UJn60
!i8a 1427994144
R4
S1
R0
R112
Z179 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
Z180 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n31c0982
v8ZKSCa1Xr21rLF9TiTS5Y/ftyAJDmFVPivsqzSTezto=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 >2Sk]=ij`Q?zdWMzHn>lh1
IgjT3bRl^l5oPiAcWWa;YQ1
!i8a 509930864
R4
S1
R0
R112
Z181 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
Z182 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n63f5322
vg4vMFCEytje2zNMQ28gywBPMAMw5Ij6ana4m4o839yw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 AdUZgd=nB5KO_9DOB;@VD1
IXjghaUP`dgIUGgQ8gmj9z0
!i8a 1642934304
R4
S1
R0
R112
Z183 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
Z184 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n11f54d2
vN2abxwkguPS4E5WvqWp71ZbWhUS7QJ6mY/7au6g1Kjw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 IR2YRAXE?5=iQDX<BlX5h3
I]n[@U@U=BDz8c489Y@VXE1
!i8a 1757265840
R4
S1
R0
R112
Z185 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
Z186 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nbdf5262
vEQtODZjAUQyZbZnIWg0gou9XjVaAK+u3nA0F/60cMFA=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 mfC6Y?g7@8HfR:cazPW>30
IWi_@9[zQZM;0dbj_44jBM2
!i8a 971817872
R4
S1
R0
R112
Z187 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
Z188 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nf170cb2
vg3kcIUBG/GW7QWoSKPxFu0m4UmFrFgHfUoi6guPt4bw=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 GR5INH^5D29DlX7dF1ILh3
IlAT`OG?K9Y5Nl7e>nnW=12
!i8a 2121565232
R4
S1
R0
R112
Z189 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
Z190 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n7890c2
vj0SUUu2WROXj/3yyj+9RH7Gyeuo9MObddUJ/rTCdnRg=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 WDnoIzJKg4B2jk7obE_O@1
I1;`SJg:4[Q__?gXzKGO[i3
!i8a 1467974640
R4
S1
R0
R112
Z191 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
Z192 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
na770952
v4DtqFqEn+Ep6epc7Q0J7P47QwidEoNzvycRMCiAYn4g=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 Eaj;CF:n4WT@VAXC1]_ik1
I6>M[GETKS>QzJ^7BC<V^l1
!i8a 1161665840
R4
S1
R0
R112
Z193 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
Z194 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n9a19882
vIY07OAZSt8zW/Qgyvcx4Vhqr4c4bas3I5uGR+ONFc10=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 H>oXAmdmJe`UE`2YHmV6^0
IhFm<d:ga[^zi3FLolV_^60
!i8a 2077598448
R4
S1
R0
R112
Z195 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
Z196 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n3cd8f12
viLfUnn314tJ/OnmPhomJh4EZ2a+I/VufUTzQzAV904w=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 O?G;[6AzOEYZ2mo8^nHh83
IX>BHG70TZO2zYo:YGH]BB3
!i8a 767119696
R4
S1
R0
R112
Z197 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
Z198 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
na52c8a2
vwHZnh2WAisgpVg1KdvzqaFvNvl5LSxqjyiJtZChnNV0=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 IEoYEnG:]C:C:<[m5>dDg3
IFH>gjj?QhIe;NkZfLQO3e3
!i8a 117655008
R4
S1
R0
R168
Z199 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
Z200 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
na42eb82
vz6yN2rTUQFxQqdR3kH/c+H3TIcDF0WMUZIFhfTExo5Y=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 9:HKeA@:zJPghMef9YPmf2
I2E>lX]ogQW3LRTW`eJQ>g0
!i8a 273292304
R4
S1
R0
R168
Z201 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
Z202 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n6ef80d2
vBS+cRnP4xpRHBU989X8MrKCAXPcV/VZlr02cKP84lPS6AbRuPdhS5RAKFN7KyU/9
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 fY]M?cTd;_f[6fkVhlzm@3
ITaZefQibZ[ZRL>FBCbcTf3
!i8a 1796950688
R4
S1
R0
R168
Z203 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
Z204 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
ne6a5822
vMFXa4dtbYlksV9EKKbqKhJJKF6n2nxYo6wm+zJaw3gc=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 h;7TIhVRhZU<VzebnFj[m2
IXhj12;lQJQ55^SRHmI;oR0
!i8a 1161424208
R4
S1
R0
R168
Z205 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
Z206 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n1012462
vCP1ZTMHeq3BoUWDJ2g5RYGYtcVlNZ2VjDgIinRsDKv4=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 >l=3Zmj8YZHPS1BJZ@eQ<0
If3imIiBI=G8;;=?JXnMVC3
!i8a 83427744
R4
S1
R0
R168
Z207 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
Z208 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
ne02452
vXc9ISQT5Smf1S7mp5leqIGHYmGUqHlfMLHlz6nviJbU=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 mTCYlBBIZ]0k];Zo>I@f_2
I:Fa8JBC15z5Ok53_gA0fn2
!i8a 488607872
R4
S1
R0
R168
Z209 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
Z210 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n5e30e92
vB6t6GQMaiKrTPkZf0iVDG9SV1Is0dovGeZ7nsOBbyO4=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 QG8_Mi?;6cS5hN`^RCl7E3
I]hOzD[_5hFH6^YGNC5BKk2
!i8a 1114684096
R4
S1
R0
R168
Z211 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
Z212 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nff32452
vNhvU9gJ/QCYgN0lhRkoMlhp44Eyb3g9Y5p4RAl3/IDs=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 _[oYHFAhziKLON[]QFgF:3
IXib=_:E`8HbN6LBH82S^@2
!i8a 1744914544
R4
S1
R0
R168
Z213 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
Z214 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n5cd0e92
vv2Awb6njFX9ubVXorIB/xuLuNaPosGxjYsYbFIIRau4=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 czJmYmL_Ao2l`cOHka?8^3
I8S1AGL5<hiP5?I[_ZQ0:L2
!i8a 1840106560
R4
S1
R0
R168
Z215 8./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
Z216 F./../../sim_lib/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n3c5be72
v0M2shDnSbfq4fYlDufZ/wnZAEroW7b99GmKTMsp3YUM=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 @W_fXm31CGdN17KeU9ga41
I77dcN3FNMoJ>ZjN6T91U=1
!i8a 1055387040
R4
S1
R0
R112
Z217 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
Z218 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n71e7eb2
vbEMy0KBmK7jnMMh6ZA32LME8jARDSi6/tz/bGBeqJp0=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 [A@B]WORO<g3i;=4KLzOh1
I;ZPmi^4YG=CL^5Rz1EDOH0
!i8a 1827488688
R4
S1
R0
R112
Z219 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
Z220 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n3cd8f42
v34/93k/XwhC8bAWHW3Y486EYEkEwfORm0ClHgzjCvzU=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 aL9O7JQ99AjZ2zPY`Z2[k3
IXGZTZd9]ENdgYCmm_Zh9C3
!i8a 900078064
R4
S1
R0
R112
Z221 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
Z222 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n7026b32
vuDmq+LbeeTULeQXIBKVVDuchpSrpk7KLeF7IQnS+W6k=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 EIPGPaLgXoZ]O0?CgC@HW1
I6T5<in8XK@YBgL0PXFTTk2
!i8a 1763867136
R4
S1
R0
R112
Z223 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
Z224 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
n4ce5312
v3ZRS+MC3lf943EdaOhywhFLZGjUuFPeICIt3qfGgWmo=
R1
R2
R3
r1
!s85 0
31
!i10b 0
!s100 dki50_[Koh:WW<ZRCCWUe3
I0jehM]]zkK>4X;W9mX=P;2
!i8a 2025823040
R4
S1
R0
R168
Z225 8./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
Z226 F./../../sim_lib/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
R99
R8
R9
R10
R11
!i113 1
R12
R13
R14
nbdf1da1
vipsxb_rst_sync_v1_1
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 H^mFEh:XeURnHZ8_[_Yfl2
IUhX^MVZP1Rz7ABFdcl<6b0
R4
S1
R0
R5
Z227 8./../../rtl/ipsxb_rst_sync_v1_1.v
Z228 F./../../rtl/ipsxb_rst_sync_v1_1.v
R23
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_seu_rs232_intf
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 j9=:1O<EB>9J7hBhNhGUN2
IUFd6WN]GLhlf?c?oZEcV93
R4
S1
R0
R5
Z229 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_rs232_intf.v
Z230 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_rs232_intf.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_seu_uart_rx
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 8YRlT?oNE^=6e<7PZ11X@1
INkJOmX=1oFZRD^]7z3C>83
R4
S1
R0
R5
Z231 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_rx.v
Z232 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_rx.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_seu_uart_tx
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 4ZUHl]JLJI_CADSgYN9fz3
IZi>6CnU4]ze;VLZZdTbWd1
R4
S1
R0
R5
Z233 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_tx.v
Z234 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_seu_uart_tx.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_uart_ctrl_32bit
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 SC@mnmX_NY5i9gOD2=BLP2
ITY4n89d70e>AdR3:`B:WS3
R4
S1
R0
R5
Z235 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_32bit.v
Z236 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_32bit.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_uart_ctrl_top_32bit
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 mH6=7eVIl?]3W[oXblh:80
I4CkUH2c9K;:@8@bCkRKX32
R4
S1
R0
R5
Z237 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_top_32bit.v
Z238 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_uart_ctrl_top_32bit.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vipsxb_ver_ctrl_32bit
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 hS80UY=XPLU6jmh0PCC]i2
IDaYVdJ6JlHW9iPB[icNoT3
R4
S1
R0
R5
Z239 8./../../example_design/rtl/uart_ctrl_32bit/ipsxb_ver_ctrl_32bit.v
Z240 F./../../example_design/rtl/uart_ctrl_32bit/ipsxb_ver_ctrl_32bit.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vprbs15_64bit_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Ii?2kk<jfocgSFQbNUZ`z0
IG[H>10ET?8GNHE_UlTdnA0
R4
S1
R0
R5
Z241 8./../../example_design/rtl/prbs15_64bit_v1_0.v
Z242 F./../../example_design/rtl/prbs15_64bit_v1_0.v
L0 9
R8
R9
R10
R11
!i113 1
R12
R13
R14
vprbs31_128bit_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 ]cFTN;oo:`ggYYezL1G[92
ImbOaB14<>GlKbTfaEkRc82
R4
S1
R0
R5
Z243 8./../../example_design/rtl/prbs31_128bit_v1_0.v
Z244 F./../../example_design/rtl/prbs31_128bit_v1_0.v
R93
R8
R9
R10
R11
!i113 1
R12
R13
R14
vrfifo
R1
R15
!i10b 1
!s100 ?KLCV@WJ7aK6=Y4aE3>WB2
I@=MA=EPN5I5]XKzU=CEYa0
R3
R4
S1
R0
R73
Z245 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo.v
Z246 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo.v
R155
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vrfifo_ctrl
R1
R15
!i10b 1
!s100 QVKmRZ30L2LcODf7=8Jco1
Ieg?GFM_FQFXNlBQ520dIP0
R3
R4
S1
R0
w1680540362
Z247 8E:/FPGA/Pango/PGL50H/DDR3_RAM/rfifo_ctrl.v
Z248 FE:/FPGA/Pango/PGL50H/DDR3_RAM/rfifo_ctrl.v
L0 7
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vrfifo_prefetch
R1
R15
!i10b 1
!s100 0Pj7]<R9nNaK4a:e4H1ZQ3
I4EjJ4@g1@?mJb8LJ;>7Z>1
R3
R4
S1
R0
R73
Z249 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo_prefetch.v
Z250 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/rfifo/rfifo_prefetch.v
R155
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vtest_ddr
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 >i1?mfCB>M0Ucb4JaRY5o3
I1AX0CXG?j6OlUhY_U@bLf0
R4
S1
R0
w1680337225
Z251 8./../../example_design/rtl/test_ddr.v
Z252 F./../../example_design/rtl/test_ddr.v
L0 9
R8
R9
R10
R11
!i113 1
R12
R13
R14
vtest_main_ctrl_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 >zR11kXG]S]]BRC:>DT@71
IF>fBfE:F5TMBAmAWI?;Y<0
R4
S1
R0
R5
Z253 8./../../example_design/rtl/test_main_ctrl_v1_0.v
Z254 F./../../example_design/rtl/test_main_ctrl_v1_0.v
L0 7
R8
R9
R10
R11
!i113 1
R12
R13
R14
vtest_rd_ctrl_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 2IaaM6;R^_;TL[GD<<T_<1
IM@nS0`XAY8OcA2:f>ji@@3
R4
S1
R0
R5
Z255 8./../../example_design/rtl/test_rd_ctrl_v1_0.v
Z256 F./../../example_design/rtl/test_rd_ctrl_v1_0.v
L0 2
R8
R9
R10
R11
!i113 1
R12
R13
R14
vtest_wr_ctrl_v1_0
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 Gz8^=6:lb?`T]SjROm=1=0
IkdSJ<iV`HEd]1G>Ml@3fg2
R4
S1
R0
R5
Z257 8./../../example_design/rtl/test_wr_ctrl_v1_0.v
Z258 F./../../example_design/rtl/test_wr_ctrl_v1_0.v
L0 2
R8
R9
R10
R11
!i113 1
R12
R13
R14
vuart_rd_lock
R1
R2
R3
r1
!s85 0
31
!i10b 1
!s100 0G6[EEhHF]1nZRCMckdPo0
I>M>B?oS;7XNiY_H<M`>2Y1
R4
S1
R0
R5
Z259 8./../../example_design/rtl/uart_rd_lock.v
Z260 F./../../example_design/rtl/uart_rd_lock.v
L0 2
R8
R9
R10
R11
!i113 1
R12
R13
R14
vwfifo
R1
R15
!i10b 1
!s100 gQ`_JIah2o2e22MM8:JH;0
I5HB[3n<o_L8F]37lO2Ali2
R3
R4
S1
R0
R77
Z261 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo.v
Z262 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo.v
R155
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vwfifo_ctrl
R1
R15
!i10b 1
!s100 aN]FbzJaRZ2`jiLBcK[7e3
I9aQ2Gb0S8ol@WK@^eOGRm1
R3
R4
S1
R0
w1680540347
Z263 8E:/FPGA/Pango/PGL50H/DDR3_RAM/wfifo_ctrl.v
Z264 FE:/FPGA/Pango/PGL50H/DDR3_RAM/wfifo_ctrl.v
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vwfifo_prefetch
R1
R15
!i10b 1
!s100 hMSL=omYVLGUadW=UQ[`D3
IdCk>I8R^Nk7Fi7QhUEGFc0
R3
R4
S1
R0
R77
Z265 8E:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo_prefetch.v
Z266 FE:/FPGA/Pango/PGL50H/DDR3_RAM/ipcore/wfifo/wfifo_prefetch.v
R155
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
Xwfifo_v_unit
R1
VmVYIc`^T8HUBb10dj0@z:2
r1
!s85 0
31
!i10b 1
!s100 Wo2AAKH`zTF^lO<hSn:9U1
ImVYIc`^T8HUBb10dj0@z:2
!i103 1
S1
R0
R28
R261
R262
R265
R266
R70
R71
R78
R79
R82
R83
R84
R85
R89
R90
R245
R246
R249
R250
R74
R75
R80
R81
R86
R87
8E:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_parameter.v
FE:/FPGA/Pango/PGL50H/DDR3_RAM/DDR3_parameter.v
R24
R25
FE:\FPGA\Pango\PGL50H\DDR3_RAM\DDR3_parameter.v
R26
R27
R247
R248
R263
R264
R29
R30
R16
R17
8./../../example_design/bench/mem/ddr3_parameters.vh
F./../../example_design/bench/mem/ddr3_parameters.vh
R6
R7
R241
R242
R243
R244
R251
R252
R253
R254
R255
R256
R257
R258
R259
R260
R91
R92
R94
R95
R229
R230
R231
R232
R233
R234
R235
R236
R237
R238
R239
R240
R227
R228
R97
R98
R100
R101
R102
R103
R106
R107
R104
R105
R108
R109
R110
R111
R113
R114
R119
R120
R115
R116
R117
R118
R121
R122
R123
R124
R125
R126
R127
R128
R129
R130
R131
R132
R135
R136
R137
R138
R139
R140
R141
R142
R145
R146
R147
R148
R149
R150
R151
R152
R143
R144
R133
R134
R162
R163
R164
R165
R166
R167
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R192
R193
R194
R195
R196
R197
R198
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R169
R170
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R156
R157
R153
R154
R158
R159
R160
R161
R39
R40
R35
R36
R61
R62
R63
R64
R65
R66
R44
R45
R32
R33
R67
R68
R51
R52
R54
R55
R49
R50
R47
R48
R56
R57
R58
R59
R19
R20
R21
R22
R42
R43
L0 604
R8
R9
R10
R11
!i113 1
R12
R13
R14
