Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr  9 19:18:12 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.832    -1310.850                     50                 1609        0.092        0.000                      0                 1609        2.100        0.000                       0                   565  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -29.832    -1310.850                     50                 1594        0.092        0.000                      0                 1594        2.100        0.000                       0                   561  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.826        0.000                      0                   15        0.300        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           50  Failing Endpoints,  Worst Slack      -29.832ns,  Total Violation    -1310.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[0]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[1]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[2]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.832ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.653ns  (logic 22.922ns (66.148%)  route 11.731ns (33.852%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.274ns = ( 2.726 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.544    31.803    adjustable_clock/clear
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.407     2.726    adjustable_clock/CLK_OUT1
    SLICE_X144Y307       FDRE                                         r  adjustable_clock/counter_reg[3]/C
                         clock pessimism             -0.460     2.266    
                         clock uncertainty           -0.067     2.199    
    SLICE_X144Y307       FDRE (Setup_fdre_C_R)       -0.228     1.971    adjustable_clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                         -31.803    
  -------------------------------------------------------------------
                         slack                                -29.832    

Slack (VIOLATED) :        -29.742ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 22.922ns (66.322%)  route 11.640ns (33.678%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.453    31.712    adjustable_clock/clear
    SLICE_X142Y308       FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.406     2.725    adjustable_clock/CLK_OUT1
    SLICE_X142Y308       FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism             -0.460     2.265    
                         clock uncertainty           -0.067     2.198    
    SLICE_X142Y308       FDRE (Setup_fdre_C_R)       -0.228     1.970    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.970    
                         arrival time                         -31.712    
  -------------------------------------------------------------------
                         slack                                -29.742    

Slack (VIOLATED) :        -29.742ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.562ns  (logic 22.922ns (66.322%)  route 11.640ns (33.678%))
  Logic Levels:           194  (CARRY4=173 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.275ns = ( 2.725 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.850ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.291    -2.850    clk
    SLICE_X145Y164       FDRE                                         r  r_dacWRTConfig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y164       FDRE (Prop_fdre_C_Q)         0.223    -2.627 r  r_dacWRTConfig_reg[3]/Q
                         net (fo=1, routed)           0.238    -2.389    adjustable_clock/divisor[3]
    DSP48_X13Y66         DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      2.737     0.348 f  adjustable_clock/counter3/P[2]
                         net (fo=26, routed)          0.678     1.026    adjustable_clock/counter3_n_103
    SLICE_X146Y171       LUT1 (Prop_lut1_I0_O)        0.043     1.069 r  adjustable_clock/clk_out_i_576/O
                         net (fo=1, routed)           0.000     1.069    adjustable_clock/clk_out_i_576_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.252 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.252    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.306 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.306    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.360 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.360    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X146Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.414 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.007     1.421    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X146Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.475 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X146Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.529 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.531     2.061    adjustable_clock/counter2[24]
    SLICE_X147Y174       LUT2 (Prop_lut2_I1_O)        0.043     2.104 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.104    adjustable_clock/clk_out_i_691_n_0
    SLICE_X147Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.371 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.007     2.378    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X147Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.431 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.431    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X147Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.484 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.484    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X147Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.537 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.537    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X147Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.590 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.590    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X147Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.643 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.643    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X147Y180       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.782 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.370     3.152    adjustable_clock/counter2[23]
    SLICE_X146Y179       LUT2 (Prop_lut2_I1_O)        0.131     3.283 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.283    adjustable_clock/clk_out_i_698_n_0
    SLICE_X146Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.539 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.539    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X146Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.593 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.593    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X146Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.647    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X146Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.701    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X146Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.755    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X146Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.809    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X146Y185       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.942 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.408     4.349    adjustable_clock/counter2[22]
    SLICE_X147Y183       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     4.721 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.721    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X147Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.774    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X147Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.827 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.827    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X147Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.880 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.880    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X147Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.933 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     4.933    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X147Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.986 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.986    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X147Y189       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.125 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.471     5.596    adjustable_clock/counter2[21]
    SLICE_X145Y192       LUT3 (Prop_lut3_I0_O)        0.131     5.727 r  adjustable_clock/clk_out_i_350/O
                         net (fo=1, routed)           0.000     5.727    adjustable_clock/clk_out_i_350_n_0
    SLICE_X145Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.994 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     5.994    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X145Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.047 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.047    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X145Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.100 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.100    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X145Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.239 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.362     6.602    adjustable_clock/counter2[20]
    SLICE_X144Y194       LUT2 (Prop_lut2_I1_O)        0.131     6.733 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.733    adjustable_clock/clk_out_i_702_n_0
    SLICE_X144Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.989 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     6.989    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X144Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.043 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.043    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X144Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.097 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.097    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X144Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.151 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.151    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X144Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.205 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.205    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X144Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.259 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.001     7.260    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X144Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     7.393 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.447     7.840    adjustable_clock/counter2[19]
    SLICE_X145Y199       LUT2 (Prop_lut2_I1_O)        0.128     7.968 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.968    adjustable_clock/clk_out_i_713_n_0
    SLICE_X145Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.235 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.001     8.235    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X145Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.288 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.288    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X145Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.341 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.341    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X145Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.394 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.394    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X145Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.447 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.447    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X145Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.500 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.500    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X145Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.639 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.274     8.913    adjustable_clock/counter2[18]
    SLICE_X144Y205       LUT2 (Prop_lut2_I1_O)        0.131     9.044 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.044    adjustable_clock/clk_out_i_709_n_0
    SLICE_X144Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.300 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.300    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X144Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.354 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.354    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X144Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.408 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.408    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X144Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.462 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.462    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X144Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.516 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.516    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X144Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.570 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.570    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X144Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.703 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.325    10.029    adjustable_clock/counter2[17]
    SLICE_X145Y211       LUT2 (Prop_lut2_I1_O)        0.128    10.157 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    10.157    adjustable_clock/clk_out_i_760_n_0
    SLICE_X145Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.424 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.424    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X145Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.477 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.477    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X145Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.530 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.530    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X145Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.583 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.583    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X145Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.636 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.636    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X145Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.689 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.689    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X145Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.828 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.370    11.198    adjustable_clock/counter2[16]
    SLICE_X146Y217       LUT2 (Prop_lut2_I1_O)        0.131    11.329 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.329    adjustable_clock/clk_out_i_757_n_0
    SLICE_X146Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.585 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.585    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X146Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.639 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.639    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X146Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.693 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.693    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X146Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.747 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.747    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X146Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.801 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.801    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X146Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.855 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.855    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X146Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.988 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.354    12.342    adjustable_clock/counter2[15]
    SLICE_X147Y222       LUT2 (Prop_lut2_I1_O)        0.128    12.470 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.470    adjustable_clock/clk_out_i_767_n_0
    SLICE_X147Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.737 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.737    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X147Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.790 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.790    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X147Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.843 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.850    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X147Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.903 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.903    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X147Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.956 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.956    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X147Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.009 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.009    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X147Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.148 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.340    13.488    adjustable_clock/counter2[14]
    SLICE_X146Y227       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    13.873 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.873    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X146Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.927 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    13.927    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X146Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.981 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    13.981    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X146Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.035 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.035    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X146Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.089 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.089    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X146Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.143 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.143    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X146Y233       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.276 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.385    14.661    adjustable_clock/counter2[13]
    SLICE_X147Y233       LUT2 (Prop_lut2_I1_O)        0.128    14.789 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.789    adjustable_clock/clk_out_i_774_n_0
    SLICE_X147Y233       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.056 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.056    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X147Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.109 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.109    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X147Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.162 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.162    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X147Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.215 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.215    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X147Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.268 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.268    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X147Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.321 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.321    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X147Y239       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.460 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.334    15.794    adjustable_clock/counter2[12]
    SLICE_X146Y238       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.179 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.179    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X146Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.233 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.233    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X146Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.287 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.287    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X146Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.341 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.341    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X146Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.395 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.395    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X146Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.449 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.449    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X146Y244       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.582 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.387    16.969    adjustable_clock/counter2[11]
    SLICE_X145Y243       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.341 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    17.341    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X145Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.394 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.394    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X145Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.447 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.447    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X145Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.500 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.500    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X145Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.553 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.553    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X145Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.606 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.606    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X145Y249       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.745 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.290    18.035    adjustable_clock/counter2[10]
    SLICE_X145Y250       LUT2 (Prop_lut2_I1_O)        0.131    18.166 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.166    adjustable_clock/clk_out_i_778_n_0
    SLICE_X145Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.433 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.433    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X145Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.486 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.486    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X145Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.539 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.539    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X145Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.592 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.592    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X145Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.645 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.645    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X145Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.698 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.698    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X145Y256       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.837 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.248    19.085    adjustable_clock/counter2[9]
    SLICE_X145Y257       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    19.460 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.460    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X145Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.513 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.513    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X145Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.566 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.566    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X145Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.619 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.619    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X145Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.672 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.672    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X145Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.725 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.725    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X145Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.864 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.417    20.281    adjustable_clock/counter2[8]
    SLICE_X144Y262       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    20.666 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X144Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.720 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.720    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X144Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.774 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.774    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X144Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.828 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.828    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X144Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.882 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.882    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X144Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.936 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.936    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X144Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.069 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.375    21.444    adjustable_clock/counter2[7]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.128    21.572 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.572    adjustable_clock/clk_out_i_796_n_0
    SLICE_X145Y267       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    21.839 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.839    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X145Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.892 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.892    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X145Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.945 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.945    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X145Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.998 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.998    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X145Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.051 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    22.051    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X145Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.104 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    22.104    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X145Y273       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.243 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.589    22.832    adjustable_clock/counter2[6]
    SLICE_X145Y279       LUT3 (Prop_lut3_I0_O)        0.131    22.963 r  adjustable_clock/clk_out_i_252/O
                         net (fo=1, routed)           0.000    22.963    adjustable_clock/clk_out_i_252_n_0
    SLICE_X145Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.230 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.230    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X145Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.369 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.370    23.739    adjustable_clock/counter2[5]
    SLICE_X146Y280       LUT2 (Prop_lut2_I1_O)        0.131    23.870 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.870    adjustable_clock/clk_out_i_804_n_0
    SLICE_X146Y280       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.126 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.126    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X146Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.180 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.180    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X146Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.234 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.234    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X146Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.288 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.288    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X146Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X146Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.396 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.396    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X146Y286       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.529 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.376    24.906    adjustable_clock/counter2[4]
    SLICE_X147Y285       LUT2 (Prop_lut2_I1_O)        0.128    25.034 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    25.034    adjustable_clock/clk_out_i_800_n_0
    SLICE_X147Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.301 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.301    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X147Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.354 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.354    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X147Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.407 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.407    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X147Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.460 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.460    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X147Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.513 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.513    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X147Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.566 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.566    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X147Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.705 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.366    26.070    adjustable_clock/counter2[3]
    SLICE_X148Y291       LUT2 (Prop_lut2_I1_O)        0.131    26.201 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.201    adjustable_clock/clk_out_i_812_n_0
    SLICE_X148Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    26.457 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.457    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X148Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.511 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.511    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X148Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.565 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.565    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X148Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.619 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.619    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X148Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.673 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.673    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X148Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.727 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.727    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X148Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.860 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.454    27.315    adjustable_clock/counter2[2]
    SLICE_X147Y295       LUT2 (Prop_lut2_I1_O)        0.128    27.443 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    27.443    adjustable_clock/clk_out_i_808_n_0
    SLICE_X147Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.710 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.710    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X147Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.763 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.763    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X147Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.816 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.816    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X147Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.869 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    27.869    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X147Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.922 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    27.922    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X147Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.975 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.975    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X147Y301       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.114 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.553    28.667    adjustable_clock/counter2[1]
    SLICE_X146Y296       LUT2 (Prop_lut2_I1_O)        0.131    28.798 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    28.798    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X146Y296       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.044 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    29.044    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X146Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.098 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    29.098    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X146Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.152 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.152    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X146Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.206 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    29.207    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X146Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.261 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.261    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X146Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.315 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    29.756    adjustable_clock/counter2[0]
    SLICE_X146Y302       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    30.053 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    30.053    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X146Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.107 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.107    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X146Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.161 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.161    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X146Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.215 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.215    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X146Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.269 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.269    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X146Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.323 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.323    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X146Y308       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.456 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    30.864    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X145Y307       LUT3 (Prop_lut3_I2_O)        0.128    30.992 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.992    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X145Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.259 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.453    31.712    adjustable_clock/clear
    SLICE_X142Y308       FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.406     2.725    adjustable_clock/CLK_OUT1
    SLICE_X142Y308       FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism             -0.460     2.265    
                         clock uncertainty           -0.067     2.198    
    SLICE_X142Y308       FDRE (Setup_fdre_C_R)       -0.228     1.970    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.970    
                         arrival time                         -31.712    
  -------------------------------------------------------------------
                         slack                                -29.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.678%)  route 0.062ns (38.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.574    -0.737    clk
    SLICE_X135Y167       FDRE                                         r  r_spiTXLSB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y167       FDRE (Prop_fdre_C_Q)         0.100    -0.637 r  r_spiTXLSB_reg[1]/Q
                         net (fo=2, routed)           0.062    -0.575    DAC_SPI/r_dataToSend_reg[15]_0[1]
    SLICE_X134Y167       FDRE                                         r  DAC_SPI/r_dataToSend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.772    -0.866    DAC_SPI/CLK_OUT1
    SLICE_X134Y167       FDRE                                         r  DAC_SPI/r_dataToSend_reg[1]/C
                         clock pessimism              0.140    -0.726    
    SLICE_X134Y167       FDRE (Hold_fdre_C_D)         0.059    -0.667    DAC_SPI/r_dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.420%)  route 0.111ns (52.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.576    -0.735    clk
    SLICE_X135Y164       FDRE                                         r  r_spiTXMSB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y164       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  r_spiTXMSB_reg[5]/Q
                         net (fo=2, routed)           0.111    -0.524    PLL_SPI/I_data[13]
    SLICE_X137Y164       FDRE                                         r  PLL_SPI/r_dataToSend_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.777    -0.861    PLL_SPI/CLK_OUT1
    SLICE_X137Y164       FDRE                                         r  PLL_SPI/r_dataToSend_reg[13]/C
                         clock pessimism              0.159    -0.702    
    SLICE_X137Y164       FDRE (Hold_fdre_C_D)         0.047    -0.655    PLL_SPI/r_dataToSend_reg[13]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.137%)  route 0.287ns (70.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.546    -0.765    signalgen/CLK_OUT1
    SLICE_X126Y163       FDRE                                         r  signalgen/uart_data_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y163       FDRE (Prop_fdre_C_Q)         0.118    -0.647 r  signalgen/uart_data_count_reg[11]/Q
                         net (fo=13, routed)          0.287    -0.360    signalgen/uart_data_count_reg_n_0_[11]
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.805    -0.833    signalgen/CLK_OUT1
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/CLKARDCLK
                         clock pessimism              0.159    -0.674    
    RAMB36_X8Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.491    signalgen/r_memory_Q_reg_3
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.736%)  route 0.105ns (51.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.576    -0.735    clk
    SLICE_X135Y164       FDRE                                         r  r_spiTXMSB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y164       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  r_spiTXMSB_reg[6]/Q
                         net (fo=2, routed)           0.105    -0.530    PLL_SPI/I_data[14]
    SLICE_X136Y164       FDRE                                         r  PLL_SPI/r_dataToSend_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.777    -0.861    PLL_SPI/CLK_OUT1
    SLICE_X136Y164       FDRE                                         r  PLL_SPI/r_dataToSend_reg[14]/C
                         clock pessimism              0.159    -0.702    
    SLICE_X136Y164       FDRE (Hold_fdre_C_D)         0.037    -0.665    PLL_SPI/r_dataToSend_reg[14]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 r_dacMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/adjustable_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.874%)  route 0.105ns (45.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.547    -0.764    clk
    SLICE_X127Y162       FDRE                                         r  r_dacMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y162       FDRE (Prop_fdre_C_Q)         0.100    -0.664 r  r_dacMode_reg[0]/Q
                         net (fo=35, routed)          0.105    -0.558    signalgen/adjustable_flag_reg_2
    SLICE_X126Y162       LUT6 (Prop_lut6_I2_O)        0.028    -0.530 r  signalgen/adjustable_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.530    signalgen/adjustable_flag_i_1_n_0
    SLICE_X126Y162       FDRE                                         r  signalgen/adjustable_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.746    -0.892    signalgen/CLK_OUT1
    SLICE_X126Y162       FDRE                                         r  signalgen/adjustable_flag_reg/C
                         clock pessimism              0.139    -0.753    
    SLICE_X126Y162       FDRE (Hold_fdre_C_D)         0.087    -0.666    signalgen/adjustable_flag_reg
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 r_spiACTDAC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/O_CSB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.917%)  route 0.111ns (43.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.581    -0.730    clk
    SLICE_X144Y163       FDRE                                         r  r_spiACTDAC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.118    -0.612 f  r_spiACTDAC_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.501    DAC_SPI/Q[3]
    SLICE_X146Y163       LUT5 (Prop_lut5_I0_O)        0.028    -0.473 r  DAC_SPI/O_CSB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.473    DAC_SPI/O_CSB[3]_i_1__0_n_0
    SLICE_X146Y163       FDRE                                         r  DAC_SPI/O_CSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    DAC_SPI/CLK_OUT1
    SLICE_X146Y163       FDRE                                         r  DAC_SPI/O_CSB_reg[3]/C
                         clock pessimism              0.159    -0.696    
    SLICE_X146Y163       FDRE (Hold_fdre_C_D)         0.087    -0.609    DAC_SPI/O_CSB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.197%)  route 0.107ns (51.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.576    -0.735    clk
    SLICE_X135Y165       FDRE                                         r  r_spiTXLSB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y165       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  r_spiTXLSB_reg[7]/Q
                         net (fo=2, routed)           0.107    -0.527    DAC_SPI/r_dataToSend_reg[15]_0[7]
    SLICE_X136Y165       FDRE                                         r  DAC_SPI/r_dataToSend_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.776    -0.862    DAC_SPI/CLK_OUT1
    SLICE_X136Y165       FDRE                                         r  DAC_SPI/r_dataToSend_reg[7]/C
                         clock pessimism              0.159    -0.703    
    SLICE_X136Y165       FDRE (Hold_fdre_C_D)         0.038    -0.665    DAC_SPI/r_dataToSend_reg[7]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.118ns (30.703%)  route 0.266ns (69.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.549    -0.762    clk
    SLICE_X132Y161       FDRE                                         r  r_dac_Q_lsb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y161       FDRE (Prop_fdre_C_Q)         0.118    -0.644 r  r_dac_Q_lsb_reg[4]/Q
                         net (fo=1, routed)           0.266    -0.377    signalgen/I_Qdata[4]
    RAMB36_X8Y31         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.809    -0.829    signalgen/CLK_OUT1
    RAMB36_X8Y31         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKARDCLK
                         clock pessimism              0.159    -0.670    
    RAMB36_X8Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.515    signalgen/r_memory_Q_reg_2
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.427%)  route 0.111ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.576    -0.735    clk
    SLICE_X134Y164       FDRE                                         r  r_spiTXMSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y164       FDRE (Prop_fdre_C_Q)         0.118    -0.617 r  r_spiTXMSB_reg[2]/Q
                         net (fo=2, routed)           0.111    -0.505    DAC_SPI/r_dataToSend_reg[15]_0[10]
    SLICE_X136Y165       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.776    -0.862    DAC_SPI/CLK_OUT1
    SLICE_X136Y165       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/C
                         clock pessimism              0.159    -0.703    
    SLICE_X136Y165       FDRE (Hold_fdre_C_D)         0.059    -0.644    DAC_SPI/r_dataToSend_reg[10]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 r_spiREGADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.555%)  route 0.115ns (53.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.577    -0.734    clk
    SLICE_X137Y165       FDRE                                         r  r_spiREGADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y165       FDRE (Prop_fdre_C_Q)         0.100    -0.634 r  r_spiREGADDR_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.519    PLL_SPI/I_regAdress[7]
    SLICE_X139Y165       FDRE                                         r  PLL_SPI/r_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.778    -0.860    PLL_SPI/CLK_OUT1
    SLICE_X139Y165       FDRE                                         r  PLL_SPI/r_address_reg[7]/C
                         clock pessimism              0.159    -0.701    
    SLICE_X139Y165       FDRE (Hold_fdre_C_D)         0.043    -0.658    PLL_SPI/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y35    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y36    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y36    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y37    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y31    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X128Y165  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X128Y165  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y163  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y163  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X128Y165  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X128Y165  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X128Y165  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X128Y165  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X127Y166  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X127Y166  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X147Y168  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X147Y168  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X147Y168  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X147Y168  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.204ns (24.025%)  route 0.645ns (75.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.532ns = ( 2.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.645    -2.069    trx/div/AR[0]
    SLICE_X134Y169       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.149     2.468    trx/div/CLK_OUT1
    SLICE_X134Y169       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.374     2.094    
                         clock uncertainty           -0.067     2.027    
    SLICE_X134Y169       FDCE (Recov_fdce_C_CLR)     -0.270     1.757    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.757    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.204ns (24.025%)  route 0.645ns (75.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.532ns = ( 2.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.645    -2.069    trx/div/AR[0]
    SLICE_X134Y169       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.149     2.468    trx/div/CLK_OUT1
    SLICE_X134Y169       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.374     2.094    
                         clock uncertainty           -0.067     2.027    
    SLICE_X134Y169       FDCE (Recov_fdce_C_CLR)     -0.237     1.790    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.790    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.204ns (32.666%)  route 0.421ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.421    -2.294    trx/div/AR[0]
    SLICE_X133Y168       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.094     2.413    trx/div/CLK_OUT1
    SLICE_X133Y168       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.353     2.060    
                         clock uncertainty           -0.067     1.993    
    SLICE_X133Y168       FDCE (Recov_fdce_C_CLR)     -0.295     1.698    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.698    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.204ns (32.666%)  route 0.421ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.421    -2.294    trx/div/AR[0]
    SLICE_X133Y168       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.094     2.413    trx/div/CLK_OUT1
    SLICE_X133Y168       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.353     2.060    
                         clock uncertainty           -0.067     1.993    
    SLICE_X133Y168       FDCE (Recov_fdce_C_CLR)     -0.295     1.698    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.698    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.204ns (32.666%)  route 0.421ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.421    -2.294    trx/div/AR[0]
    SLICE_X133Y168       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.094     2.413    trx/div/CLK_OUT1
    SLICE_X133Y168       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.353     2.060    
                         clock uncertainty           -0.067     1.993    
    SLICE_X133Y168       FDCE (Recov_fdce_C_CLR)     -0.295     1.698    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.698    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.204ns (32.666%)  route 0.421ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.421    -2.294    trx/div/AR[0]
    SLICE_X133Y168       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.094     2.413    trx/div/CLK_OUT1
    SLICE_X133Y168       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.353     2.060    
                         clock uncertainty           -0.067     1.993    
    SLICE_X133Y168       FDCE (Recov_fdce_C_CLR)     -0.295     1.698    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.698    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.672%)  route 0.352ns (63.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 2.413 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.352    -2.362    trx/div/AR[0]
    SLICE_X131Y168       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.094     2.413    trx/div/CLK_OUT1
    SLICE_X131Y168       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.353     2.060    
                         clock uncertainty           -0.067     1.993    
    SLICE_X131Y168       FDCE (Recov_fdce_C_CLR)     -0.295     1.698    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          1.698    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.204ns (38.891%)  route 0.321ns (61.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 2.409 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.321    -2.394    trx/div/AR[0]
    SLICE_X132Y172       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.090     2.409    trx/div/CLK_OUT1
    SLICE_X132Y172       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.353     2.056    
                         clock uncertainty           -0.067     1.989    
    SLICE_X132Y172       FDCE (Recov_fdce_C_CLR)     -0.270     1.719    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.719    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.204ns (38.891%)  route 0.321ns (61.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 2.409 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.321    -2.394    trx/div/AR[0]
    SLICE_X132Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.090     2.409    trx/div/CLK_OUT1
    SLICE_X132Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.353     2.056    
                         clock uncertainty           -0.067     1.989    
    SLICE_X132Y172       FDCE (Recov_fdce_C_CLR)     -0.237     1.752    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.752    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.204ns (46.937%)  route 0.231ns (53.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.590ns = ( 2.410 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.919ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.222    -2.919    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.204    -2.715 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.231    -2.484    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.091     2.410    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.353     2.057    
                         clock uncertainty           -0.067     1.990    
    SLICE_X131Y171       FDCE (Recov_fdce_C_CLR)     -0.295     1.695    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  4.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.689%)  route 0.113ns (55.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.113    -0.565    trx/div/AR[0]
    SLICE_X131Y171       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.739    -0.899    trx/div/CLK_OUT1
    SLICE_X131Y171       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.141    -0.758    
    SLICE_X131Y171       FDCE (Remov_fdce_C_CLR)     -0.107    -0.865    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.911%)  route 0.156ns (63.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.156    -0.522    trx/div/AR[0]
    SLICE_X132Y172       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.738    -0.900    trx/div/CLK_OUT1
    SLICE_X132Y172       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.141    -0.759    
    SLICE_X132Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.847    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.911%)  route 0.156ns (63.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.156    -0.522    trx/div/AR[0]
    SLICE_X132Y172       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.738    -0.900    trx/div/CLK_OUT1
    SLICE_X132Y172       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.141    -0.759    
    SLICE_X132Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.847    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.433%)  route 0.173ns (65.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.173    -0.504    trx/div/AR[0]
    SLICE_X131Y168       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X131Y168       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.141    -0.755    
    SLICE_X131Y168       FDCE (Remov_fdce_C_CLR)     -0.107    -0.862    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.082%)  route 0.212ns (69.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.542    -0.769    trx/CLK_OUT1
    SLICE_X131Y170       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y170       FDRE (Prop_fdre_C_Q)         0.091    -0.678 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.212    -0.466    trx/div/AR[0]
    SLICE_X133Y168       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X133Y168       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.141    -0.755    
    SLICE_X133Y168       FDCE (Remov_fdce_C_CLR)     -0.107    -0.862    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.396    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 1.800ns (20.897%)  route 6.814ns (79.103%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.317    -2.824    signalgen/CLK_OUT1
    RAMB36_X9Y34         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    -1.024 r  signalgen/r_memory_Q_reg_4/DOBDO[0]
                         net (fo=3, routed)           6.814     5.790    w_DACData_Q[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[4]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 1.800ns (23.734%)  route 5.784ns (76.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.328    -2.813    signalgen/CLK_OUT1
    RAMB36_X9Y32         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    -1.013 r  signalgen/r_memory_I_reg_2/DOBDO[0]
                         net (fo=3, routed)           5.784     4.771    w_DACData_I[4]
    OLOGIC_X0Y248        ODDR                                         r  ODDR_DACData1[4]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[0]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 1.800ns (25.102%)  route 5.371ns (74.898%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.314    -2.827    signalgen/CLK_OUT1
    RAMB36_X9Y35         RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    -1.027 r  signalgen/r_memory_I_reg_0/DOBDO[0]
                         net (fo=3, routed)           5.371     4.344    w_DACData_I[0]
    OLOGIC_X0Y288        ODDR                                         r  ODDR_DACData1[0]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 1.800ns (25.767%)  route 5.186ns (74.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.320    -2.821    signalgen/CLK_OUT1
    RAMB36_X8Y31         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y31         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800    -1.021 r  signalgen/r_memory_Q_reg_2/DOBDO[1]
                         net (fo=3, routed)           5.186     4.165    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[9]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.122ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.996     3.031    adjustable_clock_n_0
    OLOGIC_X1Y80         ODDR                                         f  ODDR_DACData8[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.221     3.252 r  ODDR_DACData8[9]/Q
                         net (fo=1, routed)           0.000     3.252    w_DACData8_toDIFF[9]
    J31                  OBUFDS (Prop_obufds_I_OB)    0.901     4.153 r  OBUFDS_DACData8[9]/OB
                         net (fo=0)                   0.000     4.153    DACData8_N[9]
    H31                                                               r  DACData8_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[9]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.122ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.996     3.031    adjustable_clock_n_0
    OLOGIC_X1Y80         ODDR                                         f  ODDR_DACData8[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.221     3.252 r  ODDR_DACData8[9]/Q
                         net (fo=1, routed)           0.000     3.252    w_DACData8_toDIFF[9]
    J31                  OBUFDS (Prop_obufds_I_O)     0.901     4.153 r  OBUFDS_DACData8[9]/O
                         net (fo=0)                   0.000     4.153    DACData8_P[9]
    J31                                                               r  DACData8_P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[8]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          1.000     3.035    adjustable_clock_n_0
    OLOGIC_X1Y84         ODDR                                         f  ODDR_DACData8[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.221     3.256 r  ODDR_DACData8[8]/Q
                         net (fo=1, routed)           0.000     3.256    w_DACData8_toDIFF[8]
    J30                  OBUFDS (Prop_obufds_I_OB)    0.895     4.151 r  OBUFDS_DACData8[8]/OB
                         net (fo=0)                   0.000     4.151    DACData8_N[8]
    H30                                                               r  DACData8_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[8]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          1.000     3.035    adjustable_clock_n_0
    OLOGIC_X1Y84         ODDR                                         f  ODDR_DACData8[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.221     3.256 r  ODDR_DACData8[8]/Q
                         net (fo=1, routed)           0.000     3.256    w_DACData8_toDIFF[8]
    J30                  OBUFDS (Prop_obufds_I_O)     0.895     4.151 r  OBUFDS_DACData8[8]/O
                         net (fo=0)                   0.000     4.151    DACData8_P[8]
    J30                                                               r  DACData8_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.995     3.030    adjustable_clock_n_0
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     3.251 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     3.251    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_OB)    0.894     4.145 r  OBUFDS_DACData8[10]/OB
                         net (fo=0)                   0.000     4.145    DACData8_N[10]
    N31                                                               r  DACData8_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.223     2.005    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.035 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.995     3.030    adjustable_clock_n_0
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     3.251 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     3.251    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_O)     0.894     4.145 r  OBUFDS_DACData8[10]/O
                         net (fo=0)                   0.000     4.145    DACData8_P[10]
    P30                                                               r  DACData8_P[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_OB)    1.191    -0.447 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000    -0.447    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_O)     1.191    -0.447 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000    -0.447    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_OB)    1.202    -0.445 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000    -0.445    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_O)     1.202    -0.445 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000    -0.445    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.307ns (24.437%)  route 4.042ns (75.563%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.033    -1.648    clk
    AE32                 OBUFDS (Prop_obufds_I_OB)    1.224    -0.424 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000    -0.424    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.307ns (24.437%)  route 4.042ns (75.563%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.033    -1.648    clk
    AE32                 OBUFDS (Prop_obufds_I_O)     1.224    -0.424 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000    -0.424    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 1.357ns (25.209%)  route 4.027ns (74.791%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.018    -1.663    clk
    AC40                 OBUFDS (Prop_obufds_I_OB)    1.274    -0.389 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000    -0.389    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 1.357ns (25.209%)  route 4.027ns (74.791%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.018    -1.663    clk
    AC40                 OBUFDS (Prop_obufds_I_O)     1.274    -0.389 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000    -0.389    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 1.381ns (25.557%)  route 4.023ns (74.443%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.014    -1.667    clk
    AF41                 OBUFDS (Prop_obufds_I_OB)    1.298    -0.369 r  OBUFDS_DATACLK[1]/OB
                         net (fo=0)                   0.000    -0.369    DATACLK_N[1]
    AG41                                                              r  DATACLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.403ns  (logic 1.381ns (25.557%)  route 4.023ns (74.443%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         2.014    -1.667    clk
    AF41                 OBUFDS (Prop_obufds_I_O)     1.298    -0.369 r  OBUFDS_DATACLK[1]/O
                         net (fo=0)                   0.000    -0.369    DATACLK_P[1]
    AF41                                                              r  DATACLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.636ns (12.667%)  route 4.385ns (87.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.385     5.021    rcv/dataRcv
    SLICE_X120Y159       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.098    -2.583    rcv/CLK_OUT1
    SLICE_X120Y159       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.673ns  (logic 0.143ns (5.333%)  route 2.531ns (94.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.531     2.673    rcv/dataRcv
    SLICE_X120Y159       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.747    -0.891    rcv/CLK_OUT1
    SLICE_X120Y159       FDRE                                         r  rcv/r_DataR_reg/C





