(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h36):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire11;
  wire [(2'h2):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  reg signed [(4'ha):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg9 = (1'h0);
  reg [(4'hb):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg7 = (1'h0);
  assign y = {wire11, wire6, wire5, wire4, reg10, reg9, reg8, reg7, (1'h0)};
  assign wire4 = (^wire0[(2'h2):(2'h2)]);
  assign wire5 = $unsigned(wire4);
  assign wire6 = $unsigned((wire0 >= (((8'haa) ? (8'h9d) : wire0) ?
                     (^(8'h9c)) : wire0)));
  always
    @(posedge clk) begin
      if (((|wire6) ?
          (~^((8'ha7) ? $signed((8'hae)) : (&wire1))) : {({(8'hb0)} ?
                  (~^(8'hac)) : (wire0 ? wire4 : wire3))}))
        begin
          if (($signed(wire0) && $signed(((wire0 ? wire2 : wire6) ?
              wire2[(2'h3):(1'h1)] : (wire0 ? wire0 : wire1)))))
            begin
              reg7 <= wire3;
            end
          else
            begin
              reg7 <= wire3;
              reg8 <= ($unsigned((wire5[(3'h6):(2'h3)] ?
                  wire5 : reg7)) >>> ((wire2 ?
                  $unsigned(wire4) : (wire0 ?
                      wire5 : (8'ha7))) >>> ($signed((8'ha0)) * (reg7 != (8'h9f)))));
              reg9 <= $unsigned((~^((wire6 <<< wire6) ?
                  (wire6 > wire3) : (wire2 ? (8'haf) : (8'ha7)))));
            end
          reg10 <= (((reg9 | $unsigned((8'h9e))) + (wire6[(1'h0):(1'h0)] ?
              (wire2 | wire1) : wire1[(2'h2):(1'h0)])) != wire5[(3'h7):(3'h5)]);
        end
      else
        begin
          reg7 <= wire2;
          reg8 <= (+(~|(wire2 ? wire6[(1'h1):(1'h0)] : reg7)));
          reg9 <= $unsigned((~(8'ha5)));
        end
    end
  assign wire11 = (-((wire1 <<< (reg9 | wire6)) ?
                      (^~(reg8 + (8'had))) : {$signed((8'hb0))}));
endmodule