# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name bestDistances_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1 \
    op interface \
    ports { bestDistances_1 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name bestDistances_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_1 \
    op interface \
    ports { bestDistances_1_1 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name bestDistances_1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_2 \
    op interface \
    ports { bestDistances_1_2 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name bestDistances_1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_3 \
    op interface \
    ports { bestDistances_1_3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name bestDistances_1_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_4 \
    op interface \
    ports { bestDistances_1_4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name bestDistances_1_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_5 \
    op interface \
    ports { bestDistances_1_5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name bestDistances_1_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_6 \
    op interface \
    ports { bestDistances_1_6 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name bestDistances_1_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_7 \
    op interface \
    ports { bestDistances_1_7 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name bestDistances_1_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_8 \
    op interface \
    ports { bestDistances_1_8 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name bestDistances_1_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_9 \
    op interface \
    ports { bestDistances_1_9 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name bestDistances_1_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_10 \
    op interface \
    ports { bestDistances_1_10 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name bestDistances_1_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_11 \
    op interface \
    ports { bestDistances_1_11 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name bestDistances_1_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_12 \
    op interface \
    ports { bestDistances_1_12 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name bestDistances_1_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_13 \
    op interface \
    ports { bestDistances_1_13 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name bestDistances_1_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_14 \
    op interface \
    ports { bestDistances_1_14 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name bestDistances_1_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_15 \
    op interface \
    ports { bestDistances_1_15 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name bestDistances_1_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_16 \
    op interface \
    ports { bestDistances_1_16 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name bestDistances_1_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_17 \
    op interface \
    ports { bestDistances_1_17 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name bestDistances_1_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_18 \
    op interface \
    ports { bestDistances_1_18 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name bestDistances_1_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_1_19 \
    op interface \
    ports { bestDistances_1_19 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name secondWorstOfBest_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_secondWorstOfBest_12_out \
    op interface \
    ports { secondWorstOfBest_12_out { O 64 vector } secondWorstOfBest_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name worstOfBestIdx_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBestIdx_8_out \
    op interface \
    ports { worstOfBestIdx_8_out { O 5 vector } worstOfBestIdx_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name worstOfBest_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBest_8_out \
    op interface \
    ports { worstOfBest_8_out { O 64 vector } worstOfBest_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kNN_PredictAll_flow_control_loop_pipe_sequential_init_U
set CompName kNN_PredictAll_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kNN_PredictAll_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


