Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr  7 17:48:54 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xcku5pffvb676-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 71262 |     0 |    216960 | 32.85 |
|   LUT as Logic             | 71008 |     0 |    216960 | 32.73 |
|   LUT as Memory            |   254 |     0 |     99840 |  0.25 |
|     LUT as Distributed RAM |   254 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| CLB Registers              | 29945 |     0 |    433920 |  6.90 |
|   Register as Flip Flop    | 29944 |     0 |    433920 |  6.90 |
|   Register as Latch        |     1 |     0 |    433920 | <0.01 |
| CARRY8                     |  1039 |     0 |     27120 |  3.83 |
| F7 Muxes                   |  3464 |     0 |    108480 |  3.19 |
| F8 Muxes                   |  1178 |     0 |     54240 |  2.17 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 341   |          Yes |           - |          Set |
| 15254 |          Yes |           - |        Reset |
| 211   |          Yes |         Set |            - |
| 14139 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  213 |     0 |       480 | 44.38 |
|   RAMB36/FIFO*    |   64 |     0 |       480 | 13.33 |
|     RAMB36E2 only |   64 |       |           |       |
|   RAMB18          |  298 |     0 |       960 | 31.04 |
|     RAMB18E2 only |  298 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1824 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   10 |     0 |       280 |  3.57 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       256 |  1.56 |
|   BUFGCE             |    4 |     0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| LUT6      | 42259 |                 CLB |
| FDCE      | 15253 |            Register |
| FDRE      | 14139 |            Register |
| LUT5      | 14067 |                 CLB |
| LUT4      |  9525 |                 CLB |
| LUT3      |  7983 |                 CLB |
| LUT2      |  4752 |                 CLB |
| MUXF7     |  3464 |                 CLB |
| MUXF8     |  1178 |                 CLB |
| CARRY8    |  1039 |                 CLB |
| LUT1      |   419 |                 CLB |
| FDPE      |   341 |            Register |
| RAMB18E2  |   298 |           Block Ram |
| RAMS64E   |   254 |                 CLB |
| FDSE      |   211 |            Register |
| RAMB36E2  |    64 |           Block Ram |
| IBUFCTRL  |     7 |              Others |
| INBUF     |     6 |                 I/O |
| BUFGCE    |     4 |               Clock |
| OBUF      |     2 |                 I/O |
| LDCE      |     1 |            Register |
| DIFFINBUF |     1 |                 I/O |
+-----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


