{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634212064077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634212064087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:47:43 2021 " "Processing started: Thu Oct 14 19:47:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634212064087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634212064087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634212064087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634212064700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634212064700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634212078175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634212078175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634212078235 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74169 inst " "Block or symbol \"74169\" of instance \"inst\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 536 -88 16 712 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1634212078243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74194 inst11 " "Block or symbol \"74194\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -176 88 208 16 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1634212078243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst21 " "Block or symbol \"AND2\" of instance \"inst21\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -32 424 488 16 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1634212078243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst13 " "Block or symbol \"AND2\" of instance \"inst13\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 128 -72 -8 176 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1634212078243 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst16 " "Block or symbol \"OR2\" of instance \"inst16\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 72 -72 -8 120 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1634212078243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst11 " "Elaborating entity \"74194\" for hierarchy \"74194:inst11\"" {  } { { "Lab3.bdf" "inst11" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -176 88 208 16 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst11 " "Elaborated megafunction instantiation \"74194:inst11\"" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -176 88 208 16 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst19 " "Elaborating entity \"74153\" for hierarchy \"74153:inst19\"" {  } { { "Lab3.bdf" "inst19" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -72 824 944 152 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst19 " "Elaborated megafunction instantiation \"74153:inst19\"" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { -72 824 944 152 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74169 74169:inst " "Elaborating entity \"74169\" for hierarchy \"74169:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 536 -88 16 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74169:inst " "Elaborated megafunction instantiation \"74169:inst\"" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 536 -88 16 712 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst2 " "Elaborating entity \"7474\" for hierarchy \"7474:inst2\"" {  } { { "Lab3.bdf" "inst2" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 384 -96 24 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst2 " "Elaborated megafunction instantiation \"7474:inst2\"" {  } { { "Lab3.bdf" "" { Schematic "E:/Coding/IntelFPGA/Lab3/Lab3.bdf" { { 384 -96 24 544 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212078400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634212078991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634212079517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634212079517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634212079561 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634212079561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634212079561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634212079561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634212079577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:47:59 2021 " "Processing ended: Thu Oct 14 19:47:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634212079577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634212079577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634212079577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634212079577 ""}
