// Seed: 1536617368
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  final $unsigned(39);
  ;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always @(negedge id_0);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  assign id_1 = (1);
  assign id_1 = id_0;
  logic id_3 = 1 > id_3;
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wor   id_0,
    input wire  id_1,
    input uwire id_2
);
  logic [1 : 1] id_4;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_4 #(
    parameter id_14 = 32'd46,
    parameter id_19 = 32'd8,
    parameter id_7  = 32'd53,
    parameter id_8  = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16
);
  inout logic [7:0] id_16;
  input wire id_15;
  input wire _id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  module_3 modCall_1 (
      id_1,
      id_3,
      id_6,
      id_3,
      id_5,
      id_13,
      id_5,
      id_13,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_6,
      id_3,
      id_13,
      id_5,
      id_5
  );
  input wire id_9;
  inout wire _id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [id_7 : id_14] id_17, id_18;
  wire _id_19;
  assign id_16[""] = -1;
  wire [id_8 : "" &  id_19] id_20;
endmodule
