$date
	Sat May 13 23:39:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_tb $end
$var wire 2 ! alu_op [1:0] $end
$var wire 1 " alu_src $end
$var wire 1 # branch $end
$var wire 1 $ mem_read $end
$var wire 2 % mem_to_reg [1:0] $end
$var wire 1 & mem_write $end
$var wire 1 ' reg_write $end
$var reg 1 ( clk $end
$var reg 7 ) opcode [6:0] $end
$scope module uut $end
$var wire 1 * clk $end
$var wire 7 + opcode [6:0] $end
$var reg 2 , alu_op [1:0] $end
$var reg 1 - alu_src $end
$var reg 1 . branch $end
$var reg 1 / mem_read $end
$var reg 2 0 mem_to_reg [1:0] $end
$var reg 1 1 mem_write $end
$var reg 1 2 reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
bx 0
x/
x.
x-
bx ,
bx +
0*
bx )
0(
x'
x&
bx %
x$
x#
x"
bx !
$end
#1000
b10 ,
b10 !
0.
0#
01
0&
0/
0$
12
1'
b0 0
b0 %
0-
0"
b110011 )
b110011 +
1(
1*
#2000
0(
0*
#3000
b0 ,
b0 !
11
1&
02
0'
bx 0
bx %
1-
1"
1(
1*
b100011 )
b100011 +
#4000
0(
0*
#5000
01
0&
12
1'
b0 0
b0 %
1(
1*
b10011 )
b10011 +
#6000
0(
0*
#7000
1/
1$
b1 0
b1 %
1(
1*
b11 )
b11 +
#8000
0(
0*
#9000
b1 ,
b1 !
1.
1#
0/
0$
02
0'
bx 0
bx %
0-
0"
1(
1*
b1100011 )
b1100011 +
#10000
0(
0*
#11000
b11 ,
b11 !
12
1'
b0 0
b0 %
1(
1*
b1101111 )
b1101111 +
#12000
0(
0*
#13000
1-
1"
1(
1*
b1100111 )
b1100111 +
#14000
0(
0*
#15000
1(
1*
