// Seed: 933507801
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10
);
  logic id_12 = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
