# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 12:39:48  August 28, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		design_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C8L
set_global_assignment -name TOP_LEVEL_ENTITY TOP
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:39:48  AUGUST 28, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.0V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../button_handler.v
set_global_assignment -name VERILOG_FILE ../weight_tb.v
set_global_assignment -name VERILOG_FILE ../weight.v
set_global_assignment -name VERILOG_FILE ../testbench.v
set_global_assignment -name VERILOG_FILE ../sos_tb.v
set_global_assignment -name VERILOG_FILE ../sos.v
set_global_assignment -name VERILOG_FILE ../movement_tb.v
set_global_assignment -name VERILOG_FILE ../movement.v
set_global_assignment -name VERILOG_FILE ../led_disable.v
set_global_assignment -name VERILOG_FILE ../goal_tb.v
set_global_assignment -name VERILOG_FILE ../goal.v
set_global_assignment -name VERILOG_FILE ../frequency_tb.v
set_global_assignment -name VERILOG_FILE ../frequency_move.v
set_global_assignment -name VERILOG_FILE ../frequency_door.v
set_global_assignment -name VERILOG_FILE ../frequency.v
set_global_assignment -name VERILOG_FILE ../floor_types_tb.v
set_global_assignment -name VERILOG_FILE ../floor_types.v
set_global_assignment -name VERILOG_FILE ../emergency_tb.v
set_global_assignment -name VERILOG_FILE ../emergency.v
set_global_assignment -name VERILOG_FILE ../door_tb.v
set_global_assignment -name VERILOG_FILE ../door.v
set_global_assignment -name VERILOG_FILE ../design.v
set_global_assignment -name VERILOG_FILE ../delay_tb.v
set_global_assignment -name VERILOG_FILE ../delay.v
set_global_assignment -name VERILOG_FILE ../buttons_tb.v
set_global_assignment -name VERILOG_FILE ../buttons.v
set_location_assignment PIN_R24 -to button1_pushed
set_location_assignment PIN_N21 -to button2_pushed
set_location_assignment PIN_M21 -to button3_pushed
set_location_assignment PIN_Y2 -to clk_50
set_location_assignment PIN_H21 -to door
set_location_assignment PIN_E19 -to floor1
set_location_assignment PIN_F19 -to floor2
set_location_assignment PIN_G19 -to floor3
set_location_assignment PIN_F17 -to led1
set_location_assignment PIN_G21 -to led2
set_location_assignment PIN_G22 -to led3
set_location_assignment PIN_E24 -to moving
set_location_assignment PIN_AC27 -to sos_flip
set_location_assignment PIN_F18 -to sos_mode
set_location_assignment PIN_AC28 -to weight_flip
set_location_assignment PIN_AB28 -to weight_flip_reset
set_location_assignment PIN_E18 -to weight_limit_exceeded
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top