12:59:59 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:01:00 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
VHDL syntax check successful!
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@E: CD456 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":50:67:50:69|Can't store to target yet!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:01:00 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:01:01 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:01:22 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Top entity is set to seven.
VHDL syntax check successful!
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:01:23 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:01:23 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:01:23 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:01:25 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:01:26 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist seven

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:01:27 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:01:28 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM Y_1[7:0] (in view: work.seven(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM Y_1[7:0] (in view: work.seven(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.seven(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   8 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:01:32 2022
#


Top view:               seven
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         8 uses

I/O ports: 16
I/O primitives: 16
SB_IO          16 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:01:33 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:02:30 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Top entity is set to counter.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Synthesizing work.counter.archcounter.
Post processing for work.counter.archcounter

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:02:31 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:02:31 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:02:31 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:02:33 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:02:34 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
counter|clock     339.0 MHz     2.950         inferred     Autoconstr_clkgroup_0     4    
==========================================================================================

@W: MT529 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Found inferred clock counter|clock which controls 4 sequential elements including Pre_Q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:02:35 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:02:36 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   4 /         4



@N: FX1016 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":17:6:17:10|SB_GB_IO inserted on the port clock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               4          Pre_Q[0]       
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock counter|clock with period 3.57ns. Please declare a user-defined clock on object "p:clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:02:39 2022
#


Top view:               counter
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
counter|clock      280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
counter|clock  counter|clock  |  3.570       -0.630  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter|clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                          Arrival           
Instance     Reference         Type         Pin     Net        Time        Slack 
             Clock                                                               
---------------------------------------------------------------------------------
Pre_Q[0]     counter|clock     SB_DFFER     Q       Q_c[0]     0.540       -0.630
Pre_Q[1]     counter|clock     SB_DFFER     Q       Q_c[1]     0.540       -0.581
Pre_Q[2]     counter|clock     SB_DFFER     Q       Q_c[2]     0.540       -0.560
Pre_Q[3]     counter|clock     SB_DFFER     Q       Q_c[3]     0.540       -0.560
=================================================================================


Ending Points with Worst Slack
******************************

             Starting                                              Required           
Instance     Reference         Type         Pin     Net            Time         Slack 
             Clock                                                                    
--------------------------------------------------------------------------------------
Pre_Q[0]     counter|clock     SB_DFFER     D       Pre_Q_3[0]     3.465        -0.630
Pre_Q[1]     counter|clock     SB_DFFER     D       Pre_Q_3[1]     3.465        -0.630
Pre_Q[2]     counter|clock     SB_DFFER     D       Pre_Q_3[2]     3.465        -0.630
Pre_Q[3]     counter|clock     SB_DFFER     D       Pre_Q_3[3]     3.465        -0.630
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[1] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[1]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[1]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[1]         Net          -        -       1.507     -           1         
Pre_Q[1]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[2] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[2]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[2]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[2]         Net          -        -       1.507     -           1         
Pre_Q[2]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[3] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[3]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[3]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[3]         Net          -        -       1.507     -           1         
Pre_Q[3]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          Pre_Q[1] / Q
    Ending point:                            Pre_Q[1] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[1]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[1]             Net          -        -       1.599     -           5         
Pre_Q_RNO[1]       SB_LUT4      I1       In      -         2.139       -         
Pre_Q_RNO[1]       SB_LUT4      O        Out     0.400     2.539       -         
Pre_Q_3[1]         Net          -        -       1.507     -           1         
Pre_Q[1]           SB_DFFER     D        In      -         4.046       -         
=================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          Pre_Q[1] / Q
    Ending point:                            Pre_Q[2] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[1]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[1]             Net          -        -       1.599     -           5         
Pre_Q_RNO[2]       SB_LUT4      I1       In      -         2.139       -         
Pre_Q_RNO[2]       SB_LUT4      O        Out     0.400     2.539       -         
Pre_Q_3[2]         Net          -        -       1.507     -           1         
Pre_Q[2]           SB_DFFER     D        In      -         4.046       -         
=================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for counter 

Mapping to part: ice40hx8kct256
Cell usage:
SB_DFFER        4 uses
SB_LUT4         4 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   counter|clock: 1

@S |Mapping Summary:
Total  LUTs: 4 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4 = 4 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:02:40 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:03:07 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@E: CD456 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":50:67:50:69|Can't store to target yet!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:03:07 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:03:07 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:03:43 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@W: CD280 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":22:10:22:14|Unbound component seven mapped to black box
@E: CD456 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":50:67:50:69|Can't store to target yet!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:03:44 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:03:44 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:11:16 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd changed - recompiling
@E: CS187 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":50:28:50:28|Expecting =>
1 error parsing file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:11:17 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:11:17 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:14:21 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@W: CD280 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":31:10:31:16|Unbound component counter mapped to black box
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":31:10:31:16|Synthesizing work.counter.syn_black_box.
Post processing for work.counter.syn_black_box
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:22 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:24 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:14:25 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:14:26 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:14:27 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   8 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT246 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\top.vhd":55:0:55:7|Blackbox counter is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:14:29 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type       Group          
---------------------------------------------------------------------------------------------------------------
System             1.0 MHz       NA            1000.000      NA            NA        system     system_clkgroup
===============================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
VCC             1 use
counter         1 use
SB_LUT4         8 uses

I/O ports: 9
I/O primitives: 9
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 8 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 8 = 8 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:14:30 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:14:46 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Synthesizing work.counter.archcounter.
Post processing for work.counter.archcounter
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:47 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:47 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:47 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:14:49 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:14:50 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
top|mclock     339.0 MHz     2.950         inferred     Autoconstr_clkgroup_0     4    
=======================================================================================

@W: MT529 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Found inferred clock top|mclock which controls 4 sequential elements including counter1.Pre_Q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:14:52 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:14:53 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[3] (in view: work.top(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|mclock with period 3.32ns. Please declare a user-defined clock on object "p:mclock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:14:56 2022
#


Top view:               top
Requested Frequency:    301.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
top|mclock         301.0 MHz     NA            3.323         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 9
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:14:56 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:17:05 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
VHDL syntax check successful!
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Synthesizing work.counter.archcounter.
Post processing for work.counter.archcounter
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:17:06 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:17:06 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:17:06 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:17:09 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:17:09 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
top|mclock     339.0 MHz     2.950         inferred     Autoconstr_clkgroup_0     4    
=======================================================================================

@W: MT529 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Found inferred clock top|mclock which controls 4 sequential elements including counter1.Pre_Q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:17:11 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:17:12 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[0] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[1] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[2] (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Removing sequential instance counter1.Pre_Q[3] (in view: work.top(behavioral)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|mclock with period 3.32ns. Please declare a user-defined clock on object "p:mclock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:17:15 2022
#


Top view:               top
Requested Frequency:    301.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
top|mclock         301.0 MHz     NA            3.323         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 13
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:17:16 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:20:16 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
VHDL syntax check successful!
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Synthesizing work.counter.archcounter.
Post processing for work.counter.archcounter
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:20:17 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:20:18 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:20:18 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:20:20 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:20:21 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
top|mclock     339.0 MHz     2.950         inferred     Autoconstr_clkgroup_0     4    
=======================================================================================

@W: MT529 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Found inferred clock top|mclock which controls 4 sequential elements including counter1.Pre_Q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:20:23 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:20:24 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  12 /         4



@N: FX1016 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\top.vhd":12:12:12:17|SB_GB_IO inserted on the port mclock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance  
-------------------------------------------------------------------------------------------
@K:CKID0001       mclock_ibuf_gb_io     SB_GB_IO               4          counter1.Pre_Q[3]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|mclock with period 3.57ns. Please declare a user-defined clock on object "p:mclock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:20:27 2022
#


Top view:               top
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|mclock         280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
top|mclock  top|mclock  |  3.570       -0.630  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|mclock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival           
Instance              Reference      Type       Pin     Net          Time        Slack 
                      Clock                                                            
---------------------------------------------------------------------------------------
counter1.Pre_Q[0]     top|mclock     SB_DFF     Q       value[0]     0.540       -0.630
counter1.Pre_Q[1]     top|mclock     SB_DFF     Q       value[1]     0.540       -0.581
counter1.Pre_Q[2]     top|mclock     SB_DFF     Q       value[2]     0.540       -0.560
counter1.Pre_Q[3]     top|mclock     SB_DFF     Q       value[3]     0.540       -0.560
=======================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                         Required           
Instance              Reference      Type       Pin     Net            Time         Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
counter1.Pre_Q[0]     top|mclock     SB_DFF     D       Pre_Q_3[0]     3.465        -0.630
counter1.Pre_Q[1]     top|mclock     SB_DFF     D       Pre_Q_3[1]     3.465        -0.630
counter1.Pre_Q[2]     top|mclock     SB_DFF     D       Pre_Q_3[2]     3.465        -0.630
counter1.Pre_Q[3]     top|mclock     SB_DFF     D       Pre_Q_3[3]     3.465        -0.630
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          counter1.Pre_Q[0] / Q
    Ending point:                            counter1.Pre_Q[1] / D
    The start point is clocked by            top|mclock [rising] on pin C
    The end   point is clocked by            top|mclock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter1.Pre_Q[0]         SB_DFF      Q        Out     0.540     0.540       -         
value[0]                  Net         -        -       1.599     -           11        
counter1.Pre_Q_RNO[1]     SB_LUT4     I0       In      -         2.139       -         
counter1.Pre_Q_RNO[1]     SB_LUT4     O        Out     0.449     2.588       -         
Pre_Q_3[1]                Net         -        -       1.507     -           1         
counter1.Pre_Q[1]         SB_DFF      D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          counter1.Pre_Q[0] / Q
    Ending point:                            counter1.Pre_Q[2] / D
    The start point is clocked by            top|mclock [rising] on pin C
    The end   point is clocked by            top|mclock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter1.Pre_Q[0]         SB_DFF      Q        Out     0.540     0.540       -         
value[0]                  Net         -        -       1.599     -           11        
counter1.Pre_Q_RNO[2]     SB_LUT4     I0       In      -         2.139       -         
counter1.Pre_Q_RNO[2]     SB_LUT4     O        Out     0.449     2.588       -         
Pre_Q_3[2]                Net         -        -       1.507     -           1         
counter1.Pre_Q[2]         SB_DFF      D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          counter1.Pre_Q[0] / Q
    Ending point:                            counter1.Pre_Q[3] / D
    The start point is clocked by            top|mclock [rising] on pin C
    The end   point is clocked by            top|mclock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter1.Pre_Q[0]         SB_DFF      Q        Out     0.540     0.540       -         
value[0]                  Net         -        -       1.599     -           11        
counter1.Pre_Q_RNO[3]     SB_LUT4     I0       In      -         2.139       -         
counter1.Pre_Q_RNO[3]     SB_LUT4     O        Out     0.449     2.588       -         
Pre_Q_3[3]                Net         -        -       1.507     -           1         
counter1.Pre_Q[3]         SB_DFF      D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          counter1.Pre_Q[1] / Q
    Ending point:                            counter1.Pre_Q[1] / D
    The start point is clocked by            top|mclock [rising] on pin C
    The end   point is clocked by            top|mclock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter1.Pre_Q[1]         SB_DFF      Q        Out     0.540     0.540       -         
value[1]                  Net         -        -       1.599     -           12        
counter1.Pre_Q_RNO[1]     SB_LUT4     I1       In      -         2.139       -         
counter1.Pre_Q_RNO[1]     SB_LUT4     O        Out     0.400     2.539       -         
Pre_Q_3[1]                Net         -        -       1.507     -           1         
counter1.Pre_Q[1]         SB_DFF      D        In      -         4.046       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          counter1.Pre_Q[1] / Q
    Ending point:                            counter1.Pre_Q[2] / D
    The start point is clocked by            top|mclock [rising] on pin C
    The end   point is clocked by            top|mclock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter1.Pre_Q[1]         SB_DFF      Q        Out     0.540     0.540       -         
value[1]                  Net         -        -       1.599     -           12        
counter1.Pre_Q_RNO[2]     SB_LUT4     I1       In      -         2.139       -         
counter1.Pre_Q_RNO[2]     SB_LUT4     O        Out     0.400     2.539       -         
Pre_Q_3[2]                Net         -        -       1.507     -           1         
counter1.Pre_Q[2]         SB_DFF      D        In      -         4.046       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             2 uses
SB_DFF          4 uses
VCC             2 uses
SB_LUT4         12 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   top|mclock: 1

@S |Mapping Summary:
Total  LUTs: 12 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 12 = 12 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:20:29 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	12
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	12/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.6 (sec)

Final Design Statistics
    Number of LUTs      	:	12
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	12/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|mclock | Frequency: 542.32 MHz | Target: 280.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 12
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 12
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 13 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:27:03 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Top entity is set to counter.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
VHDL syntax check successful!
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Synthesizing work.counter.archcounter.
Post processing for work.counter.archcounter

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:27:04 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:27:05 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:27:05 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\counter.vhd":15:7:15:13|Selected library: work cell: counter view archcounter as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:27:07 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:27:08 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist counter

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
counter|clock     339.0 MHz     2.950         inferred     Autoconstr_clkgroup_0     4    
==========================================================================================

@W: MT529 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":34:1:34:2|Found inferred clock counter|clock which controls 4 sequential elements including Pre_Q[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:27:09 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:27:10 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   4 /         4



@N: FX1016 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\counter.vhd":17:6:17:10|SB_GB_IO inserted on the port clock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               4          Pre_Q[0]       
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock counter|clock with period 3.57ns. Please declare a user-defined clock on object "p:clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:27:14 2022
#


Top view:               counter
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
counter|clock      280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
counter|clock  counter|clock  |  3.570       -0.630  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter|clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                          Arrival           
Instance     Reference         Type         Pin     Net        Time        Slack 
             Clock                                                               
---------------------------------------------------------------------------------
Pre_Q[0]     counter|clock     SB_DFFER     Q       Q_c[0]     0.540       -0.630
Pre_Q[1]     counter|clock     SB_DFFER     Q       Q_c[1]     0.540       -0.581
Pre_Q[2]     counter|clock     SB_DFFER     Q       Q_c[2]     0.540       -0.560
Pre_Q[3]     counter|clock     SB_DFFER     Q       Q_c[3]     0.540       -0.560
=================================================================================


Ending Points with Worst Slack
******************************

             Starting                                              Required           
Instance     Reference         Type         Pin     Net            Time         Slack 
             Clock                                                                    
--------------------------------------------------------------------------------------
Pre_Q[0]     counter|clock     SB_DFFER     D       Pre_Q_3[0]     3.465        -0.630
Pre_Q[1]     counter|clock     SB_DFFER     D       Pre_Q_3[1]     3.465        -0.630
Pre_Q[2]     counter|clock     SB_DFFER     D       Pre_Q_3[2]     3.465        -0.630
Pre_Q[3]     counter|clock     SB_DFFER     D       Pre_Q_3[3]     3.465        -0.630
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[1] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[1]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[1]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[1]         Net          -        -       1.507     -           1         
Pre_Q[1]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[2] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[2]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[2]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[2]         Net          -        -       1.507     -           1         
Pre_Q[2]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          Pre_Q[0] / Q
    Ending point:                            Pre_Q[3] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[0]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[0]             Net          -        -       1.599     -           5         
Pre_Q_RNO[3]       SB_LUT4      I0       In      -         2.139       -         
Pre_Q_RNO[3]       SB_LUT4      O        Out     0.449     2.588       -         
Pre_Q_3[3]         Net          -        -       1.507     -           1         
Pre_Q[3]           SB_DFFER     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          Pre_Q[1] / Q
    Ending point:                            Pre_Q[1] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[1]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[1]             Net          -        -       1.599     -           5         
Pre_Q_RNO[1]       SB_LUT4      I1       In      -         2.139       -         
Pre_Q_RNO[1]       SB_LUT4      O        Out     0.400     2.539       -         
Pre_Q_3[1]         Net          -        -       1.507     -           1         
Pre_Q[1]           SB_DFFER     D        In      -         4.046       -         
=================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.581

    Number of logic level(s):                1
    Starting point:                          Pre_Q[1] / Q
    Ending point:                            Pre_Q[2] / D
    The start point is clocked by            counter|clock [rising] on pin C
    The end   point is clocked by            counter|clock [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
Pre_Q[1]           SB_DFFER     Q        Out     0.540     0.540       -         
Q_c[1]             Net          -        -       1.599     -           5         
Pre_Q_RNO[2]       SB_LUT4      I1       In      -         2.139       -         
Pre_Q_RNO[2]       SB_LUT4      O        Out     0.400     2.539       -         
Pre_Q_3[2]         Net          -        -       1.507     -           1         
Pre_Q[2]           SB_DFFER     D        In      -         4.046       -         
=================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for counter 

Mapping to part: ice40hx8kct256
Cell usage:
SB_DFFER        4 uses
SB_LUT4         4 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   counter|clock: 1

@S |Mapping Summary:
Total  LUTs: 4 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4 = 4 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Fri Jan 14 13:27:14 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	4
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	4/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	4
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	4/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/206
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter|clock | Frequency: 542.32 MHz | Target: 280.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\counter_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 10
used logic cells: 4
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\counter_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 10
used logic cells: 4
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\counter_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-counter C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 7 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\counter_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\counter_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\counter_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\counter_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\counter_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\counter_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-counter" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name counter
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:29:14 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:29:15 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:29:16 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:29:16 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:29:18 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:29:19 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:29:20 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:29:21 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:29:24 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:29:25 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:31:28 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd changed - recompiling
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:31:29 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:31:29 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:31:29 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:31:32 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:31:33 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:31:34 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:31:35 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:31:38 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:31:39 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:38:21 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":75:7:75:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:38:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:38:22 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:38:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:38:25 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:38:25 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:38:27 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:38:28 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":106:2:106:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":106:2:106:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":106:2:106:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:38:30 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:38:31 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" "-yF:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
Parsing constraint file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf ...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:45:24 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:29:16:34|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:22:16:27|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:15:16:20|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:8:16:13|Signal DIGIT1 is floating; a simulation mismatch is possible.
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:45:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:45:25 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:45:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\top.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:45:27 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:45:28 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:45:30 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:45:31 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:45:33 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:45:33 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" "-yF:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
Parsing constraint file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf ...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:52:37 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":74:7:74:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":77:29:77:34|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":77:22:77:27|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":77:15:77:20|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":77:8:77:13|Signal DIGIT1 is floating; a simulation mismatch is possible.
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:33:14:38|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:26:14:31|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:19:14:24|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:12:14:17|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:52:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:52:38 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:52:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:52:41 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:52:42 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:52:43 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:52:44 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":105:2:105:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":105:2:105:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\test.vhd":105:2:105:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:52:46 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:52:46 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" "-yF:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
Parsing constraint file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf ...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 13:55:28 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Top entity is set to seven.
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd changed - recompiling
VHDL syntax check successful!
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd changed - recompiling
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:55:29 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:55:30 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:55:30 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Selected library: work cell: seven view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 13:55:32 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 13:55:35 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist seven

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:55:36 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 13:55:37 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 13:55:39 2022
#


Top view:               seven
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Jan 14 13:55:40 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" "-yF:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
Parsing constraint file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf ...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seven

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\seven_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\seven_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\seven_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 12
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\seven_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 12
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\seven_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-seven C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design seven
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seven
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\seven_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\seven_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\seven_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\seven_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\seven_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\seven_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\seven_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\seven_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\seven_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-seven" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 14:04:53 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Top entity is set to seven.
Options changed - recompiling
@E: CD255 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":54:78:54:78|No identifier "y" in scope
1 error parsing file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:04:54 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:04:54 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 14:06:59 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
@E: CD126 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":15:8:15:8|Expecting identifier
1 error parsing file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:06:59 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:07:00 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "seven_seg_counter_syn.prj" -log "seven_seg_counter_Implmnt/seven_seg_counter.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of seven_seg_counter_Implmnt/seven_seg_counter.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-589IN7A

# Fri Jan 14 14:07:21 2022

#Implementation: seven_seg_counter_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Synthesizing work.top.behavioral.
@N: CD630 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":13:7:13:11|Synthesizing work.seven.behavioral.
Post processing for work.seven.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:29:16:34|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:22:16:27|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:15:16:20|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven.vhd":16:8:16:13|Signal DIGIT1 is floating; a simulation mismatch is possible.
Post processing for work.top.behavioral
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:32:14:37|Signal DIGIT4 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:25:14:30|Signal DIGIT3 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:18:14:23|Signal DIGIT2 is floating; a simulation mismatch is possible.
@W: CL240 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":14:11:14:16|Signal DIGIT1 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 14:07:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 14:07:23 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 14:07:23 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_comp.srs changed - recompiling
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\test.vhd":10:7:10:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 14 14:07:25 2022

###########################################################]
Pre-mapping Report

# Fri Jan 14 14:07:26 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt 
Printing clock  summary report in "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:07:30 2022

###########################################################]
Map & Optimize Report

# Fri Jan 14 14:07:31 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|ROM display.Y_1[7:0] (in view: work.top(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"f:\mel5250\vhdl\ice40\4_digit_seven_seg_counter\seven.vhd":44:2:44:11|Found ROM .delname. (in view: work.top(behavioral)) with 10 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\synwork\seven_seg_counter_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\seven_seg_counter.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 14 14:07:35 2022
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
SB_LUT4         0 uses

I/O ports: 12
I/O primitives: 12
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Fri Jan 14 14:07:35 2022

###########################################################]


Synthesis exit by 0.
Current Implementation seven_seg_counter_Implmnt its sbt path: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt
seven_seg_counter_Implmnt: newer file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf " "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist" "-pCT256" "-yF:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.edf...
Parsing constraint file: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/constraint_SSD.pcf ...
start to read sdc/scf file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
sdc_reader OK F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/seven_seg_counter.scf
Stored edif netlist at F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --outdir F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top
SDC file             - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	12/206
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Translating sdc file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router" --sdf_file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\router --sdf_file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file F:\MEL5250\VHDL\Ice40\4_digit_seven_seg_counter\seven_seg_counter\seven_seg_counter_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CT256 --outdir "F:/MEL5250/VHDL/Ice40/4_digit_seven_seg_counter/seven_seg_counter/seven_seg_counter_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
2:12:38 PM
