{
    "files.exclude": {
        "waveforms_projects": true,
        "backup*.tgz": true,
        "*.pyc": true,
        ".pytest_cache": true,
        "oss-cad-suite": true,
        "uart": true,
        "depends/netlistsvg/node_modules": true,
        "depends": true,
        "images": true,
        "**/__pycache__/**": true,
    },
    "verilog.linting.verilator.includePath": ["src/include", "src"],
    "verilog.linting.linter": "verilator",
    "verilog.linting.verilator.arguments": "-FI oss-cad-suite/share/yosys/ecp5/cells_bb.v -F build/sim_args",
    "verilog.languageServer.veribleVerilogLs.enabled": true,
    "verilog.formatting.verilogHDL.formatter": "verible-verilog-format",
}