(wiring 
# Wiring file created by Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
 (resolution MM 100000)
# Net 5V 
 (wire (path TOP 40000  -100993 2127000 64000 2127000 64000 2032000))
 (wire (path BOTTOM 40000  405950 4762500 -1015500 4762500 -1015500 4383370))
 (wire (path TOP 40000  -1316500 3111500 -1316500 2176000 -491000 2176000))
 (wire (path BOTTOM 40000  1397000 4699000 1527000 4699000 1527000 3111500
     1397000 3111500))
 (wire (path BOTTOM 40000  1397000 3111500 1222000 3111500 1222000 2762500
     945950 2762500 945950 3353000 572000 3353000 572000 3849200))
 (wire (path BOTTOM 40000  -1587500 3111500 -1457490 3111500 -1457490 4383370))
 (wire (path TOP 40000  1397000 4699000 1397000 4748750 500950 4748750
     500950 4762500 405950 4762500))
 (wire (path BOTTOM 40000  -1587500 4699000 -1457490 4699000 -1457490 4383370))
 (wire (path BOTTOM 40000  -1457490 4383370 -1015500 4383370))
 (wire (path TOP 40000  -100993 2127000 -100993 1683000 -191000 1683000
     -191000 1778000))
 (wire (path TOP 40000  -491000 2176000 -195990 2176000 -195990 2127000
     -100993 2127000))
 (wire (path TOP 40000  -1587500 4699000 -1289500 4699000))
 (wire (path TOP 40000  -1587500 3111500 -1316500 3111500))
 (wire (path TOP 40000  -1015500 4383370 -1015500 4127500))
 (wire (path TOP 40000  -491000 2176000 -491000 2286000 -381000 2286000))
 (wire (path TOP 40000  -1316500 3111500 -1206500 3111500))
 (wire (path TOP 40000  572000 3849200 572000 3746500))
 (wire (path TOP 40000  572000 3849200 461510 3849200 461510 3429000
     248250 3429000))
 (wire (path TOP 40000  405950 4762500 248250 4762500))
   (via VIA -1015500 4383370)
   (via VIA 572000 3849200)
   (via VIA 405950 4762500)
# Net A1_IN 
 (wire (path TOP 40000  -1587500 4191000 -1717500 4191000 -1717500 4829000
     -455000 4829000 -455000 4762500 -248250 4762500))
# Net A1_OUT 
 (wire (path BOTTOM 40000  -410000 3922000 -1127490 3922000 -1127490 2603500
     -1587500 2603500))
 (wire (path BOTTOM 40000  -410000 3922000 -410000 4635500))
 (wire (path TOP 40000  -410000 4635500 -248250 4635500))
 (wire (path BOTTOM 40000  -410000 3922000 -410000 3302000))
 (wire (path TOP 40000  -410000 3302000 -248250 3302000))
   (via VIA -410000 4635500)
   (via VIA -410000 3302000)
# Net A2_IN 
 (wire (path TOP 40000  1397000 4191000 1259500 4191000 1259500 4635500
     248250 4635500))
# Net A2_OUT 
 (wire (path TOP 40000  98250 4508500 98250 4857500 1527000 4857500
     1527000 2603500 1397000 2603500))
 (wire (path TOP 40000  98250 4508500 98250 3175000 248250 3175000))
 (wire (path TOP 40000  98250 4508500 248250 4508500))
# Net B1_IN 
 (wire (path TOP 40000  -1587500 3937000 -1317500 3937000 -1317500 4508500
     -248250 4508500))
# Net B1_OUT 
 (wire (path TOP 40000  -98253 3509000 -1717500 3509000 -1717500 2349500
     -1587500 2349500))
 (wire (path TOP 40000  -98253 3509000 -28250 3509000 -28250 4381500
     -248250 4381500))
 (wire (path TOP 40000  -98253 3509000 -98253 3175000 -248250 3175000))
# Net B2_IN 
 (wire (path TOP 40000  1397000 3937000 1189500 3937000 1189500 4381500
     248250 4381500))
# Net B2_OUT 
 (wire (path BOTTOM 40000  405950 3048000 405950 1711500 1527000 1711500
     1527000 2349500 1397000 2349500))
 (wire (path TOP 40000  405950 4254500 248250 4254500))
 (wire (path BOTTOM 40000  405950 3048000 240950 3048000 240950 4254500
     405950 4254500))
 (wire (path TOP 40000  405950 3048000 248250 3048000))
   (via VIA 405950 4254500)
   (via VIA 405950 3048000)
# Net DIR1 
 (wire (path TOP 40000  -1587500 1841500 -1387500 1841500 -1387500 1778000
     -825500 1778000))
 (wire (path TOP 40000  -550490 2921000 -248250 2921000))
 (wire (path BOTTOM 40000  -1587500 1841500 -550490 1841500 -550490 2921000))
   (via VIA -550490 2921000)
# Net DIR2 
 (wire (path TOP 40000  1397000 1841500 1143000 1841500))
 (wire (path TOP 40000  570950 2794000 248250 2794000))
 (wire (path BOTTOM 40000  1397000 1841500 570950 1841500 570950 2794000))
   (via VIA 570950 2794000)
# Net GND 
 (wire (path BOTTOM 40000  -248250 3895500 -248250 4381500 735950 4381500
     735950 4286500))
 (wire (path BOTTOM 40000  -248250 3895500 -248250 1711500 -1717500 1711500
     -1717500 2857500))
 (wire (path BOTTOM 40000  1127000 2857500 1127000 3493000 735950 3493000
     735950 4286500))
 (wire (path BOTTOM 40000  -1587500 4445000 -1717500 4445000 -1717500 2857500))
 (wire (path TOP 40000  935500 2396000 -398250 2396000))
 (wire (path TOP 40000  -1587500 4445000 -1387500 4445000 -1387500 4578500
     -525000 4578500 -525000 4699000 -635000 4699000))
 (wire (path BOTTOM 40000  735950 4286500 900950 4286500 900950 4445000
     1397000 4445000))
 (wire (path TOP 40000  935500 2396000 935500 2032000 698500 2032000))
 (wire (path TOP 40000  935500 2396000 935500 2857500))
 (wire (path TOP 40000  735950 4286500 830950 4286500 830950 4301000
     1079500 4301000 1079500 4191000))
 (wire (path TOP 40000  935500 2921000 935500 3238500 825500 3238500))
 (wire (path TOP 40000  -398250 2396000 -635000 2396000 -635000 2286000))
 (wire (path TOP 40000  1127000 2857500 1397000 2857500))
 (wire (path TOP 40000  1127000 2857500 935500 2857500))
 (wire (path TOP 40000  -398250 3895500 -398250 3619500 -571500 3619500))
 (wire (path TOP 40000  -248250 3895500 -398250 3895500))
 (wire (path BOTTOM 40000  -1717500 2857500 -1587500 2857500))
 (wire (path TOP 40000  935500 2921000 825500 2921000))
 (wire (path TOP 40000  935500 2857500 935500 2921000))
 (wire (path TOP 40000  -398250 2396000 -398250 2667000 -248250 2667000))
 (wire (path TOP 40000  -398250 3895500 -398250 4000500 -248250 4000500))
   (via VIA 735950 4286500)
   (via VIA -248250 3895500)
   (via VIA 1127000 2857500)
# Net N311348 
 (wire (path TOP 40000  -248250 3429000 -996500 3429000 -996500 3111500))
# Net N311366 
 (wire (path TOP 40000  248250 3302000 468250 3302000 468250 3238500
     615500 3238500))
# Net N311406 
 (wire (path TOP 40000  -5990 3048000 -248250 3048000))
 (wire (path BOTTOM 40000  -5990 2286000 -5990 3048000))
 (wire (path TOP 40000  -5990 2286000 -171000 2286000))
   (via VIA -5990 3048000)
   (via VIA -5990 2286000)
# Net N311420 
 (wire (path TOP 40000  248250 2921000 615500 2921000))
# Net N3135090 
 (wire (path TOP 40000  -845000 4699000 -1079500 4699000))
# Net N3136230 
 (wire (path TOP 40000  -825500 4127500 -825500 4257000 -635000 4257000
     -635000 4147000))
# Net N3136232 
 (wire (path TOP 40000  -920500 3852500 -1206500 3852500 -1206500 3619500))
# Net N3137361 
 (wire (path TOP 40000  -781500 3619500 -996500 3619500))
# Net N3138791 
 (wire (path TOP 40000  781500 4000500 781500 3890500 762000 3890500
     762000 3746500))
# Net N3138972 
 (wire (path TOP 40000  1079500 3492500 1079500 3376500 667000 3376500
     667000 3471500))
# Net N3139191 
 (wire (path TOP 40000  1079500 3981000 1079500 3702500))
# Net N3144811 
 (wire (path TOP 40000  -615500 1778000 -381000 1778000))
# Net N3144992 
 (wire (path TOP 40000  -286000 2053000 -376010 2053000 -376010 2032000
     -635000 2032000))
# Net N3145211 
 (wire (path TOP 40000  -1221500 2286000 -845000 2286000))
 (wire (path BOTTOM 40000  -1411500 2286000 -1221500 2286000))
 (wire (path TOP 40000  -1411500 2286000 -1411500 2032000 -845000 2032000))
   (via VIA -1221500 2286000)
   (via VIA -1411500 2286000)
# Net N3146761 
 (wire (path TOP 40000  840500 2190500 254000 2190500 254000 2032000))
 (wire (path BOTTOM 40000  1030500 2190500 840500 2190500))
 (wire (path TOP 40000  1030500 2190500 1030500 1951500 933000 1951500
     933000 1841500))
   (via VIA 840500 2190500)
   (via VIA 1030500 2190500)
# Net N3146942 
 (wire (path TOP 40000  508000 1778000 398000 1778000 398000 1757000
     159000 1757000))
# Net N3147161 
 (wire (path TOP 40000  718000 1778000 718000 1888000 378500 1888000
     378500 2032000 488500 2032000))
# Net Z1_IN 
 (wire (path TOP 40000  -525000 4254500 -248250 4254500))
 (wire (path BOTTOM 40000  -1362490 3683000 -1362490 4254500 -525000 4254500))
 (wire (path TOP 40000  -1362490 3683000 -1587500 3683000))
   (via VIA -525000 4254500)
   (via VIA -1362490 3683000)
# Net Z1_OUT 
 (wire (path BOTTOM 40000  -822790 3827000 -822790 2095500 -1587500 2095500))
 (wire (path TOP 40000  -635000 3827000 -822790 3827000))
 (wire (path TOP 40000  -635000 3827000 -635000 3937000))
 (wire (path TOP 40000  -635000 3827000 -525000 3827000 -525000 4127500
     -248250 4127500))
   (via VIA -822790 3827000)
# Net Z2_IN 
 (wire (path TOP 40000  900950 4127500 248250 4127500))
 (wire (path BOTTOM 40000  900950 4127500 900950 3683000 1397000 3683000))
   (via VIA 900950 4127500)
# Net Z2_OUT 
 (wire (path BOTTOM 40000  443250 4000500 443250 3213000 735950 3213000
     735950 2095500 1397000 2095500))
 (wire (path TOP 40000  443250 4000500 571500 4000500))
 (wire (path TOP 40000  443250 4000500 248250 4000500))
   (via VIA 443250 4000500)
)
