// Seed: 3003892217
`define pp_1 0
module module_0 (
    output logic id_0
);
  logic id_2;
  assign id_1 = id_2;
  logic id_3 = 1'b0 & 1 == 1'b0;
endmodule
`define pp_2 0
