
final project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008df4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08008f84  08008f84  00018f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800937c  0800937c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800937c  0800937c  0001937c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009384  08009384  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009384  08009384  00019384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009388  08009388  00019388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800938c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013dd0  2000008c  08009418  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013e5c  08009418  00023e5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce2c  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003db3  00000000  00000000  0003cee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00040ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  00042310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006ab5  00000000  00000000  00043808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019511  00000000  00000000  0004a2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4f49  00000000  00000000  000637ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00148717  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061a8  00000000  00000000  0014876c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f6c 	.word	0x08008f6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08008f6c 	.word	0x08008f6c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <delay_us>:
#include "delay.h"

void delay_us(uint16_t us){
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <delay_us+0x30>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2200      	movs	r2, #0
 80005a8:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3) < us);
 80005aa:	bf00      	nop
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <delay_us+0x30>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d3f9      	bcc.n	80005ac <delay_us+0x14>
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20013650 	.word	0x20013650

080005cc <ENC28J60_SendByte>:
//
//#define enc28j60_rx() enc28j60_rxtx(0xff)
//#define enc28j60_tx(data) enc28j60_rxtx(data)

unsigned char ENC28J60_SendByte(uint8_t tx)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b086      	sub	sp, #24
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	uint8_t rx = 0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	72fb      	strb	r3, [r7, #11]
	int r;

	r = HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, 0xffffffff);
 80005da:	f107 020b 	add.w	r2, r7, #11
 80005de:	1df9      	adds	r1, r7, #7
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2301      	movs	r3, #1
 80005e8:	4804      	ldr	r0, [pc, #16]	; (80005fc <ENC28J60_SendByte+0x30>)
 80005ea:	f003 fcce 	bl	8003f8a <HAL_SPI_TransmitReceive>
 80005ee:	4603      	mov	r3, r0
 80005f0:	60fb      	str	r3, [r7, #12]

//	if (r != HAL_OK)
//		Error_Handler();

	return rx;
 80005f2:	7afb      	ldrb	r3, [r7, #11]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20013d1c 	.word	0x20013d1c

08000600 <enc28j60ReadOp>:

uint8_t enc28j60ReadOp(uint8_t op, uint8_t address)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	460a      	mov	r2, r1
 800060a:	71fb      	strb	r3, [r7, #7]
 800060c:	4613      	mov	r3, r2
 800060e:	71bb      	strb	r3, [r7, #6]
	uint8_t temp;
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	2180      	movs	r1, #128	; 0x80
 8000614:	4813      	ldr	r0, [pc, #76]	; (8000664 <enc28j60ReadOp+0x64>)
 8000616:	f002 ff6f 	bl	80034f8 <HAL_GPIO_WritePin>
    // issue read command
    ENC28J60_SendByte(op | (address & ADDR_MASK));
 800061a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800061e:	f003 031f 	and.w	r3, r3, #31
 8000622:	b25a      	sxtb	r2, r3
 8000624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000628:	4313      	orrs	r3, r2
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff ffcc 	bl	80005cc <ENC28J60_SendByte>

    if (address & 0x80)
 8000634:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000638:	2b00      	cmp	r3, #0
 800063a:	da04      	bge.n	8000646 <enc28j60ReadOp+0x46>
        temp = ENC28J60_SendByte(0xFF);
 800063c:	20ff      	movs	r0, #255	; 0xff
 800063e:	f7ff ffc5 	bl	80005cc <ENC28J60_SendByte>
 8000642:	4603      	mov	r3, r0
 8000644:	73fb      	strb	r3, [r7, #15]
    temp = ENC28J60_SendByte(0xFF);
 8000646:	20ff      	movs	r0, #255	; 0xff
 8000648:	f7ff ffc0 	bl	80005cc <ENC28J60_SendByte>
 800064c:	4603      	mov	r3, r0
 800064e:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	4803      	ldr	r0, [pc, #12]	; (8000664 <enc28j60ReadOp+0x64>)
 8000656:	f002 ff4f 	bl	80034f8 <HAL_GPIO_WritePin>
    return temp;
 800065a:	7bfb      	ldrb	r3, [r7, #15]
}
 800065c:	4618      	mov	r0, r3
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40020c00 	.word	0x40020c00

08000668 <enc28j60WriteOp>:

void enc28j60WriteOp(uint8_t op, uint8_t address, uint8_t data)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	460b      	mov	r3, r1
 8000674:	71bb      	strb	r3, [r7, #6]
 8000676:	4613      	mov	r3, r2
 8000678:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	480e      	ldr	r0, [pc, #56]	; (80006b8 <enc28j60WriteOp+0x50>)
 8000680:	f002 ff3a 	bl	80034f8 <HAL_GPIO_WritePin>
    ENC28J60_SendByte(op | (address & ADDR_MASK));
 8000684:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000688:	f003 031f 	and.w	r3, r3, #31
 800068c:	b25a      	sxtb	r2, r3
 800068e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000692:	4313      	orrs	r3, r2
 8000694:	b25b      	sxtb	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	4618      	mov	r0, r3
 800069a:	f7ff ff97 	bl	80005cc <ENC28J60_SendByte>
    ENC28J60_SendByte(data);
 800069e:	797b      	ldrb	r3, [r7, #5]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff93 	bl	80005cc <ENC28J60_SendByte>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	4803      	ldr	r0, [pc, #12]	; (80006b8 <enc28j60WriteOp+0x50>)
 80006ac:	f002 ff24 	bl	80034f8 <HAL_GPIO_WritePin>
}
 80006b0:	bf00      	nop
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40020c00 	.word	0x40020c00

080006bc <enc28j60ReadBuffer>:

void enc28j60ReadBuffer(uint16_t len, uint8_t* data)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	6039      	str	r1, [r7, #0]
 80006c6:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2180      	movs	r1, #128	; 0x80
 80006cc:	480e      	ldr	r0, [pc, #56]	; (8000708 <enc28j60ReadBuffer+0x4c>)
 80006ce:	f002 ff13 	bl	80034f8 <HAL_GPIO_WritePin>
    ENC28J60_SendByte(ENC28J60_READ_BUF_MEM);
 80006d2:	203a      	movs	r0, #58	; 0x3a
 80006d4:	f7ff ff7a 	bl	80005cc <ENC28J60_SendByte>
    while (len--) {
 80006d8:	e007      	b.n	80006ea <enc28j60ReadBuffer+0x2e>
        *data++ = ENC28J60_SendByte(0x00);
 80006da:	683c      	ldr	r4, [r7, #0]
 80006dc:	1c63      	adds	r3, r4, #1
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	2000      	movs	r0, #0
 80006e2:	f7ff ff73 	bl	80005cc <ENC28J60_SendByte>
 80006e6:	4603      	mov	r3, r0
 80006e8:	7023      	strb	r3, [r4, #0]
    while (len--) {
 80006ea:	88fb      	ldrh	r3, [r7, #6]
 80006ec:	1e5a      	subs	r2, r3, #1
 80006ee:	80fa      	strh	r2, [r7, #6]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d1f2      	bne.n	80006da <enc28j60ReadBuffer+0x1e>
    }
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	4803      	ldr	r0, [pc, #12]	; (8000708 <enc28j60ReadBuffer+0x4c>)
 80006fa:	f002 fefd 	bl	80034f8 <HAL_GPIO_WritePin>
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	bd90      	pop	{r4, r7, pc}
 8000706:	bf00      	nop
 8000708:	40020c00 	.word	0x40020c00

0800070c <enc28j60WriteBuffer>:

void enc28j60WriteBuffer(uint16_t len, uint8_t* data)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_RESET);
 8000718:	2200      	movs	r2, #0
 800071a:	2180      	movs	r1, #128	; 0x80
 800071c:	480d      	ldr	r0, [pc, #52]	; (8000754 <enc28j60WriteBuffer+0x48>)
 800071e:	f002 feeb 	bl	80034f8 <HAL_GPIO_WritePin>
	ENC28J60_SendByte(ENC28J60_WRITE_BUF_MEM);
 8000722:	207a      	movs	r0, #122	; 0x7a
 8000724:	f7ff ff52 	bl	80005cc <ENC28J60_SendByte>
	while (len--)
 8000728:	e006      	b.n	8000738 <enc28j60WriteBuffer+0x2c>
		ENC28J60_SendByte(*data++);
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	1c5a      	adds	r2, r3, #1
 800072e:	603a      	str	r2, [r7, #0]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	4618      	mov	r0, r3
 8000734:	f7ff ff4a 	bl	80005cc <ENC28J60_SendByte>
	while (len--)
 8000738:	88fb      	ldrh	r3, [r7, #6]
 800073a:	1e5a      	subs	r2, r3, #1
 800073c:	80fa      	strh	r2, [r7, #6]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d1f3      	bne.n	800072a <enc28j60WriteBuffer+0x1e>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000742:	2201      	movs	r2, #1
 8000744:	2180      	movs	r1, #128	; 0x80
 8000746:	4803      	ldr	r0, [pc, #12]	; (8000754 <enc28j60WriteBuffer+0x48>)
 8000748:	f002 fed6 	bl	80034f8 <HAL_GPIO_WritePin>
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40020c00 	.word	0x40020c00

08000758 <enc28j60SetBank>:

void enc28j60SetBank(uint8_t address)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
        // set the bank (if needed)
        if((address & BANK_MASK) != Enc28j60Bank)
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000768:	4a0e      	ldr	r2, [pc, #56]	; (80007a4 <enc28j60SetBank+0x4c>)
 800076a:	7812      	ldrb	r2, [r2, #0]
 800076c:	4293      	cmp	r3, r2
 800076e:	d015      	beq.n	800079c <enc28j60SetBank+0x44>
        {
                // set the bank
                enc28j60WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, (ECON1_BSEL1|ECON1_BSEL0));
 8000770:	2203      	movs	r2, #3
 8000772:	211f      	movs	r1, #31
 8000774:	20a0      	movs	r0, #160	; 0xa0
 8000776:	f7ff ff77 	bl	8000668 <enc28j60WriteOp>
                enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, (address & BANK_MASK)>>5);
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	115b      	asrs	r3, r3, #5
 800077e:	b2db      	uxtb	r3, r3
 8000780:	f003 0303 	and.w	r3, r3, #3
 8000784:	b2db      	uxtb	r3, r3
 8000786:	461a      	mov	r2, r3
 8000788:	211f      	movs	r1, #31
 800078a:	2080      	movs	r0, #128	; 0x80
 800078c:	f7ff ff6c 	bl	8000668 <enc28j60WriteOp>
                Enc28j60Bank = (address & BANK_MASK);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000796:	b2da      	uxtb	r2, r3
 8000798:	4b02      	ldr	r3, [pc, #8]	; (80007a4 <enc28j60SetBank+0x4c>)
 800079a:	701a      	strb	r2, [r3, #0]
        }
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	200000a8 	.word	0x200000a8

080007a8 <enc28j60Read>:

uint8_t enc28j60Read(uint8_t address)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
        // set the bank
        enc28j60SetBank(address);
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff ffcf 	bl	8000758 <enc28j60SetBank>
        // do the read
        return enc28j60ReadOp(ENC28J60_READ_CTRL_REG, address);
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	4619      	mov	r1, r3
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ff1e 	bl	8000600 <enc28j60ReadOp>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <enc28j60Write>:

void enc28j60Write(uint8_t address, uint8_t data)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	460a      	mov	r2, r1
 80007d8:	71fb      	strb	r3, [r7, #7]
 80007da:	4613      	mov	r3, r2
 80007dc:	71bb      	strb	r3, [r7, #6]
        // set the bank
        enc28j60SetBank(address);
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ffb9 	bl	8000758 <enc28j60SetBank>
        // do the write
        enc28j60WriteOp(ENC28J60_WRITE_CTRL_REG, address, data);
 80007e6:	79ba      	ldrb	r2, [r7, #6]
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	4619      	mov	r1, r3
 80007ec:	2040      	movs	r0, #64	; 0x40
 80007ee:	f7ff ff3b 	bl	8000668 <enc28j60WriteOp>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <enc28j60PhyWrite>:

void enc28j60PhyWrite(uint8_t address, uint16_t data)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	4603      	mov	r3, r0
 8000802:	460a      	mov	r2, r1
 8000804:	71fb      	strb	r3, [r7, #7]
 8000806:	4613      	mov	r3, r2
 8000808:	80bb      	strh	r3, [r7, #4]
        // set the PHY register address
        enc28j60Write(MIREGADR, address);
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	4619      	mov	r1, r3
 800080e:	20d4      	movs	r0, #212	; 0xd4
 8000810:	f7ff ffdd 	bl	80007ce <enc28j60Write>
        // write the PHY data
        enc28j60Write(MIWRL, data);
 8000814:	88bb      	ldrh	r3, [r7, #4]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	4619      	mov	r1, r3
 800081a:	20d6      	movs	r0, #214	; 0xd6
 800081c:	f7ff ffd7 	bl	80007ce <enc28j60Write>
        enc28j60Write(MIWRH, data>>8);
 8000820:	88bb      	ldrh	r3, [r7, #4]
 8000822:	0a1b      	lsrs	r3, r3, #8
 8000824:	b29b      	uxth	r3, r3
 8000826:	b2db      	uxtb	r3, r3
 8000828:	4619      	mov	r1, r3
 800082a:	20d7      	movs	r0, #215	; 0xd7
 800082c:	f7ff ffcf 	bl	80007ce <enc28j60Write>
        // wait until the PHY write completes
        while(enc28j60Read(MISTAT) & MISTAT_BUSY){
 8000830:	e002      	b.n	8000838 <enc28j60PhyWrite+0x3e>
                //delayMicroseconds(15);
        	delay_us(15);
 8000832:	200f      	movs	r0, #15
 8000834:	f7ff feb0 	bl	8000598 <delay_us>
        while(enc28j60Read(MISTAT) & MISTAT_BUSY){
 8000838:	20ea      	movs	r0, #234	; 0xea
 800083a:	f7ff ffb5 	bl	80007a8 <enc28j60Read>
 800083e:	4603      	mov	r3, r0
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1f4      	bne.n	8000832 <enc28j60PhyWrite+0x38>

        }
}
 8000848:	bf00      	nop
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <enc28j60clkout>:

void enc28j60clkout(uint8_t clk)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	4603      	mov	r3, r0
 800085a:	71fb      	strb	r3, [r7, #7]
    //setup clkout: 2 is 12.5MHz:
	enc28j60Write(ECOCON, clk & 0x7);
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	b2db      	uxtb	r3, r3
 8000864:	4619      	mov	r1, r3
 8000866:	2075      	movs	r0, #117	; 0x75
 8000868:	f7ff ffb1 	bl	80007ce <enc28j60Write>
}
 800086c:	bf00      	nop
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <enc28j60Init>:

void enc28j60Init(uint8_t* macaddr)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2180      	movs	r1, #128	; 0x80
 8000880:	4856      	ldr	r0, [pc, #344]	; (80009dc <enc28j60Init+0x168>)
 8000882:	f002 fe39 	bl	80034f8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000886:	2001      	movs	r0, #1
 8000888:	f001 fee8 	bl	800265c <HAL_Delay>
	// perform system reset
	enc28j60WriteOp(ENC28J60_SOFT_RESET, 0, ENC28J60_SOFT_RESET);
 800088c:	22ff      	movs	r2, #255	; 0xff
 800088e:	2100      	movs	r1, #0
 8000890:	20ff      	movs	r0, #255	; 0xff
 8000892:	f7ff fee9 	bl	8000668 <enc28j60WriteOp>
	HAL_Delay(50);
 8000896:	2032      	movs	r0, #50	; 0x32
 8000898:	f001 fee0 	bl	800265c <HAL_Delay>

	// initialize receive buffer
	// 16-bit transfers, must write low byte first
	// set receive buffer start address
	NextPacketPtr = RXSTART_INIT;
 800089c:	4b50      	ldr	r3, [pc, #320]	; (80009e0 <enc28j60Init+0x16c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	801a      	strh	r2, [r3, #0]
        // Rx start
	enc28j60Write(ERXSTL, RXSTART_INIT&0xFF);
 80008a2:	2100      	movs	r1, #0
 80008a4:	2008      	movs	r0, #8
 80008a6:	f7ff ff92 	bl	80007ce <enc28j60Write>
	enc28j60Write(ERXSTH, RXSTART_INIT>>8);
 80008aa:	2100      	movs	r1, #0
 80008ac:	2009      	movs	r0, #9
 80008ae:	f7ff ff8e 	bl	80007ce <enc28j60Write>
	// set receive pointer address
	enc28j60Write(ERXRDPTL, RXSTART_INIT&0xFF);
 80008b2:	2100      	movs	r1, #0
 80008b4:	200c      	movs	r0, #12
 80008b6:	f7ff ff8a 	bl	80007ce <enc28j60Write>
	enc28j60Write(ERXRDPTH, RXSTART_INIT>>8);
 80008ba:	2100      	movs	r1, #0
 80008bc:	200d      	movs	r0, #13
 80008be:	f7ff ff86 	bl	80007ce <enc28j60Write>
	// RX end
	enc28j60Write(ERXNDL, RXSTOP_INIT&0xFF);
 80008c2:	21fe      	movs	r1, #254	; 0xfe
 80008c4:	200a      	movs	r0, #10
 80008c6:	f7ff ff82 	bl	80007ce <enc28j60Write>
	enc28j60Write(ERXNDH, RXSTOP_INIT>>8);
 80008ca:	2119      	movs	r1, #25
 80008cc:	200b      	movs	r0, #11
 80008ce:	f7ff ff7e 	bl	80007ce <enc28j60Write>
	// TX start
	enc28j60Write(ETXSTL, TXSTART_INIT&0xFF);
 80008d2:	21ff      	movs	r1, #255	; 0xff
 80008d4:	2004      	movs	r0, #4
 80008d6:	f7ff ff7a 	bl	80007ce <enc28j60Write>
	enc28j60Write(ETXSTH, TXSTART_INIT>>8);
 80008da:	2119      	movs	r1, #25
 80008dc:	2005      	movs	r0, #5
 80008de:	f7ff ff76 	bl	80007ce <enc28j60Write>
	// TX end
	enc28j60Write(ETXNDL, TXSTOP_INIT&0xFF);
 80008e2:	21ff      	movs	r1, #255	; 0xff
 80008e4:	2006      	movs	r0, #6
 80008e6:	f7ff ff72 	bl	80007ce <enc28j60Write>
	enc28j60Write(ETXNDH, TXSTOP_INIT>>8);
 80008ea:	211f      	movs	r1, #31
 80008ec:	2007      	movs	r0, #7
 80008ee:	f7ff ff6e 	bl	80007ce <enc28j60Write>
        // Type     ETH.DST
        // ARP      BROADCAST
        // 06 08 -- ff ff ff ff ff ff -> ip checksum for theses bytes=f7f9
        // in binary these poitions are:11 0000 0011 1111
        // This is hex 303F->EPMM0=0x3f,EPMM1=0x30
	enc28j60Write(ERXFCON, ERXFCON_UCEN|ERXFCON_CRCEN|ERXFCON_PMEN);
 80008f2:	21b0      	movs	r1, #176	; 0xb0
 80008f4:	2038      	movs	r0, #56	; 0x38
 80008f6:	f7ff ff6a 	bl	80007ce <enc28j60Write>
	enc28j60Write(EPMM0, 0x3f);
 80008fa:	213f      	movs	r1, #63	; 0x3f
 80008fc:	2028      	movs	r0, #40	; 0x28
 80008fe:	f7ff ff66 	bl	80007ce <enc28j60Write>
	enc28j60Write(EPMM1, 0x30);
 8000902:	2130      	movs	r1, #48	; 0x30
 8000904:	2029      	movs	r0, #41	; 0x29
 8000906:	f7ff ff62 	bl	80007ce <enc28j60Write>
	enc28j60Write(EPMCSL, 0xf9);
 800090a:	21f9      	movs	r1, #249	; 0xf9
 800090c:	2030      	movs	r0, #48	; 0x30
 800090e:	f7ff ff5e 	bl	80007ce <enc28j60Write>
	enc28j60Write(EPMCSH, 0xf7);
 8000912:	21f7      	movs	r1, #247	; 0xf7
 8000914:	2031      	movs	r0, #49	; 0x31
 8000916:	f7ff ff5a 	bl	80007ce <enc28j60Write>
        //
        //
	// do bank 2 stuff
	// enable MAC receive
	enc28j60Write(MACON1, MACON1_MARXEN|MACON1_TXPAUS|MACON1_RXPAUS);
 800091a:	210d      	movs	r1, #13
 800091c:	20c0      	movs	r0, #192	; 0xc0
 800091e:	f7ff ff56 	bl	80007ce <enc28j60Write>
	// bring MAC out of reset
	enc28j60Write(MACON2, 0x00);
 8000922:	2100      	movs	r1, #0
 8000924:	20c1      	movs	r0, #193	; 0xc1
 8000926:	f7ff ff52 	bl	80007ce <enc28j60Write>
	// enable automatic padding to 60bytes and CRC operations
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, MACON3, MACON3_PADCFG0|MACON3_TXCRCEN|MACON3_FRMLNEN);
 800092a:	2232      	movs	r2, #50	; 0x32
 800092c:	21c2      	movs	r1, #194	; 0xc2
 800092e:	2080      	movs	r0, #128	; 0x80
 8000930:	f7ff fe9a 	bl	8000668 <enc28j60WriteOp>
	// set inter-frame gap (non-back-to-back)
	enc28j60Write(MAIPGL, 0x12);
 8000934:	2112      	movs	r1, #18
 8000936:	20c6      	movs	r0, #198	; 0xc6
 8000938:	f7ff ff49 	bl	80007ce <enc28j60Write>
	enc28j60Write(MAIPGH, 0x0C);
 800093c:	210c      	movs	r1, #12
 800093e:	20c7      	movs	r0, #199	; 0xc7
 8000940:	f7ff ff45 	bl	80007ce <enc28j60Write>
	// set inter-frame gap (back-to-back)
	enc28j60Write(MABBIPG, 0x12);
 8000944:	2112      	movs	r1, #18
 8000946:	20c4      	movs	r0, #196	; 0xc4
 8000948:	f7ff ff41 	bl	80007ce <enc28j60Write>
	// Set the maximum packet size which the controller will accept
        // Do not send packets longer than MAX_FRAMELEN:
	enc28j60Write(MAMXFLL, MAX_FRAMELEN&0xFF);
 800094c:	21dc      	movs	r1, #220	; 0xdc
 800094e:	20ca      	movs	r0, #202	; 0xca
 8000950:	f7ff ff3d 	bl	80007ce <enc28j60Write>
	enc28j60Write(MAMXFLH, MAX_FRAMELEN>>8);
 8000954:	2105      	movs	r1, #5
 8000956:	20cb      	movs	r0, #203	; 0xcb
 8000958:	f7ff ff39 	bl	80007ce <enc28j60Write>
	// do bank 3 stuff
        // write MAC address
        // NOTE: MAC address in ENC28J60 is byte-backward
        enc28j60Write(MAADR5, macaddr[0]);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	20e4      	movs	r0, #228	; 0xe4
 8000964:	f7ff ff33 	bl	80007ce <enc28j60Write>
        enc28j60Write(MAADR4, macaddr[1]);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3301      	adds	r3, #1
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	4619      	mov	r1, r3
 8000970:	20e5      	movs	r0, #229	; 0xe5
 8000972:	f7ff ff2c 	bl	80007ce <enc28j60Write>
        enc28j60Write(MAADR3, macaddr[2]);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	3302      	adds	r3, #2
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	4619      	mov	r1, r3
 800097e:	20e2      	movs	r0, #226	; 0xe2
 8000980:	f7ff ff25 	bl	80007ce <enc28j60Write>
        enc28j60Write(MAADR2, macaddr[3]);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3303      	adds	r3, #3
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	4619      	mov	r1, r3
 800098c:	20e3      	movs	r0, #227	; 0xe3
 800098e:	f7ff ff1e 	bl	80007ce <enc28j60Write>
        enc28j60Write(MAADR1, macaddr[4]);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3304      	adds	r3, #4
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	20e0      	movs	r0, #224	; 0xe0
 800099c:	f7ff ff17 	bl	80007ce <enc28j60Write>
        enc28j60Write(MAADR0, macaddr[5]);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3305      	adds	r3, #5
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	4619      	mov	r1, r3
 80009a8:	20e1      	movs	r0, #225	; 0xe1
 80009aa:	f7ff ff10 	bl	80007ce <enc28j60Write>
	// no loopback of transmitted frames
	enc28j60PhyWrite(PHCON2, PHCON2_HDLDIS);
 80009ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b2:	2010      	movs	r0, #16
 80009b4:	f7ff ff21 	bl	80007fa <enc28j60PhyWrite>
	// switch to bank 0
	enc28j60SetBank(ECON1);
 80009b8:	201f      	movs	r0, #31
 80009ba:	f7ff fecd 	bl	8000758 <enc28j60SetBank>
	// enable interrutps
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, EIE, EIE_INTIE|EIE_PKTIE);
 80009be:	22c0      	movs	r2, #192	; 0xc0
 80009c0:	211b      	movs	r1, #27
 80009c2:	2080      	movs	r0, #128	; 0x80
 80009c4:	f7ff fe50 	bl	8000668 <enc28j60WriteOp>
	// enable packet reception
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_RXEN);
 80009c8:	2204      	movs	r2, #4
 80009ca:	211f      	movs	r1, #31
 80009cc:	2080      	movs	r0, #128	; 0x80
 80009ce:	f7ff fe4b 	bl	8000668 <enc28j60WriteOp>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40020c00 	.word	0x40020c00
 80009e0:	200000aa 	.word	0x200000aa

080009e4 <enc28j60PacketSend>:
{
	return(enc28j60Read(EREVID));
}

void enc28j60PacketSend(uint16_t len, uint8_t* packet)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	6039      	str	r1, [r7, #0]
 80009ee:	80fb      	strh	r3, [r7, #6]
	// Set the write pointer to start of transmit buffer area
	enc28j60Write(EWRPTL, TXSTART_INIT&0xFF);
 80009f0:	21ff      	movs	r1, #255	; 0xff
 80009f2:	2002      	movs	r0, #2
 80009f4:	f7ff feeb 	bl	80007ce <enc28j60Write>
	enc28j60Write(EWRPTH, TXSTART_INIT>>8);
 80009f8:	2119      	movs	r1, #25
 80009fa:	2003      	movs	r0, #3
 80009fc:	f7ff fee7 	bl	80007ce <enc28j60Write>
	// Set the TXND pointer to correspond to the packet size given
	enc28j60Write(ETXNDL, (TXSTART_INIT+len)&0xFF);
 8000a00:	88fb      	ldrh	r3, [r7, #6]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	3b01      	subs	r3, #1
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	4619      	mov	r1, r3
 8000a0a:	2006      	movs	r0, #6
 8000a0c:	f7ff fedf 	bl	80007ce <enc28j60Write>
	enc28j60Write(ETXNDH, (TXSTART_INIT+len)>>8);
 8000a10:	88fb      	ldrh	r3, [r7, #6]
 8000a12:	f503 53cf 	add.w	r3, r3, #6624	; 0x19e0
 8000a16:	331f      	adds	r3, #31
 8000a18:	121b      	asrs	r3, r3, #8
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	2007      	movs	r0, #7
 8000a20:	f7ff fed5 	bl	80007ce <enc28j60Write>
	// write per-packet control byte (0x00 means use macon3 settings)
	enc28j60WriteOp(ENC28J60_WRITE_BUF_MEM, 0, 0x00);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2100      	movs	r1, #0
 8000a28:	207a      	movs	r0, #122	; 0x7a
 8000a2a:	f7ff fe1d 	bl	8000668 <enc28j60WriteOp>
	// copy the packet into the transmit buffer
	enc28j60WriteBuffer(len, packet);
 8000a2e:	88fb      	ldrh	r3, [r7, #6]
 8000a30:	6839      	ldr	r1, [r7, #0]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff fe6a 	bl	800070c <enc28j60WriteBuffer>
	// send the contents of the transmit buffer onto the network
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRTS);
 8000a38:	2208      	movs	r2, #8
 8000a3a:	211f      	movs	r1, #31
 8000a3c:	2080      	movs	r0, #128	; 0x80
 8000a3e:	f7ff fe13 	bl	8000668 <enc28j60WriteOp>
        // Reset the transmit logic problem. See Rev. B4 Silicon Errata point 12.
	if( (enc28j60Read(EIR) & EIR_TXERIF) ){
 8000a42:	201c      	movs	r0, #28
 8000a44:	f7ff feb0 	bl	80007a8 <enc28j60Read>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d004      	beq.n	8000a5c <enc28j60PacketSend+0x78>
                enc28j60WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_TXRTS);
 8000a52:	2208      	movs	r2, #8
 8000a54:	211f      	movs	r1, #31
 8000a56:	20a0      	movs	r0, #160	; 0xa0
 8000a58:	f7ff fe06 	bl	8000668 <enc28j60WriteOp>
        }
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <enc28j60PacketReceive>:
// The packet will by headed by an ethernet header.
//      maxlen  The maximum acceptable length of a retrieved packet.
//      packet  Pointer where packet data should be stored.
// Returns: Packet length in bytes if a packet was retrieved, zero otherwise.
uint16_t enc28j60PacketReceive(uint16_t maxlen, uint8_t* packet)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	6039      	str	r1, [r7, #0]
 8000a6e:	80fb      	strh	r3, [r7, #6]
	uint16_t rxstat;
	uint16_t len;
	// check if a packet has been received and buffered
	//if( !(enc28j60Read(EIR) & EIR_PKTIF) ){
        // The above does not work. See Rev. B4 Silicon Errata point 6.
	if( enc28j60Read(EPKTCNT) ==0 ){
 8000a70:	2039      	movs	r0, #57	; 0x39
 8000a72:	f7ff fe99 	bl	80007a8 <enc28j60Read>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d101      	bne.n	8000a80 <enc28j60PacketReceive+0x1c>
		return(0);
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	e077      	b.n	8000b70 <enc28j60PacketReceive+0x10c>
        }

	// Set the read pointer to the start of the received packet
	enc28j60Write(ERDPTL, (NextPacketPtr));
 8000a80:	4b3d      	ldr	r3, [pc, #244]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	4619      	mov	r1, r3
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f7ff fea0 	bl	80007ce <enc28j60Write>
	enc28j60Write(ERDPTH, (NextPacketPtr)>>8);
 8000a8e:	4b3a      	ldr	r3, [pc, #232]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	0a1b      	lsrs	r3, r3, #8
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	4619      	mov	r1, r3
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f7ff fe97 	bl	80007ce <enc28j60Write>
	// read the next packet pointer
	NextPacketPtr  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	203a      	movs	r0, #58	; 0x3a
 8000aa4:	f7ff fdac 	bl	8000600 <enc28j60ReadOp>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	4b32      	ldr	r3, [pc, #200]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000aae:	801a      	strh	r2, [r3, #0]
	NextPacketPtr |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	203a      	movs	r0, #58	; 0x3a
 8000ab4:	f7ff fda4 	bl	8000600 <enc28j60ReadOp>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	021b      	lsls	r3, r3, #8
 8000abc:	b21a      	sxth	r2, r3
 8000abe:	4b2e      	ldr	r3, [pc, #184]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000ac0:	881b      	ldrh	r3, [r3, #0]
 8000ac2:	b21b      	sxth	r3, r3
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	b21b      	sxth	r3, r3
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	4b2b      	ldr	r3, [pc, #172]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000acc:	801a      	strh	r2, [r3, #0]
	// read the packet length (see datasheet page 43)
	len  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000ace:	2100      	movs	r1, #0
 8000ad0:	203a      	movs	r0, #58	; 0x3a
 8000ad2:	f7ff fd95 	bl	8000600 <enc28j60ReadOp>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	81fb      	strh	r3, [r7, #14]
	len |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000ada:	2100      	movs	r1, #0
 8000adc:	203a      	movs	r0, #58	; 0x3a
 8000ade:	f7ff fd8f 	bl	8000600 <enc28j60ReadOp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	021b      	lsls	r3, r3, #8
 8000ae6:	b21a      	sxth	r2, r3
 8000ae8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	b21b      	sxth	r3, r3
 8000af0:	81fb      	strh	r3, [r7, #14]
        len-=4; //remove the CRC count
 8000af2:	89fb      	ldrh	r3, [r7, #14]
 8000af4:	3b04      	subs	r3, #4
 8000af6:	81fb      	strh	r3, [r7, #14]
	// read the receive status (see datasheet page 43)
	rxstat  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000af8:	2100      	movs	r1, #0
 8000afa:	203a      	movs	r0, #58	; 0x3a
 8000afc:	f7ff fd80 	bl	8000600 <enc28j60ReadOp>
 8000b00:	4603      	mov	r3, r0
 8000b02:	81bb      	strh	r3, [r7, #12]
	rxstat |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000b04:	2100      	movs	r1, #0
 8000b06:	203a      	movs	r0, #58	; 0x3a
 8000b08:	f7ff fd7a 	bl	8000600 <enc28j60ReadOp>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	021b      	lsls	r3, r3, #8
 8000b10:	b21a      	sxth	r2, r3
 8000b12:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	b21b      	sxth	r3, r3
 8000b1a:	81bb      	strh	r3, [r7, #12]
	// limit retrieve length
        if (len>maxlen-1){
 8000b1c:	88fa      	ldrh	r2, [r7, #6]
 8000b1e:	89fb      	ldrh	r3, [r7, #14]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d802      	bhi.n	8000b2a <enc28j60PacketReceive+0xc6>
                len=maxlen-1;
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	81fb      	strh	r3, [r7, #14]
        }
        // check CRC and symbol errors (see datasheet page 44, table 7-3):
        // The ERXFCON.CRCEN is set by default. Normally we should not
        // need to check this.
        if ((rxstat & 0x80)==0){
 8000b2a:	89bb      	ldrh	r3, [r7, #12]
 8000b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d102      	bne.n	8000b3a <enc28j60PacketReceive+0xd6>
                // invalid
                len=0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	81fb      	strh	r3, [r7, #14]
 8000b38:	e004      	b.n	8000b44 <enc28j60PacketReceive+0xe0>
        }else{
                // copy the packet from the receive buffer
                enc28j60ReadBuffer(len, packet);
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	6839      	ldr	r1, [r7, #0]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fdbc 	bl	80006bc <enc28j60ReadBuffer>
        }
	// Move the RX read pointer to the start of the next received packet
	// This frees the memory we just read out
	enc28j60Write(ERXRDPTL, (NextPacketPtr));
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	200c      	movs	r0, #12
 8000b4e:	f7ff fe3e 	bl	80007ce <enc28j60Write>
	enc28j60Write(ERXRDPTH, (NextPacketPtr)>>8);
 8000b52:	4b09      	ldr	r3, [pc, #36]	; (8000b78 <enc28j60PacketReceive+0x114>)
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	0a1b      	lsrs	r3, r3, #8
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	200d      	movs	r0, #13
 8000b60:	f7ff fe35 	bl	80007ce <enc28j60Write>
	// decrement the packet counter indicate we are done with this packet
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON2, ECON2_PKTDEC);
 8000b64:	2240      	movs	r2, #64	; 0x40
 8000b66:	211e      	movs	r1, #30
 8000b68:	2080      	movs	r0, #128	; 0x80
 8000b6a:	f7ff fd7d 	bl	8000668 <enc28j60WriteOp>
	return(len);
 8000b6e:	89fb      	ldrh	r3, [r7, #14]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200000aa 	.word	0x200000aa

08000b7c <checksum>:
//
// For more information on how this algorithm works see:
// http://www.netfor2.com/checksum.html
// http://www.msc.uky.edu/ken/cs471/notes/chap3.htm
// The RFC has also a C code example: http://www.faqs.org/rfcs/rfc1071.html
uint16_t checksum(uint8_t *buf, uint16_t len,uint8_t type){
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	460b      	mov	r3, r1
 8000b86:	807b      	strh	r3, [r7, #2]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	707b      	strb	r3, [r7, #1]
        // type 0=ip
        //      1=udp
        //      2=tcp
        uint32_t sum = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]

        //if(type==0){
        //        // do not add anything
        //}
        if(type==1){
 8000b90:	787b      	ldrb	r3, [r7, #1]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d107      	bne.n	8000ba6 <checksum+0x2a>
                sum+=IP_PROTO_UDP_V; // protocol udp
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	3311      	adds	r3, #17
 8000b9a:	60fb      	str	r3, [r7, #12]
                // the length here is the length of udp (data+header len)
                // =length given to this function - (IP.scr+IP.dst length)
                sum+=len-8; // = real tcp len
 8000b9c:	887a      	ldrh	r2, [r7, #2]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	3b08      	subs	r3, #8
 8000ba4:	60fb      	str	r3, [r7, #12]
        }
        if(type==2){
 8000ba6:	787b      	ldrb	r3, [r7, #1]
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d119      	bne.n	8000be0 <checksum+0x64>
                sum+=IP_PROTO_TCP_V;
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	3306      	adds	r3, #6
 8000bb0:	60fb      	str	r3, [r7, #12]
                // the length here is the length of tcp (data+header len)
                // =length given to this function - (IP.scr+IP.dst length)
                sum+=len-8; // = real tcp len
 8000bb2:	887a      	ldrh	r2, [r7, #2]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	3b08      	subs	r3, #8
 8000bba:	60fb      	str	r3, [r7, #12]
        }
        // build the sum of 16bit words
        while(len >1){
 8000bbc:	e010      	b.n	8000be0 <checksum+0x64>
                sum += 0xFFFF & (*buf<<8|*(buf+1));
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	021b      	lsls	r3, r3, #8
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	3201      	adds	r2, #1
 8000bc8:	7812      	ldrb	r2, [r2, #0]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
                buf+=2;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3302      	adds	r3, #2
 8000bd8:	607b      	str	r3, [r7, #4]
                len-=2;
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	3b02      	subs	r3, #2
 8000bde:	807b      	strh	r3, [r7, #2]
        while(len >1){
 8000be0:	887b      	ldrh	r3, [r7, #2]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d8eb      	bhi.n	8000bbe <checksum+0x42>
        }
        // if there is a byte left then add it (padded with zero)
        if (len){
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d00d      	beq.n	8000c08 <checksum+0x8c>
                sum += (0xFF & *buf)<<8;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	021b      	lsls	r3, r3, #8
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	60fb      	str	r3, [r7, #12]
        }
        // now calculate the sum over the bytes in the sum
        // until the result is only 16bit long
        while (sum>>16){
 8000bfa:	e005      	b.n	8000c08 <checksum+0x8c>
                sum = (sum & 0xFFFF)+(sum >> 16);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	0c1b      	lsrs	r3, r3, #16
 8000c04:	4413      	add	r3, r2
 8000c06:	60fb      	str	r3, [r7, #12]
        while (sum>>16){
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	0c1b      	lsrs	r3, r3, #16
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d1f5      	bne.n	8000bfc <checksum+0x80>
        }
        // build 1's complement:
        return( (uint16_t) sum ^ 0xFFFF);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	43db      	mvns	r3, r3
 8000c16:	b29b      	uxth	r3, r3
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <init_ip_arp_udp_tcp>:

// you must call this function once before you use any of the other functions:
void init_ip_arp_udp_tcp(uint8_t *mymac,uint8_t *myip,uint8_t wwwp){
 8000c24:	b480      	push	{r7}
 8000c26:	b087      	sub	sp, #28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	4613      	mov	r3, r2
 8000c30:	71fb      	strb	r3, [r7, #7]
        uint8_t i=0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	75fb      	strb	r3, [r7, #23]
        wwwport=wwwp;
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <init_ip_arp_udp_tcp+0x64>)
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	7013      	strb	r3, [r2, #0]
        while(i<4){
 8000c3c:	e009      	b.n	8000c52 <init_ip_arp_udp_tcp+0x2e>
                ipaddr[i]=myip[i];
 8000c3e:	7dfb      	ldrb	r3, [r7, #23]
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	441a      	add	r2, r3
 8000c44:	7dfb      	ldrb	r3, [r7, #23]
 8000c46:	7811      	ldrb	r1, [r2, #0]
 8000c48:	4a10      	ldr	r2, [pc, #64]	; (8000c8c <init_ip_arp_udp_tcp+0x68>)
 8000c4a:	54d1      	strb	r1, [r2, r3]
                i++;
 8000c4c:	7dfb      	ldrb	r3, [r7, #23]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	75fb      	strb	r3, [r7, #23]
        while(i<4){
 8000c52:	7dfb      	ldrb	r3, [r7, #23]
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	d9f2      	bls.n	8000c3e <init_ip_arp_udp_tcp+0x1a>
        }
        i=0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	75fb      	strb	r3, [r7, #23]
        while(i<6){
 8000c5c:	e009      	b.n	8000c72 <init_ip_arp_udp_tcp+0x4e>
                macaddr[i]=mymac[i];
 8000c5e:	7dfb      	ldrb	r3, [r7, #23]
 8000c60:	68fa      	ldr	r2, [r7, #12]
 8000c62:	441a      	add	r2, r3
 8000c64:	7dfb      	ldrb	r3, [r7, #23]
 8000c66:	7811      	ldrb	r1, [r2, #0]
 8000c68:	4a09      	ldr	r2, [pc, #36]	; (8000c90 <init_ip_arp_udp_tcp+0x6c>)
 8000c6a:	54d1      	strb	r1, [r2, r3]
                i++;
 8000c6c:	7dfb      	ldrb	r3, [r7, #23]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	75fb      	strb	r3, [r7, #23]
        while(i<6){
 8000c72:	7dfb      	ldrb	r3, [r7, #23]
 8000c74:	2b05      	cmp	r3, #5
 8000c76:	d9f2      	bls.n	8000c5e <init_ip_arp_udp_tcp+0x3a>
        }
}
 8000c78:	bf00      	nop
 8000c7a:	bf00      	nop
 8000c7c:	371c      	adds	r7, #28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	20000000 	.word	0x20000000
 8000c8c:	200000b4 	.word	0x200000b4
 8000c90:	200000ac 	.word	0x200000ac

08000c94 <eth_type_is_arp_and_my_ip>:

uint8_t eth_type_is_arp_and_my_ip(uint8_t *buf,uint16_t len){
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	807b      	strh	r3, [r7, #2]
        uint8_t i=0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]
        //
        if (len<41){
 8000ca4:	887b      	ldrh	r3, [r7, #2]
 8000ca6:	2b28      	cmp	r3, #40	; 0x28
 8000ca8:	d801      	bhi.n	8000cae <eth_type_is_arp_and_my_ip+0x1a>
                return(0);
 8000caa:	2300      	movs	r3, #0
 8000cac:	e01f      	b.n	8000cee <eth_type_is_arp_and_my_ip+0x5a>
        }
        if(buf[ETH_TYPE_H_P] != ETHTYPE_ARP_H_V ||
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	330c      	adds	r3, #12
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b08      	cmp	r3, #8
 8000cb6:	d104      	bne.n	8000cc2 <eth_type_is_arp_and_my_ip+0x2e>
           buf[ETH_TYPE_L_P] != ETHTYPE_ARP_L_V){
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	330d      	adds	r3, #13
 8000cbc:	781b      	ldrb	r3, [r3, #0]
        if(buf[ETH_TYPE_H_P] != ETHTYPE_ARP_H_V ||
 8000cbe:	2b06      	cmp	r3, #6
 8000cc0:	d011      	beq.n	8000ce6 <eth_type_is_arp_and_my_ip+0x52>
                return(0);
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e013      	b.n	8000cee <eth_type_is_arp_and_my_ip+0x5a>
        }
        while(i<4){
                if(buf[ETH_ARP_DST_IP_P+i] != ipaddr[i]){
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	3326      	adds	r3, #38	; 0x26
 8000cca:	461a      	mov	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4413      	add	r3, r2
 8000cd0:	781a      	ldrb	r2, [r3, #0]
 8000cd2:	7bfb      	ldrb	r3, [r7, #15]
 8000cd4:	4909      	ldr	r1, [pc, #36]	; (8000cfc <eth_type_is_arp_and_my_ip+0x68>)
 8000cd6:	5ccb      	ldrb	r3, [r1, r3]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d001      	beq.n	8000ce0 <eth_type_is_arp_and_my_ip+0x4c>
                        return(0);
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e006      	b.n	8000cee <eth_type_is_arp_and_my_ip+0x5a>
                }
                i++;
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d9ec      	bls.n	8000cc6 <eth_type_is_arp_and_my_ip+0x32>
        }
        return(1);
 8000cec:	2301      	movs	r3, #1
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	200000b4 	.word	0x200000b4

08000d00 <eth_type_is_ip_and_my_ip>:

uint8_t eth_type_is_ip_and_my_ip(uint8_t *buf,uint16_t len){
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
        uint8_t i=0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	73fb      	strb	r3, [r7, #15]
        //eth+ip+udp header is 42
        if (len<42){
 8000d10:	887b      	ldrh	r3, [r7, #2]
 8000d12:	2b29      	cmp	r3, #41	; 0x29
 8000d14:	d801      	bhi.n	8000d1a <eth_type_is_ip_and_my_ip+0x1a>
                return(0);
 8000d16:	2300      	movs	r3, #0
 8000d18:	e026      	b.n	8000d68 <eth_type_is_ip_and_my_ip+0x68>
        }
        if(buf[ETH_TYPE_H_P]!=ETHTYPE_IP_H_V ||
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	330c      	adds	r3, #12
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b08      	cmp	r3, #8
 8000d22:	d104      	bne.n	8000d2e <eth_type_is_ip_and_my_ip+0x2e>
           buf[ETH_TYPE_L_P]!=ETHTYPE_IP_L_V){
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	330d      	adds	r3, #13
 8000d28:	781b      	ldrb	r3, [r3, #0]
        if(buf[ETH_TYPE_H_P]!=ETHTYPE_IP_H_V ||
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <eth_type_is_ip_and_my_ip+0x32>
                return(0);
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e01a      	b.n	8000d68 <eth_type_is_ip_and_my_ip+0x68>
        }
        if (buf[IP_HEADER_LEN_VER_P]!=0x45){
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	330e      	adds	r3, #14
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b45      	cmp	r3, #69	; 0x45
 8000d3a:	d011      	beq.n	8000d60 <eth_type_is_ip_and_my_ip+0x60>
                // must be IP V4 and 20 byte header
                return(0);
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	e013      	b.n	8000d68 <eth_type_is_ip_and_my_ip+0x68>
        }
        while(i<4){
                if(buf[IP_DST_P+i]!=ipaddr[i]){
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	331e      	adds	r3, #30
 8000d44:	461a      	mov	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	781a      	ldrb	r2, [r3, #0]
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	4909      	ldr	r1, [pc, #36]	; (8000d74 <eth_type_is_ip_and_my_ip+0x74>)
 8000d50:	5ccb      	ldrb	r3, [r1, r3]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d001      	beq.n	8000d5a <eth_type_is_ip_and_my_ip+0x5a>
                        return(0);
 8000d56:	2300      	movs	r3, #0
 8000d58:	e006      	b.n	8000d68 <eth_type_is_ip_and_my_ip+0x68>
                }
                i++;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000d60:	7bfb      	ldrb	r3, [r7, #15]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d9ec      	bls.n	8000d40 <eth_type_is_ip_and_my_ip+0x40>
        }
        return(1);
 8000d66:	2301      	movs	r3, #1
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	200000b4 	.word	0x200000b4

08000d78 <make_eth>:
// make a return eth header from a received eth packet
void make_eth(uint8_t *buf)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	73fb      	strb	r3, [r7, #15]
        //
        //copy the destination mac from the source and fill my mac into src
        while(i<6){
 8000d84:	e015      	b.n	8000db2 <make_eth+0x3a>
                buf[ETH_DST_MAC +i]=buf[ETH_SRC_MAC +i];
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	3306      	adds	r3, #6
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	441a      	add	r2, r3
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	440b      	add	r3, r1
 8000d96:	7812      	ldrb	r2, [r2, #0]
 8000d98:	701a      	strb	r2, [r3, #0]
                buf[ETH_SRC_MAC +i]=macaddr[i];
 8000d9a:	7bfa      	ldrb	r2, [r7, #15]
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	3306      	adds	r3, #6
 8000da0:	4619      	mov	r1, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	440b      	add	r3, r1
 8000da6:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <make_eth+0x50>)
 8000da8:	5c8a      	ldrb	r2, [r1, r2]
 8000daa:	701a      	strb	r2, [r3, #0]
                i++;
 8000dac:	7bfb      	ldrb	r3, [r7, #15]
 8000dae:	3301      	adds	r3, #1
 8000db0:	73fb      	strb	r3, [r7, #15]
        while(i<6){
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	2b05      	cmp	r3, #5
 8000db6:	d9e6      	bls.n	8000d86 <make_eth+0xe>
        }
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200000ac 	.word	0x200000ac

08000dcc <fill_ip_hdr_checksum>:
		buf[ ETH_TYPE_L_P ] = ETHTYPE_IP_L_V;
}


void fill_ip_hdr_checksum(uint8_t *buf)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
        uint16_t ck;
        // clear the 2 byte checksum
        buf[IP_CHECKSUM_P]=0;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3318      	adds	r3, #24
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
        buf[IP_CHECKSUM_P+1]=0;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3319      	adds	r3, #25
 8000de0:	2200      	movs	r2, #0
 8000de2:	701a      	strb	r2, [r3, #0]
        buf[IP_FLAGS_P]=0x40; // don't fragment
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3314      	adds	r3, #20
 8000de8:	2240      	movs	r2, #64	; 0x40
 8000dea:	701a      	strb	r2, [r3, #0]
        buf[IP_FLAGS_P+1]=0;  // fragement offset
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3315      	adds	r3, #21
 8000df0:	2200      	movs	r2, #0
 8000df2:	701a      	strb	r2, [r3, #0]
        buf[IP_TTL_P]=64; // ttl
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3316      	adds	r3, #22
 8000df8:	2240      	movs	r2, #64	; 0x40
 8000dfa:	701a      	strb	r2, [r3, #0]
        // calculate the checksum:
        ck=checksum(&buf[IP_P], IP_HEADER_LEN,0);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	330e      	adds	r3, #14
 8000e00:	2200      	movs	r2, #0
 8000e02:	2114      	movs	r1, #20
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff feb9 	bl	8000b7c <checksum>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	81fb      	strh	r3, [r7, #14]
        buf[IP_CHECKSUM_P]=ck>>8;
 8000e0e:	89fb      	ldrh	r3, [r7, #14]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3318      	adds	r3, #24
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	701a      	strb	r2, [r3, #0]
        buf[IP_CHECKSUM_P+1]=ck& 0xff;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3319      	adds	r3, #25
 8000e20:	89fa      	ldrh	r2, [r7, #14]
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	701a      	strb	r2, [r3, #0]
}
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <make_ip>:
}


// make a return ip header from a received ip packet
void make_ip(uint8_t *buf)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000e3c:	e017      	b.n	8000e6e <make_ip+0x3e>
                buf[IP_DST_P+i]=buf[IP_SRC_P+i];
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	331a      	adds	r3, #26
 8000e42:	461a      	mov	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	441a      	add	r2, r3
 8000e48:	7bfb      	ldrb	r3, [r7, #15]
 8000e4a:	331e      	adds	r3, #30
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	440b      	add	r3, r1
 8000e52:	7812      	ldrb	r2, [r2, #0]
 8000e54:	701a      	strb	r2, [r3, #0]
                buf[IP_SRC_P+i]=ipaddr[i];
 8000e56:	7bfa      	ldrb	r2, [r7, #15]
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	331a      	adds	r3, #26
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	440b      	add	r3, r1
 8000e62:	4908      	ldr	r1, [pc, #32]	; (8000e84 <make_ip+0x54>)
 8000e64:	5c8a      	ldrb	r2, [r1, r2]
 8000e66:	701a      	strb	r2, [r3, #0]
                i++;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	2b03      	cmp	r3, #3
 8000e72:	d9e4      	bls.n	8000e3e <make_ip+0xe>
        }
        fill_ip_hdr_checksum(buf);
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ffa9 	bl	8000dcc <fill_ip_hdr_checksum>
}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200000b4 	.word	0x200000b4

08000e88 <make_tcphead>:
//
// After calling this function you can fill in the first data byte at TCP_OPTIONS_P+4
// If cp_seq=0 then an initial sequence number is used (should be use in synack)
// otherwise it is copied from the packet we received
void make_tcphead(uint8_t *buf,uint16_t rel_ack_num,uint8_t mss,uint8_t cp_seq)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	4608      	mov	r0, r1
 8000e92:	4611      	mov	r1, r2
 8000e94:	461a      	mov	r2, r3
 8000e96:	4603      	mov	r3, r0
 8000e98:	807b      	strh	r3, [r7, #2]
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	707b      	strb	r3, [r7, #1]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	703b      	strb	r3, [r7, #0]
        uint8_t i=0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	73fb      	strb	r3, [r7, #15]
        uint8_t tseq;
        while(i<2){
 8000ea6:	e015      	b.n	8000ed4 <make_tcphead+0x4c>
                buf[TCP_DST_PORT_H_P+i]=buf[TCP_SRC_PORT_H_P+i];
 8000ea8:	7bfb      	ldrb	r3, [r7, #15]
 8000eaa:	3322      	adds	r3, #34	; 0x22
 8000eac:	461a      	mov	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	441a      	add	r2, r3
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
 8000eb4:	3324      	adds	r3, #36	; 0x24
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	440b      	add	r3, r1
 8000ebc:	7812      	ldrb	r2, [r2, #0]
 8000ebe:	701a      	strb	r2, [r3, #0]
                buf[TCP_SRC_PORT_H_P+i]=0; // clear source port
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	3322      	adds	r3, #34	; 0x22
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
                i++;
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
        while(i<2){
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d9e6      	bls.n	8000ea8 <make_tcphead+0x20>
        }
        // set source port  (http):
        buf[TCP_SRC_PORT_L_P]=wwwport;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3323      	adds	r3, #35	; 0x23
 8000ede:	4a3c      	ldr	r2, [pc, #240]	; (8000fd0 <make_tcphead+0x148>)
 8000ee0:	7812      	ldrb	r2, [r2, #0]
 8000ee2:	701a      	strb	r2, [r3, #0]
        i=4;
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	73fb      	strb	r3, [r7, #15]
        // sequence numbers:
        // add the rel ack num to SEQACK
        while(i>0){
 8000ee8:	e02b      	b.n	8000f42 <make_tcphead+0xba>
                rel_ack_num=buf[TCP_SEQ_H_P+i-1]+rel_ack_num;
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	3325      	adds	r3, #37	; 0x25
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	887b      	ldrh	r3, [r7, #2]
 8000ef8:	4413      	add	r3, r2
 8000efa:	807b      	strh	r3, [r7, #2]
                tseq=buf[TCP_SEQACK_H_P+i-1];
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	3329      	adds	r3, #41	; 0x29
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	73bb      	strb	r3, [r7, #14]
                buf[TCP_SEQACK_H_P+i-1]=0xff&rel_ack_num;
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	3329      	adds	r3, #41	; 0x29
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	4413      	add	r3, r2
 8000f10:	887a      	ldrh	r2, [r7, #2]
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	701a      	strb	r2, [r3, #0]
                if (cp_seq){
 8000f16:	783b      	ldrb	r3, [r7, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d006      	beq.n	8000f2a <make_tcphead+0xa2>
                        // copy the acknum sent to us into the sequence number
                        buf[TCP_SEQ_H_P+i-1]=tseq;
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	3325      	adds	r3, #37	; 0x25
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	4413      	add	r3, r2
 8000f24:	7bba      	ldrb	r2, [r7, #14]
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e005      	b.n	8000f36 <make_tcphead+0xae>
                }else{
                        buf[TCP_SEQ_H_P+i-1]= 0; // some preset vallue
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	3325      	adds	r3, #37	; 0x25
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
                }
                rel_ack_num=rel_ack_num>>8;
 8000f36:	887b      	ldrh	r3, [r7, #2]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	807b      	strh	r3, [r7, #2]
                i--;
 8000f3c:	7bfb      	ldrb	r3, [r7, #15]
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	73fb      	strb	r3, [r7, #15]
        while(i>0){
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d1d0      	bne.n	8000eea <make_tcphead+0x62>
        }
        if (cp_seq==0){
 8000f48:	783b      	ldrb	r3, [r7, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d116      	bne.n	8000f7c <make_tcphead+0xf4>
                // put inital seq number
                buf[TCP_SEQ_H_P+0]= 0;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3326      	adds	r3, #38	; 0x26
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
                buf[TCP_SEQ_H_P+1]= 0;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3327      	adds	r3, #39	; 0x27
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
                // we step only the second byte, this allows us to send packts
                // with 255 bytes or 512 (if we step the initial seqnum by 2)
                buf[TCP_SEQ_H_P+2]= seqnum;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3328      	adds	r3, #40	; 0x28
 8000f62:	4a1c      	ldr	r2, [pc, #112]	; (8000fd4 <make_tcphead+0x14c>)
 8000f64:	7812      	ldrb	r2, [r2, #0]
 8000f66:	701a      	strb	r2, [r3, #0]
                buf[TCP_SEQ_H_P+3]= 0;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3329      	adds	r3, #41	; 0x29
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
                // step the inititial seq num by something we will not use
                // during this tcp session:
                seqnum+=2;
 8000f70:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <make_tcphead+0x14c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	3302      	adds	r3, #2
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	4b16      	ldr	r3, [pc, #88]	; (8000fd4 <make_tcphead+0x14c>)
 8000f7a:	701a      	strb	r2, [r3, #0]
        }
        // zero the checksum
        buf[TCP_CHECKSUM_H_P]=0;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3332      	adds	r3, #50	; 0x32
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=0;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3333      	adds	r3, #51	; 0x33
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]

        // The tcp header length is only a 4 bit field (the upper 4 bits).
        // It is calculated in units of 4 bytes.
        // E.g 24 bytes: 24/4=6 => 0x60=header len field
        //buf[TCP_HEADER_LEN_P]=(((TCP_HEADER_LEN_PLAIN+4)/4)) <<4; // 0x60
        if (mss){
 8000f8c:	787b      	ldrb	r3, [r7, #1]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d014      	beq.n	8000fbc <make_tcphead+0x134>
                // the only option we set is MSS to 1408:
                // 1408 in hex is 0x580
                buf[TCP_OPTIONS_P]=2;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3336      	adds	r3, #54	; 0x36
 8000f96:	2202      	movs	r2, #2
 8000f98:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+1]=4;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	3337      	adds	r3, #55	; 0x37
 8000f9e:	2204      	movs	r2, #4
 8000fa0:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+2]=0x05;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3338      	adds	r3, #56	; 0x38
 8000fa6:	2205      	movs	r2, #5
 8000fa8:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+3]=0x80;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3339      	adds	r3, #57	; 0x39
 8000fae:	2280      	movs	r2, #128	; 0x80
 8000fb0:	701a      	strb	r2, [r3, #0]
                // 24 bytes:
                buf[TCP_HEADER_LEN_P]=0x60;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	332e      	adds	r3, #46	; 0x2e
 8000fb6:	2260      	movs	r2, #96	; 0x60
 8000fb8:	701a      	strb	r2, [r3, #0]
        }else{
                // no options:
                // 20 bytes:
                buf[TCP_HEADER_LEN_P]=0x50;
        }
}
 8000fba:	e003      	b.n	8000fc4 <make_tcphead+0x13c>
                buf[TCP_HEADER_LEN_P]=0x50;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	332e      	adds	r3, #46	; 0x2e
 8000fc0:	2250      	movs	r2, #80	; 0x50
 8000fc2:	701a      	strb	r2, [r3, #0]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	20000001 	.word	0x20000001

08000fd8 <make_arp_answer_from_request>:




void make_arp_answer_from_request(uint8_t *buf)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]
        //
        make_eth(buf);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff fec7 	bl	8000d78 <make_eth>
        buf[ETH_ARP_OPCODE_H_P]=ETH_ARP_OPCODE_REPLY_H_V;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3314      	adds	r3, #20
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
        buf[ETH_ARP_OPCODE_L_P]=ETH_ARP_OPCODE_REPLY_L_V;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3315      	adds	r3, #21
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	701a      	strb	r2, [r3, #0]
        // fill the mac addresses:
        while(i<6){
 8000ffa:	e017      	b.n	800102c <make_arp_answer_from_request+0x54>
                buf[ETH_ARP_DST_MAC_P+i]=buf[ETH_ARP_SRC_MAC_P+i];
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	3316      	adds	r3, #22
 8001000:	461a      	mov	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	441a      	add	r2, r3
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	3320      	adds	r3, #32
 800100a:	4619      	mov	r1, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	440b      	add	r3, r1
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	701a      	strb	r2, [r3, #0]
                buf[ETH_ARP_SRC_MAC_P+i]=macaddr[i];
 8001014:	7bfa      	ldrb	r2, [r7, #15]
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	3316      	adds	r3, #22
 800101a:	4619      	mov	r1, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	440b      	add	r3, r1
 8001020:	4917      	ldr	r1, [pc, #92]	; (8001080 <make_arp_answer_from_request+0xa8>)
 8001022:	5c8a      	ldrb	r2, [r1, r2]
 8001024:	701a      	strb	r2, [r3, #0]
                i++;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	3301      	adds	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
        while(i<6){
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	2b05      	cmp	r3, #5
 8001030:	d9e4      	bls.n	8000ffc <make_arp_answer_from_request+0x24>
        }
        i=0;
 8001032:	2300      	movs	r3, #0
 8001034:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8001036:	e017      	b.n	8001068 <make_arp_answer_from_request+0x90>
                buf[ETH_ARP_DST_IP_P+i]=buf[ETH_ARP_SRC_IP_P+i];
 8001038:	7bfb      	ldrb	r3, [r7, #15]
 800103a:	331c      	adds	r3, #28
 800103c:	461a      	mov	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	441a      	add	r2, r3
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	3326      	adds	r3, #38	; 0x26
 8001046:	4619      	mov	r1, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	440b      	add	r3, r1
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	701a      	strb	r2, [r3, #0]
                buf[ETH_ARP_SRC_IP_P+i]=ipaddr[i];
 8001050:	7bfa      	ldrb	r2, [r7, #15]
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	331c      	adds	r3, #28
 8001056:	4619      	mov	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	440b      	add	r3, r1
 800105c:	4909      	ldr	r1, [pc, #36]	; (8001084 <make_arp_answer_from_request+0xac>)
 800105e:	5c8a      	ldrb	r2, [r1, r2]
 8001060:	701a      	strb	r2, [r3, #0]
                i++;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	3301      	adds	r3, #1
 8001066:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	2b03      	cmp	r3, #3
 800106c:	d9e4      	bls.n	8001038 <make_arp_answer_from_request+0x60>
        }
        // eth+arp is 42 bytes:
        enc28j60PacketSend(42,buf);
 800106e:	6879      	ldr	r1, [r7, #4]
 8001070:	202a      	movs	r0, #42	; 0x2a
 8001072:	f7ff fcb7 	bl	80009e4 <enc28j60PacketSend>
}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200000ac 	.word	0x200000ac
 8001084:	200000b4 	.word	0x200000b4

08001088 <make_echo_reply_from_request>:

void make_echo_reply_from_request(uint8_t *buf,uint16_t len)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
        make_eth(buf);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fe6f 	bl	8000d78 <make_eth>
        make_ip(buf);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff fec8 	bl	8000e30 <make_ip>
        buf[ICMP_TYPE_P]=ICMP_TYPE_ECHOREPLY_V;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3322      	adds	r3, #34	; 0x22
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
        // we changed only the icmp.type field from request(=8) to reply(=0).
        // we can therefore easily correct the checksum:
        if (buf[ICMP_CHECKSUM_P] > (0xff-0x08)){
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3324      	adds	r3, #36	; 0x24
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2bf7      	cmp	r3, #247	; 0xf7
 80010b0:	d905      	bls.n	80010be <make_echo_reply_from_request+0x36>
                buf[ICMP_CHECKSUM_P+1]++;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3325      	adds	r3, #37	; 0x25
 80010b6:	781a      	ldrb	r2, [r3, #0]
 80010b8:	3201      	adds	r2, #1
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	701a      	strb	r2, [r3, #0]
        }
        buf[ICMP_CHECKSUM_P]+=0x08;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3324      	adds	r3, #36	; 0x24
 80010c2:	781a      	ldrb	r2, [r3, #0]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3324      	adds	r3, #36	; 0x24
 80010c8:	3208      	adds	r2, #8
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	701a      	strb	r2, [r3, #0]
        //
        enc28j60PacketSend(len,buf);
 80010ce:	887b      	ldrh	r3, [r7, #2]
 80010d0:	6879      	ldr	r1, [r7, #4]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fc86 	bl	80009e4 <enc28j60PacketSend>
}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <make_tcp_synack_from_syn>:
        buf[UDP_CHECKSUM_L_P]=ck& 0xff;
        enc28j60PacketSend(UDP_HEADER_LEN+IP_HEADER_LEN+ETH_HEADER_LEN+datalen,buf);
}

void make_tcp_synack_from_syn(uint8_t *buf)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
        uint16_t ck;
        make_eth(buf);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff fe45 	bl	8000d78 <make_eth>
        // total length field in the IP header must be set:
        // 20 bytes IP + 24 bytes (20tcp+4tcp options)
        buf[IP_TOTLEN_H_P]=0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3310      	adds	r3, #16
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+4;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3311      	adds	r3, #17
 80010fa:	222c      	movs	r2, #44	; 0x2c
 80010fc:	701a      	strb	r2, [r3, #0]
        make_ip(buf);
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff fe96 	bl	8000e30 <make_ip>
        buf[TCP_FLAG_P]=TCP_FLAGS_SYNACK_V;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	332f      	adds	r3, #47	; 0x2f
 8001108:	2212      	movs	r2, #18
 800110a:	701a      	strb	r2, [r3, #0]
        make_tcphead(buf,1,1,0);
 800110c:	2300      	movs	r3, #0
 800110e:	2201      	movs	r2, #1
 8001110:	2101      	movs	r1, #1
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff feb8 	bl	8000e88 <make_tcphead>
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + 4 (one option: mss)
        ck=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN+4,2);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	331a      	adds	r3, #26
 800111c:	2202      	movs	r2, #2
 800111e:	2120      	movs	r1, #32
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fd2b 	bl	8000b7c <checksum>
 8001126:	4603      	mov	r3, r0
 8001128:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=ck>>8;
 800112a:	89fb      	ldrh	r3, [r7, #14]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	b29a      	uxth	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3332      	adds	r3, #50	; 0x32
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=ck& 0xff;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3333      	adds	r3, #51	; 0x33
 800113c:	89fa      	ldrh	r2, [r7, #14]
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	701a      	strb	r2, [r3, #0]
        // add 4 for option mss:
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+4+ETH_HEADER_LEN,buf);
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	203a      	movs	r0, #58	; 0x3a
 8001146:	f7ff fc4d 	bl	80009e4 <enc28j60PacketSend>
}
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <get_tcp_data_pointer>:

// get a pointer to the start of tcp data in buf
// Returns 0 if there is no data
// You must call init_len_info once before calling this function
uint16_t get_tcp_data_pointer(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
        if (info_data_len){
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <get_tcp_data_pointer+0x28>)
 800115a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d006      	beq.n	8001170 <get_tcp_data_pointer+0x1c>
                return((uint16_t)TCP_SRC_PORT_H_P+info_hdr_len);
 8001162:	4b07      	ldr	r3, [pc, #28]	; (8001180 <get_tcp_data_pointer+0x2c>)
 8001164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001168:	b29b      	uxth	r3, r3
 800116a:	3322      	adds	r3, #34	; 0x22
 800116c:	b29b      	uxth	r3, r3
 800116e:	e000      	b.n	8001172 <get_tcp_data_pointer+0x1e>
        }else{
                return(0);
 8001170:	2300      	movs	r3, #0
        }
}
 8001172:	4618      	mov	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	200000ba 	.word	0x200000ba
 8001180:	200000b8 	.word	0x200000b8

08001184 <init_len_info>:

// do some basic length calculations and store the result in static varibales
void init_len_info(uint8_t *buf)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
        info_data_len=(buf[IP_TOTLEN_H_P]<<8)|(buf[IP_TOTLEN_L_P]&0xff);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3310      	adds	r3, #16
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21a      	sxth	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3311      	adds	r3, #17
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b21b      	sxth	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <init_len_info+0x80>)
 80011a4:	801a      	strh	r2, [r3, #0]
        info_data_len-=IP_HEADER_LEN;
 80011a6:	4b17      	ldr	r3, [pc, #92]	; (8001204 <init_len_info+0x80>)
 80011a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	3b14      	subs	r3, #20
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b13      	ldr	r3, [pc, #76]	; (8001204 <init_len_info+0x80>)
 80011b6:	801a      	strh	r2, [r3, #0]
        info_hdr_len=(buf[TCP_HEADER_LEN_P]>>4)*4; // generate len in bytes;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	332e      	adds	r3, #46	; 0x2e
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	091b      	lsrs	r3, r3, #4
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <init_len_info+0x84>)
 80011cc:	801a      	strh	r2, [r3, #0]
        info_data_len-=info_hdr_len;
 80011ce:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <init_len_info+0x80>)
 80011d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <init_len_info+0x84>)
 80011d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <init_len_info+0x80>)
 80011e6:	801a      	strh	r2, [r3, #0]
        if (info_data_len<=0){
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <init_len_info+0x80>)
 80011ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	dc02      	bgt.n	80011f8 <init_len_info+0x74>
                info_data_len=0;
 80011f2:	4b04      	ldr	r3, [pc, #16]	; (8001204 <init_len_info+0x80>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	801a      	strh	r2, [r3, #0]
        }
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	200000ba 	.word	0x200000ba
 8001208:	200000b8 	.word	0x200000b8

0800120c <fill_tcp_data>:

// fill in tcp data at position pos. pos=0 means start of
// tcp data. Returns the position at which the string after
// this string could be filled.
uint16_t fill_tcp_data(uint8_t *buf,uint16_t pos, const char *s)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	460b      	mov	r3, r1
 8001216:	607a      	str	r2, [r7, #4]
 8001218:	817b      	strh	r3, [r7, #10]
        // fill in tcp data at position pos
        //
        // with no options the data starts after the checksum + 2 more bytes (urgent ptr)
        while (*s) {
 800121a:	e00d      	b.n	8001238 <fill_tcp_data+0x2c>
                buf[TCP_CHECKSUM_L_P+3+pos]=*s;
 800121c:	897b      	ldrh	r3, [r7, #10]
 800121e:	3336      	adds	r3, #54	; 0x36
 8001220:	461a      	mov	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	4413      	add	r3, r2
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	7812      	ldrb	r2, [r2, #0]
 800122a:	701a      	strb	r2, [r3, #0]
                pos++;
 800122c:	897b      	ldrh	r3, [r7, #10]
 800122e:	3301      	adds	r3, #1
 8001230:	817b      	strh	r3, [r7, #10]
                s++;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3301      	adds	r3, #1
 8001236:	607b      	str	r3, [r7, #4]
        while (*s) {
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1ed      	bne.n	800121c <fill_tcp_data+0x10>
        }
        return(pos);
 8001240:	897b      	ldrh	r3, [r7, #10]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3714      	adds	r7, #20
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <make_tcp_ack_from_any>:
}

// Make just an ack packet with no tcp data inside
// This will modify the eth/ip/tcp header 
void make_tcp_ack_from_any(uint8_t *buf)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
        uint16_t j;
        make_eth(buf);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fd8d 	bl	8000d78 <make_eth>
        // fill the header:
        buf[TCP_FLAG_P]=TCP_FLAG_ACK_V;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	332f      	adds	r3, #47	; 0x2f
 8001262:	2210      	movs	r2, #16
 8001264:	701a      	strb	r2, [r3, #0]
        if (info_data_len==0){
 8001266:	4b21      	ldr	r3, [pc, #132]	; (80012ec <make_tcp_ack_from_any+0x9c>)
 8001268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d106      	bne.n	800127e <make_tcp_ack_from_any+0x2e>
                // if there is no data then we must still acknoledge one packet
                make_tcphead(buf,1,0,1); // no options
 8001270:	2301      	movs	r3, #1
 8001272:	2200      	movs	r2, #0
 8001274:	2101      	movs	r1, #1
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fe06 	bl	8000e88 <make_tcphead>
 800127c:	e008      	b.n	8001290 <make_tcp_ack_from_any+0x40>
        }else{
                make_tcphead(buf,info_data_len,0,1); // no options
 800127e:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <make_tcp_ack_from_any+0x9c>)
 8001280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001284:	b299      	uxth	r1, r3
 8001286:	2301      	movs	r3, #1
 8001288:	2200      	movs	r2, #0
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff fdfc 	bl	8000e88 <make_tcphead>
        }

        // total length field in the IP header must be set:
        // 20 bytes IP + 20 bytes tcp (when no options)
        j=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN;
 8001290:	2328      	movs	r3, #40	; 0x28
 8001292:	81fb      	strh	r3, [r7, #14]
        buf[IP_TOTLEN_H_P]=j>>8;
 8001294:	89fb      	ldrh	r3, [r7, #14]
 8001296:	0a1b      	lsrs	r3, r3, #8
 8001298:	b29a      	uxth	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3310      	adds	r3, #16
 800129e:	b2d2      	uxtb	r2, r2
 80012a0:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=j& 0xff;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3311      	adds	r3, #17
 80012a6:	89fa      	ldrh	r2, [r7, #14]
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	701a      	strb	r2, [r3, #0]
        make_ip(buf);
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff fdbf 	bl	8000e30 <make_ip>
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + data len
        j=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN,2);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	331a      	adds	r3, #26
 80012b6:	2202      	movs	r2, #2
 80012b8:	211c      	movs	r1, #28
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fc5e 	bl	8000b7c <checksum>
 80012c0:	4603      	mov	r3, r0
 80012c2:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=j>>8;
 80012c4:	89fb      	ldrh	r3, [r7, #14]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3332      	adds	r3, #50	; 0x32
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=j& 0xff;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3333      	adds	r3, #51	; 0x33
 80012d6:	89fa      	ldrh	r2, [r7, #14]
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	701a      	strb	r2, [r3, #0]
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+ETH_HEADER_LEN,buf);
 80012dc:	6879      	ldr	r1, [r7, #4]
 80012de:	2036      	movs	r0, #54	; 0x36
 80012e0:	f7ff fb80 	bl	80009e4 <enc28j60PacketSend>
}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200000ba 	.word	0x200000ba

080012f0 <make_tcp_ack_with_data_single>:
// dlen is the amount of tcp data (http data) we send in this packet
// You can use this function only immediately after make_tcp_ack_from_any
// This is because this function will NOT modify the eth/ip/tcp header except for
// length and checksum
void make_tcp_ack_with_data_single(uint8_t *buf,uint16_t dlen)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	460b      	mov	r3, r1
 80012fa:	807b      	strh	r3, [r7, #2]
        uint16_t j;
        // fill the header:
        // This code requires that we send only one data packet
        // because we keep no state information. We must therefore set
        // the fin here:
        buf[TCP_FLAG_P]=TCP_FLAG_ACK_V|TCP_FLAG_PUSH_V|TCP_FLAG_FIN_V;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	332f      	adds	r3, #47	; 0x2f
 8001300:	2219      	movs	r2, #25
 8001302:	701a      	strb	r2, [r3, #0]

        // total length field in the IP header must be set:
        // 20 bytes IP + 20 bytes tcp (when no options) + len of data
        j=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+dlen;
 8001304:	887b      	ldrh	r3, [r7, #2]
 8001306:	3328      	adds	r3, #40	; 0x28
 8001308:	81fb      	strh	r3, [r7, #14]
        buf[IP_TOTLEN_H_P]=j>>8;
 800130a:	89fb      	ldrh	r3, [r7, #14]
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	b29a      	uxth	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3310      	adds	r3, #16
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=j& 0xff;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3311      	adds	r3, #17
 800131c:	89fa      	ldrh	r2, [r7, #14]
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]
        fill_ip_hdr_checksum(buf);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff fd52 	bl	8000dcc <fill_ip_hdr_checksum>
        // zero the checksum
        buf[TCP_CHECKSUM_H_P]=0;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3332      	adds	r3, #50	; 0x32
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=0;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3333      	adds	r3, #51	; 0x33
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + data len
        j=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN+dlen,2);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f103 001a 	add.w	r0, r3, #26
 800133e:	887b      	ldrh	r3, [r7, #2]
 8001340:	331c      	adds	r3, #28
 8001342:	b29b      	uxth	r3, r3
 8001344:	2202      	movs	r2, #2
 8001346:	4619      	mov	r1, r3
 8001348:	f7ff fc18 	bl	8000b7c <checksum>
 800134c:	4603      	mov	r3, r0
 800134e:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=j>>8;
 8001350:	89fb      	ldrh	r3, [r7, #14]
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	b29a      	uxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3332      	adds	r3, #50	; 0x32
 800135a:	b2d2      	uxtb	r2, r2
 800135c:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=j& 0xff;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3333      	adds	r3, #51	; 0x33
 8001362:	89fa      	ldrh	r2, [r7, #14]
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	701a      	strb	r2, [r3, #0]
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+dlen+ETH_HEADER_LEN,buf);
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	3336      	adds	r3, #54	; 0x36
 800136c:	b29b      	uxth	r3, r3
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fb37 	bl	80009e4 <enc28j60PacketSend>
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001386:	f001 f927 	bl	80025d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800138a:	f000 f85b 	bl	8001444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138e:	f000 fa37 	bl	8001800 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001392:	f000 f947 	bl	8001624 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001396:	f000 f8bd 	bl	8001514 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800139a:	f000 fa07 	bl	80017ac <MX_USART3_UART_Init>
  MX_SPI1_Init();
 800139e:	f000 f90b 	bl	80015b8 <MX_SPI1_Init>
  MX_TIM3_Init();
 80013a2:	f000 f9b5 	bl	8001710 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80013a6:	481c      	ldr	r0, [pc, #112]	; (8001418 <main+0x98>)
 80013a8:	f003 f8ac 	bl	8004504 <HAL_TIM_Base_Start>
  setup_server(mac, ip, port);
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <main+0x9c>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	491b      	ldr	r1, [pc, #108]	; (8001420 <main+0xa0>)
 80013b4:	481b      	ldr	r0, [pc, #108]	; (8001424 <main+0xa4>)
 80013b6:	f000 ff7d 	bl	80022b4 <setup_server>
//  homePage();

  frottemp();
 80013ba:	f000 fbbb 	bl	8001b34 <frottemp>
  backtemp();
 80013be:	f000 fcdf 	bl	8001d80 <backtemp>
  xSemaphore = xSemaphoreCreateBinary();
 80013c2:	2203      	movs	r2, #3
 80013c4:	2100      	movs	r1, #0
 80013c6:	2001      	movs	r0, #1
 80013c8:	f004 fcf6 	bl	8005db8 <xQueueGenericCreate>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a16      	ldr	r2, [pc, #88]	; (8001428 <main+0xa8>)
 80013d0:	6013      	str	r3, [r2, #0]

  memset(&writeValue,0,sizeof(writeValue));
 80013d2:	223c      	movs	r2, #60	; 0x3c
 80013d4:	2100      	movs	r1, #0
 80013d6:	4815      	ldr	r0, [pc, #84]	; (800142c <main+0xac>)
 80013d8:	f007 f98e 	bl	80086f8 <memset>
//  ENC28_Init();
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80013dc:	2100      	movs	r1, #0
 80013de:	4814      	ldr	r0, [pc, #80]	; (8001430 <main+0xb0>)
 80013e0:	f003 f9c2 	bl	8004768 <HAL_TIM_PWM_Start>
//  xTaskCreate(servo_Motor,"servoMotor",1000,NULL,1,NULL);
  xTaskCreate(vHandlerTask,"Handler_Task",1000,NULL,1,NULL);
 80013e4:	2300      	movs	r3, #0
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	2301      	movs	r3, #1
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2300      	movs	r3, #0
 80013ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013f2:	4910      	ldr	r1, [pc, #64]	; (8001434 <main+0xb4>)
 80013f4:	4810      	ldr	r0, [pc, #64]	; (8001438 <main+0xb8>)
 80013f6:	f005 fa7b 	bl	80068f0 <xTaskCreate>
  xTaskCreate(server,"WebServer",3000,NULL,2,NULL);
 80013fa:	2300      	movs	r3, #0
 80013fc:	9301      	str	r3, [sp, #4]
 80013fe:	2302      	movs	r3, #2
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	2300      	movs	r3, #0
 8001404:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001408:	490c      	ldr	r1, [pc, #48]	; (800143c <main+0xbc>)
 800140a:	480d      	ldr	r0, [pc, #52]	; (8001440 <main+0xc0>)
 800140c:	f005 fa70 	bl	80068f0 <xTaskCreate>
  vTaskStartScheduler();
 8001410:	f005 fbb4 	bl	8006b7c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001414:	e7fe      	b.n	8001414 <main+0x94>
 8001416:	bf00      	nop
 8001418:	20013650 	.word	0x20013650
 800141c:	20000010 	.word	0x20000010
 8001420:	2000000c 	.word	0x2000000c
 8001424:	20000004 	.word	0x20000004
 8001428:	2001364c 	.word	0x2001364c
 800142c:	2001360c 	.word	0x2001360c
 8001430:	20013d74 	.word	0x20013d74
 8001434:	08008f84 	.word	0x08008f84
 8001438:	08001909 	.word	0x08001909
 800143c:	08008f94 	.word	0x08008f94
 8001440:	08001a21 	.word	0x08001a21

08001444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b094      	sub	sp, #80	; 0x50
 8001448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	f107 0320 	add.w	r3, r7, #32
 800144e:	2230      	movs	r2, #48	; 0x30
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f007 f950 	bl	80086f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001458:	f107 030c 	add.w	r3, r7, #12
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001468:	2300      	movs	r3, #0
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <SystemClock_Config+0xc8>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	4a26      	ldr	r2, [pc, #152]	; (800150c <SystemClock_Config+0xc8>)
 8001472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001476:	6413      	str	r3, [r2, #64]	; 0x40
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <SystemClock_Config+0xc8>)
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001480:	60bb      	str	r3, [r7, #8]
 8001482:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001484:	2300      	movs	r3, #0
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <SystemClock_Config+0xcc>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a20      	ldr	r2, [pc, #128]	; (8001510 <SystemClock_Config+0xcc>)
 800148e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b1e      	ldr	r3, [pc, #120]	; (8001510 <SystemClock_Config+0xcc>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800149c:	607b      	str	r3, [r7, #4]
 800149e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014a0:	2301      	movs	r3, #1
 80014a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014aa:	2302      	movs	r3, #2
 80014ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014b4:	2308      	movs	r3, #8
 80014b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80014b8:	2390      	movs	r3, #144	; 0x90
 80014ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014bc:	2302      	movs	r3, #2
 80014be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014c0:	2304      	movs	r3, #4
 80014c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	4618      	mov	r0, r3
 80014ca:	f002 f82f 	bl	800352c <HAL_RCC_OscConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014d4:	f000 fc9a 	bl	8001e0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d8:	230f      	movs	r3, #15
 80014da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014dc:	2302      	movs	r3, #2
 80014de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	2102      	movs	r1, #2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f002 fa91 	bl	8003a1c <HAL_RCC_ClockConfig>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001500:	f000 fc84 	bl	8001e0c <Error_Handler>
  }
}
 8001504:	bf00      	nop
 8001506:	3750      	adds	r7, #80	; 0x50
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	40007000 	.word	0x40007000

08001514 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800151a:	463b      	mov	r3, r7
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001526:	4b21      	ldr	r3, [pc, #132]	; (80015ac <MX_ADC1_Init+0x98>)
 8001528:	4a21      	ldr	r2, [pc, #132]	; (80015b0 <MX_ADC1_Init+0x9c>)
 800152a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800152c:	4b1f      	ldr	r3, [pc, #124]	; (80015ac <MX_ADC1_Init+0x98>)
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <MX_ADC1_Init+0x98>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001538:	4b1c      	ldr	r3, [pc, #112]	; (80015ac <MX_ADC1_Init+0x98>)
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800153e:	4b1b      	ldr	r3, [pc, #108]	; (80015ac <MX_ADC1_Init+0x98>)
 8001540:	2200      	movs	r2, #0
 8001542:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001544:	4b19      	ldr	r3, [pc, #100]	; (80015ac <MX_ADC1_Init+0x98>)
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800154c:	4b17      	ldr	r3, [pc, #92]	; (80015ac <MX_ADC1_Init+0x98>)
 800154e:	2200      	movs	r2, #0
 8001550:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001552:	4b16      	ldr	r3, [pc, #88]	; (80015ac <MX_ADC1_Init+0x98>)
 8001554:	4a17      	ldr	r2, [pc, #92]	; (80015b4 <MX_ADC1_Init+0xa0>)
 8001556:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001558:	4b14      	ldr	r3, [pc, #80]	; (80015ac <MX_ADC1_Init+0x98>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <MX_ADC1_Init+0x98>)
 8001560:	2201      	movs	r2, #1
 8001562:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001564:	4b11      	ldr	r3, [pc, #68]	; (80015ac <MX_ADC1_Init+0x98>)
 8001566:	2200      	movs	r2, #0
 8001568:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <MX_ADC1_Init+0x98>)
 800156e:	2201      	movs	r2, #1
 8001570:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001572:	480e      	ldr	r0, [pc, #56]	; (80015ac <MX_ADC1_Init+0x98>)
 8001574:	f001 f896 	bl	80026a4 <HAL_ADC_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800157e:	f000 fc45 	bl	8001e0c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001582:	2301      	movs	r3, #1
 8001584:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001586:	2301      	movs	r3, #1
 8001588:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <MX_ADC1_Init+0x98>)
 8001594:	f001 fb0a 	bl	8002bac <HAL_ADC_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800159e:	f000 fc35 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20013890 	.word	0x20013890
 80015b0:	40012000 	.word	0x40012000
 80015b4:	0f000001 	.word	0x0f000001

080015b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015bc:	4b17      	ldr	r3, [pc, #92]	; (800161c <MX_SPI1_Init+0x64>)
 80015be:	4a18      	ldr	r2, [pc, #96]	; (8001620 <MX_SPI1_Init+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <MX_SPI1_Init+0x64>)
 80015c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_SPI1_Init+0x64>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_SPI1_Init+0x64>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <MX_SPI1_Init+0x64>)
 80015e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_SPI1_Init+0x64>)
 80015ec:	2208      	movs	r2, #8
 80015ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <MX_SPI1_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <MX_SPI1_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <MX_SPI1_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <MX_SPI1_Init+0x64>)
 8001604:	220a      	movs	r2, #10
 8001606:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001608:	4804      	ldr	r0, [pc, #16]	; (800161c <MX_SPI1_Init+0x64>)
 800160a:	f002 fc35 	bl	8003e78 <HAL_SPI_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001614:	f000 fbfa 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20013d1c 	.word	0x20013d1c
 8001620:	40013000 	.word	0x40013000

08001624 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08e      	sub	sp, #56	; 0x38
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001638:	f107 0320 	add.w	r3, r7, #32
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
 8001650:	615a      	str	r2, [r3, #20]
 8001652:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001654:	4b2d      	ldr	r3, [pc, #180]	; (800170c <MX_TIM2_Init+0xe8>)
 8001656:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800165a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440;
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <MX_TIM2_Init+0xe8>)
 800165e:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8001662:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <MX_TIM2_Init+0xe8>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <MX_TIM2_Init+0xe8>)
 800166c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001670:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b26      	ldr	r3, [pc, #152]	; (800170c <MX_TIM2_Init+0xe8>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	; (800170c <MX_TIM2_Init+0xe8>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800167e:	4823      	ldr	r0, [pc, #140]	; (800170c <MX_TIM2_Init+0xe8>)
 8001680:	f002 fef0 	bl	8004464 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800168a:	f000 fbbf 	bl	8001e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001698:	4619      	mov	r1, r3
 800169a:	481c      	ldr	r0, [pc, #112]	; (800170c <MX_TIM2_Init+0xe8>)
 800169c:	f003 faf2 	bl	8004c84 <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80016a6:	f000 fbb1 	bl	8001e0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <MX_TIM2_Init+0xe8>)
 80016ac:	f003 f802 	bl	80046b4 <HAL_TIM_PWM_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80016b6:	f000 fba9 	bl	8001e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016c2:	f107 0320 	add.w	r3, r7, #32
 80016c6:	4619      	mov	r1, r3
 80016c8:	4810      	ldr	r0, [pc, #64]	; (800170c <MX_TIM2_Init+0xe8>)
 80016ca:	f003 fed7 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80016d4:	f000 fb9a 	bl	8001e0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d8:	2360      	movs	r3, #96	; 0x60
 80016da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	4619      	mov	r1, r3
 80016ee:	4807      	ldr	r0, [pc, #28]	; (800170c <MX_TIM2_Init+0xe8>)
 80016f0:	f003 fa0a 	bl	8004b08 <HAL_TIM_PWM_ConfigChannel>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80016fa:	f000 fb87 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016fe:	4803      	ldr	r0, [pc, #12]	; (800170c <MX_TIM2_Init+0xe8>)
 8001700:	f000 fc82 	bl	8002008 <HAL_TIM_MspPostInit>

}
 8001704:	bf00      	nop
 8001706:	3738      	adds	r7, #56	; 0x38
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20013d74 	.word	0x20013d74

08001710 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001716:	f107 0308 	add.w	r3, r7, #8
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001724:	463b      	mov	r3, r7
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800172c:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <MX_TIM3_Init+0x94>)
 800172e:	4a1e      	ldr	r2, [pc, #120]	; (80017a8 <MX_TIM3_Init+0x98>)
 8001730:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001732:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <MX_TIM3_Init+0x94>)
 8001734:	2247      	movs	r2, #71	; 0x47
 8001736:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001738:	4b1a      	ldr	r3, [pc, #104]	; (80017a4 <MX_TIM3_Init+0x94>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800173e:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <MX_TIM3_Init+0x94>)
 8001740:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001744:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001746:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <MX_TIM3_Init+0x94>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800174c:	4b15      	ldr	r3, [pc, #84]	; (80017a4 <MX_TIM3_Init+0x94>)
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001752:	4814      	ldr	r0, [pc, #80]	; (80017a4 <MX_TIM3_Init+0x94>)
 8001754:	f002 fe86 	bl	8004464 <HAL_TIM_Base_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800175e:	f000 fb55 	bl	8001e0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001766:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	4619      	mov	r1, r3
 800176e:	480d      	ldr	r0, [pc, #52]	; (80017a4 <MX_TIM3_Init+0x94>)
 8001770:	f003 fa88 	bl	8004c84 <HAL_TIM_ConfigClockSource>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800177a:	f000 fb47 	bl	8001e0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177e:	2300      	movs	r3, #0
 8001780:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001786:	463b      	mov	r3, r7
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	; (80017a4 <MX_TIM3_Init+0x94>)
 800178c:	f003 fe76 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001796:	f000 fb39 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20013650 	.word	0x20013650
 80017a8:	40000400 	.word	0x40000400

080017ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017b2:	4a12      	ldr	r2, [pc, #72]	; (80017fc <MX_USART3_UART_Init+0x50>)
 80017b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017be:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017d2:	220c      	movs	r2, #12
 80017d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_USART3_UART_Init+0x4c>)
 80017e4:	f003 feda 	bl	800559c <HAL_UART_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80017ee:	f000 fb0d 	bl	8001e0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200135c8 	.word	0x200135c8
 80017fc:	40004800 	.word	0x40004800

08001800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	4b38      	ldr	r3, [pc, #224]	; (80018fc <MX_GPIO_Init+0xfc>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a37      	ldr	r2, [pc, #220]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001820:	f043 0304 	orr.w	r3, r3, #4
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b35      	ldr	r3, [pc, #212]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	4b31      	ldr	r3, [pc, #196]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a30      	ldr	r2, [pc, #192]	; (80018fc <MX_GPIO_Init+0xfc>)
 800183c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b2e      	ldr	r3, [pc, #184]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	4b2a      	ldr	r3, [pc, #168]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a29      	ldr	r2, [pc, #164]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b27      	ldr	r3, [pc, #156]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	4b23      	ldr	r3, [pc, #140]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a22      	ldr	r2, [pc, #136]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <MX_GPIO_Init+0xfc>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	603b      	str	r3, [r7, #0]
 800188a:	4b1c      	ldr	r3, [pc, #112]	; (80018fc <MX_GPIO_Init+0xfc>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a1b      	ldr	r2, [pc, #108]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001890:	f043 0308 	orr.w	r3, r3, #8
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b19      	ldr	r3, [pc, #100]	; (80018fc <MX_GPIO_Init+0xfc>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2110      	movs	r1, #16
 80018a6:	4816      	ldr	r0, [pc, #88]	; (8001900 <MX_GPIO_Init+0x100>)
 80018a8:	f001 fe26 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_0|GPIO_PIN_7, GPIO_PIN_RESET);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f241 0181 	movw	r1, #4225	; 0x1081
 80018b2:	4814      	ldr	r0, [pc, #80]	; (8001904 <MX_GPIO_Init+0x104>)
 80018b4:	f001 fe20 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018b8:	2310      	movs	r3, #16
 80018ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018bc:	2301      	movs	r3, #1
 80018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4619      	mov	r1, r3
 80018ce:	480c      	ldr	r0, [pc, #48]	; (8001900 <MX_GPIO_Init+0x100>)
 80018d0:	f001 fc76 	bl	80031c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD0 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_0|GPIO_PIN_7;
 80018d4:	f241 0381 	movw	r3, #4225	; 0x1081
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	4805      	ldr	r0, [pc, #20]	; (8001904 <MX_GPIO_Init+0x104>)
 80018ee:	f001 fc67 	bl	80031c0 <HAL_GPIO_Init>

}
 80018f2:	bf00      	nop
 80018f4:	3728      	adds	r7, #40	; 0x28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800
 8001900:	40020000 	.word	0x40020000
 8001904:	40020c00 	.word	0x40020c00

08001908 <vHandlerTask>:
	  TIM2->CCR1 = 60;
	  HAL_Delay(2000);
	}
}

void vHandlerTask(void *parameters){
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
//void water_height(void){
	for(;;){
//	  char data[80];

	  sprintf(data, "Water is detected! The level : %d  The flag = %d \n\r", adc_value, flag);
 8001910:	4b13      	ldr	r3, [pc, #76]	; (8001960 <vHandlerTask+0x58>)
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	461a      	mov	r2, r3
 8001916:	4b13      	ldr	r3, [pc, #76]	; (8001964 <vHandlerTask+0x5c>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	4913      	ldr	r1, [pc, #76]	; (8001968 <vHandlerTask+0x60>)
 800191c:	4813      	ldr	r0, [pc, #76]	; (800196c <vHandlerTask+0x64>)
 800191e:	f006 fef3 	bl	8008708 <siprintf>
//	  HAL_UART_Transmit(&huart3, (uint8_t *)data, strlen(data) ,0xffff);
	  if(flag == 1){
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <vHandlerTask+0x5c>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d105      	bne.n	8001936 <vHandlerTask+0x2e>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_0,GPIO_PIN_SET);
 800192a:	2201      	movs	r2, #1
 800192c:	2101      	movs	r1, #1
 800192e:	4810      	ldr	r0, [pc, #64]	; (8001970 <vHandlerTask+0x68>)
 8001930:	f001 fde2 	bl	80034f8 <HAL_GPIO_WritePin>
 8001934:	e008      	b.n	8001948 <vHandlerTask+0x40>

	  }
	  else if(flag == 2){
 8001936:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <vHandlerTask+0x5c>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d104      	bne.n	8001948 <vHandlerTask+0x40>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_0,GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	2101      	movs	r1, #1
 8001942:	480b      	ldr	r0, [pc, #44]	; (8001970 <vHandlerTask+0x68>)
 8001944:	f001 fdd8 	bl	80034f8 <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(100);
 8001948:	2064      	movs	r0, #100	; 0x64
 800194a:	f000 fe87 	bl	800265c <HAL_Delay>

	  xSemaphoreGive(xSemaphore);
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <vHandlerTask+0x6c>)
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	2300      	movs	r3, #0
 8001954:	2200      	movs	r2, #0
 8001956:	2100      	movs	r1, #0
 8001958:	f004 fab0 	bl	8005ebc <xQueueGenericSend>
	  sprintf(data, "Water is detected! The level : %d  The flag = %d \n\r", adc_value, flag);
 800195c:	e7d8      	b.n	8001910 <vHandlerTask+0x8>
 800195e:	bf00      	nop
 8001960:	2001388c 	.word	0x2001388c
 8001964:	200000bc 	.word	0x200000bc
 8001968:	08008fa0 	.word	0x08008fa0
 800196c:	200138e4 	.word	0x200138e4
 8001970:	40020c00 	.word	0x40020c00
 8001974:	2001364c 	.word	0x2001364c

08001978 <HAL_ADC_ConvCpltCallback>:
//	  HAL_ADC_Start_IT(&hadc1);
	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
//	BaseType_t xHigherPriorityTaskWoken;
//	xHigherPriorityTaskWoken = pdFALSE;
	adc_value = HAL_ADC_GetValue(hadc);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f001 f8f2 	bl	8002b6a <HAL_ADC_GetValue>
 8001986:	4603      	mov	r3, r0
 8001988:	b29a      	uxth	r2, r3
 800198a:	4b22      	ldr	r3, [pc, #136]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x9c>)
 800198c:	801a      	strh	r2, [r3, #0]

	waterlevel = adc_value*40/4096;
 800198e:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x9c>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	4613      	mov	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	2b00      	cmp	r3, #0
 800199e:	da01      	bge.n	80019a4 <HAL_ADC_ConvCpltCallback+0x2c>
 80019a0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80019a4:	131b      	asrs	r3, r3, #12
 80019a6:	461a      	mov	r2, r3
 80019a8:	4b1b      	ldr	r3, [pc, #108]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019aa:	601a      	str	r2, [r3, #0]
	if(waterlevel<18)
 80019ac:	4b1a      	ldr	r3, [pc, #104]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b11      	cmp	r3, #17
 80019b2:	dc03      	bgt.n	80019bc <HAL_ADC_ConvCpltCallback+0x44>
	{
		waterlevel = 30;
 80019b4:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019b6:	221e      	movs	r2, #30
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e00a      	b.n	80019d2 <HAL_ADC_ConvCpltCallback+0x5a>
	}
	else if(waterlevel < 30 && waterlevel >= 18){
 80019bc:	4b16      	ldr	r3, [pc, #88]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b1d      	cmp	r3, #29
 80019c2:	dc06      	bgt.n	80019d2 <HAL_ADC_ConvCpltCallback+0x5a>
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b11      	cmp	r3, #17
 80019ca:	dd02      	ble.n	80019d2 <HAL_ADC_ConvCpltCallback+0x5a>
		waterlevel = 31;
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019ce:	221f      	movs	r2, #31
 80019d0:	601a      	str	r2, [r3, #0]
	}

	waterlevel = waterlevel-30;
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	3b1e      	subs	r3, #30
 80019d8:	4a0f      	ldr	r2, [pc, #60]	; (8001a18 <HAL_ADC_ConvCpltCallback+0xa0>)
 80019da:	6013      	str	r3, [r2, #0]

	if( adc_value < 2200 && adc_value >10){
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x9c>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	f640 0297 	movw	r2, #2199	; 0x897
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d807      	bhi.n	80019f8 <HAL_ADC_ConvCpltCallback+0x80>
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x9c>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	2b0a      	cmp	r3, #10
 80019ee:	d903      	bls.n	80019f8 <HAL_ADC_ConvCpltCallback+0x80>
		flag = 1;
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <HAL_ADC_ConvCpltCallback+0xa4>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
	else if(adc_value > 3000){
		flag = 2;
	}
//	xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
//	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
}
 80019f6:	e008      	b.n	8001a0a <HAL_ADC_ConvCpltCallback+0x92>
	else if(adc_value > 3000){
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x9c>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d902      	bls.n	8001a0a <HAL_ADC_ConvCpltCallback+0x92>
		flag = 2;
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <HAL_ADC_ConvCpltCallback+0xa4>)
 8001a06:	2202      	movs	r2, #2
 8001a08:	701a      	strb	r2, [r3, #0]
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2001388c 	.word	0x2001388c
 8001a18:	200138dc 	.word	0x200138dc
 8001a1c:	200000bc 	.word	0x200000bc

08001a20 <server>:
int adc=0;
void server(void *parameters){
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]

	for(;;){
		adc += 1;
 8001a28:	4b35      	ldr	r3, [pc, #212]	; (8001b00 <server+0xe0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	4a34      	ldr	r2, [pc, #208]	; (8001b00 <server+0xe0>)
 8001a30:	6013      	str	r3, [r2, #0]
//
		if(xSemaphoreTake(xSemaphore, portMAX_DELAY)){
 8001a32:	4b34      	ldr	r3, [pc, #208]	; (8001b04 <server+0xe4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f004 fcc6 	bl	80063cc <xQueueSemaphoreTake>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <server+0x8>

			request = serviceRequest();
 8001a46:	f000 fc83 	bl	8002350 <serviceRequest>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4a2e      	ldr	r2, [pc, #184]	; (8001b08 <server+0xe8>)
 8001a4e:	6013      	str	r3, [r2, #0]
			if(request != NULL){
 8001a50:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <server+0xe8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d04f      	beq.n	8001af8 <server+0xd8>
				if(strcmp(request,"?control=spray")){
 8001a58:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <server+0xe8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	492b      	ldr	r1, [pc, #172]	; (8001b0c <server+0xec>)
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fbb6 	bl	80001d0 <strcmp>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00e      	beq.n	8001a88 <server+0x68>

					TIM2->CCR1 = 35;
 8001a6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a6e:	2223      	movs	r2, #35	; 0x23
 8001a70:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_Delay(100);
 8001a72:	2064      	movs	r0, #100	; 0x64
 8001a74:	f000 fdf2 	bl	800265c <HAL_Delay>
					TIM2->CCR1 = 60;
 8001a78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a7c:	223c      	movs	r2, #60	; 0x3c
 8001a7e:	635a      	str	r2, [r3, #52]	; 0x34
					HAL_Delay(100);
 8001a80:	2064      	movs	r0, #100	; 0x64
 8001a82:	f000 fdeb 	bl	800265c <HAL_Delay>
 8001a86:	e016      	b.n	8001ab6 <server+0x96>
				}
				else if(strcmp(request,"?control=add")){
 8001a88:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <server+0xe8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4920      	ldr	r1, [pc, #128]	; (8001b10 <server+0xf0>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fb9e 	bl	80001d0 <strcmp>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00d      	beq.n	8001ab6 <server+0x96>

					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	481d      	ldr	r0, [pc, #116]	; (8001b14 <server+0xf4>)
 8001aa0:	f001 fd2a 	bl	80034f8 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 8001aa4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aa8:	f000 fdd8 	bl	800265c <HAL_Delay>
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2101      	movs	r1, #1
 8001ab0:	4818      	ldr	r0, [pc, #96]	; (8001b14 <server+0xf4>)
 8001ab2:	f001 fd21 	bl	80034f8 <HAL_GPIO_WritePin>

				}
				print_text(front);
 8001ab6:	4818      	ldr	r0, [pc, #96]	; (8001b18 <server+0xf8>)
 8001ab8:	f000 fd26 	bl	8002508 <print_text>

	            sprintf(data,"<p>Water is detected! The level : %d </p>", adc_value);
 8001abc:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <server+0xfc>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4917      	ldr	r1, [pc, #92]	; (8001b20 <server+0x100>)
 8001ac4:	4817      	ldr	r0, [pc, #92]	; (8001b24 <server+0x104>)
 8001ac6:	f006 fe1f 	bl	8008708 <siprintf>

				print_text(data);
 8001aca:	4816      	ldr	r0, [pc, #88]	; (8001b24 <server+0x104>)
 8001acc:	f000 fd1c 	bl	8002508 <print_text>

				print_text(back);
 8001ad0:	4815      	ldr	r0, [pc, #84]	; (8001b28 <server+0x108>)
 8001ad2:	f000 fd19 	bl	8002508 <print_text>

				respond_single();
 8001ad6:	f000 fd41 	bl	800255c <respond_single>
				HAL_UART_Transmit(&huart3, (uint8_t *)request, strlen(request) ,0xffff);
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <server+0xe8>)
 8001adc:	681c      	ldr	r4, [r3, #0]
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <server+0xe8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fb7e 	bl	80001e4 <strlen>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af0:	4621      	mov	r1, r4
 8001af2:	480e      	ldr	r0, [pc, #56]	; (8001b2c <server+0x10c>)
 8001af4:	f003 fd9f 	bl	8005636 <HAL_UART_Transmit>
			}
			HAL_ADC_Start_IT(&hadc1);
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <server+0x110>)
 8001afa:	f000 fe17 	bl	800272c <HAL_ADC_Start_IT>
		adc += 1;
 8001afe:	e793      	b.n	8001a28 <server+0x8>
 8001b00:	200000c0 	.word	0x200000c0
 8001b04:	2001364c 	.word	0x2001364c
 8001b08:	200138e0 	.word	0x200138e0
 8001b0c:	08008fd4 	.word	0x08008fd4
 8001b10:	08008fe4 	.word	0x08008fe4
 8001b14:	40020c00 	.word	0x40020c00
 8001b18:	20013698 	.word	0x20013698
 8001b1c:	2001388c 	.word	0x2001388c
 8001b20:	08008ff4 	.word	0x08008ff4
 8001b24:	200138e4 	.word	0x200138e4
 8001b28:	2001349c 	.word	0x2001349c
 8001b2c:	200135c8 	.word	0x200135c8
 8001b30:	20013890 	.word	0x20013890

08001b34 <frottemp>:
		}
	}
}
void frottemp(){
 8001b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b36:	af00      	add	r7, sp, #0
    // frontHTML template
	strcat(front,"<!DOCTYPE html>");
 8001b38:	4882      	ldr	r0, [pc, #520]	; (8001d44 <frottemp+0x210>)
 8001b3a:	f7fe fb53 	bl	80001e4 <strlen>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b80      	ldr	r3, [pc, #512]	; (8001d44 <frottemp+0x210>)
 8001b44:	4413      	add	r3, r2
 8001b46:	4a80      	ldr	r2, [pc, #512]	; (8001d48 <frottemp+0x214>)
 8001b48:	461c      	mov	r4, r3
 8001b4a:	4615      	mov	r5, r2
 8001b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4e:	6020      	str	r0, [r4, #0]
 8001b50:	6061      	str	r1, [r4, #4]
 8001b52:	60a2      	str	r2, [r4, #8]
 8001b54:	60e3      	str	r3, [r4, #12]
	strcat(front,"<html lang=\"en\">");
 8001b56:	487b      	ldr	r0, [pc, #492]	; (8001d44 <frottemp+0x210>)
 8001b58:	f7fe fb44 	bl	80001e4 <strlen>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b78      	ldr	r3, [pc, #480]	; (8001d44 <frottemp+0x210>)
 8001b62:	4413      	add	r3, r2
 8001b64:	4a79      	ldr	r2, [pc, #484]	; (8001d4c <frottemp+0x218>)
 8001b66:	461d      	mov	r5, r3
 8001b68:	4614      	mov	r4, r2
 8001b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b6c:	6028      	str	r0, [r5, #0]
 8001b6e:	6069      	str	r1, [r5, #4]
 8001b70:	60aa      	str	r2, [r5, #8]
 8001b72:	60eb      	str	r3, [r5, #12]
 8001b74:	7823      	ldrb	r3, [r4, #0]
 8001b76:	742b      	strb	r3, [r5, #16]
	strcat(front,"<head>");
 8001b78:	4872      	ldr	r0, [pc, #456]	; (8001d44 <frottemp+0x210>)
 8001b7a:	f7fe fb33 	bl	80001e4 <strlen>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b70      	ldr	r3, [pc, #448]	; (8001d44 <frottemp+0x210>)
 8001b84:	4413      	add	r3, r2
 8001b86:	4a72      	ldr	r2, [pc, #456]	; (8001d50 <frottemp+0x21c>)
 8001b88:	6810      	ldr	r0, [r2, #0]
 8001b8a:	6018      	str	r0, [r3, #0]
 8001b8c:	8891      	ldrh	r1, [r2, #4]
 8001b8e:	7992      	ldrb	r2, [r2, #6]
 8001b90:	8099      	strh	r1, [r3, #4]
 8001b92:	719a      	strb	r2, [r3, #6]
	strcat(front,"<meta charset=\"UTF-8\">");
 8001b94:	486b      	ldr	r0, [pc, #428]	; (8001d44 <frottemp+0x210>)
 8001b96:	f7fe fb25 	bl	80001e4 <strlen>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b69      	ldr	r3, [pc, #420]	; (8001d44 <frottemp+0x210>)
 8001ba0:	4413      	add	r3, r2
 8001ba2:	4a6c      	ldr	r2, [pc, #432]	; (8001d54 <frottemp+0x220>)
 8001ba4:	461c      	mov	r4, r3
 8001ba6:	4615      	mov	r5, r2
 8001ba8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001baa:	6020      	str	r0, [r4, #0]
 8001bac:	6061      	str	r1, [r4, #4]
 8001bae:	60a2      	str	r2, [r4, #8]
 8001bb0:	60e3      	str	r3, [r4, #12]
 8001bb2:	6828      	ldr	r0, [r5, #0]
 8001bb4:	6120      	str	r0, [r4, #16]
 8001bb6:	88ab      	ldrh	r3, [r5, #4]
 8001bb8:	79aa      	ldrb	r2, [r5, #6]
 8001bba:	82a3      	strh	r3, [r4, #20]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	75a3      	strb	r3, [r4, #22]
	strcat(front,"<meta http-equiv=\"refresh\" content=\"10\" url = \"http://192.168.0.116\">");
 8001bc0:	4860      	ldr	r0, [pc, #384]	; (8001d44 <frottemp+0x210>)
 8001bc2:	f7fe fb0f 	bl	80001e4 <strlen>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	461a      	mov	r2, r3
 8001bca:	4b5e      	ldr	r3, [pc, #376]	; (8001d44 <frottemp+0x210>)
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a62      	ldr	r2, [pc, #392]	; (8001d58 <frottemp+0x224>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	4611      	mov	r1, r2
 8001bd4:	2346      	movs	r3, #70	; 0x46
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f006 fd80 	bl	80086dc <memcpy>
	strcat(front,"<meta http-equiv=\"refresh\" content=\"10\">");
 8001bdc:	4859      	ldr	r0, [pc, #356]	; (8001d44 <frottemp+0x210>)
 8001bde:	f7fe fb01 	bl	80001e4 <strlen>
 8001be2:	4603      	mov	r3, r0
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b57      	ldr	r3, [pc, #348]	; (8001d44 <frottemp+0x210>)
 8001be8:	4413      	add	r3, r2
 8001bea:	4a5c      	ldr	r2, [pc, #368]	; (8001d5c <frottemp+0x228>)
 8001bec:	4614      	mov	r4, r2
 8001bee:	469c      	mov	ip, r3
 8001bf0:	f104 0e20 	add.w	lr, r4, #32
 8001bf4:	4665      	mov	r5, ip
 8001bf6:	4626      	mov	r6, r4
 8001bf8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001bfa:	6028      	str	r0, [r5, #0]
 8001bfc:	6069      	str	r1, [r5, #4]
 8001bfe:	60aa      	str	r2, [r5, #8]
 8001c00:	60eb      	str	r3, [r5, #12]
 8001c02:	3410      	adds	r4, #16
 8001c04:	f10c 0c10 	add.w	ip, ip, #16
 8001c08:	4574      	cmp	r4, lr
 8001c0a:	d1f3      	bne.n	8001bf4 <frottemp+0xc0>
 8001c0c:	4662      	mov	r2, ip
 8001c0e:	4623      	mov	r3, r4
 8001c10:	cb03      	ldmia	r3!, {r0, r1}
 8001c12:	6010      	str	r0, [r2, #0]
 8001c14:	6051      	str	r1, [r2, #4]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	7213      	strb	r3, [r2, #8]
	strcat(front,"<meta name=\"viewport\" content=\"width=device-width, initial-scale=1.0\">");
 8001c1a:	484a      	ldr	r0, [pc, #296]	; (8001d44 <frottemp+0x210>)
 8001c1c:	f7fe fae2 	bl	80001e4 <strlen>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461a      	mov	r2, r3
 8001c24:	4b47      	ldr	r3, [pc, #284]	; (8001d44 <frottemp+0x210>)
 8001c26:	4413      	add	r3, r2
 8001c28:	4a4d      	ldr	r2, [pc, #308]	; (8001d60 <frottemp+0x22c>)
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	4611      	mov	r1, r2
 8001c2e:	2347      	movs	r3, #71	; 0x47
 8001c30:	461a      	mov	r2, r3
 8001c32:	f006 fd53 	bl	80086dc <memcpy>
	strcat(front,"<title>Auto Irrigation System</title>");
 8001c36:	4843      	ldr	r0, [pc, #268]	; (8001d44 <frottemp+0x210>)
 8001c38:	f7fe fad4 	bl	80001e4 <strlen>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b40      	ldr	r3, [pc, #256]	; (8001d44 <frottemp+0x210>)
 8001c42:	4413      	add	r3, r2
 8001c44:	4a47      	ldr	r2, [pc, #284]	; (8001d64 <frottemp+0x230>)
 8001c46:	4614      	mov	r4, r2
 8001c48:	469c      	mov	ip, r3
 8001c4a:	f104 0e20 	add.w	lr, r4, #32
 8001c4e:	4665      	mov	r5, ip
 8001c50:	4626      	mov	r6, r4
 8001c52:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001c54:	6028      	str	r0, [r5, #0]
 8001c56:	6069      	str	r1, [r5, #4]
 8001c58:	60aa      	str	r2, [r5, #8]
 8001c5a:	60eb      	str	r3, [r5, #12]
 8001c5c:	3410      	adds	r4, #16
 8001c5e:	f10c 0c10 	add.w	ip, ip, #16
 8001c62:	4574      	cmp	r4, lr
 8001c64:	d1f3      	bne.n	8001c4e <frottemp+0x11a>
 8001c66:	4663      	mov	r3, ip
 8001c68:	4622      	mov	r2, r4
 8001c6a:	6810      	ldr	r0, [r2, #0]
 8001c6c:	6018      	str	r0, [r3, #0]
 8001c6e:	8892      	ldrh	r2, [r2, #4]
 8001c70:	809a      	strh	r2, [r3, #4]
	strcat(front,"</head>");
 8001c72:	4834      	ldr	r0, [pc, #208]	; (8001d44 <frottemp+0x210>)
 8001c74:	f7fe fab6 	bl	80001e4 <strlen>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b31      	ldr	r3, [pc, #196]	; (8001d44 <frottemp+0x210>)
 8001c7e:	4413      	add	r3, r2
 8001c80:	4939      	ldr	r1, [pc, #228]	; (8001d68 <frottemp+0x234>)
 8001c82:	461a      	mov	r2, r3
 8001c84:	460b      	mov	r3, r1
 8001c86:	cb03      	ldmia	r3!, {r0, r1}
 8001c88:	6010      	str	r0, [r2, #0]
 8001c8a:	6051      	str	r1, [r2, #4]
	strcat(front,"<body>");
 8001c8c:	482d      	ldr	r0, [pc, #180]	; (8001d44 <frottemp+0x210>)
 8001c8e:	f7fe faa9 	bl	80001e4 <strlen>
 8001c92:	4603      	mov	r3, r0
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b2b      	ldr	r3, [pc, #172]	; (8001d44 <frottemp+0x210>)
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a34      	ldr	r2, [pc, #208]	; (8001d6c <frottemp+0x238>)
 8001c9c:	6810      	ldr	r0, [r2, #0]
 8001c9e:	6018      	str	r0, [r3, #0]
 8001ca0:	8891      	ldrh	r1, [r2, #4]
 8001ca2:	7992      	ldrb	r2, [r2, #6]
 8001ca4:	8099      	strh	r1, [r3, #4]
 8001ca6:	719a      	strb	r2, [r3, #6]
	strcat(front,"<h1>Auto Irrigation System</h1>");
 8001ca8:	4826      	ldr	r0, [pc, #152]	; (8001d44 <frottemp+0x210>)
 8001caa:	f7fe fa9b 	bl	80001e4 <strlen>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <frottemp+0x210>)
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4a2e      	ldr	r2, [pc, #184]	; (8001d70 <frottemp+0x23c>)
 8001cb8:	461c      	mov	r4, r3
 8001cba:	4615      	mov	r5, r2
 8001cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cbe:	6020      	str	r0, [r4, #0]
 8001cc0:	6061      	str	r1, [r4, #4]
 8001cc2:	60a2      	str	r2, [r4, #8]
 8001cc4:	60e3      	str	r3, [r4, #12]
 8001cc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cc8:	6120      	str	r0, [r4, #16]
 8001cca:	6161      	str	r1, [r4, #20]
 8001ccc:	61a2      	str	r2, [r4, #24]
 8001cce:	61e3      	str	r3, [r4, #28]

    strcat(front,"<form action=\"http://192.168.0.116\" method=\"GET\">");
 8001cd0:	481c      	ldr	r0, [pc, #112]	; (8001d44 <frottemp+0x210>)
 8001cd2:	f7fe fa87 	bl	80001e4 <strlen>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <frottemp+0x210>)
 8001cdc:	4413      	add	r3, r2
 8001cde:	4a25      	ldr	r2, [pc, #148]	; (8001d74 <frottemp+0x240>)
 8001ce0:	4614      	mov	r4, r2
 8001ce2:	469c      	mov	ip, r3
 8001ce4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001ce8:	4665      	mov	r5, ip
 8001cea:	4626      	mov	r6, r4
 8001cec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001cee:	6028      	str	r0, [r5, #0]
 8001cf0:	6069      	str	r1, [r5, #4]
 8001cf2:	60aa      	str	r2, [r5, #8]
 8001cf4:	60eb      	str	r3, [r5, #12]
 8001cf6:	3410      	adds	r4, #16
 8001cf8:	f10c 0c10 	add.w	ip, ip, #16
 8001cfc:	4574      	cmp	r4, lr
 8001cfe:	d1f3      	bne.n	8001ce8 <frottemp+0x1b4>
 8001d00:	4662      	mov	r2, ip
 8001d02:	4623      	mov	r3, r4
 8001d04:	881b      	ldrh	r3, [r3, #0]
 8001d06:	8013      	strh	r3, [r2, #0]
	strcat(front,"<button name = \"control\" type = \"submit\" value = \"add\">add water</button>");
 8001d08:	480e      	ldr	r0, [pc, #56]	; (8001d44 <frottemp+0x210>)
 8001d0a:	f7fe fa6b 	bl	80001e4 <strlen>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <frottemp+0x210>)
 8001d14:	4413      	add	r3, r2
 8001d16:	4a18      	ldr	r2, [pc, #96]	; (8001d78 <frottemp+0x244>)
 8001d18:	4618      	mov	r0, r3
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	234a      	movs	r3, #74	; 0x4a
 8001d1e:	461a      	mov	r2, r3
 8001d20:	f006 fcdc 	bl	80086dc <memcpy>
	strcat(front,"<button name = \"control\" type = \"submit\" value = \"spray\">spray water</button>");
 8001d24:	4807      	ldr	r0, [pc, #28]	; (8001d44 <frottemp+0x210>)
 8001d26:	f7fe fa5d 	bl	80001e4 <strlen>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <frottemp+0x210>)
 8001d30:	4413      	add	r3, r2
 8001d32:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <frottemp+0x248>)
 8001d34:	4618      	mov	r0, r3
 8001d36:	4611      	mov	r1, r2
 8001d38:	234e      	movs	r3, #78	; 0x4e
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	f006 fcce 	bl	80086dc <memcpy>
}
 8001d40:	bf00      	nop
 8001d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d44:	20013698 	.word	0x20013698
 8001d48:	08009020 	.word	0x08009020
 8001d4c:	08009030 	.word	0x08009030
 8001d50:	08009044 	.word	0x08009044
 8001d54:	0800904c 	.word	0x0800904c
 8001d58:	08009064 	.word	0x08009064
 8001d5c:	080090ac 	.word	0x080090ac
 8001d60:	080090d8 	.word	0x080090d8
 8001d64:	08009120 	.word	0x08009120
 8001d68:	08009148 	.word	0x08009148
 8001d6c:	08009150 	.word	0x08009150
 8001d70:	08009158 	.word	0x08009158
 8001d74:	08009178 	.word	0x08009178
 8001d78:	080091ac 	.word	0x080091ac
 8001d7c:	080091f8 	.word	0x080091f8

08001d80 <backtemp>:
void backtemp(){
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
    // back HTML template
	strcat(back,"</form>");
 8001d84:	4814      	ldr	r0, [pc, #80]	; (8001dd8 <backtemp+0x58>)
 8001d86:	f7fe fa2d 	bl	80001e4 <strlen>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <backtemp+0x58>)
 8001d90:	4413      	add	r3, r2
 8001d92:	4912      	ldr	r1, [pc, #72]	; (8001ddc <backtemp+0x5c>)
 8001d94:	461a      	mov	r2, r3
 8001d96:	460b      	mov	r3, r1
 8001d98:	cb03      	ldmia	r3!, {r0, r1}
 8001d9a:	6010      	str	r0, [r2, #0]
 8001d9c:	6051      	str	r1, [r2, #4]
	strcat(back,"</body>");
 8001d9e:	480e      	ldr	r0, [pc, #56]	; (8001dd8 <backtemp+0x58>)
 8001da0:	f7fe fa20 	bl	80001e4 <strlen>
 8001da4:	4603      	mov	r3, r0
 8001da6:	461a      	mov	r2, r3
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <backtemp+0x58>)
 8001daa:	4413      	add	r3, r2
 8001dac:	490c      	ldr	r1, [pc, #48]	; (8001de0 <backtemp+0x60>)
 8001dae:	461a      	mov	r2, r3
 8001db0:	460b      	mov	r3, r1
 8001db2:	cb03      	ldmia	r3!, {r0, r1}
 8001db4:	6010      	str	r0, [r2, #0]
 8001db6:	6051      	str	r1, [r2, #4]
	strcat(back,"</html>");
 8001db8:	4807      	ldr	r0, [pc, #28]	; (8001dd8 <backtemp+0x58>)
 8001dba:	f7fe fa13 	bl	80001e4 <strlen>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <backtemp+0x58>)
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4907      	ldr	r1, [pc, #28]	; (8001de4 <backtemp+0x64>)
 8001dc8:	461a      	mov	r2, r3
 8001dca:	460b      	mov	r3, r1
 8001dcc:	cb03      	ldmia	r3!, {r0, r1}
 8001dce:	6010      	str	r0, [r2, #0]
 8001dd0:	6051      	str	r1, [r2, #4]
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2001349c 	.word	0x2001349c
 8001ddc:	08009248 	.word	0x08009248
 8001de0:	08009250 	.word	0x08009250
 8001de4:	08009258 	.word	0x08009258

08001de8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a04      	ldr	r2, [pc, #16]	; (8001e08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d101      	bne.n	8001dfe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001dfa:	f000 fc0f 	bl	800261c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40001000 	.word	0x40001000

08001e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e10:	b672      	cpsid	i
}
 8001e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <Error_Handler+0x8>
	...

08001e18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	4a0f      	ldr	r2, [pc, #60]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	603b      	str	r3, [r7, #0]
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	4a08      	ldr	r2, [pc, #32]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e48:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <HAL_MspInit+0x4c>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800

08001e68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	; 0x28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1b      	ldr	r2, [pc, #108]	; (8001ef4 <HAL_ADC_MspInit+0x8c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d12f      	bne.n	8001eea <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	4a19      	ldr	r2, [pc, #100]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e98:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9a:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <HAL_ADC_MspInit+0x90>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ece:	f107 0314 	add.w	r3, r7, #20
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4809      	ldr	r0, [pc, #36]	; (8001efc <HAL_ADC_MspInit+0x94>)
 8001ed6:	f001 f973 	bl	80031c0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	2012      	movs	r0, #18
 8001ee0:	f001 f944 	bl	800316c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ee4:	2012      	movs	r0, #18
 8001ee6:	f001 f95d 	bl	80031a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001eea:	bf00      	nop
 8001eec:	3728      	adds	r7, #40	; 0x28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40012000 	.word	0x40012000
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020000 	.word	0x40020000

08001f00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	; 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a19      	ldr	r2, [pc, #100]	; (8001f84 <HAL_SPI_MspInit+0x84>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12b      	bne.n	8001f7a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	4b18      	ldr	r3, [pc, #96]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2a:	4a17      	ldr	r2, [pc, #92]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f30:	6453      	str	r3, [r2, #68]	; 0x44
 8001f32:	4b15      	ldr	r3, [pc, #84]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a10      	ldr	r2, [pc, #64]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <HAL_SPI_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f5a:	23e0      	movs	r3, #224	; 0xe0
 8001f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f66:	2303      	movs	r3, #3
 8001f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f6a:	2305      	movs	r3, #5
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4805      	ldr	r0, [pc, #20]	; (8001f8c <HAL_SPI_MspInit+0x8c>)
 8001f76:	f001 f923 	bl	80031c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	; 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40013000 	.word	0x40013000
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa0:	d116      	bne.n	8001fd0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	4b16      	ldr	r3, [pc, #88]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	4a15      	ldr	r2, [pc, #84]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fac:	f043 0301 	orr.w	r3, r3, #1
 8001fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb2:	4b13      	ldr	r3, [pc, #76]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	201c      	movs	r0, #28
 8001fc4:	f001 f8d2 	bl	800316c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fc8:	201c      	movs	r0, #28
 8001fca:	f001 f8eb 	bl	80031a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001fce:	e012      	b.n	8001ff6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <HAL_TIM_Base_MspInit+0x74>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d10d      	bne.n	8001ff6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	4b08      	ldr	r3, [pc, #32]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <HAL_TIM_Base_MspInit+0x70>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
}
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800
 8002004:	40000400 	.word	0x40000400

08002008 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 030c 	add.w	r3, r7, #12
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002028:	d11d      	bne.n	8002066 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <HAL_TIM_MspPostInit+0x68>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a0f      	ldr	r2, [pc, #60]	; (8002070 <HAL_TIM_MspPostInit+0x68>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <HAL_TIM_MspPostInit+0x68>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002046:	2301      	movs	r3, #1
 8002048:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002056:	2301      	movs	r3, #1
 8002058:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205a:	f107 030c 	add.w	r3, r7, #12
 800205e:	4619      	mov	r1, r3
 8002060:	4804      	ldr	r0, [pc, #16]	; (8002074 <HAL_TIM_MspPostInit+0x6c>)
 8002062:	f001 f8ad 	bl	80031c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002066:	bf00      	nop
 8002068:	3720      	adds	r7, #32
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023800 	.word	0x40023800
 8002074:	40020000 	.word	0x40020000

08002078 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b08a      	sub	sp, #40	; 0x28
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a19      	ldr	r2, [pc, #100]	; (80020fc <HAL_UART_MspInit+0x84>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d12c      	bne.n	80020f4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	4b18      	ldr	r3, [pc, #96]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a2:	4a17      	ldr	r2, [pc, #92]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020a8:	6413      	str	r3, [r2, #64]	; 0x40
 80020aa:	4b15      	ldr	r3, [pc, #84]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	4b11      	ldr	r3, [pc, #68]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a10      	ldr	r2, [pc, #64]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <HAL_UART_MspInit+0x88>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d8:	2302      	movs	r3, #2
 80020da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e0:	2303      	movs	r3, #3
 80020e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020e4:	2307      	movs	r3, #7
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e8:	f107 0314 	add.w	r3, r7, #20
 80020ec:	4619      	mov	r1, r3
 80020ee:	4805      	ldr	r0, [pc, #20]	; (8002104 <HAL_UART_MspInit+0x8c>)
 80020f0:	f001 f866 	bl	80031c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80020f4:	bf00      	nop
 80020f6:	3728      	adds	r7, #40	; 0x28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40004800 	.word	0x40004800
 8002100:	40023800 	.word	0x40023800
 8002104:	40020400 	.word	0x40020400

08002108 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08c      	sub	sp, #48	; 0x30
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002114:	2300      	movs	r3, #0
 8002116:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002118:	2200      	movs	r2, #0
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	2036      	movs	r0, #54	; 0x36
 800211e:	f001 f825 	bl	800316c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002122:	2036      	movs	r0, #54	; 0x36
 8002124:	f001 f83e 	bl	80031a4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002128:	2300      	movs	r3, #0
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	4b1f      	ldr	r3, [pc, #124]	; (80021ac <HAL_InitTick+0xa4>)
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	4a1e      	ldr	r2, [pc, #120]	; (80021ac <HAL_InitTick+0xa4>)
 8002132:	f043 0310 	orr.w	r3, r3, #16
 8002136:	6413      	str	r3, [r2, #64]	; 0x40
 8002138:	4b1c      	ldr	r3, [pc, #112]	; (80021ac <HAL_InitTick+0xa4>)
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002144:	f107 0210 	add.w	r2, r7, #16
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4611      	mov	r1, r2
 800214e:	4618      	mov	r0, r3
 8002150:	f001 fe60 	bl	8003e14 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002154:	f001 fe36 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8002158:	4603      	mov	r3, r0
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800215e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002160:	4a13      	ldr	r2, [pc, #76]	; (80021b0 <HAL_InitTick+0xa8>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	0c9b      	lsrs	r3, r3, #18
 8002168:	3b01      	subs	r3, #1
 800216a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800216c:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <HAL_InitTick+0xac>)
 800216e:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <HAL_InitTick+0xb0>)
 8002170:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002172:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <HAL_InitTick+0xac>)
 8002174:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002178:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800217a:	4a0e      	ldr	r2, [pc, #56]	; (80021b4 <HAL_InitTick+0xac>)
 800217c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800217e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <HAL_InitTick+0xac>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_InitTick+0xac>)
 8002188:	2200      	movs	r2, #0
 800218a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800218c:	4809      	ldr	r0, [pc, #36]	; (80021b4 <HAL_InitTick+0xac>)
 800218e:	f002 f969 	bl	8004464 <HAL_TIM_Base_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d104      	bne.n	80021a2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002198:	4806      	ldr	r0, [pc, #24]	; (80021b4 <HAL_InitTick+0xac>)
 800219a:	f002 fa1b 	bl	80045d4 <HAL_TIM_Base_Start_IT>
 800219e:	4603      	mov	r3, r0
 80021a0:	e000      	b.n	80021a4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3730      	adds	r7, #48	; 0x30
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40023800 	.word	0x40023800
 80021b0:	431bde83 	.word	0x431bde83
 80021b4:	20013dbc 	.word	0x20013dbc
 80021b8:	40001000 	.word	0x40001000

080021bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <NMI_Handler+0x4>

080021c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <HardFault_Handler+0x4>

080021c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <MemManage_Handler+0x4>

080021ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <UsageFault_Handler+0x4>

080021da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021ec:	4802      	ldr	r0, [pc, #8]	; (80021f8 <ADC_IRQHandler+0x10>)
 80021ee:	f000 fb7b 	bl	80028e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20013890 	.word	0x20013890

080021fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002200:	4802      	ldr	r0, [pc, #8]	; (800220c <TIM2_IRQHandler+0x10>)
 8002202:	f002 fb79 	bl	80048f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20013d74 	.word	0x20013d74

08002210 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002214:	4802      	ldr	r0, [pc, #8]	; (8002220 <TIM6_DAC_IRQHandler+0x10>)
 8002216:	f002 fb6f 	bl	80048f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20013dbc 	.word	0x20013dbc

08002224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800222c:	4a14      	ldr	r2, [pc, #80]	; (8002280 <_sbrk+0x5c>)
 800222e:	4b15      	ldr	r3, [pc, #84]	; (8002284 <_sbrk+0x60>)
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002238:	4b13      	ldr	r3, [pc, #76]	; (8002288 <_sbrk+0x64>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d102      	bne.n	8002246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002240:	4b11      	ldr	r3, [pc, #68]	; (8002288 <_sbrk+0x64>)
 8002242:	4a12      	ldr	r2, [pc, #72]	; (800228c <_sbrk+0x68>)
 8002244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002246:	4b10      	ldr	r3, [pc, #64]	; (8002288 <_sbrk+0x64>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	429a      	cmp	r2, r3
 8002252:	d207      	bcs.n	8002264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002254:	f006 fa18 	bl	8008688 <__errno>
 8002258:	4603      	mov	r3, r0
 800225a:	220c      	movs	r2, #12
 800225c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
 8002262:	e009      	b.n	8002278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002264:	4b08      	ldr	r3, [pc, #32]	; (8002288 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800226a:	4b07      	ldr	r3, [pc, #28]	; (8002288 <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	4a05      	ldr	r2, [pc, #20]	; (8002288 <_sbrk+0x64>)
 8002274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002276:	68fb      	ldr	r3, [r7, #12]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20020000 	.word	0x20020000
 8002284:	00000400 	.word	0x00000400
 8002288:	200000c4 	.word	0x200000c4
 800228c:	20013e60 	.word	0x20013e60

08002290 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <SystemInit+0x20>)
 8002296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229a:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <SystemInit+0x20>)
 800229c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <setup_server>:
/******************************************************************************
 * User API
 ******************************************************************************/

void setup_server(uint8_t macAddress[], uint8_t ipAddress[], uint16_t port)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	4613      	mov	r3, r2
 80022c0:	80fb      	strh	r3, [r7, #6]
	_port = port;
 80022c2:	4a22      	ldr	r2, [pc, #136]	; (800234c <setup_server+0x98>)
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	8013      	strh	r3, [r2, #0]
    enc28j60Init(macAddress);
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	f7fe fad3 	bl	8000874 <enc28j60Init>
    enc28j60clkout(2); // change clkout from 6.25MHz to 12.5MHz
 80022ce:	2002      	movs	r0, #2
 80022d0:	f7fe fabf 	bl	8000852 <enc28j60clkout>
    HAL_Delay(10);
 80022d4:	200a      	movs	r0, #10
 80022d6:	f000 f9c1 	bl	800265c <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x880);
 80022da:	f44f 6108 	mov.w	r1, #2176	; 0x880
 80022de:	2014      	movs	r0, #20
 80022e0:	f7fe fa8b 	bl	80007fa <enc28j60PhyWrite>
	HAL_Delay(500);
 80022e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022e8:	f000 f9b8 	bl	800265c <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x990);
 80022ec:	f44f 6119 	mov.w	r1, #2448	; 0x990
 80022f0:	2014      	movs	r0, #20
 80022f2:	f7fe fa82 	bl	80007fa <enc28j60PhyWrite>
	HAL_Delay(500);
 80022f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022fa:	f000 f9af 	bl	800265c <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x880);
 80022fe:	f44f 6108 	mov.w	r1, #2176	; 0x880
 8002302:	2014      	movs	r0, #20
 8002304:	f7fe fa79 	bl	80007fa <enc28j60PhyWrite>
	HAL_Delay(500);
 8002308:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800230c:	f000 f9a6 	bl	800265c <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x990);
 8002310:	f44f 6119 	mov.w	r1, #2448	; 0x990
 8002314:	2014      	movs	r0, #20
 8002316:	f7fe fa70 	bl	80007fa <enc28j60PhyWrite>
	HAL_Delay(500);
 800231a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800231e:	f000 f99d 	bl	800265c <HAL_Delay>
    enc28j60PhyWrite(PHLCON,0x476);
 8002322:	f240 4176 	movw	r1, #1142	; 0x476
 8002326:	2014      	movs	r0, #20
 8002328:	f7fe fa67 	bl	80007fa <enc28j60PhyWrite>
    HAL_Delay(500);
 800232c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002330:	f000 f994 	bl	800265c <HAL_Delay>
    init_ip_arp_udp_tcp(macAddress, ipAddress, _port);
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <setup_server+0x98>)
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	461a      	mov	r2, r3
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f7fe fc70 	bl	8000c24 <init_ip_arp_udp_tcp>
}
 8002344:	bf00      	nop
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	2001364a 	.word	0x2001364a

08002350 <serviceRequest>:


char* serviceRequest()
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
	uint16_t dat_p;
	plen = enc28j60PacketReceive(BUFFER_SIZE, buf);
 8002356:	4964      	ldr	r1, [pc, #400]	; (80024e8 <serviceRequest+0x198>)
 8002358:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800235c:	f7fe fb82 	bl	8000a64 <enc28j60PacketReceive>
 8002360:	4603      	mov	r3, r0
 8002362:	461a      	mov	r2, r3
 8002364:	4b61      	ldr	r3, [pc, #388]	; (80024ec <serviceRequest+0x19c>)
 8002366:	801a      	strh	r2, [r3, #0]

	/*plen will ne unequal to zero if there is a valid packet (without crc error) */
	if(plen!=0)
 8002368:	4b60      	ldr	r3, [pc, #384]	; (80024ec <serviceRequest+0x19c>)
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80b7 	beq.w	80024e0 <serviceRequest+0x190>
	{
		// arp is broadcast if unknown but a host may also verify the mac address by sending it to a unicast address.
	    if (eth_type_is_arp_and_my_ip(buf, plen))
 8002372:	4b5e      	ldr	r3, [pc, #376]	; (80024ec <serviceRequest+0x19c>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	485b      	ldr	r0, [pc, #364]	; (80024e8 <serviceRequest+0x198>)
 800237a:	f7fe fc8b 	bl	8000c94 <eth_type_is_arp_and_my_ip>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d004      	beq.n	800238e <serviceRequest+0x3e>
		{
	      make_arp_answer_from_request(buf);
 8002384:	4858      	ldr	r0, [pc, #352]	; (80024e8 <serviceRequest+0x198>)
 8002386:	f7fe fe27 	bl	8000fd8 <make_arp_answer_from_request>
	      return 0;
 800238a:	2300      	movs	r3, #0
 800238c:	e0a8      	b.n	80024e0 <serviceRequest+0x190>
	    }
	    // check if ip packets are for us:
	    if (eth_type_is_ip_and_my_ip(buf, plen) == 0)
 800238e:	4b57      	ldr	r3, [pc, #348]	; (80024ec <serviceRequest+0x19c>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	4619      	mov	r1, r3
 8002394:	4854      	ldr	r0, [pc, #336]	; (80024e8 <serviceRequest+0x198>)
 8002396:	f7fe fcb3 	bl	8000d00 <eth_type_is_ip_and_my_ip>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <serviceRequest+0x54>
	 	{
	      return 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	e09d      	b.n	80024e0 <serviceRequest+0x190>
	    }
	    if (buf[IP_PROTO_P]==IP_PROTO_ICMP_V && buf[ICMP_TYPE_P]==ICMP_TYPE_ECHOREQUEST_V)
 80023a4:	4b50      	ldr	r3, [pc, #320]	; (80024e8 <serviceRequest+0x198>)
 80023a6:	7ddb      	ldrb	r3, [r3, #23]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d10c      	bne.n	80023c6 <serviceRequest+0x76>
 80023ac:	4b4e      	ldr	r3, [pc, #312]	; (80024e8 <serviceRequest+0x198>)
 80023ae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023b2:	2b08      	cmp	r3, #8
 80023b4:	d107      	bne.n	80023c6 <serviceRequest+0x76>
		{
	      make_echo_reply_from_request(buf, plen);
 80023b6:	4b4d      	ldr	r3, [pc, #308]	; (80024ec <serviceRequest+0x19c>)
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	4619      	mov	r1, r3
 80023bc:	484a      	ldr	r0, [pc, #296]	; (80024e8 <serviceRequest+0x198>)
 80023be:	f7fe fe63 	bl	8001088 <make_echo_reply_from_request>
	      return 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	e08c      	b.n	80024e0 <serviceRequest+0x190>
	    }
	    // tcp port www start, compare only the lower byte
	    if (buf[IP_PROTO_P]==IP_PROTO_TCP_V&&buf[TCP_DST_PORT_H_P]==0&&buf[TCP_DST_PORT_L_P] == _port)
 80023c6:	4b48      	ldr	r3, [pc, #288]	; (80024e8 <serviceRequest+0x198>)
 80023c8:	7ddb      	ldrb	r3, [r3, #23]
 80023ca:	2b06      	cmp	r3, #6
 80023cc:	f040 8088 	bne.w	80024e0 <serviceRequest+0x190>
 80023d0:	4b45      	ldr	r3, [pc, #276]	; (80024e8 <serviceRequest+0x198>)
 80023d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f040 8082 	bne.w	80024e0 <serviceRequest+0x190>
 80023dc:	4b42      	ldr	r3, [pc, #264]	; (80024e8 <serviceRequest+0x198>)
 80023de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	4b42      	ldr	r3, [pc, #264]	; (80024f0 <serviceRequest+0x1a0>)
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d179      	bne.n	80024e0 <serviceRequest+0x190>
		{
	    	if (buf[TCP_FLAGS_P] & TCP_FLAGS_SYN_V)
 80023ec:	4b3e      	ldr	r3, [pc, #248]	; (80024e8 <serviceRequest+0x198>)
 80023ee:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d004      	beq.n	8002404 <serviceRequest+0xb4>
			{
	         	make_tcp_synack_from_syn(buf); // make_tcp_synack_from_syn does already send the syn,ack
 80023fa:	483b      	ldr	r0, [pc, #236]	; (80024e8 <serviceRequest+0x198>)
 80023fc:	f7fe fe70 	bl	80010e0 <make_tcp_synack_from_syn>
	         	return 0;
 8002400:	2300      	movs	r3, #0
 8002402:	e06d      	b.n	80024e0 <serviceRequest+0x190>
	      	}
	      	if (buf[TCP_FLAGS_P] & TCP_FLAGS_ACK_V)
 8002404:	4b38      	ldr	r3, [pc, #224]	; (80024e8 <serviceRequest+0x198>)
 8002406:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d066      	beq.n	80024e0 <serviceRequest+0x190>
			{
	        	init_len_info(buf); // init some data structures
 8002412:	4835      	ldr	r0, [pc, #212]	; (80024e8 <serviceRequest+0x198>)
 8002414:	f7fe feb6 	bl	8001184 <init_len_info>
	        	dat_p=get_tcp_data_pointer();
 8002418:	f7fe fe9c 	bl	8001154 <get_tcp_data_pointer>
 800241c:	4603      	mov	r3, r0
 800241e:	807b      	strh	r3, [r7, #2]
	        	if (dat_p==0)
 8002420:	887b      	ldrh	r3, [r7, #2]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10b      	bne.n	800243e <serviceRequest+0xee>
				{ // we can possibly have no data, just ack:
	          		if (buf[TCP_FLAGS_P] & TCP_FLAGS_FIN_V)
 8002426:	4b30      	ldr	r3, [pc, #192]	; (80024e8 <serviceRequest+0x198>)
 8002428:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <serviceRequest+0xea>
					{
	            		make_tcp_ack_from_any(buf);
 8002434:	482c      	ldr	r0, [pc, #176]	; (80024e8 <serviceRequest+0x198>)
 8002436:	f7fe ff0b 	bl	8001250 <make_tcp_ack_from_any>
	          		}
	          		return 0;
 800243a:	2300      	movs	r3, #0
 800243c:	e050      	b.n	80024e0 <serviceRequest+0x190>
	        	}
	        	//Verfica se n�o recebeu GET
	        	if (strncmp("GET ",(char *)&(buf[dat_p]),4)!=0)
 800243e:	887b      	ldrh	r3, [r7, #2]
 8002440:	4a29      	ldr	r2, [pc, #164]	; (80024e8 <serviceRequest+0x198>)
 8002442:	4413      	add	r3, r2
 8002444:	2204      	movs	r2, #4
 8002446:	4619      	mov	r1, r3
 8002448:	482a      	ldr	r0, [pc, #168]	; (80024f4 <serviceRequest+0x1a4>)
 800244a:	f006 f97d 	bl	8008748 <strncmp>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d015      	beq.n	8002480 <serviceRequest+0x130>
				{
	          		// head, post and other methods for possible status codes see:
	            	// http://www.w3.org/Protocols/rfc2616/rfc2616-sec10.html
	            	plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n<h1>200 OK</h1>");
 8002454:	4a28      	ldr	r2, [pc, #160]	; (80024f8 <serviceRequest+0x1a8>)
 8002456:	2100      	movs	r1, #0
 8002458:	4823      	ldr	r0, [pc, #140]	; (80024e8 <serviceRequest+0x198>)
 800245a:	f7fe fed7 	bl	800120c <fill_tcp_data>
 800245e:	4603      	mov	r3, r0
 8002460:	461a      	mov	r2, r3
 8002462:	4b22      	ldr	r3, [pc, #136]	; (80024ec <serviceRequest+0x19c>)
 8002464:	801a      	strh	r2, [r3, #0]
					plen=fill_tcp_data(buf,plen,"<h1>A</h1>");
 8002466:	4b21      	ldr	r3, [pc, #132]	; (80024ec <serviceRequest+0x19c>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	4a24      	ldr	r2, [pc, #144]	; (80024fc <serviceRequest+0x1ac>)
 800246c:	4619      	mov	r1, r3
 800246e:	481e      	ldr	r0, [pc, #120]	; (80024e8 <serviceRequest+0x198>)
 8002470:	f7fe fecc 	bl	800120c <fill_tcp_data>
 8002474:	4603      	mov	r3, r0
 8002476:	461a      	mov	r2, r3
 8002478:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <serviceRequest+0x19c>)
 800247a:	801a      	strh	r2, [r3, #0]
					respond_single();
 800247c:	f000 f86e 	bl	800255c <respond_single>
	        	}
	        	//Verifica se recebeu GET + request action
	 			if (strncmp("/",(char *)&(buf[dat_p+4]),1)==0) // was "/ " and 2
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	3304      	adds	r3, #4
 8002484:	4a18      	ldr	r2, [pc, #96]	; (80024e8 <serviceRequest+0x198>)
 8002486:	4413      	add	r3, r2
 8002488:	4a1d      	ldr	r2, [pc, #116]	; (8002500 <serviceRequest+0x1b0>)
 800248a:	7812      	ldrb	r2, [r2, #0]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d125      	bne.n	80024e0 <serviceRequest+0x190>
				{
					// Copy the request action before we overwrite it with the response
					int i = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	607b      	str	r3, [r7, #4]
					while (buf[dat_p+5+i] != ' ' && i < STR_BUFFER_SIZE)
 8002498:	e00d      	b.n	80024b6 <serviceRequest+0x166>
					{
						strbuf[i] = buf[dat_p+5+i];
 800249a:	887b      	ldrh	r3, [r7, #2]
 800249c:	1d5a      	adds	r2, r3, #5
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	4a11      	ldr	r2, [pc, #68]	; (80024e8 <serviceRequest+0x198>)
 80024a4:	5cd1      	ldrb	r1, [r2, r3]
 80024a6:	4a17      	ldr	r2, [pc, #92]	; (8002504 <serviceRequest+0x1b4>)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4413      	add	r3, r2
 80024ac:	460a      	mov	r2, r1
 80024ae:	701a      	strb	r2, [r3, #0]
						i++;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	3301      	adds	r3, #1
 80024b4:	607b      	str	r3, [r7, #4]
					while (buf[dat_p+5+i] != ' ' && i < STR_BUFFER_SIZE)
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	1d5a      	adds	r2, r3, #5
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	4a0a      	ldr	r2, [pc, #40]	; (80024e8 <serviceRequest+0x198>)
 80024c0:	5cd3      	ldrb	r3, [r2, r3]
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	d002      	beq.n	80024cc <serviceRequest+0x17c>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b7f      	cmp	r3, #127	; 0x7f
 80024ca:	dde6      	ble.n	800249a <serviceRequest+0x14a>
					}
					strbuf[i] = '\0';
 80024cc:	4a0d      	ldr	r2, [pc, #52]	; (8002504 <serviceRequest+0x1b4>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
					//plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
					//plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: application/octet-stream\r\n\r\n");
					plen = 0;
 80024d6:	4b05      	ldr	r3, [pc, #20]	; (80024ec <serviceRequest+0x19c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	801a      	strh	r2, [r3, #0]
					return (char*)strbuf;
 80024dc:	4b09      	ldr	r3, [pc, #36]	; (8002504 <serviceRequest+0x1b4>)
 80024de:	e7ff      	b.n	80024e0 <serviceRequest+0x190>
	         	}
	      }
		}
	}
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	200000c8 	.word	0x200000c8
 80024ec:	20013e04 	.word	0x20013e04
 80024f0:	2001364a 	.word	0x2001364a
 80024f4:	080092c0 	.word	0x080092c0
 80024f8:	080092c8 	.word	0x080092c8
 80024fc:	08009304 	.word	0x08009304
 8002500:	08009310 	.word	0x08009310
 8002504:	200006a8 	.word	0x200006a8

08002508 <print_text>:


void print_text(char* text)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
	int j = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]
  	while (text[j])
 8002514:	e011      	b.n	800253a <print_text+0x32>
	{
    	buf[TCP_CHECKSUM_L_P+3+plen]=text[j++];
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	60fa      	str	r2, [r7, #12]
 800251c:	461a      	mov	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	441a      	add	r2, r3
 8002522:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <print_text+0x4c>)
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	3336      	adds	r3, #54	; 0x36
 8002528:	7811      	ldrb	r1, [r2, #0]
 800252a:	4a0b      	ldr	r2, [pc, #44]	; (8002558 <print_text+0x50>)
 800252c:	54d1      	strb	r1, [r2, r3]
    	plen++;
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <print_text+0x4c>)
 8002530:	881b      	ldrh	r3, [r3, #0]
 8002532:	3301      	adds	r3, #1
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <print_text+0x4c>)
 8002538:	801a      	strh	r2, [r3, #0]
  	while (text[j])
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	4413      	add	r3, r2
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1e7      	bne.n	8002516 <print_text+0xe>
  	}
}
 8002546:	bf00      	nop
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	20013e04 	.word	0x20013e04
 8002558:	200000c8 	.word	0x200000c8

0800255c <respond_single>:
  sprintf(tempString, "%d",number);
  print_text(tempString);
}

void respond_single()
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	make_tcp_ack_from_any(buf); // send ack for http get
 8002560:	4806      	ldr	r0, [pc, #24]	; (800257c <respond_single+0x20>)
 8002562:	f7fe fe75 	bl	8001250 <make_tcp_ack_from_any>
	make_tcp_ack_with_data_single(buf,plen); // send data
 8002566:	4b06      	ldr	r3, [pc, #24]	; (8002580 <respond_single+0x24>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	4619      	mov	r1, r3
 800256c:	4803      	ldr	r0, [pc, #12]	; (800257c <respond_single+0x20>)
 800256e:	f7fe febf 	bl	80012f0 <make_tcp_ack_with_data_single>
	plen = 0;
 8002572:	4b03      	ldr	r3, [pc, #12]	; (8002580 <respond_single+0x24>)
 8002574:	2200      	movs	r2, #0
 8002576:	801a      	strh	r2, [r3, #0]
}
 8002578:	bf00      	nop
 800257a:	bd80      	pop	{r7, pc}
 800257c:	200000c8 	.word	0x200000c8
 8002580:	20013e04 	.word	0x20013e04

08002584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002588:	480d      	ldr	r0, [pc, #52]	; (80025c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800258a:	490e      	ldr	r1, [pc, #56]	; (80025c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800258c:	4a0e      	ldr	r2, [pc, #56]	; (80025c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800258e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002590:	e002      	b.n	8002598 <LoopCopyDataInit>

08002592 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002592:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002594:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002596:	3304      	adds	r3, #4

08002598 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002598:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800259a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800259c:	d3f9      	bcc.n	8002592 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800259e:	4a0b      	ldr	r2, [pc, #44]	; (80025cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025a0:	4c0b      	ldr	r4, [pc, #44]	; (80025d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025a4:	e001      	b.n	80025aa <LoopFillZerobss>

080025a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025a8:	3204      	adds	r2, #4

080025aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025ac:	d3fb      	bcc.n	80025a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80025ae:	f7ff fe6f 	bl	8002290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025b2:	f006 f86f 	bl	8008694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025b6:	f7fe fee3 	bl	8001380 <main>
  bx  lr    
 80025ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80025c8:	0800938c 	.word	0x0800938c
  ldr r2, =_sbss
 80025cc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80025d0:	20013e5c 	.word	0x20013e5c

080025d4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d4:	e7fe      	b.n	80025d4 <CAN1_RX0_IRQHandler>
	...

080025d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025dc:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <HAL_Init+0x40>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a0d      	ldr	r2, [pc, #52]	; (8002618 <HAL_Init+0x40>)
 80025e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <HAL_Init+0x40>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a0a      	ldr	r2, [pc, #40]	; (8002618 <HAL_Init+0x40>)
 80025ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025f4:	4b08      	ldr	r3, [pc, #32]	; (8002618 <HAL_Init+0x40>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a07      	ldr	r2, [pc, #28]	; (8002618 <HAL_Init+0x40>)
 80025fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002600:	2003      	movs	r0, #3
 8002602:	f000 fda8 	bl	8003156 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002606:	2000      	movs	r0, #0
 8002608:	f7ff fd7e 	bl	8002108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800260c:	f7ff fc04 	bl	8001e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40023c00 	.word	0x40023c00

0800261c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <HAL_IncTick+0x20>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_IncTick+0x24>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4413      	add	r3, r2
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <HAL_IncTick+0x24>)
 800262e:	6013      	str	r3, [r2, #0]
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	2000001c 	.word	0x2000001c
 8002640:	20013e08 	.word	0x20013e08

08002644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return uwTick;
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <HAL_GetTick+0x14>)
 800264a:	681b      	ldr	r3, [r3, #0]
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	20013e08 	.word	0x20013e08

0800265c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002664:	f7ff ffee 	bl	8002644 <HAL_GetTick>
 8002668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002674:	d005      	beq.n	8002682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002676:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <HAL_Delay+0x44>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4413      	add	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002682:	bf00      	nop
 8002684:	f7ff ffde 	bl	8002644 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	429a      	cmp	r2, r3
 8002692:	d8f7      	bhi.n	8002684 <HAL_Delay+0x28>
  {
  }
}
 8002694:	bf00      	nop
 8002696:	bf00      	nop
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	2000001c 	.word	0x2000001c

080026a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d101      	bne.n	80026ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e033      	b.n	8002722 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d109      	bne.n	80026d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff fbd0 	bl	8001e68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d118      	bne.n	8002714 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026ea:	f023 0302 	bic.w	r3, r3, #2
 80026ee:	f043 0202 	orr.w	r2, r3, #2
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fb7a 	bl	8002df0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f023 0303 	bic.w	r3, r3, #3
 800270a:	f043 0201 	orr.w	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	; 0x40
 8002712:	e001      	b.n	8002718 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800273e:	2b01      	cmp	r3, #1
 8002740:	d101      	bne.n	8002746 <HAL_ADC_Start_IT+0x1a>
 8002742:	2302      	movs	r3, #2
 8002744:	e0bd      	b.n	80028c2 <HAL_ADC_Start_IT+0x196>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b01      	cmp	r3, #1
 800275a:	d018      	beq.n	800278e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800276c:	4b58      	ldr	r3, [pc, #352]	; (80028d0 <HAL_ADC_Start_IT+0x1a4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a58      	ldr	r2, [pc, #352]	; (80028d4 <HAL_ADC_Start_IT+0x1a8>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	0c9a      	lsrs	r2, r3, #18
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002780:	e002      	b.n	8002788 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	3b01      	subs	r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f9      	bne.n	8002782 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	f040 8085 	bne.w	80028a8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027a6:	f023 0301 	bic.w	r3, r3, #1
 80027aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d007      	beq.n	80027d0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027dc:	d106      	bne.n	80027ec <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e2:	f023 0206 	bic.w	r2, r3, #6
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	645a      	str	r2, [r3, #68]	; 0x44
 80027ea:	e002      	b.n	80027f2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027fa:	4b37      	ldr	r3, [pc, #220]	; (80028d8 <HAL_ADC_Start_IT+0x1ac>)
 80027fc:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002806:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002816:	f043 0320 	orr.w	r3, r3, #32
 800281a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 031f 	and.w	r3, r3, #31
 8002824:	2b00      	cmp	r3, #0
 8002826:	d12a      	bne.n	800287e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a2b      	ldr	r2, [pc, #172]	; (80028dc <HAL_ADC_Start_IT+0x1b0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d015      	beq.n	800285e <HAL_ADC_Start_IT+0x132>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a2a      	ldr	r2, [pc, #168]	; (80028e0 <HAL_ADC_Start_IT+0x1b4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d105      	bne.n	8002848 <HAL_ADC_Start_IT+0x11c>
 800283c:	4b26      	ldr	r3, [pc, #152]	; (80028d8 <HAL_ADC_Start_IT+0x1ac>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 031f 	and.w	r3, r3, #31
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00a      	beq.n	800285e <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a25      	ldr	r2, [pc, #148]	; (80028e4 <HAL_ADC_Start_IT+0x1b8>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d136      	bne.n	80028c0 <HAL_ADC_Start_IT+0x194>
 8002852:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <HAL_ADC_Start_IT+0x1ac>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	2b00      	cmp	r3, #0
 800285c:	d130      	bne.n	80028c0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d129      	bne.n	80028c0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	e020      	b.n	80028c0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a16      	ldr	r2, [pc, #88]	; (80028dc <HAL_ADC_Start_IT+0x1b0>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d11b      	bne.n	80028c0 <HAL_ADC_Start_IT+0x194>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d114      	bne.n	80028c0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028a4:	609a      	str	r2, [r3, #8]
 80028a6:	e00b      	b.n	80028c0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f043 0210 	orr.w	r2, r3, #16
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	f043 0201 	orr.w	r2, r3, #1
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	20000014 	.word	0x20000014
 80028d4:	431bde83 	.word	0x431bde83
 80028d8:	40012300 	.word	0x40012300
 80028dc:	40012000 	.word	0x40012000
 80028e0:	40012100 	.word	0x40012100
 80028e4:	40012200 	.word	0x40012200

080028e8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	2300      	movs	r3, #0
 80028f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b02      	cmp	r3, #2
 8002904:	bf0c      	ite	eq
 8002906:	2301      	moveq	r3, #1
 8002908:	2300      	movne	r3, #0
 800290a:	b2db      	uxtb	r3, r3
 800290c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b20      	cmp	r3, #32
 800291a:	bf0c      	ite	eq
 800291c:	2301      	moveq	r3, #1
 800291e:	2300      	movne	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d049      	beq.n	80029be <HAL_ADC_IRQHandler+0xd6>
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d046      	beq.n	80029be <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002940:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d12b      	bne.n	80029ae <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800295a:	2b00      	cmp	r3, #0
 800295c:	d127      	bne.n	80029ae <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002968:	2b00      	cmp	r3, #0
 800296a:	d006      	beq.n	800297a <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002976:	2b00      	cmp	r3, #0
 8002978:	d119      	bne.n	80029ae <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0220 	bic.w	r2, r2, #32
 8002988:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d105      	bne.n	80029ae <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f043 0201 	orr.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7fe ffe2 	bl	8001978 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f06f 0212 	mvn.w	r2, #18
 80029bc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029de:	2b80      	cmp	r3, #128	; 0x80
 80029e0:	bf0c      	ite	eq
 80029e2:	2301      	moveq	r3, #1
 80029e4:	2300      	movne	r3, #0
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d057      	beq.n	8002aa0 <HAL_ADC_IRQHandler+0x1b8>
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d054      	beq.n	8002aa0 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d105      	bne.n	8002a0e <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d139      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a22:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d12b      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d124      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d11d      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d119      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685a      	ldr	r2, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a6a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d105      	bne.n	8002a90 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f043 0201 	orr.w	r2, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f000 faa9 	bl	8002fe8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f06f 020c 	mvn.w	r2, #12
 8002a9e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	bf0c      	ite	eq
 8002aae:	2301      	moveq	r3, #1
 8002ab0:	2300      	movne	r3, #0
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ac0:	2b40      	cmp	r3, #64	; 0x40
 8002ac2:	bf0c      	ite	eq
 8002ac4:	2301      	moveq	r3, #1
 8002ac6:	2300      	movne	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d017      	beq.n	8002b02 <HAL_ADC_IRQHandler+0x21a>
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d014      	beq.n	8002b02 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d10d      	bne.n	8002b02 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f846 	bl	8002b84 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0201 	mvn.w	r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0320 	and.w	r3, r3, #32
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	bf0c      	ite	eq
 8002b10:	2301      	moveq	r3, #1
 8002b12:	2300      	movne	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b22:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b26:	bf0c      	ite	eq
 8002b28:	2301      	moveq	r3, #1
 8002b2a:	2300      	movne	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d015      	beq.n	8002b62 <HAL_ADC_IRQHandler+0x27a>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d012      	beq.n	8002b62 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b40:	f043 0202 	orr.w	r2, r3, #2
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f06f 0220 	mvn.w	r2, #32
 8002b50:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 f820 	bl	8002b98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f06f 0220 	mvn.w	r2, #32
 8002b60:	601a      	str	r2, [r3, #0]
  }
}
 8002b62:	bf00      	nop
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADC_ConfigChannel+0x1c>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e105      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x228>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b09      	cmp	r3, #9
 8002bd6:	d925      	bls.n	8002c24 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68d9      	ldr	r1, [r3, #12]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	3b1e      	subs	r3, #30
 8002bee:	2207      	movs	r2, #7
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43da      	mvns	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	400a      	ands	r2, r1
 8002bfc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68d9      	ldr	r1, [r3, #12]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	4603      	mov	r3, r0
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4403      	add	r3, r0
 8002c16:	3b1e      	subs	r3, #30
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	60da      	str	r2, [r3, #12]
 8002c22:	e022      	b.n	8002c6a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6919      	ldr	r1, [r3, #16]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	461a      	mov	r2, r3
 8002c32:	4613      	mov	r3, r2
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4413      	add	r3, r2
 8002c38:	2207      	movs	r2, #7
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43da      	mvns	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	400a      	ands	r2, r1
 8002c46:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6919      	ldr	r1, [r3, #16]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4403      	add	r3, r0
 8002c60:	409a      	lsls	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b06      	cmp	r3, #6
 8002c70:	d824      	bhi.n	8002cbc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	3b05      	subs	r3, #5
 8002c84:	221f      	movs	r2, #31
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43da      	mvns	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	400a      	ands	r2, r1
 8002c92:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	3b05      	subs	r3, #5
 8002cae:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cba:	e04c      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d824      	bhi.n	8002d0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3b23      	subs	r3, #35	; 0x23
 8002cd6:	221f      	movs	r2, #31
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43da      	mvns	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	400a      	ands	r2, r1
 8002ce4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3b23      	subs	r3, #35	; 0x23
 8002d00:	fa00 f203 	lsl.w	r2, r0, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002d0c:	e023      	b.n	8002d56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3b41      	subs	r3, #65	; 0x41
 8002d20:	221f      	movs	r2, #31
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	3b41      	subs	r3, #65	; 0x41
 8002d4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d56:	4b22      	ldr	r3, [pc, #136]	; (8002de0 <HAL_ADC_ConfigChannel+0x234>)
 8002d58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a21      	ldr	r2, [pc, #132]	; (8002de4 <HAL_ADC_ConfigChannel+0x238>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d109      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x1cc>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2b12      	cmp	r3, #18
 8002d6a:	d105      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a19      	ldr	r2, [pc, #100]	; (8002de4 <HAL_ADC_ConfigChannel+0x238>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d123      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x21e>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2b10      	cmp	r3, #16
 8002d88:	d003      	beq.n	8002d92 <HAL_ADC_ConfigChannel+0x1e6>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2b11      	cmp	r3, #17
 8002d90:	d11b      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b10      	cmp	r3, #16
 8002da4:	d111      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002da6:	4b10      	ldr	r3, [pc, #64]	; (8002de8 <HAL_ADC_ConfigChannel+0x23c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a10      	ldr	r2, [pc, #64]	; (8002dec <HAL_ADC_ConfigChannel+0x240>)
 8002dac:	fba2 2303 	umull	r2, r3, r2, r3
 8002db0:	0c9a      	lsrs	r2, r3, #18
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dbc:	e002      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f9      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3714      	adds	r7, #20
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	40012300 	.word	0x40012300
 8002de4:	40012000 	.word	0x40012000
 8002de8:	20000014 	.word	0x20000014
 8002dec:	431bde83 	.word	0x431bde83

08002df0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002df8:	4b79      	ldr	r3, [pc, #484]	; (8002fe0 <ADC_Init+0x1f0>)
 8002dfa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685a      	ldr	r2, [r3, #4]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	431a      	orrs	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6859      	ldr	r1, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	021a      	lsls	r2, r3, #8
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6859      	ldr	r1, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6899      	ldr	r1, [r3, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	4a58      	ldr	r2, [pc, #352]	; (8002fe4 <ADC_Init+0x1f4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d022      	beq.n	8002ece <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6899      	ldr	r1, [r3, #8]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002eb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6899      	ldr	r1, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	e00f      	b.n	8002eee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002edc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002eec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0202 	bic.w	r2, r2, #2
 8002efc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6899      	ldr	r1, [r3, #8]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7e1b      	ldrb	r3, [r3, #24]
 8002f08:	005a      	lsls	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d01b      	beq.n	8002f54 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f2a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685a      	ldr	r2, [r3, #4]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6859      	ldr	r1, [r3, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f46:	3b01      	subs	r3, #1
 8002f48:	035a      	lsls	r2, r3, #13
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	e007      	b.n	8002f64 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f62:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	051a      	lsls	r2, r3, #20
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6899      	ldr	r1, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fa6:	025a      	lsls	r2, r3, #9
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6899      	ldr	r1, [r3, #8]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	029a      	lsls	r2, r3, #10
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	40012300 	.word	0x40012300
 8002fe4:	0f000001 	.word	0x0f000001

08002fe8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003018:	4013      	ands	r3, r2
 800301a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003024:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800302c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800302e:	4a04      	ldr	r2, [pc, #16]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	60d3      	str	r3, [r2, #12]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003048:	4b04      	ldr	r3, [pc, #16]	; (800305c <__NVIC_GetPriorityGrouping+0x18>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	f003 0307 	and.w	r3, r3, #7
}
 8003052:	4618      	mov	r0, r3
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	2b00      	cmp	r3, #0
 8003070:	db0b      	blt.n	800308a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	f003 021f 	and.w	r2, r3, #31
 8003078:	4907      	ldr	r1, [pc, #28]	; (8003098 <__NVIC_EnableIRQ+0x38>)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	095b      	lsrs	r3, r3, #5
 8003080:	2001      	movs	r0, #1
 8003082:	fa00 f202 	lsl.w	r2, r0, r2
 8003086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000e100 	.word	0xe000e100

0800309c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	6039      	str	r1, [r7, #0]
 80030a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	db0a      	blt.n	80030c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	b2da      	uxtb	r2, r3
 80030b4:	490c      	ldr	r1, [pc, #48]	; (80030e8 <__NVIC_SetPriority+0x4c>)
 80030b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ba:	0112      	lsls	r2, r2, #4
 80030bc:	b2d2      	uxtb	r2, r2
 80030be:	440b      	add	r3, r1
 80030c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030c4:	e00a      	b.n	80030dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	4908      	ldr	r1, [pc, #32]	; (80030ec <__NVIC_SetPriority+0x50>)
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	3b04      	subs	r3, #4
 80030d4:	0112      	lsls	r2, r2, #4
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	440b      	add	r3, r1
 80030da:	761a      	strb	r2, [r3, #24]
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	e000e100 	.word	0xe000e100
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b089      	sub	sp, #36	; 0x24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f1c3 0307 	rsb	r3, r3, #7
 800310a:	2b04      	cmp	r3, #4
 800310c:	bf28      	it	cs
 800310e:	2304      	movcs	r3, #4
 8003110:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	3304      	adds	r3, #4
 8003116:	2b06      	cmp	r3, #6
 8003118:	d902      	bls.n	8003120 <NVIC_EncodePriority+0x30>
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3b03      	subs	r3, #3
 800311e:	e000      	b.n	8003122 <NVIC_EncodePriority+0x32>
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	f04f 32ff 	mov.w	r2, #4294967295
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	43da      	mvns	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	401a      	ands	r2, r3
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003138:	f04f 31ff 	mov.w	r1, #4294967295
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	43d9      	mvns	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003148:	4313      	orrs	r3, r2
         );
}
 800314a:	4618      	mov	r0, r3
 800314c:	3724      	adds	r7, #36	; 0x24
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff ff4c 	bl	8002ffc <__NVIC_SetPriorityGrouping>
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800317a:	2300      	movs	r3, #0
 800317c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800317e:	f7ff ff61 	bl	8003044 <__NVIC_GetPriorityGrouping>
 8003182:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	68b9      	ldr	r1, [r7, #8]
 8003188:	6978      	ldr	r0, [r7, #20]
 800318a:	f7ff ffb1 	bl	80030f0 <NVIC_EncodePriority>
 800318e:	4602      	mov	r2, r0
 8003190:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff ff80 	bl	800309c <__NVIC_SetPriority>
}
 800319c:	bf00      	nop
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	4603      	mov	r3, r0
 80031ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff ff54 	bl	8003060 <__NVIC_EnableIRQ>
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b089      	sub	sp, #36	; 0x24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	61fb      	str	r3, [r7, #28]
 80031da:	e16b      	b.n	80034b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031dc:	2201      	movs	r2, #1
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	4013      	ands	r3, r2
 80031ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	f040 815a 	bne.w	80034ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b01      	cmp	r3, #1
 8003204:	d005      	beq.n	8003212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800320e:	2b02      	cmp	r3, #2
 8003210:	d130      	bne.n	8003274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	2203      	movs	r2, #3
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4313      	orrs	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	091b      	lsrs	r3, r3, #4
 800325e:	f003 0201 	and.w	r2, r3, #1
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	2b03      	cmp	r3, #3
 800327e:	d017      	beq.n	80032b0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	2203      	movs	r2, #3
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	43db      	mvns	r3, r3
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	4013      	ands	r3, r2
 8003296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d123      	bne.n	8003304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	08da      	lsrs	r2, r3, #3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3208      	adds	r2, #8
 80032c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	220f      	movs	r2, #15
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	08da      	lsrs	r2, r3, #3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	3208      	adds	r2, #8
 80032fe:	69b9      	ldr	r1, [r7, #24]
 8003300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	2203      	movs	r2, #3
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0203 	and.w	r2, r3, #3
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80b4 	beq.w	80034ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	4b60      	ldr	r3, [pc, #384]	; (80034cc <HAL_GPIO_Init+0x30c>)
 800334c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334e:	4a5f      	ldr	r2, [pc, #380]	; (80034cc <HAL_GPIO_Init+0x30c>)
 8003350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003354:	6453      	str	r3, [r2, #68]	; 0x44
 8003356:	4b5d      	ldr	r3, [pc, #372]	; (80034cc <HAL_GPIO_Init+0x30c>)
 8003358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003362:	4a5b      	ldr	r2, [pc, #364]	; (80034d0 <HAL_GPIO_Init+0x310>)
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	089b      	lsrs	r3, r3, #2
 8003368:	3302      	adds	r3, #2
 800336a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	220f      	movs	r2, #15
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a52      	ldr	r2, [pc, #328]	; (80034d4 <HAL_GPIO_Init+0x314>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d02b      	beq.n	80033e6 <HAL_GPIO_Init+0x226>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a51      	ldr	r2, [pc, #324]	; (80034d8 <HAL_GPIO_Init+0x318>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d025      	beq.n	80033e2 <HAL_GPIO_Init+0x222>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a50      	ldr	r2, [pc, #320]	; (80034dc <HAL_GPIO_Init+0x31c>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d01f      	beq.n	80033de <HAL_GPIO_Init+0x21e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a4f      	ldr	r2, [pc, #316]	; (80034e0 <HAL_GPIO_Init+0x320>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d019      	beq.n	80033da <HAL_GPIO_Init+0x21a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a4e      	ldr	r2, [pc, #312]	; (80034e4 <HAL_GPIO_Init+0x324>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d013      	beq.n	80033d6 <HAL_GPIO_Init+0x216>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a4d      	ldr	r2, [pc, #308]	; (80034e8 <HAL_GPIO_Init+0x328>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00d      	beq.n	80033d2 <HAL_GPIO_Init+0x212>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a4c      	ldr	r2, [pc, #304]	; (80034ec <HAL_GPIO_Init+0x32c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d007      	beq.n	80033ce <HAL_GPIO_Init+0x20e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a4b      	ldr	r2, [pc, #300]	; (80034f0 <HAL_GPIO_Init+0x330>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d101      	bne.n	80033ca <HAL_GPIO_Init+0x20a>
 80033c6:	2307      	movs	r3, #7
 80033c8:	e00e      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033ca:	2308      	movs	r3, #8
 80033cc:	e00c      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033ce:	2306      	movs	r3, #6
 80033d0:	e00a      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033d2:	2305      	movs	r3, #5
 80033d4:	e008      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033d6:	2304      	movs	r3, #4
 80033d8:	e006      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033da:	2303      	movs	r3, #3
 80033dc:	e004      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033de:	2302      	movs	r3, #2
 80033e0:	e002      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <HAL_GPIO_Init+0x228>
 80033e6:	2300      	movs	r3, #0
 80033e8:	69fa      	ldr	r2, [r7, #28]
 80033ea:	f002 0203 	and.w	r2, r2, #3
 80033ee:	0092      	lsls	r2, r2, #2
 80033f0:	4093      	lsls	r3, r2
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033f8:	4935      	ldr	r1, [pc, #212]	; (80034d0 <HAL_GPIO_Init+0x310>)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	3302      	adds	r3, #2
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003406:	4b3b      	ldr	r3, [pc, #236]	; (80034f4 <HAL_GPIO_Init+0x334>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	43db      	mvns	r3, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4013      	ands	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800342a:	4a32      	ldr	r2, [pc, #200]	; (80034f4 <HAL_GPIO_Init+0x334>)
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003430:	4b30      	ldr	r3, [pc, #192]	; (80034f4 <HAL_GPIO_Init+0x334>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003454:	4a27      	ldr	r2, [pc, #156]	; (80034f4 <HAL_GPIO_Init+0x334>)
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800345a:	4b26      	ldr	r3, [pc, #152]	; (80034f4 <HAL_GPIO_Init+0x334>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	43db      	mvns	r3, r3
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	4013      	ands	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800347e:	4a1d      	ldr	r2, [pc, #116]	; (80034f4 <HAL_GPIO_Init+0x334>)
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003484:	4b1b      	ldr	r3, [pc, #108]	; (80034f4 <HAL_GPIO_Init+0x334>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d003      	beq.n	80034a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034a8:	4a12      	ldr	r2, [pc, #72]	; (80034f4 <HAL_GPIO_Init+0x334>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3301      	adds	r3, #1
 80034b2:	61fb      	str	r3, [r7, #28]
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	2b0f      	cmp	r3, #15
 80034b8:	f67f ae90 	bls.w	80031dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	3724      	adds	r7, #36	; 0x24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40013800 	.word	0x40013800
 80034d4:	40020000 	.word	0x40020000
 80034d8:	40020400 	.word	0x40020400
 80034dc:	40020800 	.word	0x40020800
 80034e0:	40020c00 	.word	0x40020c00
 80034e4:	40021000 	.word	0x40021000
 80034e8:	40021400 	.word	0x40021400
 80034ec:	40021800 	.word	0x40021800
 80034f0:	40021c00 	.word	0x40021c00
 80034f4:	40013c00 	.word	0x40013c00

080034f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	460b      	mov	r3, r1
 8003502:	807b      	strh	r3, [r7, #2]
 8003504:	4613      	mov	r3, r2
 8003506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003508:	787b      	ldrb	r3, [r7, #1]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800350e:	887a      	ldrh	r2, [r7, #2]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003514:	e003      	b.n	800351e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003516:	887b      	ldrh	r3, [r7, #2]
 8003518:	041a      	lsls	r2, r3, #16
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	619a      	str	r2, [r3, #24]
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e264      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d075      	beq.n	8003636 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800354a:	4ba3      	ldr	r3, [pc, #652]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 030c 	and.w	r3, r3, #12
 8003552:	2b04      	cmp	r3, #4
 8003554:	d00c      	beq.n	8003570 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003556:	4ba0      	ldr	r3, [pc, #640]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800355e:	2b08      	cmp	r3, #8
 8003560:	d112      	bne.n	8003588 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003562:	4b9d      	ldr	r3, [pc, #628]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800356a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800356e:	d10b      	bne.n	8003588 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003570:	4b99      	ldr	r3, [pc, #612]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d05b      	beq.n	8003634 <HAL_RCC_OscConfig+0x108>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d157      	bne.n	8003634 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e23f      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003590:	d106      	bne.n	80035a0 <HAL_RCC_OscConfig+0x74>
 8003592:	4b91      	ldr	r3, [pc, #580]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a90      	ldr	r2, [pc, #576]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800359c:	6013      	str	r3, [r2, #0]
 800359e:	e01d      	b.n	80035dc <HAL_RCC_OscConfig+0xb0>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035a8:	d10c      	bne.n	80035c4 <HAL_RCC_OscConfig+0x98>
 80035aa:	4b8b      	ldr	r3, [pc, #556]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a8a      	ldr	r2, [pc, #552]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	4b88      	ldr	r3, [pc, #544]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a87      	ldr	r2, [pc, #540]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	e00b      	b.n	80035dc <HAL_RCC_OscConfig+0xb0>
 80035c4:	4b84      	ldr	r3, [pc, #528]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a83      	ldr	r2, [pc, #524]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035ce:	6013      	str	r3, [r2, #0]
 80035d0:	4b81      	ldr	r3, [pc, #516]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a80      	ldr	r2, [pc, #512]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80035d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d013      	beq.n	800360c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e4:	f7ff f82e 	bl	8002644 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035ec:	f7ff f82a 	bl	8002644 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b64      	cmp	r3, #100	; 0x64
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e204      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b76      	ldr	r3, [pc, #472]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0xc0>
 800360a:	e014      	b.n	8003636 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7ff f81a 	bl	8002644 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003614:	f7ff f816 	bl	8002644 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b64      	cmp	r3, #100	; 0x64
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e1f0      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003626:	4b6c      	ldr	r3, [pc, #432]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0xe8>
 8003632:	e000      	b.n	8003636 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d063      	beq.n	800370a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003642:	4b65      	ldr	r3, [pc, #404]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00b      	beq.n	8003666 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800364e:	4b62      	ldr	r3, [pc, #392]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003656:	2b08      	cmp	r3, #8
 8003658:	d11c      	bne.n	8003694 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800365a:	4b5f      	ldr	r3, [pc, #380]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d116      	bne.n	8003694 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003666:	4b5c      	ldr	r3, [pc, #368]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_RCC_OscConfig+0x152>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d001      	beq.n	800367e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e1c4      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367e:	4b56      	ldr	r3, [pc, #344]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4952      	ldr	r1, [pc, #328]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800368e:	4313      	orrs	r3, r2
 8003690:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003692:	e03a      	b.n	800370a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d020      	beq.n	80036de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800369c:	4b4f      	ldr	r3, [pc, #316]	; (80037dc <HAL_RCC_OscConfig+0x2b0>)
 800369e:	2201      	movs	r2, #1
 80036a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a2:	f7fe ffcf 	bl	8002644 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036aa:	f7fe ffcb 	bl	8002644 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e1a5      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036bc:	4b46      	ldr	r3, [pc, #280]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c8:	4b43      	ldr	r3, [pc, #268]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	4940      	ldr	r1, [pc, #256]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	600b      	str	r3, [r1, #0]
 80036dc:	e015      	b.n	800370a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036de:	4b3f      	ldr	r3, [pc, #252]	; (80037dc <HAL_RCC_OscConfig+0x2b0>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e4:	f7fe ffae 	bl	8002644 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036ec:	f7fe ffaa 	bl	8002644 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e184      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036fe:	4b36      	ldr	r3, [pc, #216]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d030      	beq.n	8003778 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d016      	beq.n	800374c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800371e:	4b30      	ldr	r3, [pc, #192]	; (80037e0 <HAL_RCC_OscConfig+0x2b4>)
 8003720:	2201      	movs	r2, #1
 8003722:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003724:	f7fe ff8e 	bl	8002644 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372c:	f7fe ff8a 	bl	8002644 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e164      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800373e:	4b26      	ldr	r3, [pc, #152]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 8003740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0x200>
 800374a:	e015      	b.n	8003778 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800374c:	4b24      	ldr	r3, [pc, #144]	; (80037e0 <HAL_RCC_OscConfig+0x2b4>)
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003752:	f7fe ff77 	bl	8002644 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003758:	e008      	b.n	800376c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800375a:	f7fe ff73 	bl	8002644 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e14d      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800376c:	4b1a      	ldr	r3, [pc, #104]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800376e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f0      	bne.n	800375a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 80a0 	beq.w	80038c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003786:	2300      	movs	r3, #0
 8003788:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800378a:	4b13      	ldr	r3, [pc, #76]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10f      	bne.n	80037b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	60bb      	str	r3, [r7, #8]
 800379a:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80037a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037a4:	6413      	str	r3, [r2, #64]	; 0x40
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ae:	60bb      	str	r3, [r7, #8]
 80037b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037b2:	2301      	movs	r3, #1
 80037b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b6:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <HAL_RCC_OscConfig+0x2b8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d121      	bne.n	8003806 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037c2:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <HAL_RCC_OscConfig+0x2b8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a07      	ldr	r2, [pc, #28]	; (80037e4 <HAL_RCC_OscConfig+0x2b8>)
 80037c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037ce:	f7fe ff39 	bl	8002644 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d4:	e011      	b.n	80037fa <HAL_RCC_OscConfig+0x2ce>
 80037d6:	bf00      	nop
 80037d8:	40023800 	.word	0x40023800
 80037dc:	42470000 	.word	0x42470000
 80037e0:	42470e80 	.word	0x42470e80
 80037e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037e8:	f7fe ff2c 	bl	8002644 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e106      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fa:	4b85      	ldr	r3, [pc, #532]	; (8003a10 <HAL_RCC_OscConfig+0x4e4>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d106      	bne.n	800381c <HAL_RCC_OscConfig+0x2f0>
 800380e:	4b81      	ldr	r3, [pc, #516]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003812:	4a80      	ldr	r2, [pc, #512]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	6713      	str	r3, [r2, #112]	; 0x70
 800381a:	e01c      	b.n	8003856 <HAL_RCC_OscConfig+0x32a>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	2b05      	cmp	r3, #5
 8003822:	d10c      	bne.n	800383e <HAL_RCC_OscConfig+0x312>
 8003824:	4b7b      	ldr	r3, [pc, #492]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003828:	4a7a      	ldr	r2, [pc, #488]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 800382a:	f043 0304 	orr.w	r3, r3, #4
 800382e:	6713      	str	r3, [r2, #112]	; 0x70
 8003830:	4b78      	ldr	r3, [pc, #480]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003834:	4a77      	ldr	r2, [pc, #476]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6713      	str	r3, [r2, #112]	; 0x70
 800383c:	e00b      	b.n	8003856 <HAL_RCC_OscConfig+0x32a>
 800383e:	4b75      	ldr	r3, [pc, #468]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003842:	4a74      	ldr	r2, [pc, #464]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003844:	f023 0301 	bic.w	r3, r3, #1
 8003848:	6713      	str	r3, [r2, #112]	; 0x70
 800384a:	4b72      	ldr	r3, [pc, #456]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 800384c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384e:	4a71      	ldr	r2, [pc, #452]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003850:	f023 0304 	bic.w	r3, r3, #4
 8003854:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d015      	beq.n	800388a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385e:	f7fe fef1 	bl	8002644 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fe feed 	bl	8002644 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0c5      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800387c:	4b65      	ldr	r3, [pc, #404]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0ee      	beq.n	8003866 <HAL_RCC_OscConfig+0x33a>
 8003888:	e014      	b.n	80038b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388a:	f7fe fedb 	bl	8002644 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003890:	e00a      	b.n	80038a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003892:	f7fe fed7 	bl	8002644 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e0af      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038a8:	4b5a      	ldr	r3, [pc, #360]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 80038aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1ee      	bne.n	8003892 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d105      	bne.n	80038c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ba:	4b56      	ldr	r3, [pc, #344]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	4a55      	ldr	r2, [pc, #340]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 80038c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 809b 	beq.w	8003a06 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038d0:	4b50      	ldr	r3, [pc, #320]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 030c 	and.w	r3, r3, #12
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d05c      	beq.n	8003996 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d141      	bne.n	8003968 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e4:	4b4c      	ldr	r3, [pc, #304]	; (8003a18 <HAL_RCC_OscConfig+0x4ec>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ea:	f7fe feab 	bl	8002644 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f2:	f7fe fea7 	bl	8002644 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e081      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003904:	4b43      	ldr	r3, [pc, #268]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f0      	bne.n	80038f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	69da      	ldr	r2, [r3, #28]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	019b      	lsls	r3, r3, #6
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003926:	085b      	lsrs	r3, r3, #1
 8003928:	3b01      	subs	r3, #1
 800392a:	041b      	lsls	r3, r3, #16
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	061b      	lsls	r3, r3, #24
 8003934:	4937      	ldr	r1, [pc, #220]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 8003936:	4313      	orrs	r3, r2
 8003938:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800393a:	4b37      	ldr	r3, [pc, #220]	; (8003a18 <HAL_RCC_OscConfig+0x4ec>)
 800393c:	2201      	movs	r2, #1
 800393e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003940:	f7fe fe80 	bl	8002644 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003948:	f7fe fe7c 	bl	8002644 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e056      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800395a:	4b2e      	ldr	r3, [pc, #184]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f0      	beq.n	8003948 <HAL_RCC_OscConfig+0x41c>
 8003966:	e04e      	b.n	8003a06 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003968:	4b2b      	ldr	r3, [pc, #172]	; (8003a18 <HAL_RCC_OscConfig+0x4ec>)
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396e:	f7fe fe69 	bl	8002644 <HAL_GetTick>
 8003972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003974:	e008      	b.n	8003988 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003976:	f7fe fe65 	bl	8002644 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e03f      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003988:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1f0      	bne.n	8003976 <HAL_RCC_OscConfig+0x44a>
 8003994:	e037      	b.n	8003a06 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e032      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039a2:	4b1c      	ldr	r3, [pc, #112]	; (8003a14 <HAL_RCC_OscConfig+0x4e8>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d028      	beq.n	8003a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d121      	bne.n	8003a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d11a      	bne.n	8003a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039d2:	4013      	ands	r3, r2
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039da:	4293      	cmp	r3, r2
 80039dc:	d111      	bne.n	8003a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e8:	085b      	lsrs	r3, r3, #1
 80039ea:	3b01      	subs	r3, #1
 80039ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d001      	beq.n	8003a06 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e000      	b.n	8003a08 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3718      	adds	r7, #24
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	40007000 	.word	0x40007000
 8003a14:	40023800 	.word	0x40023800
 8003a18:	42470060 	.word	0x42470060

08003a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e0cc      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a30:	4b68      	ldr	r3, [pc, #416]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	683a      	ldr	r2, [r7, #0]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d90c      	bls.n	8003a58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a3e:	4b65      	ldr	r3, [pc, #404]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a46:	4b63      	ldr	r3, [pc, #396]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d001      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e0b8      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d020      	beq.n	8003aa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a70:	4b59      	ldr	r3, [pc, #356]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	4a58      	ldr	r2, [pc, #352]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d005      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a88:	4b53      	ldr	r3, [pc, #332]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	4a52      	ldr	r2, [pc, #328]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a94:	4b50      	ldr	r3, [pc, #320]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	494d      	ldr	r1, [pc, #308]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d044      	beq.n	8003b3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d107      	bne.n	8003aca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aba:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d119      	bne.n	8003afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e07f      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d003      	beq.n	8003ada <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d107      	bne.n	8003aea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ada:	4b3f      	ldr	r3, [pc, #252]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d109      	bne.n	8003afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e06f      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aea:	4b3b      	ldr	r3, [pc, #236]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e067      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003afa:	4b37      	ldr	r3, [pc, #220]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f023 0203 	bic.w	r2, r3, #3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	4934      	ldr	r1, [pc, #208]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b0c:	f7fe fd9a 	bl	8002644 <HAL_GetTick>
 8003b10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b12:	e00a      	b.n	8003b2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b14:	f7fe fd96 	bl	8002644 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e04f      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b2a:	4b2b      	ldr	r3, [pc, #172]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 020c 	and.w	r2, r3, #12
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d1eb      	bne.n	8003b14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b3c:	4b25      	ldr	r3, [pc, #148]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	683a      	ldr	r2, [r7, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d20c      	bcs.n	8003b64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b4a:	4b22      	ldr	r3, [pc, #136]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	b2d2      	uxtb	r2, r2
 8003b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e032      	b.n	8003bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b70:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	4916      	ldr	r1, [pc, #88]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d009      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b8e:	4b12      	ldr	r3, [pc, #72]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	490e      	ldr	r1, [pc, #56]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ba2:	f000 f821 	bl	8003be8 <HAL_RCC_GetSysClockFreq>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	091b      	lsrs	r3, r3, #4
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	490a      	ldr	r1, [pc, #40]	; (8003bdc <HAL_RCC_ClockConfig+0x1c0>)
 8003bb4:	5ccb      	ldrb	r3, [r1, r3]
 8003bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bba:	4a09      	ldr	r2, [pc, #36]	; (8003be0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003bbe:	4b09      	ldr	r3, [pc, #36]	; (8003be4 <HAL_RCC_ClockConfig+0x1c8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe faa0 	bl	8002108 <HAL_InitTick>

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	40023c00 	.word	0x40023c00
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	08009330 	.word	0x08009330
 8003be0:	20000014 	.word	0x20000014
 8003be4:	20000018 	.word	0x20000018

08003be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003bec:	b084      	sub	sp, #16
 8003bee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	607b      	str	r3, [r7, #4]
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c00:	4b67      	ldr	r3, [pc, #412]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 030c 	and.w	r3, r3, #12
 8003c08:	2b08      	cmp	r3, #8
 8003c0a:	d00d      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0x40>
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	f200 80bd 	bhi.w	8003d8c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <HAL_RCC_GetSysClockFreq+0x34>
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	d003      	beq.n	8003c22 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c1a:	e0b7      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c1c:	4b61      	ldr	r3, [pc, #388]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c1e:	60bb      	str	r3, [r7, #8]
       break;
 8003c20:	e0b7      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c22:	4b61      	ldr	r3, [pc, #388]	; (8003da8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003c24:	60bb      	str	r3, [r7, #8]
      break;
 8003c26:	e0b4      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c28:	4b5d      	ldr	r3, [pc, #372]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c30:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c32:	4b5b      	ldr	r3, [pc, #364]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d04d      	beq.n	8003cda <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c3e:	4b58      	ldr	r3, [pc, #352]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	099b      	lsrs	r3, r3, #6
 8003c44:	461a      	mov	r2, r3
 8003c46:	f04f 0300 	mov.w	r3, #0
 8003c4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c4e:	f04f 0100 	mov.w	r1, #0
 8003c52:	ea02 0800 	and.w	r8, r2, r0
 8003c56:	ea03 0901 	and.w	r9, r3, r1
 8003c5a:	4640      	mov	r0, r8
 8003c5c:	4649      	mov	r1, r9
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	014b      	lsls	r3, r1, #5
 8003c68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c6c:	0142      	lsls	r2, r0, #5
 8003c6e:	4610      	mov	r0, r2
 8003c70:	4619      	mov	r1, r3
 8003c72:	ebb0 0008 	subs.w	r0, r0, r8
 8003c76:	eb61 0109 	sbc.w	r1, r1, r9
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	f04f 0300 	mov.w	r3, #0
 8003c82:	018b      	lsls	r3, r1, #6
 8003c84:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c88:	0182      	lsls	r2, r0, #6
 8003c8a:	1a12      	subs	r2, r2, r0
 8003c8c:	eb63 0301 	sbc.w	r3, r3, r1
 8003c90:	f04f 0000 	mov.w	r0, #0
 8003c94:	f04f 0100 	mov.w	r1, #0
 8003c98:	00d9      	lsls	r1, r3, #3
 8003c9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c9e:	00d0      	lsls	r0, r2, #3
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	eb12 0208 	adds.w	r2, r2, r8
 8003ca8:	eb43 0309 	adc.w	r3, r3, r9
 8003cac:	f04f 0000 	mov.w	r0, #0
 8003cb0:	f04f 0100 	mov.w	r1, #0
 8003cb4:	0259      	lsls	r1, r3, #9
 8003cb6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003cba:	0250      	lsls	r0, r2, #9
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f04f 0300 	mov.w	r3, #0
 8003ccc:	f7fc fae8 	bl	80002a0 <__aeabi_uldivmod>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	e04a      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cda:	4b31      	ldr	r3, [pc, #196]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	099b      	lsrs	r3, r3, #6
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cea:	f04f 0100 	mov.w	r1, #0
 8003cee:	ea02 0400 	and.w	r4, r2, r0
 8003cf2:	ea03 0501 	and.w	r5, r3, r1
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	f04f 0300 	mov.w	r3, #0
 8003d02:	014b      	lsls	r3, r1, #5
 8003d04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d08:	0142      	lsls	r2, r0, #5
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	1b00      	subs	r0, r0, r4
 8003d10:	eb61 0105 	sbc.w	r1, r1, r5
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	018b      	lsls	r3, r1, #6
 8003d1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d22:	0182      	lsls	r2, r0, #6
 8003d24:	1a12      	subs	r2, r2, r0
 8003d26:	eb63 0301 	sbc.w	r3, r3, r1
 8003d2a:	f04f 0000 	mov.w	r0, #0
 8003d2e:	f04f 0100 	mov.w	r1, #0
 8003d32:	00d9      	lsls	r1, r3, #3
 8003d34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d38:	00d0      	lsls	r0, r2, #3
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	1912      	adds	r2, r2, r4
 8003d40:	eb45 0303 	adc.w	r3, r5, r3
 8003d44:	f04f 0000 	mov.w	r0, #0
 8003d48:	f04f 0100 	mov.w	r1, #0
 8003d4c:	0299      	lsls	r1, r3, #10
 8003d4e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d52:	0290      	lsls	r0, r2, #10
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4610      	mov	r0, r2
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f04f 0300 	mov.w	r3, #0
 8003d64:	f7fc fa9c 	bl	80002a0 <__aeabi_uldivmod>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d70:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	0c1b      	lsrs	r3, r3, #16
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	60bb      	str	r3, [r7, #8]
      break;
 8003d8a:	e002      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d8c:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003d8e:	60bb      	str	r3, [r7, #8]
      break;
 8003d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d92:	68bb      	ldr	r3, [r7, #8]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	00f42400 	.word	0x00f42400
 8003da8:	007a1200 	.word	0x007a1200

08003dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db0:	4b03      	ldr	r3, [pc, #12]	; (8003dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db2:	681b      	ldr	r3, [r3, #0]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	20000014 	.word	0x20000014

08003dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003dc8:	f7ff fff0 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	0a9b      	lsrs	r3, r3, #10
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	4903      	ldr	r1, [pc, #12]	; (8003de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dda:	5ccb      	ldrb	r3, [r1, r3]
 8003ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40023800 	.word	0x40023800
 8003de8:	08009340 	.word	0x08009340

08003dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003df0:	f7ff ffdc 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003df4:	4602      	mov	r2, r0
 8003df6:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	0b5b      	lsrs	r3, r3, #13
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	4903      	ldr	r1, [pc, #12]	; (8003e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e02:	5ccb      	ldrb	r3, [r1, r3]
 8003e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	08009340 	.word	0x08009340

08003e14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	220f      	movs	r2, #15
 8003e22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e24:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 0203 	and.w	r2, r3, #3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e30:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	; (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e48:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	08db      	lsrs	r3, r3, #3
 8003e4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e56:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <HAL_RCC_GetClockConfig+0x60>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0207 	and.w	r2, r3, #7
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	601a      	str	r2, [r3, #0]
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	40023c00 	.word	0x40023c00

08003e78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e07b      	b.n	8003f82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d108      	bne.n	8003ea4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e9a:	d009      	beq.n	8003eb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	61da      	str	r2, [r3, #28]
 8003ea2:	e005      	b.n	8003eb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d106      	bne.n	8003ed0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7fe f818 	bl	8001f00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ee6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f20:	431a      	orrs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f34:	ea42 0103 	orr.w	r1, r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	0c1b      	lsrs	r3, r3, #16
 8003f4e:	f003 0104 	and.w	r1, r3, #4
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	f003 0210 	and.w	r2, r3, #16
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	69da      	ldr	r2, [r3, #28]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b08c      	sub	sp, #48	; 0x30
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	60f8      	str	r0, [r7, #12]
 8003f92:	60b9      	str	r1, [r7, #8]
 8003f94:	607a      	str	r2, [r7, #4]
 8003f96:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_SPI_TransmitReceive+0x26>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e18a      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x33c>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fb8:	f7fe fb44 	bl	8002644 <HAL_GetTick>
 8003fbc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003fce:	887b      	ldrh	r3, [r7, #2]
 8003fd0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fd2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d00f      	beq.n	8003ffa <HAL_SPI_TransmitReceive+0x70>
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fe0:	d107      	bne.n	8003ff2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d103      	bne.n	8003ff2 <HAL_SPI_TransmitReceive+0x68>
 8003fea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d003      	beq.n	8003ffa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003ff8:	e15b      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <HAL_SPI_TransmitReceive+0x82>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_SPI_TransmitReceive+0x82>
 8004006:	887b      	ldrh	r3, [r7, #2]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d103      	bne.n	8004014 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004012:	e14e      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b04      	cmp	r3, #4
 800401e:	d003      	beq.n	8004028 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2205      	movs	r2, #5
 8004024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	887a      	ldrh	r2, [r7, #2]
 8004038:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	887a      	ldrh	r2, [r7, #2]
 800403e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	887a      	ldrh	r2, [r7, #2]
 800404a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	887a      	ldrh	r2, [r7, #2]
 8004050:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004068:	2b40      	cmp	r3, #64	; 0x40
 800406a:	d007      	beq.n	800407c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800407a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004084:	d178      	bne.n	8004178 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_SPI_TransmitReceive+0x10a>
 800408e:	8b7b      	ldrh	r3, [r7, #26]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d166      	bne.n	8004162 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	881a      	ldrh	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a4:	1c9a      	adds	r2, r3, #2
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040b8:	e053      	b.n	8004162 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d11b      	bne.n	8004100 <HAL_SPI_TransmitReceive+0x176>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <HAL_SPI_TransmitReceive+0x176>
 80040d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d113      	bne.n	8004100 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040dc:	881a      	ldrh	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e8:	1c9a      	adds	r2, r3, #2
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	3b01      	subs	r3, #1
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b01      	cmp	r3, #1
 800410c:	d119      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x1b8>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d014      	beq.n	8004142 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004122:	b292      	uxth	r2, r2
 8004124:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412a:	1c9a      	adds	r2, r3, #2
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800413e:	2301      	movs	r3, #1
 8004140:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004142:	f7fe fa7f 	bl	8002644 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800414e:	429a      	cmp	r2, r3
 8004150:	d807      	bhi.n	8004162 <HAL_SPI_TransmitReceive+0x1d8>
 8004152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d003      	beq.n	8004162 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004160:	e0a7      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004166:	b29b      	uxth	r3, r3
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1a6      	bne.n	80040ba <HAL_SPI_TransmitReceive+0x130>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004170:	b29b      	uxth	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1a1      	bne.n	80040ba <HAL_SPI_TransmitReceive+0x130>
 8004176:	e07c      	b.n	8004272 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_SPI_TransmitReceive+0x1fc>
 8004180:	8b7b      	ldrh	r3, [r7, #26]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d16b      	bne.n	800425e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	330c      	adds	r3, #12
 8004190:	7812      	ldrb	r2, [r2, #0]
 8004192:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041ac:	e057      	b.n	800425e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d11c      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x26c>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d017      	beq.n	80041f6 <HAL_SPI_TransmitReceive+0x26c>
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d114      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	330c      	adds	r3, #12
 80041d6:	7812      	ldrb	r2, [r2, #0]
 80041d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	1c5a      	adds	r2, r3, #1
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b01      	cmp	r3, #1
 8004202:	d119      	bne.n	8004238 <HAL_SPI_TransmitReceive+0x2ae>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d014      	beq.n	8004238 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68da      	ldr	r2, [r3, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004218:	b2d2      	uxtb	r2, r2
 800421a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800422a:	b29b      	uxth	r3, r3
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004234:	2301      	movs	r3, #1
 8004236:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004238:	f7fe fa04 	bl	8002644 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004244:	429a      	cmp	r2, r3
 8004246:	d803      	bhi.n	8004250 <HAL_SPI_TransmitReceive+0x2c6>
 8004248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800424a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424e:	d102      	bne.n	8004256 <HAL_SPI_TransmitReceive+0x2cc>
 8004250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004252:	2b00      	cmp	r3, #0
 8004254:	d103      	bne.n	800425e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800425c:	e029      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1a2      	bne.n	80041ae <HAL_SPI_TransmitReceive+0x224>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d19d      	bne.n	80041ae <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004274:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f8b2 	bl	80043e0 <SPI_EndRxTxTransaction>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d006      	beq.n	8004290 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800428e:	e010      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	e000      	b.n	80042b2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80042b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3730      	adds	r7, #48	; 0x30
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	4613      	mov	r3, r2
 80042de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042e0:	f7fe f9b0 	bl	8002644 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e8:	1a9b      	subs	r3, r3, r2
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	4413      	add	r3, r2
 80042ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042f0:	f7fe f9a8 	bl	8002644 <HAL_GetTick>
 80042f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042f6:	4b39      	ldr	r3, [pc, #228]	; (80043dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	015b      	lsls	r3, r3, #5
 80042fc:	0d1b      	lsrs	r3, r3, #20
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	fb02 f303 	mul.w	r3, r2, r3
 8004304:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004306:	e054      	b.n	80043b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800430e:	d050      	beq.n	80043b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004310:	f7fe f998 	bl	8002644 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	69fa      	ldr	r2, [r7, #28]
 800431c:	429a      	cmp	r2, r3
 800431e:	d902      	bls.n	8004326 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d13d      	bne.n	80043a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004334:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800433e:	d111      	bne.n	8004364 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004348:	d004      	beq.n	8004354 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004352:	d107      	bne.n	8004364 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004362:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004368:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800436c:	d10f      	bne.n	800438e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800438c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e017      	b.n	80043d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	3b01      	subs	r3, #1
 80043b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689a      	ldr	r2, [r3, #8]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	4013      	ands	r3, r2
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	429a      	cmp	r2, r3
 80043c0:	bf0c      	ite	eq
 80043c2:	2301      	moveq	r3, #1
 80043c4:	2300      	movne	r3, #0
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	461a      	mov	r2, r3
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d19b      	bne.n	8004308 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3720      	adds	r7, #32
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20000014 	.word	0x20000014

080043e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b088      	sub	sp, #32
 80043e4:	af02      	add	r7, sp, #8
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80043ec:	4b1b      	ldr	r3, [pc, #108]	; (800445c <SPI_EndRxTxTransaction+0x7c>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a1b      	ldr	r2, [pc, #108]	; (8004460 <SPI_EndRxTxTransaction+0x80>)
 80043f2:	fba2 2303 	umull	r2, r3, r2, r3
 80043f6:	0d5b      	lsrs	r3, r3, #21
 80043f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043fc:	fb02 f303 	mul.w	r3, r2, r3
 8004400:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800440a:	d112      	bne.n	8004432 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2200      	movs	r2, #0
 8004414:	2180      	movs	r1, #128	; 0x80
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f7ff ff5a 	bl	80042d0 <SPI_WaitFlagStateUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d016      	beq.n	8004450 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004426:	f043 0220 	orr.w	r2, r3, #32
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e00f      	b.n	8004452 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	3b01      	subs	r3, #1
 800443c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004448:	2b80      	cmp	r3, #128	; 0x80
 800444a:	d0f2      	beq.n	8004432 <SPI_EndRxTxTransaction+0x52>
 800444c:	e000      	b.n	8004450 <SPI_EndRxTxTransaction+0x70>
        break;
 800444e:	bf00      	nop
  }

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	20000014 	.word	0x20000014
 8004460:	165e9f81 	.word	0x165e9f81

08004464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e041      	b.n	80044fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fd fd80 	bl	8001f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3304      	adds	r3, #4
 80044a0:	4619      	mov	r1, r3
 80044a2:	4610      	mov	r0, r2
 80044a4:	f000 fcda 	bl	8004e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
	...

08004504 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	d001      	beq.n	800451c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e046      	b.n	80045aa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a23      	ldr	r2, [pc, #140]	; (80045b8 <HAL_TIM_Base_Start+0xb4>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d022      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004536:	d01d      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1f      	ldr	r2, [pc, #124]	; (80045bc <HAL_TIM_Base_Start+0xb8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d018      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a1e      	ldr	r2, [pc, #120]	; (80045c0 <HAL_TIM_Base_Start+0xbc>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d013      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a1c      	ldr	r2, [pc, #112]	; (80045c4 <HAL_TIM_Base_Start+0xc0>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00e      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a1b      	ldr	r2, [pc, #108]	; (80045c8 <HAL_TIM_Base_Start+0xc4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d009      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a19      	ldr	r2, [pc, #100]	; (80045cc <HAL_TIM_Base_Start+0xc8>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d004      	beq.n	8004574 <HAL_TIM_Base_Start+0x70>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a18      	ldr	r2, [pc, #96]	; (80045d0 <HAL_TIM_Base_Start+0xcc>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d111      	bne.n	8004598 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b06      	cmp	r3, #6
 8004584:	d010      	beq.n	80045a8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f042 0201 	orr.w	r2, r2, #1
 8004594:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004596:	e007      	b.n	80045a8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f042 0201 	orr.w	r2, r2, #1
 80045a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40000400 	.word	0x40000400
 80045c0:	40000800 	.word	0x40000800
 80045c4:	40000c00 	.word	0x40000c00
 80045c8:	40010400 	.word	0x40010400
 80045cc:	40014000 	.word	0x40014000
 80045d0:	40001800 	.word	0x40001800

080045d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d001      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e04e      	b.n	800468a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2202      	movs	r2, #2
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
 8004602:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a23      	ldr	r2, [pc, #140]	; (8004698 <HAL_TIM_Base_Start_IT+0xc4>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d022      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004616:	d01d      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a1f      	ldr	r2, [pc, #124]	; (800469c <HAL_TIM_Base_Start_IT+0xc8>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d018      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a1e      	ldr	r2, [pc, #120]	; (80046a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d013      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a1c      	ldr	r2, [pc, #112]	; (80046a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00e      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a1b      	ldr	r2, [pc, #108]	; (80046a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d009      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a19      	ldr	r2, [pc, #100]	; (80046ac <HAL_TIM_Base_Start_IT+0xd8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d004      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0x80>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a18      	ldr	r2, [pc, #96]	; (80046b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d111      	bne.n	8004678 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b06      	cmp	r3, #6
 8004664:	d010      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0201 	orr.w	r2, r2, #1
 8004674:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004676:	e007      	b.n	8004688 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f042 0201 	orr.w	r2, r2, #1
 8004686:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40010000 	.word	0x40010000
 800469c:	40000400 	.word	0x40000400
 80046a0:	40000800 	.word	0x40000800
 80046a4:	40000c00 	.word	0x40000c00
 80046a8:	40010400 	.word	0x40010400
 80046ac:	40014000 	.word	0x40014000
 80046b0:	40001800 	.word	0x40001800

080046b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e041      	b.n	800474a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d106      	bne.n	80046e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f839 	bl	8004752 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2202      	movs	r2, #2
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	3304      	adds	r3, #4
 80046f0:	4619      	mov	r1, r3
 80046f2:	4610      	mov	r0, r2
 80046f4:	f000 fbb2 	bl	8004e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
	...

08004768 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d109      	bne.n	800478c <HAL_TIM_PWM_Start+0x24>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	bf14      	ite	ne
 8004784:	2301      	movne	r3, #1
 8004786:	2300      	moveq	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	e022      	b.n	80047d2 <HAL_TIM_PWM_Start+0x6a>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	2b04      	cmp	r3, #4
 8004790:	d109      	bne.n	80047a6 <HAL_TIM_PWM_Start+0x3e>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b01      	cmp	r3, #1
 800479c:	bf14      	ite	ne
 800479e:	2301      	movne	r3, #1
 80047a0:	2300      	moveq	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	e015      	b.n	80047d2 <HAL_TIM_PWM_Start+0x6a>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	d109      	bne.n	80047c0 <HAL_TIM_PWM_Start+0x58>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	bf14      	ite	ne
 80047b8:	2301      	movne	r3, #1
 80047ba:	2300      	moveq	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e008      	b.n	80047d2 <HAL_TIM_PWM_Start+0x6a>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	bf14      	ite	ne
 80047cc:	2301      	movne	r3, #1
 80047ce:	2300      	moveq	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e07c      	b.n	80048d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d104      	bne.n	80047ea <HAL_TIM_PWM_Start+0x82>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047e8:	e013      	b.n	8004812 <HAL_TIM_PWM_Start+0xaa>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_PWM_Start+0x92>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047f8:	e00b      	b.n	8004812 <HAL_TIM_PWM_Start+0xaa>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d104      	bne.n	800480a <HAL_TIM_PWM_Start+0xa2>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004808:	e003      	b.n	8004812 <HAL_TIM_PWM_Start+0xaa>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2201      	movs	r2, #1
 8004818:	6839      	ldr	r1, [r7, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f000 fe08 	bl	8005430 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a2d      	ldr	r2, [pc, #180]	; (80048dc <HAL_TIM_PWM_Start+0x174>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d004      	beq.n	8004834 <HAL_TIM_PWM_Start+0xcc>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a2c      	ldr	r2, [pc, #176]	; (80048e0 <HAL_TIM_PWM_Start+0x178>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d101      	bne.n	8004838 <HAL_TIM_PWM_Start+0xd0>
 8004834:	2301      	movs	r3, #1
 8004836:	e000      	b.n	800483a <HAL_TIM_PWM_Start+0xd2>
 8004838:	2300      	movs	r3, #0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d007      	beq.n	800484e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800484c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a22      	ldr	r2, [pc, #136]	; (80048dc <HAL_TIM_PWM_Start+0x174>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d022      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004860:	d01d      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1f      	ldr	r2, [pc, #124]	; (80048e4 <HAL_TIM_PWM_Start+0x17c>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d018      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a1d      	ldr	r2, [pc, #116]	; (80048e8 <HAL_TIM_PWM_Start+0x180>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d013      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a1c      	ldr	r2, [pc, #112]	; (80048ec <HAL_TIM_PWM_Start+0x184>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00e      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a16      	ldr	r2, [pc, #88]	; (80048e0 <HAL_TIM_PWM_Start+0x178>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d009      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a18      	ldr	r2, [pc, #96]	; (80048f0 <HAL_TIM_PWM_Start+0x188>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d004      	beq.n	800489e <HAL_TIM_PWM_Start+0x136>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a16      	ldr	r2, [pc, #88]	; (80048f4 <HAL_TIM_PWM_Start+0x18c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d111      	bne.n	80048c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b06      	cmp	r3, #6
 80048ae:	d010      	beq.n	80048d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c0:	e007      	b.n	80048d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40010000 	.word	0x40010000
 80048e0:	40010400 	.word	0x40010400
 80048e4:	40000400 	.word	0x40000400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40000c00 	.word	0x40000c00
 80048f0:	40014000 	.word	0x40014000
 80048f4:	40001800 	.word	0x40001800

080048f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d122      	bne.n	8004954 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b02      	cmp	r3, #2
 800491a:	d11b      	bne.n	8004954 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f06f 0202 	mvn.w	r2, #2
 8004924:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d003      	beq.n	8004942 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 fa70 	bl	8004e20 <HAL_TIM_IC_CaptureCallback>
 8004940:	e005      	b.n	800494e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 fa62 	bl	8004e0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 fa73 	bl	8004e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b04      	cmp	r3, #4
 8004960:	d122      	bne.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b04      	cmp	r3, #4
 800496e:	d11b      	bne.n	80049a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f06f 0204 	mvn.w	r2, #4
 8004978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2202      	movs	r2, #2
 800497e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fa46 	bl	8004e20 <HAL_TIM_IC_CaptureCallback>
 8004994:	e005      	b.n	80049a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 fa38 	bl	8004e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fa49 	bl	8004e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d122      	bne.n	80049fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d11b      	bne.n	80049fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f06f 0208 	mvn.w	r2, #8
 80049cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2204      	movs	r2, #4
 80049d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 fa1c 	bl	8004e20 <HAL_TIM_IC_CaptureCallback>
 80049e8:	e005      	b.n	80049f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 fa0e 	bl	8004e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 fa1f 	bl	8004e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	2b10      	cmp	r3, #16
 8004a08:	d122      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b10      	cmp	r3, #16
 8004a16:	d11b      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f06f 0210 	mvn.w	r2, #16
 8004a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2208      	movs	r2, #8
 8004a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f9f2 	bl	8004e20 <HAL_TIM_IC_CaptureCallback>
 8004a3c:	e005      	b.n	8004a4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f9e4 	bl	8004e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f9f5 	bl	8004e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d10e      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d107      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f06f 0201 	mvn.w	r2, #1
 8004a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fd f9b6 	bl	8001de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a86:	2b80      	cmp	r3, #128	; 0x80
 8004a88:	d10e      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a94:	2b80      	cmp	r3, #128	; 0x80
 8004a96:	d107      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 fd70 	bl	8005588 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d10e      	bne.n	8004ad4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac0:	2b40      	cmp	r3, #64	; 0x40
 8004ac2:	d107      	bne.n	8004ad4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f9ba 	bl	8004e48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	d10e      	bne.n	8004b00 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	f003 0320 	and.w	r3, r3, #32
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d107      	bne.n	8004b00 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0220 	mvn.w	r2, #32
 8004af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fd3a 	bl	8005574 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b00:	bf00      	nop
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e0ac      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x174>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b0c      	cmp	r3, #12
 8004b2e:	f200 809f 	bhi.w	8004c70 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004b32:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b38:	08004b6d 	.word	0x08004b6d
 8004b3c:	08004c71 	.word	0x08004c71
 8004b40:	08004c71 	.word	0x08004c71
 8004b44:	08004c71 	.word	0x08004c71
 8004b48:	08004bad 	.word	0x08004bad
 8004b4c:	08004c71 	.word	0x08004c71
 8004b50:	08004c71 	.word	0x08004c71
 8004b54:	08004c71 	.word	0x08004c71
 8004b58:	08004bef 	.word	0x08004bef
 8004b5c:	08004c71 	.word	0x08004c71
 8004b60:	08004c71 	.word	0x08004c71
 8004b64:	08004c71 	.word	0x08004c71
 8004b68:	08004c2f 	.word	0x08004c2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68b9      	ldr	r1, [r7, #8]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fa12 	bl	8004f9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699a      	ldr	r2, [r3, #24]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 0208 	orr.w	r2, r2, #8
 8004b86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699a      	ldr	r2, [r3, #24]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0204 	bic.w	r2, r2, #4
 8004b96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6999      	ldr	r1, [r3, #24]
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	619a      	str	r2, [r3, #24]
      break;
 8004baa:	e062      	b.n	8004c72 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 fa62 	bl	800507c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	699a      	ldr	r2, [r3, #24]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6999      	ldr	r1, [r3, #24]
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	021a      	lsls	r2, r3, #8
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	619a      	str	r2, [r3, #24]
      break;
 8004bec:	e041      	b.n	8004c72 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68b9      	ldr	r1, [r7, #8]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 fab7 	bl	8005168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	69da      	ldr	r2, [r3, #28]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 0208 	orr.w	r2, r2, #8
 8004c08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69da      	ldr	r2, [r3, #28]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0204 	bic.w	r2, r2, #4
 8004c18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	69d9      	ldr	r1, [r3, #28]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	691a      	ldr	r2, [r3, #16]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	61da      	str	r2, [r3, #28]
      break;
 8004c2c:	e021      	b.n	8004c72 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 fb0b 	bl	8005250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	69da      	ldr	r2, [r3, #28]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	69da      	ldr	r2, [r3, #28]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	69d9      	ldr	r1, [r3, #28]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	021a      	lsls	r2, r3, #8
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	61da      	str	r2, [r3, #28]
      break;
 8004c6e:	e000      	b.n	8004c72 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004c70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_TIM_ConfigClockSource+0x18>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e0b3      	b.n	8004e04 <HAL_TIM_ConfigClockSource+0x180>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cc2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cd4:	d03e      	beq.n	8004d54 <HAL_TIM_ConfigClockSource+0xd0>
 8004cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cda:	f200 8087 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce2:	f000 8085 	beq.w	8004df0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cea:	d87f      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004cec:	2b70      	cmp	r3, #112	; 0x70
 8004cee:	d01a      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0xa2>
 8004cf0:	2b70      	cmp	r3, #112	; 0x70
 8004cf2:	d87b      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004cf4:	2b60      	cmp	r3, #96	; 0x60
 8004cf6:	d050      	beq.n	8004d9a <HAL_TIM_ConfigClockSource+0x116>
 8004cf8:	2b60      	cmp	r3, #96	; 0x60
 8004cfa:	d877      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004cfc:	2b50      	cmp	r3, #80	; 0x50
 8004cfe:	d03c      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0xf6>
 8004d00:	2b50      	cmp	r3, #80	; 0x50
 8004d02:	d873      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004d04:	2b40      	cmp	r3, #64	; 0x40
 8004d06:	d058      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x136>
 8004d08:	2b40      	cmp	r3, #64	; 0x40
 8004d0a:	d86f      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004d0c:	2b30      	cmp	r3, #48	; 0x30
 8004d0e:	d064      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x156>
 8004d10:	2b30      	cmp	r3, #48	; 0x30
 8004d12:	d86b      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004d14:	2b20      	cmp	r3, #32
 8004d16:	d060      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x156>
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d867      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d05c      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x156>
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d05a      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d24:	e062      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	6899      	ldr	r1, [r3, #8]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f000 fb5b 	bl	80053f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d48:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	609a      	str	r2, [r3, #8]
      break;
 8004d52:	e04e      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6818      	ldr	r0, [r3, #0]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	6899      	ldr	r1, [r3, #8]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	f000 fb44 	bl	80053f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689a      	ldr	r2, [r3, #8]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d76:	609a      	str	r2, [r3, #8]
      break;
 8004d78:	e03b      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6859      	ldr	r1, [r3, #4]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f000 fab8 	bl	80052fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2150      	movs	r1, #80	; 0x50
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 fb11 	bl	80053ba <TIM_ITRx_SetConfig>
      break;
 8004d98:	e02b      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6818      	ldr	r0, [r3, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	461a      	mov	r2, r3
 8004da8:	f000 fad7 	bl	800535a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2160      	movs	r1, #96	; 0x60
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fb01 	bl	80053ba <TIM_ITRx_SetConfig>
      break;
 8004db8:	e01b      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6859      	ldr	r1, [r3, #4]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f000 fa98 	bl	80052fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2140      	movs	r1, #64	; 0x40
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 faf1 	bl	80053ba <TIM_ITRx_SetConfig>
      break;
 8004dd8:	e00b      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4619      	mov	r1, r3
 8004de4:	4610      	mov	r0, r2
 8004de6:	f000 fae8 	bl	80053ba <TIM_ITRx_SetConfig>
        break;
 8004dea:	e002      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004dec:	bf00      	nop
 8004dee:	e000      	b.n	8004df2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004df0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a40      	ldr	r2, [pc, #256]	; (8004f70 <TIM_Base_SetConfig+0x114>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d013      	beq.n	8004e9c <TIM_Base_SetConfig+0x40>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e7a:	d00f      	beq.n	8004e9c <TIM_Base_SetConfig+0x40>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a3d      	ldr	r2, [pc, #244]	; (8004f74 <TIM_Base_SetConfig+0x118>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d00b      	beq.n	8004e9c <TIM_Base_SetConfig+0x40>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a3c      	ldr	r2, [pc, #240]	; (8004f78 <TIM_Base_SetConfig+0x11c>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d007      	beq.n	8004e9c <TIM_Base_SetConfig+0x40>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a3b      	ldr	r2, [pc, #236]	; (8004f7c <TIM_Base_SetConfig+0x120>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d003      	beq.n	8004e9c <TIM_Base_SetConfig+0x40>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a3a      	ldr	r2, [pc, #232]	; (8004f80 <TIM_Base_SetConfig+0x124>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d108      	bne.n	8004eae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a2f      	ldr	r2, [pc, #188]	; (8004f70 <TIM_Base_SetConfig+0x114>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d02b      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ebc:	d027      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a2c      	ldr	r2, [pc, #176]	; (8004f74 <TIM_Base_SetConfig+0x118>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d023      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a2b      	ldr	r2, [pc, #172]	; (8004f78 <TIM_Base_SetConfig+0x11c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d01f      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a2a      	ldr	r2, [pc, #168]	; (8004f7c <TIM_Base_SetConfig+0x120>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01b      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a29      	ldr	r2, [pc, #164]	; (8004f80 <TIM_Base_SetConfig+0x124>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d017      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a28      	ldr	r2, [pc, #160]	; (8004f84 <TIM_Base_SetConfig+0x128>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a27      	ldr	r2, [pc, #156]	; (8004f88 <TIM_Base_SetConfig+0x12c>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00f      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a26      	ldr	r2, [pc, #152]	; (8004f8c <TIM_Base_SetConfig+0x130>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00b      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a25      	ldr	r2, [pc, #148]	; (8004f90 <TIM_Base_SetConfig+0x134>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d007      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a24      	ldr	r2, [pc, #144]	; (8004f94 <TIM_Base_SetConfig+0x138>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d003      	beq.n	8004f0e <TIM_Base_SetConfig+0xb2>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a23      	ldr	r2, [pc, #140]	; (8004f98 <TIM_Base_SetConfig+0x13c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d108      	bne.n	8004f20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a0a      	ldr	r2, [pc, #40]	; (8004f70 <TIM_Base_SetConfig+0x114>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_Base_SetConfig+0xf8>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a0c      	ldr	r2, [pc, #48]	; (8004f80 <TIM_Base_SetConfig+0x124>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d103      	bne.n	8004f5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	615a      	str	r2, [r3, #20]
}
 8004f62:	bf00      	nop
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40000400 	.word	0x40000400
 8004f78:	40000800 	.word	0x40000800
 8004f7c:	40000c00 	.word	0x40000c00
 8004f80:	40010400 	.word	0x40010400
 8004f84:	40014000 	.word	0x40014000
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	40014800 	.word	0x40014800
 8004f90:	40001800 	.word	0x40001800
 8004f94:	40001c00 	.word	0x40001c00
 8004f98:	40002000 	.word	0x40002000

08004f9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	f023 0201 	bic.w	r2, r3, #1
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f023 0303 	bic.w	r3, r3, #3
 8004fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f023 0302 	bic.w	r3, r3, #2
 8004fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a20      	ldr	r2, [pc, #128]	; (8005074 <TIM_OC1_SetConfig+0xd8>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d003      	beq.n	8005000 <TIM_OC1_SetConfig+0x64>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a1f      	ldr	r2, [pc, #124]	; (8005078 <TIM_OC1_SetConfig+0xdc>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d10c      	bne.n	800501a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f023 0308 	bic.w	r3, r3, #8
 8005006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	4313      	orrs	r3, r2
 8005010:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f023 0304 	bic.w	r3, r3, #4
 8005018:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a15      	ldr	r2, [pc, #84]	; (8005074 <TIM_OC1_SetConfig+0xd8>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d003      	beq.n	800502a <TIM_OC1_SetConfig+0x8e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a14      	ldr	r2, [pc, #80]	; (8005078 <TIM_OC1_SetConfig+0xdc>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d111      	bne.n	800504e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4313      	orrs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	4313      	orrs	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	621a      	str	r2, [r3, #32]
}
 8005068:	bf00      	nop
 800506a:	371c      	adds	r7, #28
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	40010000 	.word	0x40010000
 8005078:	40010400 	.word	0x40010400

0800507c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f023 0210 	bic.w	r2, r3, #16
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	021b      	lsls	r3, r3, #8
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0320 	bic.w	r3, r3, #32
 80050c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a22      	ldr	r2, [pc, #136]	; (8005160 <TIM_OC2_SetConfig+0xe4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC2_SetConfig+0x68>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a21      	ldr	r2, [pc, #132]	; (8005164 <TIM_OC2_SetConfig+0xe8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d10d      	bne.n	8005100 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a17      	ldr	r2, [pc, #92]	; (8005160 <TIM_OC2_SetConfig+0xe4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d003      	beq.n	8005110 <TIM_OC2_SetConfig+0x94>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a16      	ldr	r2, [pc, #88]	; (8005164 <TIM_OC2_SetConfig+0xe8>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d113      	bne.n	8005138 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005116:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800511e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	4313      	orrs	r3, r2
 800512a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	621a      	str	r2, [r3, #32]
}
 8005152:	bf00      	nop
 8005154:	371c      	adds	r7, #28
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40010000 	.word	0x40010000
 8005164:	40010400 	.word	0x40010400

08005168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f023 0303 	bic.w	r3, r3, #3
 800519e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a21      	ldr	r2, [pc, #132]	; (8005248 <TIM_OC3_SetConfig+0xe0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_OC3_SetConfig+0x66>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a20      	ldr	r2, [pc, #128]	; (800524c <TIM_OC3_SetConfig+0xe4>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d10d      	bne.n	80051ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a16      	ldr	r2, [pc, #88]	; (8005248 <TIM_OC3_SetConfig+0xe0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d003      	beq.n	80051fa <TIM_OC3_SetConfig+0x92>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4a15      	ldr	r2, [pc, #84]	; (800524c <TIM_OC3_SetConfig+0xe4>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d113      	bne.n	8005222 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005200:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005208:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	4313      	orrs	r3, r2
 8005220:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	697a      	ldr	r2, [r7, #20]
 800523a:	621a      	str	r2, [r3, #32]
}
 800523c:	bf00      	nop
 800523e:	371c      	adds	r7, #28
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	40010000 	.word	0x40010000
 800524c:	40010400 	.word	0x40010400

08005250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800527e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	021b      	lsls	r3, r3, #8
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800529a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	031b      	lsls	r3, r3, #12
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a12      	ldr	r2, [pc, #72]	; (80052f4 <TIM_OC4_SetConfig+0xa4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d003      	beq.n	80052b8 <TIM_OC4_SetConfig+0x68>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a11      	ldr	r2, [pc, #68]	; (80052f8 <TIM_OC4_SetConfig+0xa8>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d109      	bne.n	80052cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	019b      	lsls	r3, r3, #6
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	621a      	str	r2, [r3, #32]
}
 80052e6:	bf00      	nop
 80052e8:	371c      	adds	r7, #28
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40010000 	.word	0x40010000
 80052f8:	40010400 	.word	0x40010400

080052fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b087      	sub	sp, #28
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	f023 0201 	bic.w	r2, r3, #1
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	011b      	lsls	r3, r3, #4
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f023 030a 	bic.w	r3, r3, #10
 8005338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	4313      	orrs	r3, r2
 8005340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	621a      	str	r2, [r3, #32]
}
 800534e:	bf00      	nop
 8005350:	371c      	adds	r7, #28
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800535a:	b480      	push	{r7}
 800535c:	b087      	sub	sp, #28
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	f023 0210 	bic.w	r2, r3, #16
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005384:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	031b      	lsls	r3, r3, #12
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005396:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	011b      	lsls	r3, r3, #4
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	621a      	str	r2, [r3, #32]
}
 80053ae:	bf00      	nop
 80053b0:	371c      	adds	r7, #28
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b085      	sub	sp, #20
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
 80053c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	f043 0307 	orr.w	r3, r3, #7
 80053dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	609a      	str	r2, [r3, #8]
}
 80053e4:	bf00      	nop
 80053e6:	3714      	adds	r7, #20
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b087      	sub	sp, #28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800540a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	021a      	lsls	r2, r3, #8
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	431a      	orrs	r2, r3
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	4313      	orrs	r3, r2
 8005418:	697a      	ldr	r2, [r7, #20]
 800541a:	4313      	orrs	r3, r2
 800541c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	609a      	str	r2, [r3, #8]
}
 8005424:	bf00      	nop
 8005426:	371c      	adds	r7, #28
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005430:	b480      	push	{r7}
 8005432:	b087      	sub	sp, #28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f003 031f 	and.w	r3, r3, #31
 8005442:	2201      	movs	r2, #1
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6a1a      	ldr	r2, [r3, #32]
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	43db      	mvns	r3, r3
 8005452:	401a      	ands	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a1a      	ldr	r2, [r3, #32]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f003 031f 	and.w	r3, r3, #31
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	fa01 f303 	lsl.w	r3, r1, r3
 8005468:	431a      	orrs	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	621a      	str	r2, [r3, #32]
}
 800546e:	bf00      	nop
 8005470:	371c      	adds	r7, #28
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
	...

0800547c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005490:	2302      	movs	r3, #2
 8005492:	e05a      	b.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a21      	ldr	r2, [pc, #132]	; (8005558 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d022      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e0:	d01d      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a1d      	ldr	r2, [pc, #116]	; (800555c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d018      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a1b      	ldr	r2, [pc, #108]	; (8005560 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00e      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a18      	ldr	r2, [pc, #96]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d009      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a17      	ldr	r2, [pc, #92]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d004      	beq.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a15      	ldr	r2, [pc, #84]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d10c      	bne.n	8005538 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005524:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4313      	orrs	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68ba      	ldr	r2, [r7, #8]
 8005536:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40010000 	.word	0x40010000
 800555c:	40000400 	.word	0x40000400
 8005560:	40000800 	.word	0x40000800
 8005564:	40000c00 	.word	0x40000c00
 8005568:	40010400 	.word	0x40010400
 800556c:	40014000 	.word	0x40014000
 8005570:	40001800 	.word	0x40001800

08005574 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e03f      	b.n	800562e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7fc fd58 	bl	8002078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2224      	movs	r2, #36	; 0x24
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68da      	ldr	r2, [r3, #12]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 f905 	bl	80057f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695a      	ldr	r2, [r3, #20]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2220      	movs	r2, #32
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b08a      	sub	sp, #40	; 0x28
 800563a:	af02      	add	r7, sp, #8
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	603b      	str	r3, [r7, #0]
 8005642:	4613      	mov	r3, r2
 8005644:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b20      	cmp	r3, #32
 8005654:	d17c      	bne.n	8005750 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d002      	beq.n	8005662 <HAL_UART_Transmit+0x2c>
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e075      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_UART_Transmit+0x3e>
 8005670:	2302      	movs	r3, #2
 8005672:	e06e      	b.n	8005752 <HAL_UART_Transmit+0x11c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2221      	movs	r2, #33	; 0x21
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800568a:	f7fc ffdb 	bl	8002644 <HAL_GetTick>
 800568e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056a4:	d108      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d104      	bne.n	80056b8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	e003      	b.n	80056c0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80056c8:	e02a      	b.n	8005720 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2200      	movs	r2, #0
 80056d2:	2180      	movs	r1, #128	; 0x80
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 f840 	bl	800575a <UART_WaitOnFlagUntilTimeout>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e036      	b.n	8005752 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10b      	bne.n	8005702 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	881b      	ldrh	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	3302      	adds	r3, #2
 80056fe:	61bb      	str	r3, [r7, #24]
 8005700:	e007      	b.n	8005712 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	781a      	ldrb	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	3301      	adds	r3, #1
 8005710:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1cf      	bne.n	80056ca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2200      	movs	r2, #0
 8005732:	2140      	movs	r1, #64	; 0x40
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f810 	bl	800575a <UART_WaitOnFlagUntilTimeout>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e006      	b.n	8005752 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2220      	movs	r2, #32
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3720      	adds	r7, #32
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b084      	sub	sp, #16
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	603b      	str	r3, [r7, #0]
 8005766:	4613      	mov	r3, r2
 8005768:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800576a:	e02c      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005772:	d028      	beq.n	80057c6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <UART_WaitOnFlagUntilTimeout+0x30>
 800577a:	f7fc ff63 	bl	8002644 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	429a      	cmp	r2, r3
 8005788:	d21d      	bcs.n	80057c6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005798:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	695a      	ldr	r2, [r3, #20]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0201 	bic.w	r2, r2, #1
 80057a8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2220      	movs	r2, #32
 80057ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2220      	movs	r2, #32
 80057b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e00f      	b.n	80057e6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	4013      	ands	r3, r2
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	bf0c      	ite	eq
 80057d6:	2301      	moveq	r3, #1
 80057d8:	2300      	movne	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	461a      	mov	r2, r3
 80057de:	79fb      	ldrb	r3, [r7, #7]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d0c3      	beq.n	800576c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
	...

080057f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f4:	b09f      	sub	sp, #124	; 0x7c
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005806:	68d9      	ldr	r1, [r3, #12]
 8005808:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	ea40 0301 	orr.w	r3, r0, r1
 8005810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005812:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005814:	689a      	ldr	r2, [r3, #8]
 8005816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	431a      	orrs	r2, r3
 800581c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	431a      	orrs	r2, r3
 8005822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	4313      	orrs	r3, r2
 8005828:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800582a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005834:	f021 010c 	bic.w	r1, r1, #12
 8005838:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800583e:	430b      	orrs	r3, r1
 8005840:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005842:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800584c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800584e:	6999      	ldr	r1, [r3, #24]
 8005850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	ea40 0301 	orr.w	r3, r0, r1
 8005858:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800585a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	4bc5      	ldr	r3, [pc, #788]	; (8005b74 <UART_SetConfig+0x384>)
 8005860:	429a      	cmp	r2, r3
 8005862:	d004      	beq.n	800586e <UART_SetConfig+0x7e>
 8005864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	4bc3      	ldr	r3, [pc, #780]	; (8005b78 <UART_SetConfig+0x388>)
 800586a:	429a      	cmp	r2, r3
 800586c:	d103      	bne.n	8005876 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800586e:	f7fe fabd 	bl	8003dec <HAL_RCC_GetPCLK2Freq>
 8005872:	6778      	str	r0, [r7, #116]	; 0x74
 8005874:	e002      	b.n	800587c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005876:	f7fe faa5 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 800587a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800587c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005884:	f040 80b6 	bne.w	80059f4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005888:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800588a:	461c      	mov	r4, r3
 800588c:	f04f 0500 	mov.w	r5, #0
 8005890:	4622      	mov	r2, r4
 8005892:	462b      	mov	r3, r5
 8005894:	1891      	adds	r1, r2, r2
 8005896:	6439      	str	r1, [r7, #64]	; 0x40
 8005898:	415b      	adcs	r3, r3
 800589a:	647b      	str	r3, [r7, #68]	; 0x44
 800589c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058a0:	1912      	adds	r2, r2, r4
 80058a2:	eb45 0303 	adc.w	r3, r5, r3
 80058a6:	f04f 0000 	mov.w	r0, #0
 80058aa:	f04f 0100 	mov.w	r1, #0
 80058ae:	00d9      	lsls	r1, r3, #3
 80058b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80058b4:	00d0      	lsls	r0, r2, #3
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	1911      	adds	r1, r2, r4
 80058bc:	6639      	str	r1, [r7, #96]	; 0x60
 80058be:	416b      	adcs	r3, r5
 80058c0:	667b      	str	r3, [r7, #100]	; 0x64
 80058c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f04f 0300 	mov.w	r3, #0
 80058cc:	1891      	adds	r1, r2, r2
 80058ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80058d0:	415b      	adcs	r3, r3
 80058d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80058d8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80058dc:	f7fa fce0 	bl	80002a0 <__aeabi_uldivmod>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4ba5      	ldr	r3, [pc, #660]	; (8005b7c <UART_SetConfig+0x38c>)
 80058e6:	fba3 2302 	umull	r2, r3, r3, r2
 80058ea:	095b      	lsrs	r3, r3, #5
 80058ec:	011e      	lsls	r6, r3, #4
 80058ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058f0:	461c      	mov	r4, r3
 80058f2:	f04f 0500 	mov.w	r5, #0
 80058f6:	4622      	mov	r2, r4
 80058f8:	462b      	mov	r3, r5
 80058fa:	1891      	adds	r1, r2, r2
 80058fc:	6339      	str	r1, [r7, #48]	; 0x30
 80058fe:	415b      	adcs	r3, r3
 8005900:	637b      	str	r3, [r7, #52]	; 0x34
 8005902:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005906:	1912      	adds	r2, r2, r4
 8005908:	eb45 0303 	adc.w	r3, r5, r3
 800590c:	f04f 0000 	mov.w	r0, #0
 8005910:	f04f 0100 	mov.w	r1, #0
 8005914:	00d9      	lsls	r1, r3, #3
 8005916:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800591a:	00d0      	lsls	r0, r2, #3
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	1911      	adds	r1, r2, r4
 8005922:	65b9      	str	r1, [r7, #88]	; 0x58
 8005924:	416b      	adcs	r3, r5
 8005926:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	461a      	mov	r2, r3
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	1891      	adds	r1, r2, r2
 8005934:	62b9      	str	r1, [r7, #40]	; 0x28
 8005936:	415b      	adcs	r3, r3
 8005938:	62fb      	str	r3, [r7, #44]	; 0x2c
 800593a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800593e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005942:	f7fa fcad 	bl	80002a0 <__aeabi_uldivmod>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	4b8c      	ldr	r3, [pc, #560]	; (8005b7c <UART_SetConfig+0x38c>)
 800594c:	fba3 1302 	umull	r1, r3, r3, r2
 8005950:	095b      	lsrs	r3, r3, #5
 8005952:	2164      	movs	r1, #100	; 0x64
 8005954:	fb01 f303 	mul.w	r3, r1, r3
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	00db      	lsls	r3, r3, #3
 800595c:	3332      	adds	r3, #50	; 0x32
 800595e:	4a87      	ldr	r2, [pc, #540]	; (8005b7c <UART_SetConfig+0x38c>)
 8005960:	fba2 2303 	umull	r2, r3, r2, r3
 8005964:	095b      	lsrs	r3, r3, #5
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800596c:	441e      	add	r6, r3
 800596e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005970:	4618      	mov	r0, r3
 8005972:	f04f 0100 	mov.w	r1, #0
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	1894      	adds	r4, r2, r2
 800597c:	623c      	str	r4, [r7, #32]
 800597e:	415b      	adcs	r3, r3
 8005980:	627b      	str	r3, [r7, #36]	; 0x24
 8005982:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005986:	1812      	adds	r2, r2, r0
 8005988:	eb41 0303 	adc.w	r3, r1, r3
 800598c:	f04f 0400 	mov.w	r4, #0
 8005990:	f04f 0500 	mov.w	r5, #0
 8005994:	00dd      	lsls	r5, r3, #3
 8005996:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800599a:	00d4      	lsls	r4, r2, #3
 800599c:	4622      	mov	r2, r4
 800599e:	462b      	mov	r3, r5
 80059a0:	1814      	adds	r4, r2, r0
 80059a2:	653c      	str	r4, [r7, #80]	; 0x50
 80059a4:	414b      	adcs	r3, r1
 80059a6:	657b      	str	r3, [r7, #84]	; 0x54
 80059a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	461a      	mov	r2, r3
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	1891      	adds	r1, r2, r2
 80059b4:	61b9      	str	r1, [r7, #24]
 80059b6:	415b      	adcs	r3, r3
 80059b8:	61fb      	str	r3, [r7, #28]
 80059ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059be:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80059c2:	f7fa fc6d 	bl	80002a0 <__aeabi_uldivmod>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	4b6c      	ldr	r3, [pc, #432]	; (8005b7c <UART_SetConfig+0x38c>)
 80059cc:	fba3 1302 	umull	r1, r3, r3, r2
 80059d0:	095b      	lsrs	r3, r3, #5
 80059d2:	2164      	movs	r1, #100	; 0x64
 80059d4:	fb01 f303 	mul.w	r3, r1, r3
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	3332      	adds	r3, #50	; 0x32
 80059de:	4a67      	ldr	r2, [pc, #412]	; (8005b7c <UART_SetConfig+0x38c>)
 80059e0:	fba2 2303 	umull	r2, r3, r2, r3
 80059e4:	095b      	lsrs	r3, r3, #5
 80059e6:	f003 0207 	and.w	r2, r3, #7
 80059ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4432      	add	r2, r6
 80059f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059f2:	e0b9      	b.n	8005b68 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059f6:	461c      	mov	r4, r3
 80059f8:	f04f 0500 	mov.w	r5, #0
 80059fc:	4622      	mov	r2, r4
 80059fe:	462b      	mov	r3, r5
 8005a00:	1891      	adds	r1, r2, r2
 8005a02:	6139      	str	r1, [r7, #16]
 8005a04:	415b      	adcs	r3, r3
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a0c:	1912      	adds	r2, r2, r4
 8005a0e:	eb45 0303 	adc.w	r3, r5, r3
 8005a12:	f04f 0000 	mov.w	r0, #0
 8005a16:	f04f 0100 	mov.w	r1, #0
 8005a1a:	00d9      	lsls	r1, r3, #3
 8005a1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a20:	00d0      	lsls	r0, r2, #3
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	eb12 0804 	adds.w	r8, r2, r4
 8005a2a:	eb43 0905 	adc.w	r9, r3, r5
 8005a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f04f 0100 	mov.w	r1, #0
 8005a38:	f04f 0200 	mov.w	r2, #0
 8005a3c:	f04f 0300 	mov.w	r3, #0
 8005a40:	008b      	lsls	r3, r1, #2
 8005a42:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005a46:	0082      	lsls	r2, r0, #2
 8005a48:	4640      	mov	r0, r8
 8005a4a:	4649      	mov	r1, r9
 8005a4c:	f7fa fc28 	bl	80002a0 <__aeabi_uldivmod>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4b49      	ldr	r3, [pc, #292]	; (8005b7c <UART_SetConfig+0x38c>)
 8005a56:	fba3 2302 	umull	r2, r3, r3, r2
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	011e      	lsls	r6, r3, #4
 8005a5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a60:	4618      	mov	r0, r3
 8005a62:	f04f 0100 	mov.w	r1, #0
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	1894      	adds	r4, r2, r2
 8005a6c:	60bc      	str	r4, [r7, #8]
 8005a6e:	415b      	adcs	r3, r3
 8005a70:	60fb      	str	r3, [r7, #12]
 8005a72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a76:	1812      	adds	r2, r2, r0
 8005a78:	eb41 0303 	adc.w	r3, r1, r3
 8005a7c:	f04f 0400 	mov.w	r4, #0
 8005a80:	f04f 0500 	mov.w	r5, #0
 8005a84:	00dd      	lsls	r5, r3, #3
 8005a86:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a8a:	00d4      	lsls	r4, r2, #3
 8005a8c:	4622      	mov	r2, r4
 8005a8e:	462b      	mov	r3, r5
 8005a90:	1814      	adds	r4, r2, r0
 8005a92:	64bc      	str	r4, [r7, #72]	; 0x48
 8005a94:	414b      	adcs	r3, r1
 8005a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f04f 0100 	mov.w	r1, #0
 8005aa2:	f04f 0200 	mov.w	r2, #0
 8005aa6:	f04f 0300 	mov.w	r3, #0
 8005aaa:	008b      	lsls	r3, r1, #2
 8005aac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ab0:	0082      	lsls	r2, r0, #2
 8005ab2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005ab6:	f7fa fbf3 	bl	80002a0 <__aeabi_uldivmod>
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	4b2f      	ldr	r3, [pc, #188]	; (8005b7c <UART_SetConfig+0x38c>)
 8005ac0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ac4:	095b      	lsrs	r3, r3, #5
 8005ac6:	2164      	movs	r1, #100	; 0x64
 8005ac8:	fb01 f303 	mul.w	r3, r1, r3
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	3332      	adds	r3, #50	; 0x32
 8005ad2:	4a2a      	ldr	r2, [pc, #168]	; (8005b7c <UART_SetConfig+0x38c>)
 8005ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad8:	095b      	lsrs	r3, r3, #5
 8005ada:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ade:	441e      	add	r6, r3
 8005ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f04f 0100 	mov.w	r1, #0
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	1894      	adds	r4, r2, r2
 8005aee:	603c      	str	r4, [r7, #0]
 8005af0:	415b      	adcs	r3, r3
 8005af2:	607b      	str	r3, [r7, #4]
 8005af4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005af8:	1812      	adds	r2, r2, r0
 8005afa:	eb41 0303 	adc.w	r3, r1, r3
 8005afe:	f04f 0400 	mov.w	r4, #0
 8005b02:	f04f 0500 	mov.w	r5, #0
 8005b06:	00dd      	lsls	r5, r3, #3
 8005b08:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b0c:	00d4      	lsls	r4, r2, #3
 8005b0e:	4622      	mov	r2, r4
 8005b10:	462b      	mov	r3, r5
 8005b12:	eb12 0a00 	adds.w	sl, r2, r0
 8005b16:	eb43 0b01 	adc.w	fp, r3, r1
 8005b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f04f 0100 	mov.w	r1, #0
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	f04f 0300 	mov.w	r3, #0
 8005b2c:	008b      	lsls	r3, r1, #2
 8005b2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b32:	0082      	lsls	r2, r0, #2
 8005b34:	4650      	mov	r0, sl
 8005b36:	4659      	mov	r1, fp
 8005b38:	f7fa fbb2 	bl	80002a0 <__aeabi_uldivmod>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	4b0e      	ldr	r3, [pc, #56]	; (8005b7c <UART_SetConfig+0x38c>)
 8005b42:	fba3 1302 	umull	r1, r3, r3, r2
 8005b46:	095b      	lsrs	r3, r3, #5
 8005b48:	2164      	movs	r1, #100	; 0x64
 8005b4a:	fb01 f303 	mul.w	r3, r1, r3
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	3332      	adds	r3, #50	; 0x32
 8005b54:	4a09      	ldr	r2, [pc, #36]	; (8005b7c <UART_SetConfig+0x38c>)
 8005b56:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	f003 020f 	and.w	r2, r3, #15
 8005b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4432      	add	r2, r6
 8005b66:	609a      	str	r2, [r3, #8]
}
 8005b68:	bf00      	nop
 8005b6a:	377c      	adds	r7, #124	; 0x7c
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b72:	bf00      	nop
 8005b74:	40011000 	.word	0x40011000
 8005b78:	40011400 	.word	0x40011400
 8005b7c:	51eb851f 	.word	0x51eb851f

08005b80 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f103 0208 	add.w	r2, r3, #8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f04f 32ff 	mov.w	r2, #4294967295
 8005b98:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f103 0208 	add.w	r2, r3, #8
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f103 0208 	add.w	r2, r3, #8
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	683a      	ldr	r2, [r7, #0]
 8005c04:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	601a      	str	r2, [r3, #0]
}
 8005c16:	bf00      	nop
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8005c22:	b480      	push	{r7}
 8005c24:	b085      	sub	sp, #20
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
 8005c2a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c38:	d103      	bne.n	8005c42 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	e00c      	b.n	8005c5c <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	3308      	adds	r3, #8
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	e002      	b.n	8005c50 <vListInsert+0x2e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d2f6      	bcs.n	8005c4a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	601a      	str	r2, [r3, #0]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6892      	ldr	r2, [r2, #8]
 8005caa:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6852      	ldr	r2, [r2, #4]
 8005cb4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d103      	bne.n	8005cc8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	1e5a      	subs	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10a      	bne.n	8005d12 <xQueueGenericReset+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8005cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d00:	f383 8811 	msr	BASEPRI, r3
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8005d0e:	bf00      	nop
 8005d10:	e7fe      	b.n	8005d10 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8005d12:	f002 f999 	bl	8008048 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1e:	68f9      	ldr	r1, [r7, #12]
 8005d20:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	441a      	add	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d42:	3b01      	subs	r3, #1
 8005d44:	68f9      	ldr	r1, [r7, #12]
 8005d46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005d48:	fb01 f303 	mul.w	r3, r1, r3
 8005d4c:	441a      	add	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	22ff      	movs	r2, #255	; 0xff
 8005d56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	22ff      	movs	r2, #255	; 0xff
 8005d5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d114      	bne.n	8005d92 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01a      	beq.n	8005da6 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	3310      	adds	r3, #16
 8005d74:	4618      	mov	r0, r3
 8005d76:	f001 f971 	bl	800705c <xTaskRemoveFromEventList>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d012      	beq.n	8005da6 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8005d80:	4b0c      	ldr	r3, [pc, #48]	; (8005db4 <xQueueGenericReset+0xcc>)
 8005d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d86:	601a      	str	r2, [r3, #0]
 8005d88:	f3bf 8f4f 	dsb	sy
 8005d8c:	f3bf 8f6f 	isb	sy
 8005d90:	e009      	b.n	8005da6 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3310      	adds	r3, #16
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7ff fef2 	bl	8005b80 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	3324      	adds	r3, #36	; 0x24
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7ff feed 	bl	8005b80 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8005da6:	f002 f97f 	bl	80080a8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8005daa:	2301      	movs	r3, #1
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	e000ed04 	.word	0xe000ed04

08005db8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b08c      	sub	sp, #48	; 0x30
 8005dbc:	af02      	add	r7, sp, #8
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10a      	bne.n	8005de2 <xQueueGenericCreate+0x2a>
        __asm volatile
 8005dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	61bb      	str	r3, [r7, #24]
    }
 8005dde:	bf00      	nop
 8005de0:	e7fe      	b.n	8005de0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	fb02 f303 	mul.w	r3, r2, r3
 8005dea:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d006      	beq.n	8005e00 <xQueueGenericCreate+0x48>
 8005df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d101      	bne.n	8005e04 <xQueueGenericCreate+0x4c>
 8005e00:	2301      	movs	r3, #1
 8005e02:	e000      	b.n	8005e06 <xQueueGenericCreate+0x4e>
 8005e04:	2300      	movs	r3, #0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10a      	bne.n	8005e20 <xQueueGenericCreate+0x68>
        __asm volatile
 8005e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0e:	f383 8811 	msr	BASEPRI, r3
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	f3bf 8f4f 	dsb	sy
 8005e1a:	617b      	str	r3, [r7, #20]
    }
 8005e1c:	bf00      	nop
 8005e1e:	e7fe      	b.n	8005e1e <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8005e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e22:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8005e26:	d90a      	bls.n	8005e3e <xQueueGenericCreate+0x86>
        __asm volatile
 8005e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e2c:	f383 8811 	msr	BASEPRI, r3
 8005e30:	f3bf 8f6f 	isb	sy
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	613b      	str	r3, [r7, #16]
    }
 8005e3a:	bf00      	nop
 8005e3c:	e7fe      	b.n	8005e3c <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	3350      	adds	r3, #80	; 0x50
 8005e42:	4618      	mov	r0, r3
 8005e44:	f002 fa22 	bl	800828c <pvPortMalloc>
 8005e48:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8005e4a:	6a3b      	ldr	r3, [r7, #32]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00d      	beq.n	8005e6c <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	3350      	adds	r3, #80	; 0x50
 8005e58:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e5a:	79fa      	ldrb	r2, [r7, #7]
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	4613      	mov	r3, r2
 8005e62:	69fa      	ldr	r2, [r7, #28]
 8005e64:	68b9      	ldr	r1, [r7, #8]
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 f805 	bl	8005e76 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
    }
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3728      	adds	r7, #40	; 0x28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b084      	sub	sp, #16
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	60f8      	str	r0, [r7, #12]
 8005e7e:	60b9      	str	r1, [r7, #8]
 8005e80:	607a      	str	r2, [r7, #4]
 8005e82:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d103      	bne.n	8005e92 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	69ba      	ldr	r2, [r7, #24]
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	e002      	b.n	8005e98 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ea4:	2101      	movs	r1, #1
 8005ea6:	69b8      	ldr	r0, [r7, #24]
 8005ea8:	f7ff ff1e 	bl	8005ce8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	78fa      	ldrb	r2, [r7, #3]
 8005eb0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005eb4:	bf00      	nop
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b08e      	sub	sp, #56	; 0x38
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10a      	bne.n	8005eee <xQueueGenericSend+0x32>
        __asm volatile
 8005ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005edc:	f383 8811 	msr	BASEPRI, r3
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	f3bf 8f4f 	dsb	sy
 8005ee8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005eea:	bf00      	nop
 8005eec:	e7fe      	b.n	8005eec <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d103      	bne.n	8005efc <xQueueGenericSend+0x40>
 8005ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <xQueueGenericSend+0x44>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <xQueueGenericSend+0x46>
 8005f00:	2300      	movs	r3, #0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10a      	bne.n	8005f1c <xQueueGenericSend+0x60>
        __asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005f18:	bf00      	nop
 8005f1a:	e7fe      	b.n	8005f1a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d103      	bne.n	8005f2a <xQueueGenericSend+0x6e>
 8005f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d101      	bne.n	8005f2e <xQueueGenericSend+0x72>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e000      	b.n	8005f30 <xQueueGenericSend+0x74>
 8005f2e:	2300      	movs	r3, #0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10a      	bne.n	8005f4a <xQueueGenericSend+0x8e>
        __asm volatile
 8005f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f38:	f383 8811 	msr	BASEPRI, r3
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	623b      	str	r3, [r7, #32]
    }
 8005f46:	bf00      	nop
 8005f48:	e7fe      	b.n	8005f48 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f4a:	f001 fa23 	bl	8007394 <xTaskGetSchedulerState>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d102      	bne.n	8005f5a <xQueueGenericSend+0x9e>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <xQueueGenericSend+0xa2>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <xQueueGenericSend+0xa4>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10a      	bne.n	8005f7a <xQueueGenericSend+0xbe>
        __asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	61fb      	str	r3, [r7, #28]
    }
 8005f76:	bf00      	nop
 8005f78:	e7fe      	b.n	8005f78 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005f7a:	f002 f865 	bl	8008048 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d302      	bcc.n	8005f90 <xQueueGenericSend+0xd4>
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d129      	bne.n	8005fe4 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	68b9      	ldr	r1, [r7, #8]
 8005f94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f96:	f000 fb3d 	bl	8006614 <prvCopyDataToQueue>
 8005f9a:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d010      	beq.n	8005fc6 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa6:	3324      	adds	r3, #36	; 0x24
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 f857 	bl	800705c <xTaskRemoveFromEventList>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d013      	beq.n	8005fdc <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8005fb4:	4b3f      	ldr	r3, [pc, #252]	; (80060b4 <xQueueGenericSend+0x1f8>)
 8005fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fba:	601a      	str	r2, [r3, #0]
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	e00a      	b.n	8005fdc <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8005fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d007      	beq.n	8005fdc <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005fcc:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <xQueueGenericSend+0x1f8>)
 8005fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005fdc:	f002 f864 	bl	80080a8 <vPortExitCritical>
                return pdPASS;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e063      	b.n	80060ac <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d103      	bne.n	8005ff2 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005fea:	f002 f85d 	bl	80080a8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e05c      	b.n	80060ac <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d106      	bne.n	8006006 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005ff8:	f107 0314 	add.w	r3, r7, #20
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f001 f88f 	bl	8007120 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006002:	2301      	movs	r3, #1
 8006004:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006006:	f002 f84f 	bl	80080a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800600a:	f000 fe09 	bl	8006c20 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800600e:	f002 f81b 	bl	8008048 <vPortEnterCritical>
 8006012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006014:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006018:	b25b      	sxtb	r3, r3
 800601a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601e:	d103      	bne.n	8006028 <xQueueGenericSend+0x16c>
 8006020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006022:	2200      	movs	r2, #0
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800602e:	b25b      	sxtb	r3, r3
 8006030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006034:	d103      	bne.n	800603e <xQueueGenericSend+0x182>
 8006036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800603e:	f002 f833 	bl	80080a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006042:	1d3a      	adds	r2, r7, #4
 8006044:	f107 0314 	add.w	r3, r7, #20
 8006048:	4611      	mov	r1, r2
 800604a:	4618      	mov	r0, r3
 800604c:	f001 f87e 	bl	800714c <xTaskCheckForTimeOut>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d124      	bne.n	80060a0 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006056:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006058:	f000 fbd4 	bl	8006804 <prvIsQueueFull>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d018      	beq.n	8006094 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	3310      	adds	r3, #16
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	4611      	mov	r1, r2
 800606a:	4618      	mov	r0, r3
 800606c:	f000 ffa6 	bl	8006fbc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8006070:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006072:	f000 fb5f 	bl	8006734 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8006076:	f000 fde1 	bl	8006c3c <xTaskResumeAll>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	f47f af7c 	bne.w	8005f7a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8006082:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <xQueueGenericSend+0x1f8>)
 8006084:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	f3bf 8f6f 	isb	sy
 8006092:	e772      	b.n	8005f7a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8006094:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006096:	f000 fb4d 	bl	8006734 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800609a:	f000 fdcf 	bl	8006c3c <xTaskResumeAll>
 800609e:	e76c      	b.n	8005f7a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80060a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060a2:	f000 fb47 	bl	8006734 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80060a6:	f000 fdc9 	bl	8006c3c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80060aa:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3738      	adds	r7, #56	; 0x38
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	e000ed04 	.word	0xe000ed04

080060b8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b090      	sub	sp, #64	; 0x40
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80060ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10a      	bne.n	80060e6 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80060e2:	bf00      	nop
 80060e4:	e7fe      	b.n	80060e4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d103      	bne.n	80060f4 <xQueueGenericSendFromISR+0x3c>
 80060ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <xQueueGenericSendFromISR+0x40>
 80060f4:	2301      	movs	r3, #1
 80060f6:	e000      	b.n	80060fa <xQueueGenericSendFromISR+0x42>
 80060f8:	2300      	movs	r3, #0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10a      	bne.n	8006114 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8006110:	bf00      	nop
 8006112:	e7fe      	b.n	8006112 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d103      	bne.n	8006122 <xQueueGenericSendFromISR+0x6a>
 800611a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800611e:	2b01      	cmp	r3, #1
 8006120:	d101      	bne.n	8006126 <xQueueGenericSendFromISR+0x6e>
 8006122:	2301      	movs	r3, #1
 8006124:	e000      	b.n	8006128 <xQueueGenericSendFromISR+0x70>
 8006126:	2300      	movs	r3, #0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10a      	bne.n	8006142 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	623b      	str	r3, [r7, #32]
    }
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006142:	f002 f863 	bl	800820c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8006146:	f3ef 8211 	mrs	r2, BASEPRI
 800614a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	61fa      	str	r2, [r7, #28]
 800615c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800615e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006160:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	429a      	cmp	r2, r3
 800616c:	d302      	bcc.n	8006174 <xQueueGenericSendFromISR+0xbc>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	2b02      	cmp	r3, #2
 8006172:	d13e      	bne.n	80061f2 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8006174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006176:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800617a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800617e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006182:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006184:	683a      	ldr	r2, [r7, #0]
 8006186:	68b9      	ldr	r1, [r7, #8]
 8006188:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800618a:	f000 fa43 	bl	8006614 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800618e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006196:	d112      	bne.n	80061be <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619c:	2b00      	cmp	r3, #0
 800619e:	d025      	beq.n	80061ec <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	3324      	adds	r3, #36	; 0x24
 80061a4:	4618      	mov	r0, r3
 80061a6:	f000 ff59 	bl	800705c <xTaskRemoveFromEventList>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01d      	beq.n	80061ec <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d01a      	beq.n	80061ec <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	e016      	b.n	80061ec <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80061be:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80061c2:	2b7f      	cmp	r3, #127	; 0x7f
 80061c4:	d10a      	bne.n	80061dc <xQueueGenericSendFromISR+0x124>
        __asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	617b      	str	r3, [r7, #20]
    }
 80061d8:	bf00      	nop
 80061da:	e7fe      	b.n	80061da <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80061dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80061e0:	3301      	adds	r3, #1
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	b25a      	sxtb	r2, r3
 80061e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80061ec:	2301      	movs	r3, #1
 80061ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80061f0:	e001      	b.n	80061f6 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80061f2:	2300      	movs	r3, #0
 80061f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061f8:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8006200:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8006202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006204:	4618      	mov	r0, r3
 8006206:	3740      	adds	r7, #64	; 0x40
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b08c      	sub	sp, #48	; 0x30
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006218:	2300      	movs	r3, #0
 800621a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006222:	2b00      	cmp	r3, #0
 8006224:	d10a      	bne.n	800623c <xQueueReceive+0x30>
        __asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	623b      	str	r3, [r7, #32]
    }
 8006238:	bf00      	nop
 800623a:	e7fe      	b.n	800623a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d103      	bne.n	800624a <xQueueReceive+0x3e>
 8006242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <xQueueReceive+0x42>
 800624a:	2301      	movs	r3, #1
 800624c:	e000      	b.n	8006250 <xQueueReceive+0x44>
 800624e:	2300      	movs	r3, #0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10a      	bne.n	800626a <xQueueReceive+0x5e>
        __asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	61fb      	str	r3, [r7, #28]
    }
 8006266:	bf00      	nop
 8006268:	e7fe      	b.n	8006268 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800626a:	f001 f893 	bl	8007394 <xTaskGetSchedulerState>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d102      	bne.n	800627a <xQueueReceive+0x6e>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <xQueueReceive+0x72>
 800627a:	2301      	movs	r3, #1
 800627c:	e000      	b.n	8006280 <xQueueReceive+0x74>
 800627e:	2300      	movs	r3, #0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10a      	bne.n	800629a <xQueueReceive+0x8e>
        __asm volatile
 8006284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006288:	f383 8811 	msr	BASEPRI, r3
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	61bb      	str	r3, [r7, #24]
    }
 8006296:	bf00      	nop
 8006298:	e7fe      	b.n	8006298 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800629a:	f001 fed5 	bl	8008048 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800629e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d01f      	beq.n	80062ea <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062aa:	68b9      	ldr	r1, [r7, #8]
 80062ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ae:	f000 fa1b 	bl	80066e8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b4:	1e5a      	subs	r2, r3, #1
 80062b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00f      	beq.n	80062e2 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c4:	3310      	adds	r3, #16
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 fec8 	bl	800705c <xTaskRemoveFromEventList>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d007      	beq.n	80062e2 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80062d2:	4b3d      	ldr	r3, [pc, #244]	; (80063c8 <xQueueReceive+0x1bc>)
 80062d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80062e2:	f001 fee1 	bl	80080a8 <vPortExitCritical>
                return pdPASS;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e069      	b.n	80063be <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d103      	bne.n	80062f8 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80062f0:	f001 feda 	bl	80080a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80062f4:	2300      	movs	r3, #0
 80062f6:	e062      	b.n	80063be <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80062f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d106      	bne.n	800630c <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80062fe:	f107 0310 	add.w	r3, r7, #16
 8006302:	4618      	mov	r0, r3
 8006304:	f000 ff0c 	bl	8007120 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800630c:	f001 fecc 	bl	80080a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006310:	f000 fc86 	bl	8006c20 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006314:	f001 fe98 	bl	8008048 <vPortEnterCritical>
 8006318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800631e:	b25b      	sxtb	r3, r3
 8006320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006324:	d103      	bne.n	800632e <xQueueReceive+0x122>
 8006326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800632e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006330:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006334:	b25b      	sxtb	r3, r3
 8006336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633a:	d103      	bne.n	8006344 <xQueueReceive+0x138>
 800633c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006344:	f001 feb0 	bl	80080a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006348:	1d3a      	adds	r2, r7, #4
 800634a:	f107 0310 	add.w	r3, r7, #16
 800634e:	4611      	mov	r1, r2
 8006350:	4618      	mov	r0, r3
 8006352:	f000 fefb 	bl	800714c <xTaskCheckForTimeOut>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d123      	bne.n	80063a4 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800635c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800635e:	f000 fa3b 	bl	80067d8 <prvIsQueueEmpty>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d017      	beq.n	8006398 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	3324      	adds	r3, #36	; 0x24
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	4611      	mov	r1, r2
 8006370:	4618      	mov	r0, r3
 8006372:	f000 fe23 	bl	8006fbc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006378:	f000 f9dc 	bl	8006734 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800637c:	f000 fc5e 	bl	8006c3c <xTaskResumeAll>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d189      	bne.n	800629a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8006386:	4b10      	ldr	r3, [pc, #64]	; (80063c8 <xQueueReceive+0x1bc>)
 8006388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	e780      	b.n	800629a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800639a:	f000 f9cb 	bl	8006734 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800639e:	f000 fc4d 	bl	8006c3c <xTaskResumeAll>
 80063a2:	e77a      	b.n	800629a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80063a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063a6:	f000 f9c5 	bl	8006734 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80063aa:	f000 fc47 	bl	8006c3c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063b0:	f000 fa12 	bl	80067d8 <prvIsQueueEmpty>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f43f af6f 	beq.w	800629a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80063bc:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3730      	adds	r7, #48	; 0x30
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	e000ed04 	.word	0xe000ed04

080063cc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b08e      	sub	sp, #56	; 0x38
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80063d6:	2300      	movs	r3, #0
 80063d8:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80063de:	2300      	movs	r3, #0
 80063e0:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80063e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10a      	bne.n	80063fe <xQueueSemaphoreTake+0x32>
        __asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	623b      	str	r3, [r7, #32]
    }
 80063fa:	bf00      	nop
 80063fc:	e7fe      	b.n	80063fc <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80063fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00a      	beq.n	800641c <xQueueSemaphoreTake+0x50>
        __asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	61fb      	str	r3, [r7, #28]
    }
 8006418:	bf00      	nop
 800641a:	e7fe      	b.n	800641a <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800641c:	f000 ffba 	bl	8007394 <xTaskGetSchedulerState>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d102      	bne.n	800642c <xQueueSemaphoreTake+0x60>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d101      	bne.n	8006430 <xQueueSemaphoreTake+0x64>
 800642c:	2301      	movs	r3, #1
 800642e:	e000      	b.n	8006432 <xQueueSemaphoreTake+0x66>
 8006430:	2300      	movs	r3, #0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <xQueueSemaphoreTake+0x80>
        __asm volatile
 8006436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643a:	f383 8811 	msr	BASEPRI, r3
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	f3bf 8f4f 	dsb	sy
 8006446:	61bb      	str	r3, [r7, #24]
    }
 8006448:	bf00      	nop
 800644a:	e7fe      	b.n	800644a <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800644c:	f001 fdfc 	bl	8008048 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006454:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006458:	2b00      	cmp	r3, #0
 800645a:	d024      	beq.n	80064a6 <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800645c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645e:	1e5a      	subs	r2, r3, #1
 8006460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006462:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d104      	bne.n	8006476 <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800646c:	f001 f92e 	bl	80076cc <pvTaskIncrementMutexHeldCount>
 8006470:	4602      	mov	r2, r0
 8006472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006474:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00f      	beq.n	800649e <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800647e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006480:	3310      	adds	r3, #16
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fdea 	bl	800705c <xTaskRemoveFromEventList>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d007      	beq.n	800649e <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800648e:	4b54      	ldr	r3, [pc, #336]	; (80065e0 <xQueueSemaphoreTake+0x214>)
 8006490:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800649e:	f001 fe03 	bl	80080a8 <vPortExitCritical>
                return pdPASS;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e097      	b.n	80065d6 <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d111      	bne.n	80064d0 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 80064ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <xQueueSemaphoreTake+0xfc>
        __asm volatile
 80064b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b6:	f383 8811 	msr	BASEPRI, r3
 80064ba:	f3bf 8f6f 	isb	sy
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	617b      	str	r3, [r7, #20]
    }
 80064c4:	bf00      	nop
 80064c6:	e7fe      	b.n	80064c6 <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80064c8:	f001 fdee 	bl	80080a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80064cc:	2300      	movs	r3, #0
 80064ce:	e082      	b.n	80065d6 <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 80064d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80064d6:	f107 030c 	add.w	r3, r7, #12
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fe20 	bl	8007120 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80064e0:	2301      	movs	r3, #1
 80064e2:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80064e4:	f001 fde0 	bl	80080a8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80064e8:	f000 fb9a 	bl	8006c20 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80064ec:	f001 fdac 	bl	8008048 <vPortEnterCritical>
 80064f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064f6:	b25b      	sxtb	r3, r3
 80064f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fc:	d103      	bne.n	8006506 <xQueueSemaphoreTake+0x13a>
 80064fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006508:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800650c:	b25b      	sxtb	r3, r3
 800650e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006512:	d103      	bne.n	800651c <xQueueSemaphoreTake+0x150>
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800651c:	f001 fdc4 	bl	80080a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006520:	463a      	mov	r2, r7
 8006522:	f107 030c 	add.w	r3, r7, #12
 8006526:	4611      	mov	r1, r2
 8006528:	4618      	mov	r0, r3
 800652a:	f000 fe0f 	bl	800714c <xTaskCheckForTimeOut>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d132      	bne.n	800659a <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006534:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006536:	f000 f94f 	bl	80067d8 <prvIsQueueEmpty>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d026      	beq.n	800658e <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d109      	bne.n	800655c <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 8006548:	f001 fd7e 	bl	8008048 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800654c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	4618      	mov	r0, r3
 8006552:	f000 ff3d 	bl	80073d0 <xTaskPriorityInherit>
 8006556:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 8006558:	f001 fda6 	bl	80080a8 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800655c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655e:	3324      	adds	r3, #36	; 0x24
 8006560:	683a      	ldr	r2, [r7, #0]
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f000 fd29 	bl	8006fbc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800656a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800656c:	f000 f8e2 	bl	8006734 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006570:	f000 fb64 	bl	8006c3c <xTaskResumeAll>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	f47f af68 	bne.w	800644c <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 800657c:	4b18      	ldr	r3, [pc, #96]	; (80065e0 <xQueueSemaphoreTake+0x214>)
 800657e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006582:	601a      	str	r2, [r3, #0]
 8006584:	f3bf 8f4f 	dsb	sy
 8006588:	f3bf 8f6f 	isb	sy
 800658c:	e75e      	b.n	800644c <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800658e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006590:	f000 f8d0 	bl	8006734 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006594:	f000 fb52 	bl	8006c3c <xTaskResumeAll>
 8006598:	e758      	b.n	800644c <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800659a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800659c:	f000 f8ca 	bl	8006734 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80065a0:	f000 fb4c 	bl	8006c3c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065a6:	f000 f917 	bl	80067d8 <prvIsQueueEmpty>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f43f af4d 	beq.w	800644c <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 80065b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00d      	beq.n	80065d4 <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 80065b8:	f001 fd46 	bl	8008048 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065be:	f000 f811 	bl	80065e4 <prvGetDisinheritPriorityAfterTimeout>
 80065c2:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80065c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 fff0 	bl	80075b0 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 80065d0:	f001 fd6a 	bl	80080a8 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80065d4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3738      	adds	r7, #56	; 0x38
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	e000ed04 	.word	0xe000ed04

080065e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d006      	beq.n	8006602 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f1c3 0305 	rsb	r3, r3, #5
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	e001      	b.n	8006606 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006602:	2300      	movs	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8006606:	68fb      	ldr	r3, [r7, #12]
    }
 8006608:	4618      	mov	r0, r3
 800660a:	3714      	adds	r7, #20
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006620:	2300      	movs	r3, #0
 8006622:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	d10d      	bne.n	800664e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d14d      	bne.n	80066d6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	4618      	mov	r0, r3
 8006640:	f000 ff3c 	bl	80074bc <xTaskPriorityDisinherit>
 8006644:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	609a      	str	r2, [r3, #8]
 800664c:	e043      	b.n	80066d6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d119      	bne.n	8006688 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6858      	ldr	r0, [r3, #4]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	461a      	mov	r2, r3
 800665e:	68b9      	ldr	r1, [r7, #8]
 8006660:	f002 f83c 	bl	80086dc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	685a      	ldr	r2, [r3, #4]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	441a      	add	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	429a      	cmp	r2, r3
 800667c:	d32b      	bcc.n	80066d6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	e026      	b.n	80066d6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68d8      	ldr	r0, [r3, #12]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	461a      	mov	r2, r3
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	f002 f822 	bl	80086dc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	425b      	negs	r3, r3
 80066a2:	441a      	add	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d207      	bcs.n	80066c4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	689a      	ldr	r2, [r3, #8]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	425b      	negs	r3, r3
 80066be:	441a      	add	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d105      	bne.n	80066d6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80066de:	697b      	ldr	r3, [r7, #20]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d018      	beq.n	800672c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68da      	ldr	r2, [r3, #12]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006702:	441a      	add	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68da      	ldr	r2, [r3, #12]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	429a      	cmp	r2, r3
 8006712:	d303      	bcc.n	800671c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	68d9      	ldr	r1, [r3, #12]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006724:	461a      	mov	r2, r3
 8006726:	6838      	ldr	r0, [r7, #0]
 8006728:	f001 ffd8 	bl	80086dc <memcpy>
    }
}
 800672c:	bf00      	nop
 800672e:	3708      	adds	r7, #8
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800673c:	f001 fc84 	bl	8008048 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006746:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006748:	e011      	b.n	800676e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674e:	2b00      	cmp	r3, #0
 8006750:	d012      	beq.n	8006778 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	3324      	adds	r3, #36	; 0x24
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fc80 	bl	800705c <xTaskRemoveFromEventList>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8006762:	f000 fd59 	bl	8007218 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006766:	7bfb      	ldrb	r3, [r7, #15]
 8006768:	3b01      	subs	r3, #1
 800676a:	b2db      	uxtb	r3, r3
 800676c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800676e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006772:	2b00      	cmp	r3, #0
 8006774:	dce9      	bgt.n	800674a <prvUnlockQueue+0x16>
 8006776:	e000      	b.n	800677a <prvUnlockQueue+0x46>
                        break;
 8006778:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	22ff      	movs	r2, #255	; 0xff
 800677e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8006782:	f001 fc91 	bl	80080a8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006786:	f001 fc5f 	bl	8008048 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006790:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006792:	e011      	b.n	80067b8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d012      	beq.n	80067c2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	3310      	adds	r3, #16
 80067a0:	4618      	mov	r0, r3
 80067a2:	f000 fc5b 	bl	800705c <xTaskRemoveFromEventList>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80067ac:	f000 fd34 	bl	8007218 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80067b0:	7bbb      	ldrb	r3, [r7, #14]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80067b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	dce9      	bgt.n	8006794 <prvUnlockQueue+0x60>
 80067c0:	e000      	b.n	80067c4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80067c2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	22ff      	movs	r2, #255	; 0xff
 80067c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80067cc:	f001 fc6c 	bl	80080a8 <vPortExitCritical>
}
 80067d0:	bf00      	nop
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80067e0:	f001 fc32 	bl	8008048 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d102      	bne.n	80067f2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80067ec:	2301      	movs	r3, #1
 80067ee:	60fb      	str	r3, [r7, #12]
 80067f0:	e001      	b.n	80067f6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80067f6:	f001 fc57 	bl	80080a8 <vPortExitCritical>

    return xReturn;
 80067fa:	68fb      	ldr	r3, [r7, #12]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800680c:	f001 fc1c 	bl	8008048 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006818:	429a      	cmp	r2, r3
 800681a:	d102      	bne.n	8006822 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800681c:	2301      	movs	r3, #1
 800681e:	60fb      	str	r3, [r7, #12]
 8006820:	e001      	b.n	8006826 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006826:	f001 fc3f 	bl	80080a8 <vPortExitCritical>

    return xReturn;
 800682a:	68fb      	ldr	r3, [r7, #12]
}
 800682c:	4618      	mov	r0, r3
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800683e:	2300      	movs	r3, #0
 8006840:	60fb      	str	r3, [r7, #12]
 8006842:	e014      	b.n	800686e <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006844:	4a0f      	ldr	r2, [pc, #60]	; (8006884 <vQueueAddToRegistry+0x50>)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10b      	bne.n	8006868 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006850:	490c      	ldr	r1, [pc, #48]	; (8006884 <vQueueAddToRegistry+0x50>)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	683a      	ldr	r2, [r7, #0]
 8006856:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800685a:	4a0a      	ldr	r2, [pc, #40]	; (8006884 <vQueueAddToRegistry+0x50>)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	00db      	lsls	r3, r3, #3
 8006860:	4413      	add	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8006866:	e006      	b.n	8006876 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	3301      	adds	r3, #1
 800686c:	60fb      	str	r3, [r7, #12]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b07      	cmp	r3, #7
 8006872:	d9e7      	bls.n	8006844 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8006874:	bf00      	nop
 8006876:	bf00      	nop
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	20013e0c 	.word	0x20013e0c

08006888 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006898:	f001 fbd6 	bl	8008048 <vPortEnterCritical>
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068a2:	b25b      	sxtb	r3, r3
 80068a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a8:	d103      	bne.n	80068b2 <vQueueWaitForMessageRestricted+0x2a>
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068b8:	b25b      	sxtb	r3, r3
 80068ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068be:	d103      	bne.n	80068c8 <vQueueWaitForMessageRestricted+0x40>
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068c8:	f001 fbee 	bl	80080a8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d106      	bne.n	80068e2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	3324      	adds	r3, #36	; 0x24
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	68b9      	ldr	r1, [r7, #8]
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 fb91 	bl	8007004 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80068e2:	6978      	ldr	r0, [r7, #20]
 80068e4:	f7ff ff26 	bl	8006734 <prvUnlockQueue>
    }
 80068e8:	bf00      	nop
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08c      	sub	sp, #48	; 0x30
 80068f4:	af04      	add	r7, sp, #16
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	603b      	str	r3, [r7, #0]
 80068fc:	4613      	mov	r3, r2
 80068fe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006900:	88fb      	ldrh	r3, [r7, #6]
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4618      	mov	r0, r3
 8006906:	f001 fcc1 	bl	800828c <pvPortMalloc>
 800690a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00e      	beq.n	8006930 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006912:	2058      	movs	r0, #88	; 0x58
 8006914:	f001 fcba 	bl	800828c <pvPortMalloc>
 8006918:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	697a      	ldr	r2, [r7, #20]
 8006924:	631a      	str	r2, [r3, #48]	; 0x30
 8006926:	e005      	b.n	8006934 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8006928:	6978      	ldr	r0, [r7, #20]
 800692a:	f001 fd8f 	bl	800844c <vPortFree>
 800692e:	e001      	b.n	8006934 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8006930:	2300      	movs	r3, #0
 8006932:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d013      	beq.n	8006962 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800693a:	88fa      	ldrh	r2, [r7, #6]
 800693c:	2300      	movs	r3, #0
 800693e:	9303      	str	r3, [sp, #12]
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	9302      	str	r3, [sp, #8]
 8006944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	68b9      	ldr	r1, [r7, #8]
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f80e 	bl	8006972 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006956:	69f8      	ldr	r0, [r7, #28]
 8006958:	f000 f8a2 	bl	8006aa0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800695c:	2301      	movs	r3, #1
 800695e:	61bb      	str	r3, [r7, #24]
 8006960:	e002      	b.n	8006968 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006962:	f04f 33ff 	mov.w	r3, #4294967295
 8006966:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006968:	69bb      	ldr	r3, [r7, #24]
    }
 800696a:	4618      	mov	r0, r3
 800696c:	3720      	adds	r7, #32
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b088      	sub	sp, #32
 8006976:	af00      	add	r7, sp, #0
 8006978:	60f8      	str	r0, [r7, #12]
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	607a      	str	r2, [r7, #4]
 800697e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006982:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	461a      	mov	r2, r3
 800698a:	21a5      	movs	r1, #165	; 0xa5
 800698c:	f001 feb4 	bl	80086f8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006992:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800699a:	3b01      	subs	r3, #1
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	4413      	add	r3, r2
 80069a0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	f023 0307 	bic.w	r3, r3, #7
 80069a8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00a      	beq.n	80069ca <prvInitialiseNewTask+0x58>
        __asm volatile
 80069b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	617b      	str	r3, [r7, #20]
    }
 80069c6:	bf00      	nop
 80069c8:	e7fe      	b.n	80069c8 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d01f      	beq.n	8006a10 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069d0:	2300      	movs	r3, #0
 80069d2:	61fb      	str	r3, [r7, #28]
 80069d4:	e012      	b.n	80069fc <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	4413      	add	r3, r2
 80069dc:	7819      	ldrb	r1, [r3, #0]
 80069de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	4413      	add	r3, r2
 80069e4:	3334      	adds	r3, #52	; 0x34
 80069e6:	460a      	mov	r2, r1
 80069e8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	4413      	add	r3, r2
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d006      	beq.n	8006a04 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	3301      	adds	r3, #1
 80069fa:	61fb      	str	r3, [r7, #28]
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	2b09      	cmp	r3, #9
 8006a00:	d9e9      	bls.n	80069d6 <prvInitialiseNewTask+0x64>
 8006a02:	e000      	b.n	8006a06 <prvInitialiseNewTask+0x94>
            {
                break;
 8006a04:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006a0e:	e003      	b.n	8006a18 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	2b04      	cmp	r3, #4
 8006a1c:	d901      	bls.n	8006a22 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a1e:	2304      	movs	r3, #4
 8006a20:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a26:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a2c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a30:	2200      	movs	r2, #0
 8006a32:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a36:	3304      	adds	r3, #4
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f7ff f8c1 	bl	8005bc0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	3318      	adds	r3, #24
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff f8bc 	bl	8005bc0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a4c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a50:	f1c3 0205 	rsb	r2, r3, #5
 8006a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a56:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a5c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8006a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a60:	3350      	adds	r3, #80	; 0x50
 8006a62:	2204      	movs	r2, #4
 8006a64:	2100      	movs	r1, #0
 8006a66:	4618      	mov	r0, r3
 8006a68:	f001 fe46 	bl	80086f8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6e:	3354      	adds	r3, #84	; 0x54
 8006a70:	2201      	movs	r2, #1
 8006a72:	2100      	movs	r1, #0
 8006a74:	4618      	mov	r0, r3
 8006a76:	f001 fe3f 	bl	80086f8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a7a:	683a      	ldr	r2, [r7, #0]
 8006a7c:	68f9      	ldr	r1, [r7, #12]
 8006a7e:	69b8      	ldr	r0, [r7, #24]
 8006a80:	f001 f9b0 	bl	8007de4 <pxPortInitialiseStack>
 8006a84:	4602      	mov	r2, r0
 8006a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a88:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d002      	beq.n	8006a96 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a94:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006a96:	bf00      	nop
 8006a98:	3720      	adds	r7, #32
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006aa8:	f001 face 	bl	8008048 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006aac:	4b2c      	ldr	r3, [pc, #176]	; (8006b60 <prvAddNewTaskToReadyList+0xc0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	4a2b      	ldr	r2, [pc, #172]	; (8006b60 <prvAddNewTaskToReadyList+0xc0>)
 8006ab4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006ab6:	4b2b      	ldr	r3, [pc, #172]	; (8006b64 <prvAddNewTaskToReadyList+0xc4>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d109      	bne.n	8006ad2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006abe:	4a29      	ldr	r2, [pc, #164]	; (8006b64 <prvAddNewTaskToReadyList+0xc4>)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006ac4:	4b26      	ldr	r3, [pc, #152]	; (8006b60 <prvAddNewTaskToReadyList+0xc0>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d110      	bne.n	8006aee <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006acc:	f000 fbc8 	bl	8007260 <prvInitialiseTaskLists>
 8006ad0:	e00d      	b.n	8006aee <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006ad2:	4b25      	ldr	r3, [pc, #148]	; (8006b68 <prvAddNewTaskToReadyList+0xc8>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d109      	bne.n	8006aee <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ada:	4b22      	ldr	r3, [pc, #136]	; (8006b64 <prvAddNewTaskToReadyList+0xc4>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d802      	bhi.n	8006aee <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006ae8:	4a1e      	ldr	r2, [pc, #120]	; (8006b64 <prvAddNewTaskToReadyList+0xc4>)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006aee:	4b1f      	ldr	r3, [pc, #124]	; (8006b6c <prvAddNewTaskToReadyList+0xcc>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3301      	adds	r3, #1
 8006af4:	4a1d      	ldr	r2, [pc, #116]	; (8006b6c <prvAddNewTaskToReadyList+0xcc>)
 8006af6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006af8:	4b1c      	ldr	r3, [pc, #112]	; (8006b6c <prvAddNewTaskToReadyList+0xcc>)
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b04:	2201      	movs	r2, #1
 8006b06:	409a      	lsls	r2, r3
 8006b08:	4b19      	ldr	r3, [pc, #100]	; (8006b70 <prvAddNewTaskToReadyList+0xd0>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	4a18      	ldr	r2, [pc, #96]	; (8006b70 <prvAddNewTaskToReadyList+0xd0>)
 8006b10:	6013      	str	r3, [r2, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b16:	4613      	mov	r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4413      	add	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4a15      	ldr	r2, [pc, #84]	; (8006b74 <prvAddNewTaskToReadyList+0xd4>)
 8006b20:	441a      	add	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	3304      	adds	r3, #4
 8006b26:	4619      	mov	r1, r3
 8006b28:	4610      	mov	r0, r2
 8006b2a:	f7ff f856 	bl	8005bda <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006b2e:	f001 fabb 	bl	80080a8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006b32:	4b0d      	ldr	r3, [pc, #52]	; (8006b68 <prvAddNewTaskToReadyList+0xc8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00e      	beq.n	8006b58 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b3a:	4b0a      	ldr	r3, [pc, #40]	; (8006b64 <prvAddNewTaskToReadyList+0xc4>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d207      	bcs.n	8006b58 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006b48:	4b0b      	ldr	r3, [pc, #44]	; (8006b78 <prvAddNewTaskToReadyList+0xd8>)
 8006b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006b58:	bf00      	nop
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	20000804 	.word	0x20000804
 8006b64:	2000072c 	.word	0x2000072c
 8006b68:	20000810 	.word	0x20000810
 8006b6c:	20000820 	.word	0x20000820
 8006b70:	2000080c 	.word	0x2000080c
 8006b74:	20000730 	.word	0x20000730
 8006b78:	e000ed04 	.word	0xe000ed04

08006b7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8006b82:	4b20      	ldr	r3, [pc, #128]	; (8006c04 <vTaskStartScheduler+0x88>)
 8006b84:	9301      	str	r3, [sp, #4]
 8006b86:	2300      	movs	r3, #0
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	2282      	movs	r2, #130	; 0x82
 8006b8e:	491e      	ldr	r1, [pc, #120]	; (8006c08 <vTaskStartScheduler+0x8c>)
 8006b90:	481e      	ldr	r0, [pc, #120]	; (8006c0c <vTaskStartScheduler+0x90>)
 8006b92:	f7ff fead 	bl	80068f0 <xTaskCreate>
 8006b96:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d102      	bne.n	8006ba4 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8006b9e:	f000 fe0f 	bl	80077c0 <xTimerCreateTimerTask>
 8006ba2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d116      	bne.n	8006bd8 <vTaskStartScheduler+0x5c>
        __asm volatile
 8006baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bae:	f383 8811 	msr	BASEPRI, r3
 8006bb2:	f3bf 8f6f 	isb	sy
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	60bb      	str	r3, [r7, #8]
    }
 8006bbc:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8006bbe:	4b14      	ldr	r3, [pc, #80]	; (8006c10 <vTaskStartScheduler+0x94>)
 8006bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006bc6:	4b13      	ldr	r3, [pc, #76]	; (8006c14 <vTaskStartScheduler+0x98>)
 8006bc8:	2201      	movs	r2, #1
 8006bca:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006bcc:	4b12      	ldr	r3, [pc, #72]	; (8006c18 <vTaskStartScheduler+0x9c>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8006bd2:	f001 f997 	bl	8007f04 <xPortStartScheduler>
 8006bd6:	e00e      	b.n	8006bf6 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bde:	d10a      	bne.n	8006bf6 <vTaskStartScheduler+0x7a>
        __asm volatile
 8006be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be4:	f383 8811 	msr	BASEPRI, r3
 8006be8:	f3bf 8f6f 	isb	sy
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	607b      	str	r3, [r7, #4]
    }
 8006bf2:	bf00      	nop
 8006bf4:	e7fe      	b.n	8006bf4 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006bf6:	4b09      	ldr	r3, [pc, #36]	; (8006c1c <vTaskStartScheduler+0xa0>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
}
 8006bfa:	bf00      	nop
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	20000828 	.word	0x20000828
 8006c08:	08009318 	.word	0x08009318
 8006c0c:	08007231 	.word	0x08007231
 8006c10:	20000824 	.word	0x20000824
 8006c14:	20000810 	.word	0x20000810
 8006c18:	20000808 	.word	0x20000808
 8006c1c:	20000020 	.word	0x20000020

08006c20 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c20:	b480      	push	{r7}
 8006c22:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8006c24:	4b04      	ldr	r3, [pc, #16]	; (8006c38 <vTaskSuspendAll+0x18>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	4a03      	ldr	r2, [pc, #12]	; (8006c38 <vTaskSuspendAll+0x18>)
 8006c2c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8006c2e:	bf00      	nop
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr
 8006c38:	2000082c 	.word	0x2000082c

08006c3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006c42:	2300      	movs	r3, #0
 8006c44:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006c46:	2300      	movs	r3, #0
 8006c48:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8006c4a:	4b41      	ldr	r3, [pc, #260]	; (8006d50 <xTaskResumeAll+0x114>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10a      	bne.n	8006c68 <xTaskResumeAll+0x2c>
        __asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	603b      	str	r3, [r7, #0]
    }
 8006c64:	bf00      	nop
 8006c66:	e7fe      	b.n	8006c66 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006c68:	f001 f9ee 	bl	8008048 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8006c6c:	4b38      	ldr	r3, [pc, #224]	; (8006d50 <xTaskResumeAll+0x114>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3b01      	subs	r3, #1
 8006c72:	4a37      	ldr	r2, [pc, #220]	; (8006d50 <xTaskResumeAll+0x114>)
 8006c74:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c76:	4b36      	ldr	r3, [pc, #216]	; (8006d50 <xTaskResumeAll+0x114>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d161      	bne.n	8006d42 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c7e:	4b35      	ldr	r3, [pc, #212]	; (8006d54 <xTaskResumeAll+0x118>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d05d      	beq.n	8006d42 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c86:	e02e      	b.n	8006ce6 <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c88:	4b33      	ldr	r3, [pc, #204]	; (8006d58 <xTaskResumeAll+0x11c>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	3318      	adds	r3, #24
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7fe fffd 	bl	8005c94 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fe fff8 	bl	8005c94 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca8:	2201      	movs	r2, #1
 8006caa:	409a      	lsls	r2, r3
 8006cac:	4b2b      	ldr	r3, [pc, #172]	; (8006d5c <xTaskResumeAll+0x120>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	4a2a      	ldr	r2, [pc, #168]	; (8006d5c <xTaskResumeAll+0x120>)
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cba:	4613      	mov	r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	4413      	add	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4a27      	ldr	r2, [pc, #156]	; (8006d60 <xTaskResumeAll+0x124>)
 8006cc4:	441a      	add	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4619      	mov	r1, r3
 8006ccc:	4610      	mov	r0, r2
 8006cce:	f7fe ff84 	bl	8005bda <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd6:	4b23      	ldr	r3, [pc, #140]	; (8006d64 <xTaskResumeAll+0x128>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d302      	bcc.n	8006ce6 <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8006ce0:	4b21      	ldr	r3, [pc, #132]	; (8006d68 <xTaskResumeAll+0x12c>)
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ce6:	4b1c      	ldr	r3, [pc, #112]	; (8006d58 <xTaskResumeAll+0x11c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1cc      	bne.n	8006c88 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8006cf4:	f000 fb32 	bl	800735c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006cf8:	4b1c      	ldr	r3, [pc, #112]	; (8006d6c <xTaskResumeAll+0x130>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d010      	beq.n	8006d26 <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006d04:	f000 f846 	bl	8006d94 <xTaskIncrementTick>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d002      	beq.n	8006d14 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8006d0e:	4b16      	ldr	r3, [pc, #88]	; (8006d68 <xTaskResumeAll+0x12c>)
 8006d10:	2201      	movs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3b01      	subs	r3, #1
 8006d18:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1f1      	bne.n	8006d04 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8006d20:	4b12      	ldr	r3, [pc, #72]	; (8006d6c <xTaskResumeAll+0x130>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8006d26:	4b10      	ldr	r3, [pc, #64]	; (8006d68 <xTaskResumeAll+0x12c>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d009      	beq.n	8006d42 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006d32:	4b0f      	ldr	r3, [pc, #60]	; (8006d70 <xTaskResumeAll+0x134>)
 8006d34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d38:	601a      	str	r2, [r3, #0]
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006d42:	f001 f9b1 	bl	80080a8 <vPortExitCritical>

    return xAlreadyYielded;
 8006d46:	68bb      	ldr	r3, [r7, #8]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}
 8006d50:	2000082c 	.word	0x2000082c
 8006d54:	20000804 	.word	0x20000804
 8006d58:	200007c4 	.word	0x200007c4
 8006d5c:	2000080c 	.word	0x2000080c
 8006d60:	20000730 	.word	0x20000730
 8006d64:	2000072c 	.word	0x2000072c
 8006d68:	20000818 	.word	0x20000818
 8006d6c:	20000814 	.word	0x20000814
 8006d70:	e000ed04 	.word	0xe000ed04

08006d74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006d7a:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <xTaskGetTickCount+0x1c>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006d80:	687b      	ldr	r3, [r7, #4]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	370c      	adds	r7, #12
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	20000808 	.word	0x20000808

08006d94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d9e:	4b4e      	ldr	r3, [pc, #312]	; (8006ed8 <xTaskIncrementTick+0x144>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f040 808e 	bne.w	8006ec4 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006da8:	4b4c      	ldr	r3, [pc, #304]	; (8006edc <xTaskIncrementTick+0x148>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3301      	adds	r3, #1
 8006dae:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006db0:	4a4a      	ldr	r2, [pc, #296]	; (8006edc <xTaskIncrementTick+0x148>)
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d120      	bne.n	8006dfe <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8006dbc:	4b48      	ldr	r3, [pc, #288]	; (8006ee0 <xTaskIncrementTick+0x14c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d00a      	beq.n	8006ddc <xTaskIncrementTick+0x48>
        __asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	603b      	str	r3, [r7, #0]
    }
 8006dd8:	bf00      	nop
 8006dda:	e7fe      	b.n	8006dda <xTaskIncrementTick+0x46>
 8006ddc:	4b40      	ldr	r3, [pc, #256]	; (8006ee0 <xTaskIncrementTick+0x14c>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]
 8006de2:	4b40      	ldr	r3, [pc, #256]	; (8006ee4 <xTaskIncrementTick+0x150>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a3e      	ldr	r2, [pc, #248]	; (8006ee0 <xTaskIncrementTick+0x14c>)
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4a3e      	ldr	r2, [pc, #248]	; (8006ee4 <xTaskIncrementTick+0x150>)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	4b3d      	ldr	r3, [pc, #244]	; (8006ee8 <xTaskIncrementTick+0x154>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3301      	adds	r3, #1
 8006df6:	4a3c      	ldr	r2, [pc, #240]	; (8006ee8 <xTaskIncrementTick+0x154>)
 8006df8:	6013      	str	r3, [r2, #0]
 8006dfa:	f000 faaf 	bl	800735c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006dfe:	4b3b      	ldr	r3, [pc, #236]	; (8006eec <xTaskIncrementTick+0x158>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d348      	bcc.n	8006e9a <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e08:	4b35      	ldr	r3, [pc, #212]	; (8006ee0 <xTaskIncrementTick+0x14c>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d104      	bne.n	8006e1c <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e12:	4b36      	ldr	r3, [pc, #216]	; (8006eec <xTaskIncrementTick+0x158>)
 8006e14:	f04f 32ff 	mov.w	r2, #4294967295
 8006e18:	601a      	str	r2, [r3, #0]
                    break;
 8006e1a:	e03e      	b.n	8006e9a <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e1c:	4b30      	ldr	r3, [pc, #192]	; (8006ee0 <xTaskIncrementTick+0x14c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d203      	bcs.n	8006e3c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006e34:	4a2d      	ldr	r2, [pc, #180]	; (8006eec <xTaskIncrementTick+0x158>)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e3a:	e02e      	b.n	8006e9a <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fe ff27 	bl	8005c94 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d004      	beq.n	8006e58 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	3318      	adds	r3, #24
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7fe ff1e 	bl	8005c94 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	409a      	lsls	r2, r3
 8006e60:	4b23      	ldr	r3, [pc, #140]	; (8006ef0 <xTaskIncrementTick+0x15c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	4a22      	ldr	r2, [pc, #136]	; (8006ef0 <xTaskIncrementTick+0x15c>)
 8006e68:	6013      	str	r3, [r2, #0]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e6e:	4613      	mov	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4413      	add	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	4a1f      	ldr	r2, [pc, #124]	; (8006ef4 <xTaskIncrementTick+0x160>)
 8006e78:	441a      	add	r2, r3
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4610      	mov	r0, r2
 8006e82:	f7fe feaa 	bl	8005bda <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8a:	4b1b      	ldr	r3, [pc, #108]	; (8006ef8 <xTaskIncrementTick+0x164>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d3b9      	bcc.n	8006e08 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8006e94:	2301      	movs	r3, #1
 8006e96:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e98:	e7b6      	b.n	8006e08 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e9a:	4b17      	ldr	r3, [pc, #92]	; (8006ef8 <xTaskIncrementTick+0x164>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea0:	4914      	ldr	r1, [pc, #80]	; (8006ef4 <xTaskIncrementTick+0x160>)
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	440b      	add	r3, r1
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d901      	bls.n	8006eb6 <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8006eb6:	4b11      	ldr	r3, [pc, #68]	; (8006efc <xTaskIncrementTick+0x168>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d007      	beq.n	8006ece <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	617b      	str	r3, [r7, #20]
 8006ec2:	e004      	b.n	8006ece <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006ec4:	4b0e      	ldr	r3, [pc, #56]	; (8006f00 <xTaskIncrementTick+0x16c>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	4a0d      	ldr	r2, [pc, #52]	; (8006f00 <xTaskIncrementTick+0x16c>)
 8006ecc:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8006ece:	697b      	ldr	r3, [r7, #20]
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3718      	adds	r7, #24
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	2000082c 	.word	0x2000082c
 8006edc:	20000808 	.word	0x20000808
 8006ee0:	200007bc 	.word	0x200007bc
 8006ee4:	200007c0 	.word	0x200007c0
 8006ee8:	2000081c 	.word	0x2000081c
 8006eec:	20000824 	.word	0x20000824
 8006ef0:	2000080c 	.word	0x2000080c
 8006ef4:	20000730 	.word	0x20000730
 8006ef8:	2000072c 	.word	0x2000072c
 8006efc:	20000818 	.word	0x20000818
 8006f00:	20000814 	.word	0x20000814

08006f04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f04:	b480      	push	{r7}
 8006f06:	b087      	sub	sp, #28
 8006f08:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f0a:	4b27      	ldr	r3, [pc, #156]	; (8006fa8 <vTaskSwitchContext+0xa4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8006f12:	4b26      	ldr	r3, [pc, #152]	; (8006fac <vTaskSwitchContext+0xa8>)
 8006f14:	2201      	movs	r2, #1
 8006f16:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8006f18:	e03f      	b.n	8006f9a <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8006f1a:	4b24      	ldr	r3, [pc, #144]	; (8006fac <vTaskSwitchContext+0xa8>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f20:	4b23      	ldr	r3, [pc, #140]	; (8006fb0 <vTaskSwitchContext+0xac>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	fab3 f383 	clz	r3, r3
 8006f2c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8006f2e:	7afb      	ldrb	r3, [r7, #11]
 8006f30:	f1c3 031f 	rsb	r3, r3, #31
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	491f      	ldr	r1, [pc, #124]	; (8006fb4 <vTaskSwitchContext+0xb0>)
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4413      	add	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	440b      	add	r3, r1
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d10a      	bne.n	8006f60 <vTaskSwitchContext+0x5c>
        __asm volatile
 8006f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f4e:	f383 8811 	msr	BASEPRI, r3
 8006f52:	f3bf 8f6f 	isb	sy
 8006f56:	f3bf 8f4f 	dsb	sy
 8006f5a:	607b      	str	r3, [r7, #4]
    }
 8006f5c:	bf00      	nop
 8006f5e:	e7fe      	b.n	8006f5e <vTaskSwitchContext+0x5a>
 8006f60:	697a      	ldr	r2, [r7, #20]
 8006f62:	4613      	mov	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4413      	add	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4a12      	ldr	r2, [pc, #72]	; (8006fb4 <vTaskSwitchContext+0xb0>)
 8006f6c:	4413      	add	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	685a      	ldr	r2, [r3, #4]
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	605a      	str	r2, [r3, #4]
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	3308      	adds	r3, #8
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d104      	bne.n	8006f90 <vTaskSwitchContext+0x8c>
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	685a      	ldr	r2, [r3, #4]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	605a      	str	r2, [r3, #4]
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	4a08      	ldr	r2, [pc, #32]	; (8006fb8 <vTaskSwitchContext+0xb4>)
 8006f98:	6013      	str	r3, [r2, #0]
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	2000082c 	.word	0x2000082c
 8006fac:	20000818 	.word	0x20000818
 8006fb0:	2000080c 	.word	0x2000080c
 8006fb4:	20000730 	.word	0x20000730
 8006fb8:	2000072c 	.word	0x2000072c

08006fbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10a      	bne.n	8006fe2 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8006fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd0:	f383 8811 	msr	BASEPRI, r3
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	60fb      	str	r3, [r7, #12]
    }
 8006fde:	bf00      	nop
 8006fe0:	e7fe      	b.n	8006fe0 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006fe2:	4b07      	ldr	r3, [pc, #28]	; (8007000 <vTaskPlaceOnEventList+0x44>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	3318      	adds	r3, #24
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fe fe19 	bl	8005c22 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	6838      	ldr	r0, [r7, #0]
 8006ff4:	f000 fb7e 	bl	80076f4 <prvAddCurrentTaskToDelayedList>
}
 8006ff8:	bf00      	nop
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	2000072c 	.word	0x2000072c

08007004 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d10a      	bne.n	800702c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8007016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	617b      	str	r3, [r7, #20]
    }
 8007028:	bf00      	nop
 800702a:	e7fe      	b.n	800702a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800702c:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <vTaskPlaceOnEventListRestricted+0x54>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	3318      	adds	r3, #24
 8007032:	4619      	mov	r1, r3
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f7fe fdd0 	bl	8005bda <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d002      	beq.n	8007046 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8007040:	f04f 33ff 	mov.w	r3, #4294967295
 8007044:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007046:	6879      	ldr	r1, [r7, #4]
 8007048:	68b8      	ldr	r0, [r7, #8]
 800704a:	f000 fb53 	bl	80076f4 <prvAddCurrentTaskToDelayedList>
    }
 800704e:	bf00      	nop
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	2000072c 	.word	0x2000072c

0800705c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d10a      	bne.n	8007088 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	60fb      	str	r3, [r7, #12]
    }
 8007084:	bf00      	nop
 8007086:	e7fe      	b.n	8007086 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	3318      	adds	r3, #24
 800708c:	4618      	mov	r0, r3
 800708e:	f7fe fe01 	bl	8005c94 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007092:	4b1d      	ldr	r3, [pc, #116]	; (8007108 <xTaskRemoveFromEventList+0xac>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d11c      	bne.n	80070d4 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	3304      	adds	r3, #4
 800709e:	4618      	mov	r0, r3
 80070a0:	f7fe fdf8 	bl	8005c94 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a8:	2201      	movs	r2, #1
 80070aa:	409a      	lsls	r2, r3
 80070ac:	4b17      	ldr	r3, [pc, #92]	; (800710c <xTaskRemoveFromEventList+0xb0>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	4a16      	ldr	r2, [pc, #88]	; (800710c <xTaskRemoveFromEventList+0xb0>)
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ba:	4613      	mov	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	4a13      	ldr	r2, [pc, #76]	; (8007110 <xTaskRemoveFromEventList+0xb4>)
 80070c4:	441a      	add	r2, r3
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	3304      	adds	r3, #4
 80070ca:	4619      	mov	r1, r3
 80070cc:	4610      	mov	r0, r2
 80070ce:	f7fe fd84 	bl	8005bda <vListInsertEnd>
 80070d2:	e005      	b.n	80070e0 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	3318      	adds	r3, #24
 80070d8:	4619      	mov	r1, r3
 80070da:	480e      	ldr	r0, [pc, #56]	; (8007114 <xTaskRemoveFromEventList+0xb8>)
 80070dc:	f7fe fd7d 	bl	8005bda <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e4:	4b0c      	ldr	r3, [pc, #48]	; (8007118 <xTaskRemoveFromEventList+0xbc>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d905      	bls.n	80070fa <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80070ee:	2301      	movs	r3, #1
 80070f0:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80070f2:	4b0a      	ldr	r3, [pc, #40]	; (800711c <xTaskRemoveFromEventList+0xc0>)
 80070f4:	2201      	movs	r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	e001      	b.n	80070fe <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 80070fa:	2300      	movs	r3, #0
 80070fc:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80070fe:	697b      	ldr	r3, [r7, #20]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3718      	adds	r7, #24
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	2000082c 	.word	0x2000082c
 800710c:	2000080c 	.word	0x2000080c
 8007110:	20000730 	.word	0x20000730
 8007114:	200007c4 	.word	0x200007c4
 8007118:	2000072c 	.word	0x2000072c
 800711c:	20000818 	.word	0x20000818

08007120 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007128:	4b06      	ldr	r3, [pc, #24]	; (8007144 <vTaskInternalSetTimeOutState+0x24>)
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007130:	4b05      	ldr	r3, [pc, #20]	; (8007148 <vTaskInternalSetTimeOutState+0x28>)
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	605a      	str	r2, [r3, #4]
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr
 8007144:	2000081c 	.word	0x2000081c
 8007148:	20000808 	.word	0x20000808

0800714c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d10a      	bne.n	8007172 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800715c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	613b      	str	r3, [r7, #16]
    }
 800716e:	bf00      	nop
 8007170:	e7fe      	b.n	8007170 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10a      	bne.n	800718e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	60fb      	str	r3, [r7, #12]
    }
 800718a:	bf00      	nop
 800718c:	e7fe      	b.n	800718c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800718e:	f000 ff5b 	bl	8008048 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8007192:	4b1f      	ldr	r3, [pc, #124]	; (8007210 <xTaskCheckForTimeOut+0xc4>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071aa:	d102      	bne.n	80071b2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80071ac:	2300      	movs	r3, #0
 80071ae:	61fb      	str	r3, [r7, #28]
 80071b0:	e026      	b.n	8007200 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	4b17      	ldr	r3, [pc, #92]	; (8007214 <xTaskCheckForTimeOut+0xc8>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d00a      	beq.n	80071d4 <xTaskCheckForTimeOut+0x88>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	69ba      	ldr	r2, [r7, #24]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d305      	bcc.n	80071d4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80071c8:	2301      	movs	r3, #1
 80071ca:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	2200      	movs	r2, #0
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	e015      	b.n	8007200 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d20b      	bcs.n	80071f6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	1ad2      	subs	r2, r2, r3
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff ff98 	bl	8007120 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80071f0:	2300      	movs	r3, #0
 80071f2:	61fb      	str	r3, [r7, #28]
 80071f4:	e004      	b.n	8007200 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	2200      	movs	r2, #0
 80071fa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80071fc:	2301      	movs	r3, #1
 80071fe:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007200:	f000 ff52 	bl	80080a8 <vPortExitCritical>

    return xReturn;
 8007204:	69fb      	ldr	r3, [r7, #28]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3720      	adds	r7, #32
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000808 	.word	0x20000808
 8007214:	2000081c 	.word	0x2000081c

08007218 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007218:	b480      	push	{r7}
 800721a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800721c:	4b03      	ldr	r3, [pc, #12]	; (800722c <vTaskMissedYield+0x14>)
 800721e:	2201      	movs	r2, #1
 8007220:	601a      	str	r2, [r3, #0]
}
 8007222:	bf00      	nop
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr
 800722c:	20000818 	.word	0x20000818

08007230 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007238:	f000 f852 	bl	80072e0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800723c:	4b06      	ldr	r3, [pc, #24]	; (8007258 <prvIdleTask+0x28>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d9f9      	bls.n	8007238 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8007244:	4b05      	ldr	r3, [pc, #20]	; (800725c <prvIdleTask+0x2c>)
 8007246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800724a:	601a      	str	r2, [r3, #0]
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007254:	e7f0      	b.n	8007238 <prvIdleTask+0x8>
 8007256:	bf00      	nop
 8007258:	20000730 	.word	0x20000730
 800725c:	e000ed04 	.word	0xe000ed04

08007260 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007266:	2300      	movs	r3, #0
 8007268:	607b      	str	r3, [r7, #4]
 800726a:	e00c      	b.n	8007286 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	4613      	mov	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4a12      	ldr	r2, [pc, #72]	; (80072c0 <prvInitialiseTaskLists+0x60>)
 8007278:	4413      	add	r3, r2
 800727a:	4618      	mov	r0, r3
 800727c:	f7fe fc80 	bl	8005b80 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3301      	adds	r3, #1
 8007284:	607b      	str	r3, [r7, #4]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2b04      	cmp	r3, #4
 800728a:	d9ef      	bls.n	800726c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800728c:	480d      	ldr	r0, [pc, #52]	; (80072c4 <prvInitialiseTaskLists+0x64>)
 800728e:	f7fe fc77 	bl	8005b80 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007292:	480d      	ldr	r0, [pc, #52]	; (80072c8 <prvInitialiseTaskLists+0x68>)
 8007294:	f7fe fc74 	bl	8005b80 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007298:	480c      	ldr	r0, [pc, #48]	; (80072cc <prvInitialiseTaskLists+0x6c>)
 800729a:	f7fe fc71 	bl	8005b80 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800729e:	480c      	ldr	r0, [pc, #48]	; (80072d0 <prvInitialiseTaskLists+0x70>)
 80072a0:	f7fe fc6e 	bl	8005b80 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80072a4:	480b      	ldr	r0, [pc, #44]	; (80072d4 <prvInitialiseTaskLists+0x74>)
 80072a6:	f7fe fc6b 	bl	8005b80 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80072aa:	4b0b      	ldr	r3, [pc, #44]	; (80072d8 <prvInitialiseTaskLists+0x78>)
 80072ac:	4a05      	ldr	r2, [pc, #20]	; (80072c4 <prvInitialiseTaskLists+0x64>)
 80072ae:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072b0:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <prvInitialiseTaskLists+0x7c>)
 80072b2:	4a05      	ldr	r2, [pc, #20]	; (80072c8 <prvInitialiseTaskLists+0x68>)
 80072b4:	601a      	str	r2, [r3, #0]
}
 80072b6:	bf00      	nop
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20000730 	.word	0x20000730
 80072c4:	20000794 	.word	0x20000794
 80072c8:	200007a8 	.word	0x200007a8
 80072cc:	200007c4 	.word	0x200007c4
 80072d0:	200007d8 	.word	0x200007d8
 80072d4:	200007f0 	.word	0x200007f0
 80072d8:	200007bc 	.word	0x200007bc
 80072dc:	200007c0 	.word	0x200007c0

080072e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072e6:	e019      	b.n	800731c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80072e8:	f000 feae 	bl	8008048 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ec:	4b10      	ldr	r3, [pc, #64]	; (8007330 <prvCheckTasksWaitingTermination+0x50>)
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	3304      	adds	r3, #4
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7fe fccb 	bl	8005c94 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80072fe:	4b0d      	ldr	r3, [pc, #52]	; (8007334 <prvCheckTasksWaitingTermination+0x54>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3b01      	subs	r3, #1
 8007304:	4a0b      	ldr	r2, [pc, #44]	; (8007334 <prvCheckTasksWaitingTermination+0x54>)
 8007306:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8007308:	4b0b      	ldr	r3, [pc, #44]	; (8007338 <prvCheckTasksWaitingTermination+0x58>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	3b01      	subs	r3, #1
 800730e:	4a0a      	ldr	r2, [pc, #40]	; (8007338 <prvCheckTasksWaitingTermination+0x58>)
 8007310:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8007312:	f000 fec9 	bl	80080a8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f810 	bl	800733c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800731c:	4b06      	ldr	r3, [pc, #24]	; (8007338 <prvCheckTasksWaitingTermination+0x58>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e1      	bne.n	80072e8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8007324:	bf00      	nop
 8007326:	bf00      	nop
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	200007d8 	.word	0x200007d8
 8007334:	20000804 	.word	0x20000804
 8007338:	200007ec 	.word	0x200007ec

0800733c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007348:	4618      	mov	r0, r3
 800734a:	f001 f87f 	bl	800844c <vPortFree>
                vPortFree( pxTCB );
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f001 f87c 	bl	800844c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007354:	bf00      	nop
 8007356:	3708      	adds	r7, #8
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007360:	4b0a      	ldr	r3, [pc, #40]	; (800738c <prvResetNextTaskUnblockTime+0x30>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d104      	bne.n	8007374 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800736a:	4b09      	ldr	r3, [pc, #36]	; (8007390 <prvResetNextTaskUnblockTime+0x34>)
 800736c:	f04f 32ff 	mov.w	r2, #4294967295
 8007370:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007372:	e005      	b.n	8007380 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007374:	4b05      	ldr	r3, [pc, #20]	; (800738c <prvResetNextTaskUnblockTime+0x30>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a04      	ldr	r2, [pc, #16]	; (8007390 <prvResetNextTaskUnblockTime+0x34>)
 800737e:	6013      	str	r3, [r2, #0]
}
 8007380:	bf00      	nop
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	200007bc 	.word	0x200007bc
 8007390:	20000824 	.word	0x20000824

08007394 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800739a:	4b0b      	ldr	r3, [pc, #44]	; (80073c8 <xTaskGetSchedulerState+0x34>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d102      	bne.n	80073a8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80073a2:	2301      	movs	r3, #1
 80073a4:	607b      	str	r3, [r7, #4]
 80073a6:	e008      	b.n	80073ba <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073a8:	4b08      	ldr	r3, [pc, #32]	; (80073cc <xTaskGetSchedulerState+0x38>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d102      	bne.n	80073b6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80073b0:	2302      	movs	r3, #2
 80073b2:	607b      	str	r3, [r7, #4]
 80073b4:	e001      	b.n	80073ba <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80073b6:	2300      	movs	r3, #0
 80073b8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80073ba:	687b      	ldr	r3, [r7, #4]
    }
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr
 80073c8:	20000810 	.word	0x20000810
 80073cc:	2000082c 	.word	0x2000082c

080073d0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 80073dc:	2300      	movs	r3, #0
 80073de:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d05e      	beq.n	80074a4 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ea:	4b31      	ldr	r3, [pc, #196]	; (80074b0 <xTaskPriorityInherit+0xe0>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d24e      	bcs.n	8007492 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	db06      	blt.n	800740a <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073fc:	4b2c      	ldr	r3, [pc, #176]	; (80074b0 <xTaskPriorityInherit+0xe0>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007402:	f1c3 0205 	rsb	r2, r3, #5
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	6959      	ldr	r1, [r3, #20]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007412:	4613      	mov	r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4a26      	ldr	r2, [pc, #152]	; (80074b4 <xTaskPriorityInherit+0xe4>)
 800741c:	4413      	add	r3, r2
 800741e:	4299      	cmp	r1, r3
 8007420:	d12f      	bne.n	8007482 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	3304      	adds	r3, #4
 8007426:	4618      	mov	r0, r3
 8007428:	f7fe fc34 	bl	8005c94 <uxListRemove>
 800742c:	4603      	mov	r3, r0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10a      	bne.n	8007448 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007436:	2201      	movs	r2, #1
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	43da      	mvns	r2, r3
 800743e:	4b1e      	ldr	r3, [pc, #120]	; (80074b8 <xTaskPriorityInherit+0xe8>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4013      	ands	r3, r2
 8007444:	4a1c      	ldr	r2, [pc, #112]	; (80074b8 <xTaskPriorityInherit+0xe8>)
 8007446:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007448:	4b19      	ldr	r3, [pc, #100]	; (80074b0 <xTaskPriorityInherit+0xe0>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007456:	2201      	movs	r2, #1
 8007458:	409a      	lsls	r2, r3
 800745a:	4b17      	ldr	r3, [pc, #92]	; (80074b8 <xTaskPriorityInherit+0xe8>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4313      	orrs	r3, r2
 8007460:	4a15      	ldr	r2, [pc, #84]	; (80074b8 <xTaskPriorityInherit+0xe8>)
 8007462:	6013      	str	r3, [r2, #0]
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007468:	4613      	mov	r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	4a10      	ldr	r2, [pc, #64]	; (80074b4 <xTaskPriorityInherit+0xe4>)
 8007472:	441a      	add	r2, r3
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	3304      	adds	r3, #4
 8007478:	4619      	mov	r1, r3
 800747a:	4610      	mov	r0, r2
 800747c:	f7fe fbad 	bl	8005bda <vListInsertEnd>
 8007480:	e004      	b.n	800748c <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007482:	4b0b      	ldr	r3, [pc, #44]	; (80074b0 <xTaskPriorityInherit+0xe0>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800748c:	2301      	movs	r3, #1
 800748e:	60fb      	str	r3, [r7, #12]
 8007490:	e008      	b.n	80074a4 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007496:	4b06      	ldr	r3, [pc, #24]	; (80074b0 <xTaskPriorityInherit+0xe0>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749c:	429a      	cmp	r2, r3
 800749e:	d201      	bcs.n	80074a4 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80074a0:	2301      	movs	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80074a4:	68fb      	ldr	r3, [r7, #12]
    }
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	2000072c 	.word	0x2000072c
 80074b4:	20000730 	.word	0x20000730
 80074b8:	2000080c 	.word	0x2000080c

080074bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80074bc:	b580      	push	{r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d063      	beq.n	800759a <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80074d2:	4b34      	ldr	r3, [pc, #208]	; (80075a4 <xTaskPriorityDisinherit+0xe8>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	693a      	ldr	r2, [r7, #16]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d00a      	beq.n	80074f2 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	60fb      	str	r3, [r7, #12]
    }
 80074ee:	bf00      	nop
 80074f0:	e7fe      	b.n	80074f0 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10a      	bne.n	8007510 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	60bb      	str	r3, [r7, #8]
    }
 800750c:	bf00      	nop
 800750e:	e7fe      	b.n	800750e <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007514:	1e5a      	subs	r2, r3, #1
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007522:	429a      	cmp	r2, r3
 8007524:	d039      	beq.n	800759a <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d135      	bne.n	800759a <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	3304      	adds	r3, #4
 8007532:	4618      	mov	r0, r3
 8007534:	f7fe fbae 	bl	8005c94 <uxListRemove>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10a      	bne.n	8007554 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007542:	2201      	movs	r2, #1
 8007544:	fa02 f303 	lsl.w	r3, r2, r3
 8007548:	43da      	mvns	r2, r3
 800754a:	4b17      	ldr	r3, [pc, #92]	; (80075a8 <xTaskPriorityDisinherit+0xec>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4013      	ands	r3, r2
 8007550:	4a15      	ldr	r2, [pc, #84]	; (80075a8 <xTaskPriorityDisinherit+0xec>)
 8007552:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007560:	f1c3 0205 	rsb	r2, r3, #5
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800756c:	2201      	movs	r2, #1
 800756e:	409a      	lsls	r2, r3
 8007570:	4b0d      	ldr	r3, [pc, #52]	; (80075a8 <xTaskPriorityDisinherit+0xec>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4313      	orrs	r3, r2
 8007576:	4a0c      	ldr	r2, [pc, #48]	; (80075a8 <xTaskPriorityDisinherit+0xec>)
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800757e:	4613      	mov	r3, r2
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	4413      	add	r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4a09      	ldr	r2, [pc, #36]	; (80075ac <xTaskPriorityDisinherit+0xf0>)
 8007588:	441a      	add	r2, r3
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	3304      	adds	r3, #4
 800758e:	4619      	mov	r1, r3
 8007590:	4610      	mov	r0, r2
 8007592:	f7fe fb22 	bl	8005bda <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007596:	2301      	movs	r3, #1
 8007598:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800759a:	697b      	ldr	r3, [r7, #20]
    }
 800759c:	4618      	mov	r0, r3
 800759e:	3718      	adds	r7, #24
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	2000072c 	.word	0x2000072c
 80075a8:	2000080c 	.word	0x2000080c
 80075ac:	20000730 	.word	0x20000730

080075b0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b088      	sub	sp, #32
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80075be:	2301      	movs	r3, #1
 80075c0:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d077      	beq.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x108>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10a      	bne.n	80075e6 <vTaskPriorityDisinheritAfterTimeout+0x36>
        __asm volatile
 80075d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d4:	f383 8811 	msr	BASEPRI, r3
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	f3bf 8f4f 	dsb	sy
 80075e0:	60fb      	str	r3, [r7, #12]
    }
 80075e2:	bf00      	nop
 80075e4:	e7fe      	b.n	80075e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075ea:	683a      	ldr	r2, [r7, #0]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d902      	bls.n	80075f6 <vTaskPriorityDisinheritAfterTimeout+0x46>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	61fb      	str	r3, [r7, #28]
 80075f4:	e002      	b.n	80075fc <vTaskPriorityDisinheritAfterTimeout+0x4c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075fa:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007600:	69fa      	ldr	r2, [r7, #28]
 8007602:	429a      	cmp	r2, r3
 8007604:	d058      	beq.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x108>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	429a      	cmp	r2, r3
 800760e:	d153      	bne.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x108>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8007610:	4b2b      	ldr	r3, [pc, #172]	; (80076c0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	69ba      	ldr	r2, [r7, #24]
 8007616:	429a      	cmp	r2, r3
 8007618:	d10a      	bne.n	8007630 <vTaskPriorityDisinheritAfterTimeout+0x80>
        __asm volatile
 800761a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761e:	f383 8811 	msr	BASEPRI, r3
 8007622:	f3bf 8f6f 	isb	sy
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	60bb      	str	r3, [r7, #8]
    }
 800762c:	bf00      	nop
 800762e:	e7fe      	b.n	800762e <vTaskPriorityDisinheritAfterTimeout+0x7e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007634:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	69fa      	ldr	r2, [r7, #28]
 800763a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	2b00      	cmp	r3, #0
 8007642:	db04      	blt.n	800764e <vTaskPriorityDisinheritAfterTimeout+0x9e>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	f1c3 0205 	rsb	r2, r3, #5
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	6959      	ldr	r1, [r3, #20]
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4613      	mov	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4a19      	ldr	r2, [pc, #100]	; (80076c4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800765e:	4413      	add	r3, r2
 8007660:	4299      	cmp	r1, r3
 8007662:	d129      	bne.n	80076b8 <vTaskPriorityDisinheritAfterTimeout+0x108>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	3304      	adds	r3, #4
 8007668:	4618      	mov	r0, r3
 800766a:	f7fe fb13 	bl	8005c94 <uxListRemove>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d10a      	bne.n	800768a <vTaskPriorityDisinheritAfterTimeout+0xda>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007678:	2201      	movs	r2, #1
 800767a:	fa02 f303 	lsl.w	r3, r2, r3
 800767e:	43da      	mvns	r2, r3
 8007680:	4b11      	ldr	r3, [pc, #68]	; (80076c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4013      	ands	r3, r2
 8007686:	4a10      	ldr	r2, [pc, #64]	; (80076c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007688:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768e:	2201      	movs	r2, #1
 8007690:	409a      	lsls	r2, r3
 8007692:	4b0d      	ldr	r3, [pc, #52]	; (80076c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4313      	orrs	r3, r2
 8007698:	4a0b      	ldr	r2, [pc, #44]	; (80076c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a0:	4613      	mov	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4413      	add	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	4a06      	ldr	r2, [pc, #24]	; (80076c4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80076aa:	441a      	add	r2, r3
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f7fe fa91 	bl	8005bda <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80076b8:	bf00      	nop
 80076ba:	3720      	adds	r7, #32
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	2000072c 	.word	0x2000072c
 80076c4:	20000730 	.word	0x20000730
 80076c8:	2000080c 	.word	0x2000080c

080076cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 80076cc:	b480      	push	{r7}
 80076ce:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 80076d0:	4b07      	ldr	r3, [pc, #28]	; (80076f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d004      	beq.n	80076e2 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 80076d8:	4b05      	ldr	r3, [pc, #20]	; (80076f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076de:	3201      	adds	r2, #1
 80076e0:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 80076e2:	4b03      	ldr	r3, [pc, #12]	; (80076f0 <pvTaskIncrementMutexHeldCount+0x24>)
 80076e4:	681b      	ldr	r3, [r3, #0]
    }
 80076e6:	4618      	mov	r0, r3
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	2000072c 	.word	0x2000072c

080076f4 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80076fe:	4b29      	ldr	r3, [pc, #164]	; (80077a4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007704:	4b28      	ldr	r3, [pc, #160]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3304      	adds	r3, #4
 800770a:	4618      	mov	r0, r3
 800770c:	f7fe fac2 	bl	8005c94 <uxListRemove>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10b      	bne.n	800772e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007716:	4b24      	ldr	r3, [pc, #144]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771c:	2201      	movs	r2, #1
 800771e:	fa02 f303 	lsl.w	r3, r2, r3
 8007722:	43da      	mvns	r2, r3
 8007724:	4b21      	ldr	r3, [pc, #132]	; (80077ac <prvAddCurrentTaskToDelayedList+0xb8>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4013      	ands	r3, r2
 800772a:	4a20      	ldr	r2, [pc, #128]	; (80077ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800772c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007734:	d10a      	bne.n	800774c <prvAddCurrentTaskToDelayedList+0x58>
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d007      	beq.n	800774c <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800773c:	4b1a      	ldr	r3, [pc, #104]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	3304      	adds	r3, #4
 8007742:	4619      	mov	r1, r3
 8007744:	481a      	ldr	r0, [pc, #104]	; (80077b0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007746:	f7fe fa48 	bl	8005bda <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800774a:	e026      	b.n	800779a <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800774c:	68fa      	ldr	r2, [r7, #12]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4413      	add	r3, r2
 8007752:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007754:	4b14      	ldr	r3, [pc, #80]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	429a      	cmp	r2, r3
 8007762:	d209      	bcs.n	8007778 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007764:	4b13      	ldr	r3, [pc, #76]	; (80077b4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	4b0f      	ldr	r3, [pc, #60]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3304      	adds	r3, #4
 800776e:	4619      	mov	r1, r3
 8007770:	4610      	mov	r0, r2
 8007772:	f7fe fa56 	bl	8005c22 <vListInsert>
}
 8007776:	e010      	b.n	800779a <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007778:	4b0f      	ldr	r3, [pc, #60]	; (80077b8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	4b0a      	ldr	r3, [pc, #40]	; (80077a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	3304      	adds	r3, #4
 8007782:	4619      	mov	r1, r3
 8007784:	4610      	mov	r0, r2
 8007786:	f7fe fa4c 	bl	8005c22 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800778a:	4b0c      	ldr	r3, [pc, #48]	; (80077bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	429a      	cmp	r2, r3
 8007792:	d202      	bcs.n	800779a <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8007794:	4a09      	ldr	r2, [pc, #36]	; (80077bc <prvAddCurrentTaskToDelayedList+0xc8>)
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	6013      	str	r3, [r2, #0]
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20000808 	.word	0x20000808
 80077a8:	2000072c 	.word	0x2000072c
 80077ac:	2000080c 	.word	0x2000080c
 80077b0:	200007f0 	.word	0x200007f0
 80077b4:	200007c0 	.word	0x200007c0
 80077b8:	200007bc 	.word	0x200007bc
 80077bc:	20000824 	.word	0x20000824

080077c0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80077ca:	f000 fad5 	bl	8007d78 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80077ce:	4b11      	ldr	r3, [pc, #68]	; (8007814 <xTimerCreateTimerTask+0x54>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00b      	beq.n	80077ee <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80077d6:	4b10      	ldr	r3, [pc, #64]	; (8007818 <xTimerCreateTimerTask+0x58>)
 80077d8:	9301      	str	r3, [sp, #4]
 80077da:	2302      	movs	r3, #2
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	2300      	movs	r3, #0
 80077e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80077e4:	490d      	ldr	r1, [pc, #52]	; (800781c <xTimerCreateTimerTask+0x5c>)
 80077e6:	480e      	ldr	r0, [pc, #56]	; (8007820 <xTimerCreateTimerTask+0x60>)
 80077e8:	f7ff f882 	bl	80068f0 <xTaskCreate>
 80077ec:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80077f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f8:	f383 8811 	msr	BASEPRI, r3
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	603b      	str	r3, [r7, #0]
    }
 8007806:	bf00      	nop
 8007808:	e7fe      	b.n	8007808 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800780a:	687b      	ldr	r3, [r7, #4]
    }
 800780c:	4618      	mov	r0, r3
 800780e:	3708      	adds	r7, #8
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	20000860 	.word	0x20000860
 8007818:	20000864 	.word	0x20000864
 800781c:	08009320 	.word	0x08009320
 8007820:	08007959 	.word	0x08007959

08007824 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8007824:	b580      	push	{r7, lr}
 8007826:	b08a      	sub	sp, #40	; 0x28
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
 8007830:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8007832:	2300      	movs	r3, #0
 8007834:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10a      	bne.n	8007852 <xTimerGenericCommand+0x2e>
        __asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	623b      	str	r3, [r7, #32]
    }
 800784e:	bf00      	nop
 8007850:	e7fe      	b.n	8007850 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8007852:	4b1a      	ldr	r3, [pc, #104]	; (80078bc <xTimerGenericCommand+0x98>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d02a      	beq.n	80078b0 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	2b05      	cmp	r3, #5
 800786a:	dc18      	bgt.n	800789e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800786c:	f7ff fd92 	bl	8007394 <xTaskGetSchedulerState>
 8007870:	4603      	mov	r3, r0
 8007872:	2b02      	cmp	r3, #2
 8007874:	d109      	bne.n	800788a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007876:	4b11      	ldr	r3, [pc, #68]	; (80078bc <xTimerGenericCommand+0x98>)
 8007878:	6818      	ldr	r0, [r3, #0]
 800787a:	f107 0114 	add.w	r1, r7, #20
 800787e:	2300      	movs	r3, #0
 8007880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007882:	f7fe fb1b 	bl	8005ebc <xQueueGenericSend>
 8007886:	6278      	str	r0, [r7, #36]	; 0x24
 8007888:	e012      	b.n	80078b0 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800788a:	4b0c      	ldr	r3, [pc, #48]	; (80078bc <xTimerGenericCommand+0x98>)
 800788c:	6818      	ldr	r0, [r3, #0]
 800788e:	f107 0114 	add.w	r1, r7, #20
 8007892:	2300      	movs	r3, #0
 8007894:	2200      	movs	r2, #0
 8007896:	f7fe fb11 	bl	8005ebc <xQueueGenericSend>
 800789a:	6278      	str	r0, [r7, #36]	; 0x24
 800789c:	e008      	b.n	80078b0 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800789e:	4b07      	ldr	r3, [pc, #28]	; (80078bc <xTimerGenericCommand+0x98>)
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	f107 0114 	add.w	r1, r7, #20
 80078a6:	2300      	movs	r3, #0
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	f7fe fc05 	bl	80060b8 <xQueueGenericSendFromISR>
 80078ae:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80078b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80078b2:	4618      	mov	r0, r3
 80078b4:	3728      	adds	r7, #40	; 0x28
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20000860 	.word	0x20000860

080078c0 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b088      	sub	sp, #32
 80078c4:	af02      	add	r7, sp, #8
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ca:	4b22      	ldr	r3, [pc, #136]	; (8007954 <prvProcessExpiredTimer+0x94>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4618      	mov	r0, r3
 80078da:	f7fe f9db 	bl	8005c94 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078e4:	f003 0304 	and.w	r3, r3, #4
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d022      	beq.n	8007932 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	699a      	ldr	r2, [r3, #24]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	18d1      	adds	r1, r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	6978      	ldr	r0, [r7, #20]
 80078fa:	f000 f8d1 	bl	8007aa0 <prvInsertTimerInActiveList>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01f      	beq.n	8007944 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007904:	2300      	movs	r3, #0
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	2300      	movs	r3, #0
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	2100      	movs	r1, #0
 800790e:	6978      	ldr	r0, [r7, #20]
 8007910:	f7ff ff88 	bl	8007824 <xTimerGenericCommand>
 8007914:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d113      	bne.n	8007944 <prvProcessExpiredTimer+0x84>
        __asm volatile
 800791c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007920:	f383 8811 	msr	BASEPRI, r3
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	60fb      	str	r3, [r7, #12]
    }
 800792e:	bf00      	nop
 8007930:	e7fe      	b.n	8007930 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007938:	f023 0301 	bic.w	r3, r3, #1
 800793c:	b2da      	uxtb	r2, r3
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	6978      	ldr	r0, [r7, #20]
 800794a:	4798      	blx	r3
    }
 800794c:	bf00      	nop
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	20000858 	.word	0x20000858

08007958 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007958:	b580      	push	{r7, lr}
 800795a:	b084      	sub	sp, #16
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007960:	f107 0308 	add.w	r3, r7, #8
 8007964:	4618      	mov	r0, r3
 8007966:	f000 f857 	bl	8007a18 <prvGetNextExpireTime>
 800796a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	4619      	mov	r1, r3
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f000 f803 	bl	800797c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007976:	f000 f8d5 	bl	8007b24 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800797a:	e7f1      	b.n	8007960 <prvTimerTask+0x8>

0800797c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007986:	f7ff f94b 	bl	8006c20 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800798a:	f107 0308 	add.w	r3, r7, #8
 800798e:	4618      	mov	r0, r3
 8007990:	f000 f866 	bl	8007a60 <prvSampleTimeNow>
 8007994:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d130      	bne.n	80079fe <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10a      	bne.n	80079b8 <prvProcessTimerOrBlockTask+0x3c>
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d806      	bhi.n	80079b8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80079aa:	f7ff f947 	bl	8006c3c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80079ae:	68f9      	ldr	r1, [r7, #12]
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7ff ff85 	bl	80078c0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80079b6:	e024      	b.n	8007a02 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d008      	beq.n	80079d0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80079be:	4b13      	ldr	r3, [pc, #76]	; (8007a0c <prvProcessTimerOrBlockTask+0x90>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <prvProcessTimerOrBlockTask+0x50>
 80079c8:	2301      	movs	r3, #1
 80079ca:	e000      	b.n	80079ce <prvProcessTimerOrBlockTask+0x52>
 80079cc:	2300      	movs	r3, #0
 80079ce:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80079d0:	4b0f      	ldr	r3, [pc, #60]	; (8007a10 <prvProcessTimerOrBlockTask+0x94>)
 80079d2:	6818      	ldr	r0, [r3, #0]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	4619      	mov	r1, r3
 80079de:	f7fe ff53 	bl	8006888 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80079e2:	f7ff f92b 	bl	8006c3c <xTaskResumeAll>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80079ec:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <prvProcessTimerOrBlockTask+0x98>)
 80079ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079f2:	601a      	str	r2, [r3, #0]
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	f3bf 8f6f 	isb	sy
    }
 80079fc:	e001      	b.n	8007a02 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80079fe:	f7ff f91d 	bl	8006c3c <xTaskResumeAll>
    }
 8007a02:	bf00      	nop
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	2000085c 	.word	0x2000085c
 8007a10:	20000860 	.word	0x20000860
 8007a14:	e000ed04 	.word	0xe000ed04

08007a18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a20:	4b0e      	ldr	r3, [pc, #56]	; (8007a5c <prvGetNextExpireTime+0x44>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d101      	bne.n	8007a2e <prvGetNextExpireTime+0x16>
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	e000      	b.n	8007a30 <prvGetNextExpireTime+0x18>
 8007a2e:	2200      	movs	r2, #0
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d105      	bne.n	8007a48 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a3c:	4b07      	ldr	r3, [pc, #28]	; (8007a5c <prvGetNextExpireTime+0x44>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	60fb      	str	r3, [r7, #12]
 8007a46:	e001      	b.n	8007a4c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
    }
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	20000858 	.word	0x20000858

08007a60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b084      	sub	sp, #16
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007a68:	f7ff f984 	bl	8006d74 <xTaskGetTickCount>
 8007a6c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007a6e:	4b0b      	ldr	r3, [pc, #44]	; (8007a9c <prvSampleTimeNow+0x3c>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d205      	bcs.n	8007a84 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007a78:	f000 f91a 	bl	8007cb0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	601a      	str	r2, [r3, #0]
 8007a82:	e002      	b.n	8007a8a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007a8a:	4a04      	ldr	r2, [pc, #16]	; (8007a9c <prvSampleTimeNow+0x3c>)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007a90:	68fb      	ldr	r3, [r7, #12]
    }
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	20000868 	.word	0x20000868

08007aa0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
 8007aac:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d812      	bhi.n	8007aec <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	1ad2      	subs	r2, r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d302      	bcc.n	8007ada <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	617b      	str	r3, [r7, #20]
 8007ad8:	e01b      	b.n	8007b12 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ada:	4b10      	ldr	r3, [pc, #64]	; (8007b1c <prvInsertTimerInActiveList+0x7c>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	f7fe f89c 	bl	8005c22 <vListInsert>
 8007aea:	e012      	b.n	8007b12 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d206      	bcs.n	8007b02 <prvInsertTimerInActiveList+0x62>
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d302      	bcc.n	8007b02 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007afc:	2301      	movs	r3, #1
 8007afe:	617b      	str	r3, [r7, #20]
 8007b00:	e007      	b.n	8007b12 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b02:	4b07      	ldr	r3, [pc, #28]	; (8007b20 <prvInsertTimerInActiveList+0x80>)
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	4610      	mov	r0, r2
 8007b0e:	f7fe f888 	bl	8005c22 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007b12:	697b      	ldr	r3, [r7, #20]
    }
 8007b14:	4618      	mov	r0, r3
 8007b16:	3718      	adds	r7, #24
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	2000085c 	.word	0x2000085c
 8007b20:	20000858 	.word	0x20000858

08007b24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b08c      	sub	sp, #48	; 0x30
 8007b28:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b2a:	e0ae      	b.n	8007c8a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f2c0 80aa 	blt.w	8007c88 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3a:	695b      	ldr	r3, [r3, #20]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d004      	beq.n	8007b4a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b42:	3304      	adds	r3, #4
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fe f8a5 	bl	8005c94 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b4a:	1d3b      	adds	r3, r7, #4
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f7ff ff87 	bl	8007a60 <prvSampleTimeNow>
 8007b52:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b09      	cmp	r3, #9
 8007b58:	f200 8097 	bhi.w	8007c8a <prvProcessReceivedCommands+0x166>
 8007b5c:	a201      	add	r2, pc, #4	; (adr r2, 8007b64 <prvProcessReceivedCommands+0x40>)
 8007b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b62:	bf00      	nop
 8007b64:	08007b8d 	.word	0x08007b8d
 8007b68:	08007b8d 	.word	0x08007b8d
 8007b6c:	08007b8d 	.word	0x08007b8d
 8007b70:	08007c01 	.word	0x08007c01
 8007b74:	08007c15 	.word	0x08007c15
 8007b78:	08007c5f 	.word	0x08007c5f
 8007b7c:	08007b8d 	.word	0x08007b8d
 8007b80:	08007b8d 	.word	0x08007b8d
 8007b84:	08007c01 	.word	0x08007c01
 8007b88:	08007c15 	.word	0x08007c15
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b92:	f043 0301 	orr.w	r3, r3, #1
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b9e:	68fa      	ldr	r2, [r7, #12]
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	18d1      	adds	r1, r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6a3a      	ldr	r2, [r7, #32]
 8007baa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bac:	f7ff ff78 	bl	8007aa0 <prvInsertTimerInActiveList>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d069      	beq.n	8007c8a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bbc:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bc4:	f003 0304 	and.w	r3, r3, #4
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d05e      	beq.n	8007c8a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	441a      	add	r2, r3
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	2300      	movs	r3, #0
 8007bda:	2100      	movs	r1, #0
 8007bdc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bde:	f7ff fe21 	bl	8007824 <xTimerGenericCommand>
 8007be2:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d14f      	bne.n	8007c8a <prvProcessReceivedCommands+0x166>
        __asm volatile
 8007bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bee:	f383 8811 	msr	BASEPRI, r3
 8007bf2:	f3bf 8f6f 	isb	sy
 8007bf6:	f3bf 8f4f 	dsb	sy
 8007bfa:	61bb      	str	r3, [r7, #24]
    }
 8007bfc:	bf00      	nop
 8007bfe:	e7fe      	b.n	8007bfe <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c06:	f023 0301 	bic.w	r3, r3, #1
 8007c0a:	b2da      	uxtb	r2, r3
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8007c12:	e03a      	b.n	8007c8a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c1a:	f043 0301 	orr.w	r3, r3, #1
 8007c1e:	b2da      	uxtb	r2, r3
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d10a      	bne.n	8007c4a <prvProcessReceivedCommands+0x126>
        __asm volatile
 8007c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c38:	f383 8811 	msr	BASEPRI, r3
 8007c3c:	f3bf 8f6f 	isb	sy
 8007c40:	f3bf 8f4f 	dsb	sy
 8007c44:	617b      	str	r3, [r7, #20]
    }
 8007c46:	bf00      	nop
 8007c48:	e7fe      	b.n	8007c48 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c4c:	699a      	ldr	r2, [r3, #24]
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	18d1      	adds	r1, r2, r3
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	6a3a      	ldr	r2, [r7, #32]
 8007c56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c58:	f7ff ff22 	bl	8007aa0 <prvInsertTimerInActiveList>
                        break;
 8007c5c:	e015      	b.n	8007c8a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c64:	f003 0302 	and.w	r3, r3, #2
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d103      	bne.n	8007c74 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8007c6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c6e:	f000 fbed 	bl	800844c <vPortFree>
 8007c72:	e00a      	b.n	8007c8a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c7a:	f023 0301 	bic.w	r3, r3, #1
 8007c7e:	b2da      	uxtb	r2, r3
 8007c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8007c86:	e000      	b.n	8007c8a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8007c88:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c8a:	4b08      	ldr	r3, [pc, #32]	; (8007cac <prvProcessReceivedCommands+0x188>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f107 0108 	add.w	r1, r7, #8
 8007c92:	2200      	movs	r2, #0
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fe fab9 	bl	800620c <xQueueReceive>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f47f af45 	bne.w	8007b2c <prvProcessReceivedCommands+0x8>
        }
    }
 8007ca2:	bf00      	nop
 8007ca4:	bf00      	nop
 8007ca6:	3728      	adds	r7, #40	; 0x28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	20000860 	.word	0x20000860

08007cb0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b088      	sub	sp, #32
 8007cb4:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cb6:	e048      	b.n	8007d4a <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cb8:	4b2d      	ldr	r3, [pc, #180]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cc2:	4b2b      	ldr	r3, [pc, #172]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3304      	adds	r3, #4
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f7fd ffdf 	bl	8005c94 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ce4:	f003 0304 	and.w	r3, r3, #4
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d02e      	beq.n	8007d4a <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	699b      	ldr	r3, [r3, #24]
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8007cf6:	68ba      	ldr	r2, [r7, #8]
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d90e      	bls.n	8007d1c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d0a:	4b19      	ldr	r3, [pc, #100]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3304      	adds	r3, #4
 8007d12:	4619      	mov	r1, r3
 8007d14:	4610      	mov	r0, r2
 8007d16:	f7fd ff84 	bl	8005c22 <vListInsert>
 8007d1a:	e016      	b.n	8007d4a <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	2300      	movs	r3, #0
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	2100      	movs	r1, #0
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f7ff fd7c 	bl	8007824 <xTimerGenericCommand>
 8007d2c:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10a      	bne.n	8007d4a <prvSwitchTimerLists+0x9a>
        __asm volatile
 8007d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d38:	f383 8811 	msr	BASEPRI, r3
 8007d3c:	f3bf 8f6f 	isb	sy
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	603b      	str	r3, [r7, #0]
    }
 8007d46:	bf00      	nop
 8007d48:	e7fe      	b.n	8007d48 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d4a:	4b09      	ldr	r3, [pc, #36]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1b1      	bne.n	8007cb8 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8007d54:	4b06      	ldr	r3, [pc, #24]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8007d5a:	4b06      	ldr	r3, [pc, #24]	; (8007d74 <prvSwitchTimerLists+0xc4>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a04      	ldr	r2, [pc, #16]	; (8007d70 <prvSwitchTimerLists+0xc0>)
 8007d60:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8007d62:	4a04      	ldr	r2, [pc, #16]	; (8007d74 <prvSwitchTimerLists+0xc4>)
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	6013      	str	r3, [r2, #0]
    }
 8007d68:	bf00      	nop
 8007d6a:	3718      	adds	r7, #24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20000858 	.word	0x20000858
 8007d74:	2000085c 	.word	0x2000085c

08007d78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8007d7c:	f000 f964 	bl	8008048 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8007d80:	4b12      	ldr	r3, [pc, #72]	; (8007dcc <prvCheckForValidListAndQueue+0x54>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d11d      	bne.n	8007dc4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8007d88:	4811      	ldr	r0, [pc, #68]	; (8007dd0 <prvCheckForValidListAndQueue+0x58>)
 8007d8a:	f7fd fef9 	bl	8005b80 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007d8e:	4811      	ldr	r0, [pc, #68]	; (8007dd4 <prvCheckForValidListAndQueue+0x5c>)
 8007d90:	f7fd fef6 	bl	8005b80 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007d94:	4b10      	ldr	r3, [pc, #64]	; (8007dd8 <prvCheckForValidListAndQueue+0x60>)
 8007d96:	4a0e      	ldr	r2, [pc, #56]	; (8007dd0 <prvCheckForValidListAndQueue+0x58>)
 8007d98:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007d9a:	4b10      	ldr	r3, [pc, #64]	; (8007ddc <prvCheckForValidListAndQueue+0x64>)
 8007d9c:	4a0d      	ldr	r2, [pc, #52]	; (8007dd4 <prvCheckForValidListAndQueue+0x5c>)
 8007d9e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007da0:	2200      	movs	r2, #0
 8007da2:	210c      	movs	r1, #12
 8007da4:	200a      	movs	r0, #10
 8007da6:	f7fe f807 	bl	8005db8 <xQueueGenericCreate>
 8007daa:	4603      	mov	r3, r0
 8007dac:	4a07      	ldr	r2, [pc, #28]	; (8007dcc <prvCheckForValidListAndQueue+0x54>)
 8007dae:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8007db0:	4b06      	ldr	r3, [pc, #24]	; (8007dcc <prvCheckForValidListAndQueue+0x54>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d005      	beq.n	8007dc4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007db8:	4b04      	ldr	r3, [pc, #16]	; (8007dcc <prvCheckForValidListAndQueue+0x54>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4908      	ldr	r1, [pc, #32]	; (8007de0 <prvCheckForValidListAndQueue+0x68>)
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f7fe fd38 	bl	8006834 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007dc4:	f000 f970 	bl	80080a8 <vPortExitCritical>
    }
 8007dc8:	bf00      	nop
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	20000860 	.word	0x20000860
 8007dd0:	20000830 	.word	0x20000830
 8007dd4:	20000844 	.word	0x20000844
 8007dd8:	20000858 	.word	0x20000858
 8007ddc:	2000085c 	.word	0x2000085c
 8007de0:	08009328 	.word	0x08009328

08007de4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3b04      	subs	r3, #4
 8007df4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007dfc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	3b04      	subs	r3, #4
 8007e02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	f023 0201 	bic.w	r2, r3, #1
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b04      	subs	r3, #4
 8007e12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007e14:	4a0c      	ldr	r2, [pc, #48]	; (8007e48 <pxPortInitialiseStack+0x64>)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3b14      	subs	r3, #20
 8007e1e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	3b04      	subs	r3, #4
 8007e2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f06f 0202 	mvn.w	r2, #2
 8007e32:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	3b20      	subs	r3, #32
 8007e38:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3714      	adds	r7, #20
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr
 8007e48:	08007e4d 	.word	0x08007e4d

08007e4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007e52:	2300      	movs	r3, #0
 8007e54:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007e56:	4b12      	ldr	r3, [pc, #72]	; (8007ea0 <prvTaskExitError+0x54>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5e:	d00a      	beq.n	8007e76 <prvTaskExitError+0x2a>
        __asm volatile
 8007e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e64:	f383 8811 	msr	BASEPRI, r3
 8007e68:	f3bf 8f6f 	isb	sy
 8007e6c:	f3bf 8f4f 	dsb	sy
 8007e70:	60fb      	str	r3, [r7, #12]
    }
 8007e72:	bf00      	nop
 8007e74:	e7fe      	b.n	8007e74 <prvTaskExitError+0x28>
        __asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	60bb      	str	r3, [r7, #8]
    }
 8007e88:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007e8a:	bf00      	nop
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d0fc      	beq.n	8007e8c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007e92:	bf00      	nop
 8007e94:	bf00      	nop
 8007e96:	3714      	adds	r7, #20
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr
 8007ea0:	20000024 	.word	0x20000024
	...

08007eb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007eb0:	4b07      	ldr	r3, [pc, #28]	; (8007ed0 <pxCurrentTCBConst2>)
 8007eb2:	6819      	ldr	r1, [r3, #0]
 8007eb4:	6808      	ldr	r0, [r1, #0]
 8007eb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eba:	f380 8809 	msr	PSP, r0
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f04f 0000 	mov.w	r0, #0
 8007ec6:	f380 8811 	msr	BASEPRI, r0
 8007eca:	4770      	bx	lr
 8007ecc:	f3af 8000 	nop.w

08007ed0 <pxCurrentTCBConst2>:
 8007ed0:	2000072c 	.word	0x2000072c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007ed4:	bf00      	nop
 8007ed6:	bf00      	nop

08007ed8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007ed8:	4808      	ldr	r0, [pc, #32]	; (8007efc <prvPortStartFirstTask+0x24>)
 8007eda:	6800      	ldr	r0, [r0, #0]
 8007edc:	6800      	ldr	r0, [r0, #0]
 8007ede:	f380 8808 	msr	MSP, r0
 8007ee2:	f04f 0000 	mov.w	r0, #0
 8007ee6:	f380 8814 	msr	CONTROL, r0
 8007eea:	b662      	cpsie	i
 8007eec:	b661      	cpsie	f
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	df00      	svc	0
 8007ef8:	bf00      	nop
 8007efa:	0000      	.short	0x0000
 8007efc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop

08007f04 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f0a:	4b46      	ldr	r3, [pc, #280]	; (8008024 <xPortStartScheduler+0x120>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a46      	ldr	r2, [pc, #280]	; (8008028 <xPortStartScheduler+0x124>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d10a      	bne.n	8007f2a <xPortStartScheduler+0x26>
        __asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	613b      	str	r3, [r7, #16]
    }
 8007f26:	bf00      	nop
 8007f28:	e7fe      	b.n	8007f28 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f2a:	4b3e      	ldr	r3, [pc, #248]	; (8008024 <xPortStartScheduler+0x120>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a3f      	ldr	r2, [pc, #252]	; (800802c <xPortStartScheduler+0x128>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d10a      	bne.n	8007f4a <xPortStartScheduler+0x46>
        __asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f38:	f383 8811 	msr	BASEPRI, r3
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	60fb      	str	r3, [r7, #12]
    }
 8007f46:	bf00      	nop
 8007f48:	e7fe      	b.n	8007f48 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f4a:	4b39      	ldr	r3, [pc, #228]	; (8008030 <xPortStartScheduler+0x12c>)
 8007f4c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	22ff      	movs	r2, #255	; 0xff
 8007f5a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f64:	78fb      	ldrb	r3, [r7, #3]
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f6c:	b2da      	uxtb	r2, r3
 8007f6e:	4b31      	ldr	r3, [pc, #196]	; (8008034 <xPortStartScheduler+0x130>)
 8007f70:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f72:	4b31      	ldr	r3, [pc, #196]	; (8008038 <xPortStartScheduler+0x134>)
 8007f74:	2207      	movs	r2, #7
 8007f76:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f78:	e009      	b.n	8007f8e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8007f7a:	4b2f      	ldr	r3, [pc, #188]	; (8008038 <xPortStartScheduler+0x134>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	4a2d      	ldr	r2, [pc, #180]	; (8008038 <xPortStartScheduler+0x134>)
 8007f82:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f84:	78fb      	ldrb	r3, [r7, #3]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	005b      	lsls	r3, r3, #1
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f8e:	78fb      	ldrb	r3, [r7, #3]
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f96:	2b80      	cmp	r3, #128	; 0x80
 8007f98:	d0ef      	beq.n	8007f7a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f9a:	4b27      	ldr	r3, [pc, #156]	; (8008038 <xPortStartScheduler+0x134>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f1c3 0307 	rsb	r3, r3, #7
 8007fa2:	2b04      	cmp	r3, #4
 8007fa4:	d00a      	beq.n	8007fbc <xPortStartScheduler+0xb8>
        __asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	60bb      	str	r3, [r7, #8]
    }
 8007fb8:	bf00      	nop
 8007fba:	e7fe      	b.n	8007fba <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007fbc:	4b1e      	ldr	r3, [pc, #120]	; (8008038 <xPortStartScheduler+0x134>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	021b      	lsls	r3, r3, #8
 8007fc2:	4a1d      	ldr	r2, [pc, #116]	; (8008038 <xPortStartScheduler+0x134>)
 8007fc4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fc6:	4b1c      	ldr	r3, [pc, #112]	; (8008038 <xPortStartScheduler+0x134>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007fce:	4a1a      	ldr	r2, [pc, #104]	; (8008038 <xPortStartScheduler+0x134>)
 8007fd0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007fda:	4b18      	ldr	r3, [pc, #96]	; (800803c <xPortStartScheduler+0x138>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a17      	ldr	r2, [pc, #92]	; (800803c <xPortStartScheduler+0x138>)
 8007fe0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fe4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007fe6:	4b15      	ldr	r3, [pc, #84]	; (800803c <xPortStartScheduler+0x138>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a14      	ldr	r2, [pc, #80]	; (800803c <xPortStartScheduler+0x138>)
 8007fec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007ff0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007ff2:	f000 f8db 	bl	80081ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007ff6:	4b12      	ldr	r3, [pc, #72]	; (8008040 <xPortStartScheduler+0x13c>)
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007ffc:	f000 f8fa 	bl	80081f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008000:	4b10      	ldr	r3, [pc, #64]	; (8008044 <xPortStartScheduler+0x140>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a0f      	ldr	r2, [pc, #60]	; (8008044 <xPortStartScheduler+0x140>)
 8008006:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800800a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800800c:	f7ff ff64 	bl	8007ed8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008010:	f7fe ff78 	bl	8006f04 <vTaskSwitchContext>
    prvTaskExitError();
 8008014:	f7ff ff1a 	bl	8007e4c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008018:	2300      	movs	r3, #0
}
 800801a:	4618      	mov	r0, r3
 800801c:	3718      	adds	r7, #24
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	e000ed00 	.word	0xe000ed00
 8008028:	410fc271 	.word	0x410fc271
 800802c:	410fc270 	.word	0x410fc270
 8008030:	e000e400 	.word	0xe000e400
 8008034:	2000086c 	.word	0x2000086c
 8008038:	20000870 	.word	0x20000870
 800803c:	e000ed20 	.word	0xe000ed20
 8008040:	20000024 	.word	0x20000024
 8008044:	e000ef34 	.word	0xe000ef34

08008048 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
        __asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	607b      	str	r3, [r7, #4]
    }
 8008060:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008062:	4b0f      	ldr	r3, [pc, #60]	; (80080a0 <vPortEnterCritical+0x58>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3301      	adds	r3, #1
 8008068:	4a0d      	ldr	r2, [pc, #52]	; (80080a0 <vPortEnterCritical+0x58>)
 800806a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800806c:	4b0c      	ldr	r3, [pc, #48]	; (80080a0 <vPortEnterCritical+0x58>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d10f      	bne.n	8008094 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008074:	4b0b      	ldr	r3, [pc, #44]	; (80080a4 <vPortEnterCritical+0x5c>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <vPortEnterCritical+0x4c>
        __asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	603b      	str	r3, [r7, #0]
    }
 8008090:	bf00      	nop
 8008092:	e7fe      	b.n	8008092 <vPortEnterCritical+0x4a>
    }
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr
 80080a0:	20000024 	.word	0x20000024
 80080a4:	e000ed04 	.word	0xe000ed04

080080a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80080ae:	4b12      	ldr	r3, [pc, #72]	; (80080f8 <vPortExitCritical+0x50>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10a      	bne.n	80080cc <vPortExitCritical+0x24>
        __asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	607b      	str	r3, [r7, #4]
    }
 80080c8:	bf00      	nop
 80080ca:	e7fe      	b.n	80080ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80080cc:	4b0a      	ldr	r3, [pc, #40]	; (80080f8 <vPortExitCritical+0x50>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	4a09      	ldr	r2, [pc, #36]	; (80080f8 <vPortExitCritical+0x50>)
 80080d4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80080d6:	4b08      	ldr	r3, [pc, #32]	; (80080f8 <vPortExitCritical+0x50>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d105      	bne.n	80080ea <vPortExitCritical+0x42>
 80080de:	2300      	movs	r3, #0
 80080e0:	603b      	str	r3, [r7, #0]
        __asm volatile
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	f383 8811 	msr	BASEPRI, r3
    }
 80080e8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	20000024 	.word	0x20000024
 80080fc:	00000000 	.word	0x00000000

08008100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008100:	f3ef 8009 	mrs	r0, PSP
 8008104:	f3bf 8f6f 	isb	sy
 8008108:	4b15      	ldr	r3, [pc, #84]	; (8008160 <pxCurrentTCBConst>)
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	f01e 0f10 	tst.w	lr, #16
 8008110:	bf08      	it	eq
 8008112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800811a:	6010      	str	r0, [r2, #0]
 800811c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008120:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008124:	f380 8811 	msr	BASEPRI, r0
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	f7fe fee8 	bl	8006f04 <vTaskSwitchContext>
 8008134:	f04f 0000 	mov.w	r0, #0
 8008138:	f380 8811 	msr	BASEPRI, r0
 800813c:	bc09      	pop	{r0, r3}
 800813e:	6819      	ldr	r1, [r3, #0]
 8008140:	6808      	ldr	r0, [r1, #0]
 8008142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008146:	f01e 0f10 	tst.w	lr, #16
 800814a:	bf08      	it	eq
 800814c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008150:	f380 8809 	msr	PSP, r0
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	f3af 8000 	nop.w

08008160 <pxCurrentTCBConst>:
 8008160:	2000072c 	.word	0x2000072c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008164:	bf00      	nop
 8008166:	bf00      	nop

08008168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b082      	sub	sp, #8
 800816c:	af00      	add	r7, sp, #0
        __asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	607b      	str	r3, [r7, #4]
    }
 8008180:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008182:	f7fe fe07 	bl	8006d94 <xTaskIncrementTick>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800818c:	4b06      	ldr	r3, [pc, #24]	; (80081a8 <SysTick_Handler+0x40>)
 800818e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008192:	601a      	str	r2, [r3, #0]
 8008194:	2300      	movs	r3, #0
 8008196:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	f383 8811 	msr	BASEPRI, r3
    }
 800819e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80081a0:	bf00      	nop
 80081a2:	3708      	adds	r7, #8
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	e000ed04 	.word	0xe000ed04

080081ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80081ac:	b480      	push	{r7}
 80081ae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <vPortSetupTimerInterrupt+0x34>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081b6:	4b0b      	ldr	r3, [pc, #44]	; (80081e4 <vPortSetupTimerInterrupt+0x38>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081bc:	4b0a      	ldr	r3, [pc, #40]	; (80081e8 <vPortSetupTimerInterrupt+0x3c>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a0a      	ldr	r2, [pc, #40]	; (80081ec <vPortSetupTimerInterrupt+0x40>)
 80081c2:	fba2 2303 	umull	r2, r3, r2, r3
 80081c6:	099b      	lsrs	r3, r3, #6
 80081c8:	4a09      	ldr	r2, [pc, #36]	; (80081f0 <vPortSetupTimerInterrupt+0x44>)
 80081ca:	3b01      	subs	r3, #1
 80081cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081ce:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <vPortSetupTimerInterrupt+0x34>)
 80081d0:	2207      	movs	r2, #7
 80081d2:	601a      	str	r2, [r3, #0]
}
 80081d4:	bf00      	nop
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr
 80081de:	bf00      	nop
 80081e0:	e000e010 	.word	0xe000e010
 80081e4:	e000e018 	.word	0xe000e018
 80081e8:	20000014 	.word	0x20000014
 80081ec:	10624dd3 	.word	0x10624dd3
 80081f0:	e000e014 	.word	0xe000e014

080081f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80081f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008204 <vPortEnableVFP+0x10>
 80081f8:	6801      	ldr	r1, [r0, #0]
 80081fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80081fe:	6001      	str	r1, [r0, #0]
 8008200:	4770      	bx	lr
 8008202:	0000      	.short	0x0000
 8008204:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008208:	bf00      	nop
 800820a:	bf00      	nop

0800820c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008212:	f3ef 8305 	mrs	r3, IPSR
 8008216:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2b0f      	cmp	r3, #15
 800821c:	d914      	bls.n	8008248 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800821e:	4a17      	ldr	r2, [pc, #92]	; (800827c <vPortValidateInterruptPriority+0x70>)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4413      	add	r3, r2
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008228:	4b15      	ldr	r3, [pc, #84]	; (8008280 <vPortValidateInterruptPriority+0x74>)
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	7afa      	ldrb	r2, [r7, #11]
 800822e:	429a      	cmp	r2, r3
 8008230:	d20a      	bcs.n	8008248 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8008232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008236:	f383 8811 	msr	BASEPRI, r3
 800823a:	f3bf 8f6f 	isb	sy
 800823e:	f3bf 8f4f 	dsb	sy
 8008242:	607b      	str	r3, [r7, #4]
    }
 8008244:	bf00      	nop
 8008246:	e7fe      	b.n	8008246 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008248:	4b0e      	ldr	r3, [pc, #56]	; (8008284 <vPortValidateInterruptPriority+0x78>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008250:	4b0d      	ldr	r3, [pc, #52]	; (8008288 <vPortValidateInterruptPriority+0x7c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	429a      	cmp	r2, r3
 8008256:	d90a      	bls.n	800826e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8008258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825c:	f383 8811 	msr	BASEPRI, r3
 8008260:	f3bf 8f6f 	isb	sy
 8008264:	f3bf 8f4f 	dsb	sy
 8008268:	603b      	str	r3, [r7, #0]
    }
 800826a:	bf00      	nop
 800826c:	e7fe      	b.n	800826c <vPortValidateInterruptPriority+0x60>
    }
 800826e:	bf00      	nop
 8008270:	3714      	adds	r7, #20
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	e000e3f0 	.word	0xe000e3f0
 8008280:	2000086c 	.word	0x2000086c
 8008284:	e000ed0c 	.word	0xe000ed0c
 8008288:	20000870 	.word	0x20000870

0800828c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b08a      	sub	sp, #40	; 0x28
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8008294:	2300      	movs	r3, #0
 8008296:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8008298:	f7fe fcc2 	bl	8006c20 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800829c:	4b65      	ldr	r3, [pc, #404]	; (8008434 <pvPortMalloc+0x1a8>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d101      	bne.n	80082a8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80082a4:	f000 f934 	bl	8008510 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082a8:	4b63      	ldr	r3, [pc, #396]	; (8008438 <pvPortMalloc+0x1ac>)
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4013      	ands	r3, r2
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f040 80a7 	bne.w	8008404 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d02d      	beq.n	8008318 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80082bc:	2208      	movs	r2, #8
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d227      	bcs.n	8008318 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80082c8:	2208      	movs	r2, #8
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4413      	add	r3, r2
 80082ce:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d021      	beq.n	800831e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f023 0307 	bic.w	r3, r3, #7
 80082e0:	3308      	adds	r3, #8
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d214      	bcs.n	8008312 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f023 0307 	bic.w	r3, r3, #7
 80082ee:	3308      	adds	r3, #8
 80082f0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f003 0307 	and.w	r3, r3, #7
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d010      	beq.n	800831e <pvPortMalloc+0x92>
        __asm volatile
 80082fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	617b      	str	r3, [r7, #20]
    }
 800830e:	bf00      	nop
 8008310:	e7fe      	b.n	8008310 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8008312:	2300      	movs	r3, #0
 8008314:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008316:	e002      	b.n	800831e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8008318:	2300      	movs	r3, #0
 800831a:	607b      	str	r3, [r7, #4]
 800831c:	e000      	b.n	8008320 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800831e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d06e      	beq.n	8008404 <pvPortMalloc+0x178>
 8008326:	4b45      	ldr	r3, [pc, #276]	; (800843c <pvPortMalloc+0x1b0>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	429a      	cmp	r2, r3
 800832e:	d869      	bhi.n	8008404 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008330:	4b43      	ldr	r3, [pc, #268]	; (8008440 <pvPortMalloc+0x1b4>)
 8008332:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8008334:	4b42      	ldr	r3, [pc, #264]	; (8008440 <pvPortMalloc+0x1b4>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800833a:	e004      	b.n	8008346 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8008340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	429a      	cmp	r2, r3
 800834e:	d903      	bls.n	8008358 <pvPortMalloc+0xcc>
 8008350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d1f1      	bne.n	800833c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008358:	4b36      	ldr	r3, [pc, #216]	; (8008434 <pvPortMalloc+0x1a8>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800835e:	429a      	cmp	r2, r3
 8008360:	d050      	beq.n	8008404 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008362:	6a3b      	ldr	r3, [r7, #32]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	2208      	movs	r2, #8
 8008368:	4413      	add	r3, r2
 800836a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800836c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	6a3b      	ldr	r3, [r7, #32]
 8008372:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008376:	685a      	ldr	r2, [r3, #4]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	1ad2      	subs	r2, r2, r3
 800837c:	2308      	movs	r3, #8
 800837e:	005b      	lsls	r3, r3, #1
 8008380:	429a      	cmp	r2, r3
 8008382:	d91f      	bls.n	80083c4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4413      	add	r3, r2
 800838a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	f003 0307 	and.w	r3, r3, #7
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00a      	beq.n	80083ac <pvPortMalloc+0x120>
        __asm volatile
 8008396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839a:	f383 8811 	msr	BASEPRI, r3
 800839e:	f3bf 8f6f 	isb	sy
 80083a2:	f3bf 8f4f 	dsb	sy
 80083a6:	613b      	str	r3, [r7, #16]
    }
 80083a8:	bf00      	nop
 80083aa:	e7fe      	b.n	80083aa <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	1ad2      	subs	r2, r2, r3
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80083b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083be:	69b8      	ldr	r0, [r7, #24]
 80083c0:	f000 f908 	bl	80085d4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083c4:	4b1d      	ldr	r3, [pc, #116]	; (800843c <pvPortMalloc+0x1b0>)
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	1ad3      	subs	r3, r2, r3
 80083ce:	4a1b      	ldr	r2, [pc, #108]	; (800843c <pvPortMalloc+0x1b0>)
 80083d0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083d2:	4b1a      	ldr	r3, [pc, #104]	; (800843c <pvPortMalloc+0x1b0>)
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	4b1b      	ldr	r3, [pc, #108]	; (8008444 <pvPortMalloc+0x1b8>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	429a      	cmp	r2, r3
 80083dc:	d203      	bcs.n	80083e6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083de:	4b17      	ldr	r3, [pc, #92]	; (800843c <pvPortMalloc+0x1b0>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a18      	ldr	r2, [pc, #96]	; (8008444 <pvPortMalloc+0x1b8>)
 80083e4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80083e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	4b13      	ldr	r3, [pc, #76]	; (8008438 <pvPortMalloc+0x1ac>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	431a      	orrs	r2, r3
 80083f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80083f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f6:	2200      	movs	r2, #0
 80083f8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80083fa:	4b13      	ldr	r3, [pc, #76]	; (8008448 <pvPortMalloc+0x1bc>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3301      	adds	r3, #1
 8008400:	4a11      	ldr	r2, [pc, #68]	; (8008448 <pvPortMalloc+0x1bc>)
 8008402:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008404:	f7fe fc1a 	bl	8006c3c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	f003 0307 	and.w	r3, r3, #7
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00a      	beq.n	8008428 <pvPortMalloc+0x19c>
        __asm volatile
 8008412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	60fb      	str	r3, [r7, #12]
    }
 8008424:	bf00      	nop
 8008426:	e7fe      	b.n	8008426 <pvPortMalloc+0x19a>
    return pvReturn;
 8008428:	69fb      	ldr	r3, [r7, #28]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3728      	adds	r7, #40	; 0x28
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	2001347c 	.word	0x2001347c
 8008438:	20013490 	.word	0x20013490
 800843c:	20013480 	.word	0x20013480
 8008440:	20013474 	.word	0x20013474
 8008444:	20013484 	.word	0x20013484
 8008448:	20013488 	.word	0x20013488

0800844c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d04d      	beq.n	80084fa <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800845e:	2308      	movs	r3, #8
 8008460:	425b      	negs	r3, r3
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	4413      	add	r3, r2
 8008466:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	4b24      	ldr	r3, [pc, #144]	; (8008504 <vPortFree+0xb8>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4013      	ands	r3, r2
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10a      	bne.n	8008490 <vPortFree+0x44>
        __asm volatile
 800847a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	60fb      	str	r3, [r7, #12]
    }
 800848c:	bf00      	nop
 800848e:	e7fe      	b.n	800848e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00a      	beq.n	80084ae <vPortFree+0x62>
        __asm volatile
 8008498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849c:	f383 8811 	msr	BASEPRI, r3
 80084a0:	f3bf 8f6f 	isb	sy
 80084a4:	f3bf 8f4f 	dsb	sy
 80084a8:	60bb      	str	r3, [r7, #8]
    }
 80084aa:	bf00      	nop
 80084ac:	e7fe      	b.n	80084ac <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	4b14      	ldr	r3, [pc, #80]	; (8008504 <vPortFree+0xb8>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4013      	ands	r3, r2
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d01e      	beq.n	80084fa <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d11a      	bne.n	80084fa <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	4b0e      	ldr	r3, [pc, #56]	; (8008504 <vPortFree+0xb8>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	43db      	mvns	r3, r3
 80084ce:	401a      	ands	r2, r3
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80084d4:	f7fe fba4 	bl	8006c20 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	685a      	ldr	r2, [r3, #4]
 80084dc:	4b0a      	ldr	r3, [pc, #40]	; (8008508 <vPortFree+0xbc>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4413      	add	r3, r2
 80084e2:	4a09      	ldr	r2, [pc, #36]	; (8008508 <vPortFree+0xbc>)
 80084e4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80084e6:	6938      	ldr	r0, [r7, #16]
 80084e8:	f000 f874 	bl	80085d4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80084ec:	4b07      	ldr	r3, [pc, #28]	; (800850c <vPortFree+0xc0>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3301      	adds	r3, #1
 80084f2:	4a06      	ldr	r2, [pc, #24]	; (800850c <vPortFree+0xc0>)
 80084f4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80084f6:	f7fe fba1 	bl	8006c3c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80084fa:	bf00      	nop
 80084fc:	3718      	adds	r7, #24
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	20013490 	.word	0x20013490
 8008508:	20013480 	.word	0x20013480
 800850c:	2001348c 	.word	0x2001348c

08008510 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008516:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800851a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800851c:	4b27      	ldr	r3, [pc, #156]	; (80085bc <prvHeapInit+0xac>)
 800851e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f003 0307 	and.w	r3, r3, #7
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00c      	beq.n	8008544 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3307      	adds	r3, #7
 800852e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f023 0307 	bic.w	r3, r3, #7
 8008536:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <prvHeapInit+0xac>)
 8008540:	4413      	add	r3, r2
 8008542:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008548:	4a1d      	ldr	r2, [pc, #116]	; (80085c0 <prvHeapInit+0xb0>)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800854e:	4b1c      	ldr	r3, [pc, #112]	; (80085c0 <prvHeapInit+0xb0>)
 8008550:	2200      	movs	r2, #0
 8008552:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	68ba      	ldr	r2, [r7, #8]
 8008558:	4413      	add	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800855c:	2208      	movs	r2, #8
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	1a9b      	subs	r3, r3, r2
 8008562:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f023 0307 	bic.w	r3, r3, #7
 800856a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4a15      	ldr	r2, [pc, #84]	; (80085c4 <prvHeapInit+0xb4>)
 8008570:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8008572:	4b14      	ldr	r3, [pc, #80]	; (80085c4 <prvHeapInit+0xb4>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2200      	movs	r2, #0
 8008578:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800857a:	4b12      	ldr	r3, [pc, #72]	; (80085c4 <prvHeapInit+0xb4>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2200      	movs	r2, #0
 8008580:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	1ad2      	subs	r2, r2, r3
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008590:	4b0c      	ldr	r3, [pc, #48]	; (80085c4 <prvHeapInit+0xb4>)
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	4a0a      	ldr	r2, [pc, #40]	; (80085c8 <prvHeapInit+0xb8>)
 800859e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	4a09      	ldr	r2, [pc, #36]	; (80085cc <prvHeapInit+0xbc>)
 80085a6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085a8:	4b09      	ldr	r3, [pc, #36]	; (80085d0 <prvHeapInit+0xc0>)
 80085aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80085ae:	601a      	str	r2, [r3, #0]
}
 80085b0:	bf00      	nop
 80085b2:	3714      	adds	r7, #20
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr
 80085bc:	20000874 	.word	0x20000874
 80085c0:	20013474 	.word	0x20013474
 80085c4:	2001347c 	.word	0x2001347c
 80085c8:	20013484 	.word	0x20013484
 80085cc:	20013480 	.word	0x20013480
 80085d0:	20013490 	.word	0x20013490

080085d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085dc:	4b28      	ldr	r3, [pc, #160]	; (8008680 <prvInsertBlockIntoFreeList+0xac>)
 80085de:	60fb      	str	r3, [r7, #12]
 80085e0:	e002      	b.n	80085e8 <prvInsertBlockIntoFreeList+0x14>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	60fb      	str	r3, [r7, #12]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	687a      	ldr	r2, [r7, #4]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d8f7      	bhi.n	80085e2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	68ba      	ldr	r2, [r7, #8]
 80085fc:	4413      	add	r3, r2
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	429a      	cmp	r2, r3
 8008602:	d108      	bne.n	8008616 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	441a      	add	r2, r3
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	441a      	add	r2, r3
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	429a      	cmp	r2, r3
 8008628:	d118      	bne.n	800865c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	4b15      	ldr	r3, [pc, #84]	; (8008684 <prvInsertBlockIntoFreeList+0xb0>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	429a      	cmp	r2, r3
 8008634:	d00d      	beq.n	8008652 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	685a      	ldr	r2, [r3, #4]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	441a      	add	r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	601a      	str	r2, [r3, #0]
 8008650:	e008      	b.n	8008664 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008652:	4b0c      	ldr	r3, [pc, #48]	; (8008684 <prvInsertBlockIntoFreeList+0xb0>)
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	e003      	b.n	8008664 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	429a      	cmp	r2, r3
 800866a:	d002      	beq.n	8008672 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008672:	bf00      	nop
 8008674:	3714      	adds	r7, #20
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	20013474 	.word	0x20013474
 8008684:	2001347c 	.word	0x2001347c

08008688 <__errno>:
 8008688:	4b01      	ldr	r3, [pc, #4]	; (8008690 <__errno+0x8>)
 800868a:	6818      	ldr	r0, [r3, #0]
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	20000028 	.word	0x20000028

08008694 <__libc_init_array>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4d0d      	ldr	r5, [pc, #52]	; (80086cc <__libc_init_array+0x38>)
 8008698:	4c0d      	ldr	r4, [pc, #52]	; (80086d0 <__libc_init_array+0x3c>)
 800869a:	1b64      	subs	r4, r4, r5
 800869c:	10a4      	asrs	r4, r4, #2
 800869e:	2600      	movs	r6, #0
 80086a0:	42a6      	cmp	r6, r4
 80086a2:	d109      	bne.n	80086b8 <__libc_init_array+0x24>
 80086a4:	4d0b      	ldr	r5, [pc, #44]	; (80086d4 <__libc_init_array+0x40>)
 80086a6:	4c0c      	ldr	r4, [pc, #48]	; (80086d8 <__libc_init_array+0x44>)
 80086a8:	f000 fc60 	bl	8008f6c <_init>
 80086ac:	1b64      	subs	r4, r4, r5
 80086ae:	10a4      	asrs	r4, r4, #2
 80086b0:	2600      	movs	r6, #0
 80086b2:	42a6      	cmp	r6, r4
 80086b4:	d105      	bne.n	80086c2 <__libc_init_array+0x2e>
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086bc:	4798      	blx	r3
 80086be:	3601      	adds	r6, #1
 80086c0:	e7ee      	b.n	80086a0 <__libc_init_array+0xc>
 80086c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086c6:	4798      	blx	r3
 80086c8:	3601      	adds	r6, #1
 80086ca:	e7f2      	b.n	80086b2 <__libc_init_array+0x1e>
 80086cc:	08009384 	.word	0x08009384
 80086d0:	08009384 	.word	0x08009384
 80086d4:	08009384 	.word	0x08009384
 80086d8:	08009388 	.word	0x08009388

080086dc <memcpy>:
 80086dc:	440a      	add	r2, r1
 80086de:	4291      	cmp	r1, r2
 80086e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80086e4:	d100      	bne.n	80086e8 <memcpy+0xc>
 80086e6:	4770      	bx	lr
 80086e8:	b510      	push	{r4, lr}
 80086ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086f2:	4291      	cmp	r1, r2
 80086f4:	d1f9      	bne.n	80086ea <memcpy+0xe>
 80086f6:	bd10      	pop	{r4, pc}

080086f8 <memset>:
 80086f8:	4402      	add	r2, r0
 80086fa:	4603      	mov	r3, r0
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d100      	bne.n	8008702 <memset+0xa>
 8008700:	4770      	bx	lr
 8008702:	f803 1b01 	strb.w	r1, [r3], #1
 8008706:	e7f9      	b.n	80086fc <memset+0x4>

08008708 <siprintf>:
 8008708:	b40e      	push	{r1, r2, r3}
 800870a:	b500      	push	{lr}
 800870c:	b09c      	sub	sp, #112	; 0x70
 800870e:	ab1d      	add	r3, sp, #116	; 0x74
 8008710:	9002      	str	r0, [sp, #8]
 8008712:	9006      	str	r0, [sp, #24]
 8008714:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008718:	4809      	ldr	r0, [pc, #36]	; (8008740 <siprintf+0x38>)
 800871a:	9107      	str	r1, [sp, #28]
 800871c:	9104      	str	r1, [sp, #16]
 800871e:	4909      	ldr	r1, [pc, #36]	; (8008744 <siprintf+0x3c>)
 8008720:	f853 2b04 	ldr.w	r2, [r3], #4
 8008724:	9105      	str	r1, [sp, #20]
 8008726:	6800      	ldr	r0, [r0, #0]
 8008728:	9301      	str	r3, [sp, #4]
 800872a:	a902      	add	r1, sp, #8
 800872c:	f000 f87a 	bl	8008824 <_svfiprintf_r>
 8008730:	9b02      	ldr	r3, [sp, #8]
 8008732:	2200      	movs	r2, #0
 8008734:	701a      	strb	r2, [r3, #0]
 8008736:	b01c      	add	sp, #112	; 0x70
 8008738:	f85d eb04 	ldr.w	lr, [sp], #4
 800873c:	b003      	add	sp, #12
 800873e:	4770      	bx	lr
 8008740:	20000028 	.word	0x20000028
 8008744:	ffff0208 	.word	0xffff0208

08008748 <strncmp>:
 8008748:	b510      	push	{r4, lr}
 800874a:	b16a      	cbz	r2, 8008768 <strncmp+0x20>
 800874c:	3901      	subs	r1, #1
 800874e:	1884      	adds	r4, r0, r2
 8008750:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008754:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008758:	4293      	cmp	r3, r2
 800875a:	d103      	bne.n	8008764 <strncmp+0x1c>
 800875c:	42a0      	cmp	r0, r4
 800875e:	d001      	beq.n	8008764 <strncmp+0x1c>
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1f5      	bne.n	8008750 <strncmp+0x8>
 8008764:	1a98      	subs	r0, r3, r2
 8008766:	bd10      	pop	{r4, pc}
 8008768:	4610      	mov	r0, r2
 800876a:	e7fc      	b.n	8008766 <strncmp+0x1e>

0800876c <__ssputs_r>:
 800876c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008770:	688e      	ldr	r6, [r1, #8]
 8008772:	429e      	cmp	r6, r3
 8008774:	4682      	mov	sl, r0
 8008776:	460c      	mov	r4, r1
 8008778:	4690      	mov	r8, r2
 800877a:	461f      	mov	r7, r3
 800877c:	d838      	bhi.n	80087f0 <__ssputs_r+0x84>
 800877e:	898a      	ldrh	r2, [r1, #12]
 8008780:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008784:	d032      	beq.n	80087ec <__ssputs_r+0x80>
 8008786:	6825      	ldr	r5, [r4, #0]
 8008788:	6909      	ldr	r1, [r1, #16]
 800878a:	eba5 0901 	sub.w	r9, r5, r1
 800878e:	6965      	ldr	r5, [r4, #20]
 8008790:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008798:	3301      	adds	r3, #1
 800879a:	444b      	add	r3, r9
 800879c:	106d      	asrs	r5, r5, #1
 800879e:	429d      	cmp	r5, r3
 80087a0:	bf38      	it	cc
 80087a2:	461d      	movcc	r5, r3
 80087a4:	0553      	lsls	r3, r2, #21
 80087a6:	d531      	bpl.n	800880c <__ssputs_r+0xa0>
 80087a8:	4629      	mov	r1, r5
 80087aa:	f000 fb39 	bl	8008e20 <_malloc_r>
 80087ae:	4606      	mov	r6, r0
 80087b0:	b950      	cbnz	r0, 80087c8 <__ssputs_r+0x5c>
 80087b2:	230c      	movs	r3, #12
 80087b4:	f8ca 3000 	str.w	r3, [sl]
 80087b8:	89a3      	ldrh	r3, [r4, #12]
 80087ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087be:	81a3      	strh	r3, [r4, #12]
 80087c0:	f04f 30ff 	mov.w	r0, #4294967295
 80087c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c8:	6921      	ldr	r1, [r4, #16]
 80087ca:	464a      	mov	r2, r9
 80087cc:	f7ff ff86 	bl	80086dc <memcpy>
 80087d0:	89a3      	ldrh	r3, [r4, #12]
 80087d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80087d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087da:	81a3      	strh	r3, [r4, #12]
 80087dc:	6126      	str	r6, [r4, #16]
 80087de:	6165      	str	r5, [r4, #20]
 80087e0:	444e      	add	r6, r9
 80087e2:	eba5 0509 	sub.w	r5, r5, r9
 80087e6:	6026      	str	r6, [r4, #0]
 80087e8:	60a5      	str	r5, [r4, #8]
 80087ea:	463e      	mov	r6, r7
 80087ec:	42be      	cmp	r6, r7
 80087ee:	d900      	bls.n	80087f2 <__ssputs_r+0x86>
 80087f0:	463e      	mov	r6, r7
 80087f2:	4632      	mov	r2, r6
 80087f4:	6820      	ldr	r0, [r4, #0]
 80087f6:	4641      	mov	r1, r8
 80087f8:	f000 faa8 	bl	8008d4c <memmove>
 80087fc:	68a3      	ldr	r3, [r4, #8]
 80087fe:	6822      	ldr	r2, [r4, #0]
 8008800:	1b9b      	subs	r3, r3, r6
 8008802:	4432      	add	r2, r6
 8008804:	60a3      	str	r3, [r4, #8]
 8008806:	6022      	str	r2, [r4, #0]
 8008808:	2000      	movs	r0, #0
 800880a:	e7db      	b.n	80087c4 <__ssputs_r+0x58>
 800880c:	462a      	mov	r2, r5
 800880e:	f000 fb61 	bl	8008ed4 <_realloc_r>
 8008812:	4606      	mov	r6, r0
 8008814:	2800      	cmp	r0, #0
 8008816:	d1e1      	bne.n	80087dc <__ssputs_r+0x70>
 8008818:	6921      	ldr	r1, [r4, #16]
 800881a:	4650      	mov	r0, sl
 800881c:	f000 fab0 	bl	8008d80 <_free_r>
 8008820:	e7c7      	b.n	80087b2 <__ssputs_r+0x46>
	...

08008824 <_svfiprintf_r>:
 8008824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008828:	4698      	mov	r8, r3
 800882a:	898b      	ldrh	r3, [r1, #12]
 800882c:	061b      	lsls	r3, r3, #24
 800882e:	b09d      	sub	sp, #116	; 0x74
 8008830:	4607      	mov	r7, r0
 8008832:	460d      	mov	r5, r1
 8008834:	4614      	mov	r4, r2
 8008836:	d50e      	bpl.n	8008856 <_svfiprintf_r+0x32>
 8008838:	690b      	ldr	r3, [r1, #16]
 800883a:	b963      	cbnz	r3, 8008856 <_svfiprintf_r+0x32>
 800883c:	2140      	movs	r1, #64	; 0x40
 800883e:	f000 faef 	bl	8008e20 <_malloc_r>
 8008842:	6028      	str	r0, [r5, #0]
 8008844:	6128      	str	r0, [r5, #16]
 8008846:	b920      	cbnz	r0, 8008852 <_svfiprintf_r+0x2e>
 8008848:	230c      	movs	r3, #12
 800884a:	603b      	str	r3, [r7, #0]
 800884c:	f04f 30ff 	mov.w	r0, #4294967295
 8008850:	e0d1      	b.n	80089f6 <_svfiprintf_r+0x1d2>
 8008852:	2340      	movs	r3, #64	; 0x40
 8008854:	616b      	str	r3, [r5, #20]
 8008856:	2300      	movs	r3, #0
 8008858:	9309      	str	r3, [sp, #36]	; 0x24
 800885a:	2320      	movs	r3, #32
 800885c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008860:	f8cd 800c 	str.w	r8, [sp, #12]
 8008864:	2330      	movs	r3, #48	; 0x30
 8008866:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a10 <_svfiprintf_r+0x1ec>
 800886a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800886e:	f04f 0901 	mov.w	r9, #1
 8008872:	4623      	mov	r3, r4
 8008874:	469a      	mov	sl, r3
 8008876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800887a:	b10a      	cbz	r2, 8008880 <_svfiprintf_r+0x5c>
 800887c:	2a25      	cmp	r2, #37	; 0x25
 800887e:	d1f9      	bne.n	8008874 <_svfiprintf_r+0x50>
 8008880:	ebba 0b04 	subs.w	fp, sl, r4
 8008884:	d00b      	beq.n	800889e <_svfiprintf_r+0x7a>
 8008886:	465b      	mov	r3, fp
 8008888:	4622      	mov	r2, r4
 800888a:	4629      	mov	r1, r5
 800888c:	4638      	mov	r0, r7
 800888e:	f7ff ff6d 	bl	800876c <__ssputs_r>
 8008892:	3001      	adds	r0, #1
 8008894:	f000 80aa 	beq.w	80089ec <_svfiprintf_r+0x1c8>
 8008898:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800889a:	445a      	add	r2, fp
 800889c:	9209      	str	r2, [sp, #36]	; 0x24
 800889e:	f89a 3000 	ldrb.w	r3, [sl]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 80a2 	beq.w	80089ec <_svfiprintf_r+0x1c8>
 80088a8:	2300      	movs	r3, #0
 80088aa:	f04f 32ff 	mov.w	r2, #4294967295
 80088ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088b2:	f10a 0a01 	add.w	sl, sl, #1
 80088b6:	9304      	str	r3, [sp, #16]
 80088b8:	9307      	str	r3, [sp, #28]
 80088ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088be:	931a      	str	r3, [sp, #104]	; 0x68
 80088c0:	4654      	mov	r4, sl
 80088c2:	2205      	movs	r2, #5
 80088c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c8:	4851      	ldr	r0, [pc, #324]	; (8008a10 <_svfiprintf_r+0x1ec>)
 80088ca:	f7f7 fc99 	bl	8000200 <memchr>
 80088ce:	9a04      	ldr	r2, [sp, #16]
 80088d0:	b9d8      	cbnz	r0, 800890a <_svfiprintf_r+0xe6>
 80088d2:	06d0      	lsls	r0, r2, #27
 80088d4:	bf44      	itt	mi
 80088d6:	2320      	movmi	r3, #32
 80088d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088dc:	0711      	lsls	r1, r2, #28
 80088de:	bf44      	itt	mi
 80088e0:	232b      	movmi	r3, #43	; 0x2b
 80088e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088e6:	f89a 3000 	ldrb.w	r3, [sl]
 80088ea:	2b2a      	cmp	r3, #42	; 0x2a
 80088ec:	d015      	beq.n	800891a <_svfiprintf_r+0xf6>
 80088ee:	9a07      	ldr	r2, [sp, #28]
 80088f0:	4654      	mov	r4, sl
 80088f2:	2000      	movs	r0, #0
 80088f4:	f04f 0c0a 	mov.w	ip, #10
 80088f8:	4621      	mov	r1, r4
 80088fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088fe:	3b30      	subs	r3, #48	; 0x30
 8008900:	2b09      	cmp	r3, #9
 8008902:	d94e      	bls.n	80089a2 <_svfiprintf_r+0x17e>
 8008904:	b1b0      	cbz	r0, 8008934 <_svfiprintf_r+0x110>
 8008906:	9207      	str	r2, [sp, #28]
 8008908:	e014      	b.n	8008934 <_svfiprintf_r+0x110>
 800890a:	eba0 0308 	sub.w	r3, r0, r8
 800890e:	fa09 f303 	lsl.w	r3, r9, r3
 8008912:	4313      	orrs	r3, r2
 8008914:	9304      	str	r3, [sp, #16]
 8008916:	46a2      	mov	sl, r4
 8008918:	e7d2      	b.n	80088c0 <_svfiprintf_r+0x9c>
 800891a:	9b03      	ldr	r3, [sp, #12]
 800891c:	1d19      	adds	r1, r3, #4
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	9103      	str	r1, [sp, #12]
 8008922:	2b00      	cmp	r3, #0
 8008924:	bfbb      	ittet	lt
 8008926:	425b      	neglt	r3, r3
 8008928:	f042 0202 	orrlt.w	r2, r2, #2
 800892c:	9307      	strge	r3, [sp, #28]
 800892e:	9307      	strlt	r3, [sp, #28]
 8008930:	bfb8      	it	lt
 8008932:	9204      	strlt	r2, [sp, #16]
 8008934:	7823      	ldrb	r3, [r4, #0]
 8008936:	2b2e      	cmp	r3, #46	; 0x2e
 8008938:	d10c      	bne.n	8008954 <_svfiprintf_r+0x130>
 800893a:	7863      	ldrb	r3, [r4, #1]
 800893c:	2b2a      	cmp	r3, #42	; 0x2a
 800893e:	d135      	bne.n	80089ac <_svfiprintf_r+0x188>
 8008940:	9b03      	ldr	r3, [sp, #12]
 8008942:	1d1a      	adds	r2, r3, #4
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	9203      	str	r2, [sp, #12]
 8008948:	2b00      	cmp	r3, #0
 800894a:	bfb8      	it	lt
 800894c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008950:	3402      	adds	r4, #2
 8008952:	9305      	str	r3, [sp, #20]
 8008954:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a20 <_svfiprintf_r+0x1fc>
 8008958:	7821      	ldrb	r1, [r4, #0]
 800895a:	2203      	movs	r2, #3
 800895c:	4650      	mov	r0, sl
 800895e:	f7f7 fc4f 	bl	8000200 <memchr>
 8008962:	b140      	cbz	r0, 8008976 <_svfiprintf_r+0x152>
 8008964:	2340      	movs	r3, #64	; 0x40
 8008966:	eba0 000a 	sub.w	r0, r0, sl
 800896a:	fa03 f000 	lsl.w	r0, r3, r0
 800896e:	9b04      	ldr	r3, [sp, #16]
 8008970:	4303      	orrs	r3, r0
 8008972:	3401      	adds	r4, #1
 8008974:	9304      	str	r3, [sp, #16]
 8008976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897a:	4826      	ldr	r0, [pc, #152]	; (8008a14 <_svfiprintf_r+0x1f0>)
 800897c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008980:	2206      	movs	r2, #6
 8008982:	f7f7 fc3d 	bl	8000200 <memchr>
 8008986:	2800      	cmp	r0, #0
 8008988:	d038      	beq.n	80089fc <_svfiprintf_r+0x1d8>
 800898a:	4b23      	ldr	r3, [pc, #140]	; (8008a18 <_svfiprintf_r+0x1f4>)
 800898c:	bb1b      	cbnz	r3, 80089d6 <_svfiprintf_r+0x1b2>
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	3307      	adds	r3, #7
 8008992:	f023 0307 	bic.w	r3, r3, #7
 8008996:	3308      	adds	r3, #8
 8008998:	9303      	str	r3, [sp, #12]
 800899a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800899c:	4433      	add	r3, r6
 800899e:	9309      	str	r3, [sp, #36]	; 0x24
 80089a0:	e767      	b.n	8008872 <_svfiprintf_r+0x4e>
 80089a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80089a6:	460c      	mov	r4, r1
 80089a8:	2001      	movs	r0, #1
 80089aa:	e7a5      	b.n	80088f8 <_svfiprintf_r+0xd4>
 80089ac:	2300      	movs	r3, #0
 80089ae:	3401      	adds	r4, #1
 80089b0:	9305      	str	r3, [sp, #20]
 80089b2:	4619      	mov	r1, r3
 80089b4:	f04f 0c0a 	mov.w	ip, #10
 80089b8:	4620      	mov	r0, r4
 80089ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089be:	3a30      	subs	r2, #48	; 0x30
 80089c0:	2a09      	cmp	r2, #9
 80089c2:	d903      	bls.n	80089cc <_svfiprintf_r+0x1a8>
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d0c5      	beq.n	8008954 <_svfiprintf_r+0x130>
 80089c8:	9105      	str	r1, [sp, #20]
 80089ca:	e7c3      	b.n	8008954 <_svfiprintf_r+0x130>
 80089cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80089d0:	4604      	mov	r4, r0
 80089d2:	2301      	movs	r3, #1
 80089d4:	e7f0      	b.n	80089b8 <_svfiprintf_r+0x194>
 80089d6:	ab03      	add	r3, sp, #12
 80089d8:	9300      	str	r3, [sp, #0]
 80089da:	462a      	mov	r2, r5
 80089dc:	4b0f      	ldr	r3, [pc, #60]	; (8008a1c <_svfiprintf_r+0x1f8>)
 80089de:	a904      	add	r1, sp, #16
 80089e0:	4638      	mov	r0, r7
 80089e2:	f3af 8000 	nop.w
 80089e6:	1c42      	adds	r2, r0, #1
 80089e8:	4606      	mov	r6, r0
 80089ea:	d1d6      	bne.n	800899a <_svfiprintf_r+0x176>
 80089ec:	89ab      	ldrh	r3, [r5, #12]
 80089ee:	065b      	lsls	r3, r3, #25
 80089f0:	f53f af2c 	bmi.w	800884c <_svfiprintf_r+0x28>
 80089f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089f6:	b01d      	add	sp, #116	; 0x74
 80089f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089fc:	ab03      	add	r3, sp, #12
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	462a      	mov	r2, r5
 8008a02:	4b06      	ldr	r3, [pc, #24]	; (8008a1c <_svfiprintf_r+0x1f8>)
 8008a04:	a904      	add	r1, sp, #16
 8008a06:	4638      	mov	r0, r7
 8008a08:	f000 f87a 	bl	8008b00 <_printf_i>
 8008a0c:	e7eb      	b.n	80089e6 <_svfiprintf_r+0x1c2>
 8008a0e:	bf00      	nop
 8008a10:	08009348 	.word	0x08009348
 8008a14:	08009352 	.word	0x08009352
 8008a18:	00000000 	.word	0x00000000
 8008a1c:	0800876d 	.word	0x0800876d
 8008a20:	0800934e 	.word	0x0800934e

08008a24 <_printf_common>:
 8008a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a28:	4616      	mov	r6, r2
 8008a2a:	4699      	mov	r9, r3
 8008a2c:	688a      	ldr	r2, [r1, #8]
 8008a2e:	690b      	ldr	r3, [r1, #16]
 8008a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a34:	4293      	cmp	r3, r2
 8008a36:	bfb8      	it	lt
 8008a38:	4613      	movlt	r3, r2
 8008a3a:	6033      	str	r3, [r6, #0]
 8008a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a40:	4607      	mov	r7, r0
 8008a42:	460c      	mov	r4, r1
 8008a44:	b10a      	cbz	r2, 8008a4a <_printf_common+0x26>
 8008a46:	3301      	adds	r3, #1
 8008a48:	6033      	str	r3, [r6, #0]
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	0699      	lsls	r1, r3, #26
 8008a4e:	bf42      	ittt	mi
 8008a50:	6833      	ldrmi	r3, [r6, #0]
 8008a52:	3302      	addmi	r3, #2
 8008a54:	6033      	strmi	r3, [r6, #0]
 8008a56:	6825      	ldr	r5, [r4, #0]
 8008a58:	f015 0506 	ands.w	r5, r5, #6
 8008a5c:	d106      	bne.n	8008a6c <_printf_common+0x48>
 8008a5e:	f104 0a19 	add.w	sl, r4, #25
 8008a62:	68e3      	ldr	r3, [r4, #12]
 8008a64:	6832      	ldr	r2, [r6, #0]
 8008a66:	1a9b      	subs	r3, r3, r2
 8008a68:	42ab      	cmp	r3, r5
 8008a6a:	dc26      	bgt.n	8008aba <_printf_common+0x96>
 8008a6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a70:	1e13      	subs	r3, r2, #0
 8008a72:	6822      	ldr	r2, [r4, #0]
 8008a74:	bf18      	it	ne
 8008a76:	2301      	movne	r3, #1
 8008a78:	0692      	lsls	r2, r2, #26
 8008a7a:	d42b      	bmi.n	8008ad4 <_printf_common+0xb0>
 8008a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a80:	4649      	mov	r1, r9
 8008a82:	4638      	mov	r0, r7
 8008a84:	47c0      	blx	r8
 8008a86:	3001      	adds	r0, #1
 8008a88:	d01e      	beq.n	8008ac8 <_printf_common+0xa4>
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	68e5      	ldr	r5, [r4, #12]
 8008a8e:	6832      	ldr	r2, [r6, #0]
 8008a90:	f003 0306 	and.w	r3, r3, #6
 8008a94:	2b04      	cmp	r3, #4
 8008a96:	bf08      	it	eq
 8008a98:	1aad      	subeq	r5, r5, r2
 8008a9a:	68a3      	ldr	r3, [r4, #8]
 8008a9c:	6922      	ldr	r2, [r4, #16]
 8008a9e:	bf0c      	ite	eq
 8008aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008aa4:	2500      	movne	r5, #0
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	bfc4      	itt	gt
 8008aaa:	1a9b      	subgt	r3, r3, r2
 8008aac:	18ed      	addgt	r5, r5, r3
 8008aae:	2600      	movs	r6, #0
 8008ab0:	341a      	adds	r4, #26
 8008ab2:	42b5      	cmp	r5, r6
 8008ab4:	d11a      	bne.n	8008aec <_printf_common+0xc8>
 8008ab6:	2000      	movs	r0, #0
 8008ab8:	e008      	b.n	8008acc <_printf_common+0xa8>
 8008aba:	2301      	movs	r3, #1
 8008abc:	4652      	mov	r2, sl
 8008abe:	4649      	mov	r1, r9
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	47c0      	blx	r8
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	d103      	bne.n	8008ad0 <_printf_common+0xac>
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad0:	3501      	adds	r5, #1
 8008ad2:	e7c6      	b.n	8008a62 <_printf_common+0x3e>
 8008ad4:	18e1      	adds	r1, r4, r3
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	2030      	movs	r0, #48	; 0x30
 8008ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ade:	4422      	add	r2, r4
 8008ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ae8:	3302      	adds	r3, #2
 8008aea:	e7c7      	b.n	8008a7c <_printf_common+0x58>
 8008aec:	2301      	movs	r3, #1
 8008aee:	4622      	mov	r2, r4
 8008af0:	4649      	mov	r1, r9
 8008af2:	4638      	mov	r0, r7
 8008af4:	47c0      	blx	r8
 8008af6:	3001      	adds	r0, #1
 8008af8:	d0e6      	beq.n	8008ac8 <_printf_common+0xa4>
 8008afa:	3601      	adds	r6, #1
 8008afc:	e7d9      	b.n	8008ab2 <_printf_common+0x8e>
	...

08008b00 <_printf_i>:
 8008b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b04:	460c      	mov	r4, r1
 8008b06:	4691      	mov	r9, r2
 8008b08:	7e27      	ldrb	r7, [r4, #24]
 8008b0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008b0c:	2f78      	cmp	r7, #120	; 0x78
 8008b0e:	4680      	mov	r8, r0
 8008b10:	469a      	mov	sl, r3
 8008b12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b16:	d807      	bhi.n	8008b28 <_printf_i+0x28>
 8008b18:	2f62      	cmp	r7, #98	; 0x62
 8008b1a:	d80a      	bhi.n	8008b32 <_printf_i+0x32>
 8008b1c:	2f00      	cmp	r7, #0
 8008b1e:	f000 80d8 	beq.w	8008cd2 <_printf_i+0x1d2>
 8008b22:	2f58      	cmp	r7, #88	; 0x58
 8008b24:	f000 80a3 	beq.w	8008c6e <_printf_i+0x16e>
 8008b28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b30:	e03a      	b.n	8008ba8 <_printf_i+0xa8>
 8008b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b36:	2b15      	cmp	r3, #21
 8008b38:	d8f6      	bhi.n	8008b28 <_printf_i+0x28>
 8008b3a:	a001      	add	r0, pc, #4	; (adr r0, 8008b40 <_printf_i+0x40>)
 8008b3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008b40:	08008b99 	.word	0x08008b99
 8008b44:	08008bad 	.word	0x08008bad
 8008b48:	08008b29 	.word	0x08008b29
 8008b4c:	08008b29 	.word	0x08008b29
 8008b50:	08008b29 	.word	0x08008b29
 8008b54:	08008b29 	.word	0x08008b29
 8008b58:	08008bad 	.word	0x08008bad
 8008b5c:	08008b29 	.word	0x08008b29
 8008b60:	08008b29 	.word	0x08008b29
 8008b64:	08008b29 	.word	0x08008b29
 8008b68:	08008b29 	.word	0x08008b29
 8008b6c:	08008cb9 	.word	0x08008cb9
 8008b70:	08008bdd 	.word	0x08008bdd
 8008b74:	08008c9b 	.word	0x08008c9b
 8008b78:	08008b29 	.word	0x08008b29
 8008b7c:	08008b29 	.word	0x08008b29
 8008b80:	08008cdb 	.word	0x08008cdb
 8008b84:	08008b29 	.word	0x08008b29
 8008b88:	08008bdd 	.word	0x08008bdd
 8008b8c:	08008b29 	.word	0x08008b29
 8008b90:	08008b29 	.word	0x08008b29
 8008b94:	08008ca3 	.word	0x08008ca3
 8008b98:	680b      	ldr	r3, [r1, #0]
 8008b9a:	1d1a      	adds	r2, r3, #4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	600a      	str	r2, [r1, #0]
 8008ba0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e0a3      	b.n	8008cf4 <_printf_i+0x1f4>
 8008bac:	6825      	ldr	r5, [r4, #0]
 8008bae:	6808      	ldr	r0, [r1, #0]
 8008bb0:	062e      	lsls	r6, r5, #24
 8008bb2:	f100 0304 	add.w	r3, r0, #4
 8008bb6:	d50a      	bpl.n	8008bce <_printf_i+0xce>
 8008bb8:	6805      	ldr	r5, [r0, #0]
 8008bba:	600b      	str	r3, [r1, #0]
 8008bbc:	2d00      	cmp	r5, #0
 8008bbe:	da03      	bge.n	8008bc8 <_printf_i+0xc8>
 8008bc0:	232d      	movs	r3, #45	; 0x2d
 8008bc2:	426d      	negs	r5, r5
 8008bc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bc8:	485e      	ldr	r0, [pc, #376]	; (8008d44 <_printf_i+0x244>)
 8008bca:	230a      	movs	r3, #10
 8008bcc:	e019      	b.n	8008c02 <_printf_i+0x102>
 8008bce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008bd2:	6805      	ldr	r5, [r0, #0]
 8008bd4:	600b      	str	r3, [r1, #0]
 8008bd6:	bf18      	it	ne
 8008bd8:	b22d      	sxthne	r5, r5
 8008bda:	e7ef      	b.n	8008bbc <_printf_i+0xbc>
 8008bdc:	680b      	ldr	r3, [r1, #0]
 8008bde:	6825      	ldr	r5, [r4, #0]
 8008be0:	1d18      	adds	r0, r3, #4
 8008be2:	6008      	str	r0, [r1, #0]
 8008be4:	0628      	lsls	r0, r5, #24
 8008be6:	d501      	bpl.n	8008bec <_printf_i+0xec>
 8008be8:	681d      	ldr	r5, [r3, #0]
 8008bea:	e002      	b.n	8008bf2 <_printf_i+0xf2>
 8008bec:	0669      	lsls	r1, r5, #25
 8008bee:	d5fb      	bpl.n	8008be8 <_printf_i+0xe8>
 8008bf0:	881d      	ldrh	r5, [r3, #0]
 8008bf2:	4854      	ldr	r0, [pc, #336]	; (8008d44 <_printf_i+0x244>)
 8008bf4:	2f6f      	cmp	r7, #111	; 0x6f
 8008bf6:	bf0c      	ite	eq
 8008bf8:	2308      	moveq	r3, #8
 8008bfa:	230a      	movne	r3, #10
 8008bfc:	2100      	movs	r1, #0
 8008bfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c02:	6866      	ldr	r6, [r4, #4]
 8008c04:	60a6      	str	r6, [r4, #8]
 8008c06:	2e00      	cmp	r6, #0
 8008c08:	bfa2      	ittt	ge
 8008c0a:	6821      	ldrge	r1, [r4, #0]
 8008c0c:	f021 0104 	bicge.w	r1, r1, #4
 8008c10:	6021      	strge	r1, [r4, #0]
 8008c12:	b90d      	cbnz	r5, 8008c18 <_printf_i+0x118>
 8008c14:	2e00      	cmp	r6, #0
 8008c16:	d04d      	beq.n	8008cb4 <_printf_i+0x1b4>
 8008c18:	4616      	mov	r6, r2
 8008c1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c1e:	fb03 5711 	mls	r7, r3, r1, r5
 8008c22:	5dc7      	ldrb	r7, [r0, r7]
 8008c24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c28:	462f      	mov	r7, r5
 8008c2a:	42bb      	cmp	r3, r7
 8008c2c:	460d      	mov	r5, r1
 8008c2e:	d9f4      	bls.n	8008c1a <_printf_i+0x11a>
 8008c30:	2b08      	cmp	r3, #8
 8008c32:	d10b      	bne.n	8008c4c <_printf_i+0x14c>
 8008c34:	6823      	ldr	r3, [r4, #0]
 8008c36:	07df      	lsls	r7, r3, #31
 8008c38:	d508      	bpl.n	8008c4c <_printf_i+0x14c>
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	6861      	ldr	r1, [r4, #4]
 8008c3e:	4299      	cmp	r1, r3
 8008c40:	bfde      	ittt	le
 8008c42:	2330      	movle	r3, #48	; 0x30
 8008c44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c4c:	1b92      	subs	r2, r2, r6
 8008c4e:	6122      	str	r2, [r4, #16]
 8008c50:	f8cd a000 	str.w	sl, [sp]
 8008c54:	464b      	mov	r3, r9
 8008c56:	aa03      	add	r2, sp, #12
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4640      	mov	r0, r8
 8008c5c:	f7ff fee2 	bl	8008a24 <_printf_common>
 8008c60:	3001      	adds	r0, #1
 8008c62:	d14c      	bne.n	8008cfe <_printf_i+0x1fe>
 8008c64:	f04f 30ff 	mov.w	r0, #4294967295
 8008c68:	b004      	add	sp, #16
 8008c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c6e:	4835      	ldr	r0, [pc, #212]	; (8008d44 <_printf_i+0x244>)
 8008c70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	680e      	ldr	r6, [r1, #0]
 8008c78:	061f      	lsls	r7, r3, #24
 8008c7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c7e:	600e      	str	r6, [r1, #0]
 8008c80:	d514      	bpl.n	8008cac <_printf_i+0x1ac>
 8008c82:	07d9      	lsls	r1, r3, #31
 8008c84:	bf44      	itt	mi
 8008c86:	f043 0320 	orrmi.w	r3, r3, #32
 8008c8a:	6023      	strmi	r3, [r4, #0]
 8008c8c:	b91d      	cbnz	r5, 8008c96 <_printf_i+0x196>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	f023 0320 	bic.w	r3, r3, #32
 8008c94:	6023      	str	r3, [r4, #0]
 8008c96:	2310      	movs	r3, #16
 8008c98:	e7b0      	b.n	8008bfc <_printf_i+0xfc>
 8008c9a:	6823      	ldr	r3, [r4, #0]
 8008c9c:	f043 0320 	orr.w	r3, r3, #32
 8008ca0:	6023      	str	r3, [r4, #0]
 8008ca2:	2378      	movs	r3, #120	; 0x78
 8008ca4:	4828      	ldr	r0, [pc, #160]	; (8008d48 <_printf_i+0x248>)
 8008ca6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008caa:	e7e3      	b.n	8008c74 <_printf_i+0x174>
 8008cac:	065e      	lsls	r6, r3, #25
 8008cae:	bf48      	it	mi
 8008cb0:	b2ad      	uxthmi	r5, r5
 8008cb2:	e7e6      	b.n	8008c82 <_printf_i+0x182>
 8008cb4:	4616      	mov	r6, r2
 8008cb6:	e7bb      	b.n	8008c30 <_printf_i+0x130>
 8008cb8:	680b      	ldr	r3, [r1, #0]
 8008cba:	6826      	ldr	r6, [r4, #0]
 8008cbc:	6960      	ldr	r0, [r4, #20]
 8008cbe:	1d1d      	adds	r5, r3, #4
 8008cc0:	600d      	str	r5, [r1, #0]
 8008cc2:	0635      	lsls	r5, r6, #24
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	d501      	bpl.n	8008ccc <_printf_i+0x1cc>
 8008cc8:	6018      	str	r0, [r3, #0]
 8008cca:	e002      	b.n	8008cd2 <_printf_i+0x1d2>
 8008ccc:	0671      	lsls	r1, r6, #25
 8008cce:	d5fb      	bpl.n	8008cc8 <_printf_i+0x1c8>
 8008cd0:	8018      	strh	r0, [r3, #0]
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	6123      	str	r3, [r4, #16]
 8008cd6:	4616      	mov	r6, r2
 8008cd8:	e7ba      	b.n	8008c50 <_printf_i+0x150>
 8008cda:	680b      	ldr	r3, [r1, #0]
 8008cdc:	1d1a      	adds	r2, r3, #4
 8008cde:	600a      	str	r2, [r1, #0]
 8008ce0:	681e      	ldr	r6, [r3, #0]
 8008ce2:	6862      	ldr	r2, [r4, #4]
 8008ce4:	2100      	movs	r1, #0
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f7f7 fa8a 	bl	8000200 <memchr>
 8008cec:	b108      	cbz	r0, 8008cf2 <_printf_i+0x1f2>
 8008cee:	1b80      	subs	r0, r0, r6
 8008cf0:	6060      	str	r0, [r4, #4]
 8008cf2:	6863      	ldr	r3, [r4, #4]
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cfc:	e7a8      	b.n	8008c50 <_printf_i+0x150>
 8008cfe:	6923      	ldr	r3, [r4, #16]
 8008d00:	4632      	mov	r2, r6
 8008d02:	4649      	mov	r1, r9
 8008d04:	4640      	mov	r0, r8
 8008d06:	47d0      	blx	sl
 8008d08:	3001      	adds	r0, #1
 8008d0a:	d0ab      	beq.n	8008c64 <_printf_i+0x164>
 8008d0c:	6823      	ldr	r3, [r4, #0]
 8008d0e:	079b      	lsls	r3, r3, #30
 8008d10:	d413      	bmi.n	8008d3a <_printf_i+0x23a>
 8008d12:	68e0      	ldr	r0, [r4, #12]
 8008d14:	9b03      	ldr	r3, [sp, #12]
 8008d16:	4298      	cmp	r0, r3
 8008d18:	bfb8      	it	lt
 8008d1a:	4618      	movlt	r0, r3
 8008d1c:	e7a4      	b.n	8008c68 <_printf_i+0x168>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	4632      	mov	r2, r6
 8008d22:	4649      	mov	r1, r9
 8008d24:	4640      	mov	r0, r8
 8008d26:	47d0      	blx	sl
 8008d28:	3001      	adds	r0, #1
 8008d2a:	d09b      	beq.n	8008c64 <_printf_i+0x164>
 8008d2c:	3501      	adds	r5, #1
 8008d2e:	68e3      	ldr	r3, [r4, #12]
 8008d30:	9903      	ldr	r1, [sp, #12]
 8008d32:	1a5b      	subs	r3, r3, r1
 8008d34:	42ab      	cmp	r3, r5
 8008d36:	dcf2      	bgt.n	8008d1e <_printf_i+0x21e>
 8008d38:	e7eb      	b.n	8008d12 <_printf_i+0x212>
 8008d3a:	2500      	movs	r5, #0
 8008d3c:	f104 0619 	add.w	r6, r4, #25
 8008d40:	e7f5      	b.n	8008d2e <_printf_i+0x22e>
 8008d42:	bf00      	nop
 8008d44:	08009359 	.word	0x08009359
 8008d48:	0800936a 	.word	0x0800936a

08008d4c <memmove>:
 8008d4c:	4288      	cmp	r0, r1
 8008d4e:	b510      	push	{r4, lr}
 8008d50:	eb01 0402 	add.w	r4, r1, r2
 8008d54:	d902      	bls.n	8008d5c <memmove+0x10>
 8008d56:	4284      	cmp	r4, r0
 8008d58:	4623      	mov	r3, r4
 8008d5a:	d807      	bhi.n	8008d6c <memmove+0x20>
 8008d5c:	1e43      	subs	r3, r0, #1
 8008d5e:	42a1      	cmp	r1, r4
 8008d60:	d008      	beq.n	8008d74 <memmove+0x28>
 8008d62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d6a:	e7f8      	b.n	8008d5e <memmove+0x12>
 8008d6c:	4402      	add	r2, r0
 8008d6e:	4601      	mov	r1, r0
 8008d70:	428a      	cmp	r2, r1
 8008d72:	d100      	bne.n	8008d76 <memmove+0x2a>
 8008d74:	bd10      	pop	{r4, pc}
 8008d76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d7e:	e7f7      	b.n	8008d70 <memmove+0x24>

08008d80 <_free_r>:
 8008d80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d82:	2900      	cmp	r1, #0
 8008d84:	d048      	beq.n	8008e18 <_free_r+0x98>
 8008d86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d8a:	9001      	str	r0, [sp, #4]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f1a1 0404 	sub.w	r4, r1, #4
 8008d92:	bfb8      	it	lt
 8008d94:	18e4      	addlt	r4, r4, r3
 8008d96:	f000 f8d3 	bl	8008f40 <__malloc_lock>
 8008d9a:	4a20      	ldr	r2, [pc, #128]	; (8008e1c <_free_r+0x9c>)
 8008d9c:	9801      	ldr	r0, [sp, #4]
 8008d9e:	6813      	ldr	r3, [r2, #0]
 8008da0:	4615      	mov	r5, r2
 8008da2:	b933      	cbnz	r3, 8008db2 <_free_r+0x32>
 8008da4:	6063      	str	r3, [r4, #4]
 8008da6:	6014      	str	r4, [r2, #0]
 8008da8:	b003      	add	sp, #12
 8008daa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dae:	f000 b8cd 	b.w	8008f4c <__malloc_unlock>
 8008db2:	42a3      	cmp	r3, r4
 8008db4:	d90b      	bls.n	8008dce <_free_r+0x4e>
 8008db6:	6821      	ldr	r1, [r4, #0]
 8008db8:	1862      	adds	r2, r4, r1
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	bf04      	itt	eq
 8008dbe:	681a      	ldreq	r2, [r3, #0]
 8008dc0:	685b      	ldreq	r3, [r3, #4]
 8008dc2:	6063      	str	r3, [r4, #4]
 8008dc4:	bf04      	itt	eq
 8008dc6:	1852      	addeq	r2, r2, r1
 8008dc8:	6022      	streq	r2, [r4, #0]
 8008dca:	602c      	str	r4, [r5, #0]
 8008dcc:	e7ec      	b.n	8008da8 <_free_r+0x28>
 8008dce:	461a      	mov	r2, r3
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	b10b      	cbz	r3, 8008dd8 <_free_r+0x58>
 8008dd4:	42a3      	cmp	r3, r4
 8008dd6:	d9fa      	bls.n	8008dce <_free_r+0x4e>
 8008dd8:	6811      	ldr	r1, [r2, #0]
 8008dda:	1855      	adds	r5, r2, r1
 8008ddc:	42a5      	cmp	r5, r4
 8008dde:	d10b      	bne.n	8008df8 <_free_r+0x78>
 8008de0:	6824      	ldr	r4, [r4, #0]
 8008de2:	4421      	add	r1, r4
 8008de4:	1854      	adds	r4, r2, r1
 8008de6:	42a3      	cmp	r3, r4
 8008de8:	6011      	str	r1, [r2, #0]
 8008dea:	d1dd      	bne.n	8008da8 <_free_r+0x28>
 8008dec:	681c      	ldr	r4, [r3, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	6053      	str	r3, [r2, #4]
 8008df2:	4421      	add	r1, r4
 8008df4:	6011      	str	r1, [r2, #0]
 8008df6:	e7d7      	b.n	8008da8 <_free_r+0x28>
 8008df8:	d902      	bls.n	8008e00 <_free_r+0x80>
 8008dfa:	230c      	movs	r3, #12
 8008dfc:	6003      	str	r3, [r0, #0]
 8008dfe:	e7d3      	b.n	8008da8 <_free_r+0x28>
 8008e00:	6825      	ldr	r5, [r4, #0]
 8008e02:	1961      	adds	r1, r4, r5
 8008e04:	428b      	cmp	r3, r1
 8008e06:	bf04      	itt	eq
 8008e08:	6819      	ldreq	r1, [r3, #0]
 8008e0a:	685b      	ldreq	r3, [r3, #4]
 8008e0c:	6063      	str	r3, [r4, #4]
 8008e0e:	bf04      	itt	eq
 8008e10:	1949      	addeq	r1, r1, r5
 8008e12:	6021      	streq	r1, [r4, #0]
 8008e14:	6054      	str	r4, [r2, #4]
 8008e16:	e7c7      	b.n	8008da8 <_free_r+0x28>
 8008e18:	b003      	add	sp, #12
 8008e1a:	bd30      	pop	{r4, r5, pc}
 8008e1c:	20013494 	.word	0x20013494

08008e20 <_malloc_r>:
 8008e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e22:	1ccd      	adds	r5, r1, #3
 8008e24:	f025 0503 	bic.w	r5, r5, #3
 8008e28:	3508      	adds	r5, #8
 8008e2a:	2d0c      	cmp	r5, #12
 8008e2c:	bf38      	it	cc
 8008e2e:	250c      	movcc	r5, #12
 8008e30:	2d00      	cmp	r5, #0
 8008e32:	4606      	mov	r6, r0
 8008e34:	db01      	blt.n	8008e3a <_malloc_r+0x1a>
 8008e36:	42a9      	cmp	r1, r5
 8008e38:	d903      	bls.n	8008e42 <_malloc_r+0x22>
 8008e3a:	230c      	movs	r3, #12
 8008e3c:	6033      	str	r3, [r6, #0]
 8008e3e:	2000      	movs	r0, #0
 8008e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e42:	f000 f87d 	bl	8008f40 <__malloc_lock>
 8008e46:	4921      	ldr	r1, [pc, #132]	; (8008ecc <_malloc_r+0xac>)
 8008e48:	680a      	ldr	r2, [r1, #0]
 8008e4a:	4614      	mov	r4, r2
 8008e4c:	b99c      	cbnz	r4, 8008e76 <_malloc_r+0x56>
 8008e4e:	4f20      	ldr	r7, [pc, #128]	; (8008ed0 <_malloc_r+0xb0>)
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	b923      	cbnz	r3, 8008e5e <_malloc_r+0x3e>
 8008e54:	4621      	mov	r1, r4
 8008e56:	4630      	mov	r0, r6
 8008e58:	f000 f862 	bl	8008f20 <_sbrk_r>
 8008e5c:	6038      	str	r0, [r7, #0]
 8008e5e:	4629      	mov	r1, r5
 8008e60:	4630      	mov	r0, r6
 8008e62:	f000 f85d 	bl	8008f20 <_sbrk_r>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	d123      	bne.n	8008eb2 <_malloc_r+0x92>
 8008e6a:	230c      	movs	r3, #12
 8008e6c:	6033      	str	r3, [r6, #0]
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f000 f86c 	bl	8008f4c <__malloc_unlock>
 8008e74:	e7e3      	b.n	8008e3e <_malloc_r+0x1e>
 8008e76:	6823      	ldr	r3, [r4, #0]
 8008e78:	1b5b      	subs	r3, r3, r5
 8008e7a:	d417      	bmi.n	8008eac <_malloc_r+0x8c>
 8008e7c:	2b0b      	cmp	r3, #11
 8008e7e:	d903      	bls.n	8008e88 <_malloc_r+0x68>
 8008e80:	6023      	str	r3, [r4, #0]
 8008e82:	441c      	add	r4, r3
 8008e84:	6025      	str	r5, [r4, #0]
 8008e86:	e004      	b.n	8008e92 <_malloc_r+0x72>
 8008e88:	6863      	ldr	r3, [r4, #4]
 8008e8a:	42a2      	cmp	r2, r4
 8008e8c:	bf0c      	ite	eq
 8008e8e:	600b      	streq	r3, [r1, #0]
 8008e90:	6053      	strne	r3, [r2, #4]
 8008e92:	4630      	mov	r0, r6
 8008e94:	f000 f85a 	bl	8008f4c <__malloc_unlock>
 8008e98:	f104 000b 	add.w	r0, r4, #11
 8008e9c:	1d23      	adds	r3, r4, #4
 8008e9e:	f020 0007 	bic.w	r0, r0, #7
 8008ea2:	1ac2      	subs	r2, r0, r3
 8008ea4:	d0cc      	beq.n	8008e40 <_malloc_r+0x20>
 8008ea6:	1a1b      	subs	r3, r3, r0
 8008ea8:	50a3      	str	r3, [r4, r2]
 8008eaa:	e7c9      	b.n	8008e40 <_malloc_r+0x20>
 8008eac:	4622      	mov	r2, r4
 8008eae:	6864      	ldr	r4, [r4, #4]
 8008eb0:	e7cc      	b.n	8008e4c <_malloc_r+0x2c>
 8008eb2:	1cc4      	adds	r4, r0, #3
 8008eb4:	f024 0403 	bic.w	r4, r4, #3
 8008eb8:	42a0      	cmp	r0, r4
 8008eba:	d0e3      	beq.n	8008e84 <_malloc_r+0x64>
 8008ebc:	1a21      	subs	r1, r4, r0
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	f000 f82e 	bl	8008f20 <_sbrk_r>
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	d1dd      	bne.n	8008e84 <_malloc_r+0x64>
 8008ec8:	e7cf      	b.n	8008e6a <_malloc_r+0x4a>
 8008eca:	bf00      	nop
 8008ecc:	20013494 	.word	0x20013494
 8008ed0:	20013498 	.word	0x20013498

08008ed4 <_realloc_r>:
 8008ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ed6:	4607      	mov	r7, r0
 8008ed8:	4614      	mov	r4, r2
 8008eda:	460e      	mov	r6, r1
 8008edc:	b921      	cbnz	r1, 8008ee8 <_realloc_r+0x14>
 8008ede:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ee2:	4611      	mov	r1, r2
 8008ee4:	f7ff bf9c 	b.w	8008e20 <_malloc_r>
 8008ee8:	b922      	cbnz	r2, 8008ef4 <_realloc_r+0x20>
 8008eea:	f7ff ff49 	bl	8008d80 <_free_r>
 8008eee:	4625      	mov	r5, r4
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ef4:	f000 f830 	bl	8008f58 <_malloc_usable_size_r>
 8008ef8:	42a0      	cmp	r0, r4
 8008efa:	d20f      	bcs.n	8008f1c <_realloc_r+0x48>
 8008efc:	4621      	mov	r1, r4
 8008efe:	4638      	mov	r0, r7
 8008f00:	f7ff ff8e 	bl	8008e20 <_malloc_r>
 8008f04:	4605      	mov	r5, r0
 8008f06:	2800      	cmp	r0, #0
 8008f08:	d0f2      	beq.n	8008ef0 <_realloc_r+0x1c>
 8008f0a:	4631      	mov	r1, r6
 8008f0c:	4622      	mov	r2, r4
 8008f0e:	f7ff fbe5 	bl	80086dc <memcpy>
 8008f12:	4631      	mov	r1, r6
 8008f14:	4638      	mov	r0, r7
 8008f16:	f7ff ff33 	bl	8008d80 <_free_r>
 8008f1a:	e7e9      	b.n	8008ef0 <_realloc_r+0x1c>
 8008f1c:	4635      	mov	r5, r6
 8008f1e:	e7e7      	b.n	8008ef0 <_realloc_r+0x1c>

08008f20 <_sbrk_r>:
 8008f20:	b538      	push	{r3, r4, r5, lr}
 8008f22:	4d06      	ldr	r5, [pc, #24]	; (8008f3c <_sbrk_r+0x1c>)
 8008f24:	2300      	movs	r3, #0
 8008f26:	4604      	mov	r4, r0
 8008f28:	4608      	mov	r0, r1
 8008f2a:	602b      	str	r3, [r5, #0]
 8008f2c:	f7f9 f97a 	bl	8002224 <_sbrk>
 8008f30:	1c43      	adds	r3, r0, #1
 8008f32:	d102      	bne.n	8008f3a <_sbrk_r+0x1a>
 8008f34:	682b      	ldr	r3, [r5, #0]
 8008f36:	b103      	cbz	r3, 8008f3a <_sbrk_r+0x1a>
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	bd38      	pop	{r3, r4, r5, pc}
 8008f3c:	20013e4c 	.word	0x20013e4c

08008f40 <__malloc_lock>:
 8008f40:	4801      	ldr	r0, [pc, #4]	; (8008f48 <__malloc_lock+0x8>)
 8008f42:	f000 b811 	b.w	8008f68 <__retarget_lock_acquire_recursive>
 8008f46:	bf00      	nop
 8008f48:	20013e54 	.word	0x20013e54

08008f4c <__malloc_unlock>:
 8008f4c:	4801      	ldr	r0, [pc, #4]	; (8008f54 <__malloc_unlock+0x8>)
 8008f4e:	f000 b80c 	b.w	8008f6a <__retarget_lock_release_recursive>
 8008f52:	bf00      	nop
 8008f54:	20013e54 	.word	0x20013e54

08008f58 <_malloc_usable_size_r>:
 8008f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f5c:	1f18      	subs	r0, r3, #4
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	bfbc      	itt	lt
 8008f62:	580b      	ldrlt	r3, [r1, r0]
 8008f64:	18c0      	addlt	r0, r0, r3
 8008f66:	4770      	bx	lr

08008f68 <__retarget_lock_acquire_recursive>:
 8008f68:	4770      	bx	lr

08008f6a <__retarget_lock_release_recursive>:
 8008f6a:	4770      	bx	lr

08008f6c <_init>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	bf00      	nop
 8008f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f72:	bc08      	pop	{r3}
 8008f74:	469e      	mov	lr, r3
 8008f76:	4770      	bx	lr

08008f78 <_fini>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	bf00      	nop
 8008f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7e:	bc08      	pop	{r3}
 8008f80:	469e      	mov	lr, r3
 8008f82:	4770      	bx	lr
