set ::env(PROJECT_NAME) b18
set ::env(DESIGN_TOP) b18
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl/b18.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
