// Seed: 1182409132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_4 (
      1,
      1
  );
  logic id_5;
endmodule
`timescale 1ps / 1ps
