
test.out:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003a0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000c  00800060  000003a0  00000414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000069  0080006c  000003ac  00000420  2**0
                  ALLOC
  3 .stab         00000360  00000000  00000000  00000420  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000005f  00000000  00000000  00000780  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  000007df  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000150  00000000  00000000  0000085f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000a8d  00000000  00000000  000009af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003ae  00000000  00000000  0000143c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000074a  00000000  00000000  000017ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000150  00000000  00000000  00001f34  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000204  00000000  00000000  00002084  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000035c  00000000  00000000  00002288  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	26 c0       	rjmp	.+76     	; 0x50 <__bad_interrupt>
   4:	73 c1       	rjmp	.+742    	; 0x2ec <__vector_2>
   6:	88 c1       	rjmp	.+784    	; 0x318 <__vector_3>
   8:	23 c0       	rjmp	.+70     	; 0x50 <__bad_interrupt>
   a:	22 c0       	rjmp	.+68     	; 0x50 <__bad_interrupt>
   c:	21 c0       	rjmp	.+66     	; 0x50 <__bad_interrupt>
   e:	20 c0       	rjmp	.+64     	; 0x50 <__bad_interrupt>
  10:	1f c0       	rjmp	.+62     	; 0x50 <__bad_interrupt>
  12:	1e c0       	rjmp	.+60     	; 0x50 <__bad_interrupt>
  14:	1d c0       	rjmp	.+58     	; 0x50 <__bad_interrupt>
  16:	1c c0       	rjmp	.+56     	; 0x50 <__bad_interrupt>
  18:	1b c0       	rjmp	.+54     	; 0x50 <__bad_interrupt>
  1a:	1a c0       	rjmp	.+52     	; 0x50 <__bad_interrupt>
  1c:	19 c0       	rjmp	.+50     	; 0x50 <__bad_interrupt>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf ed       	ldi	r28, 0xDF	; 223
  24:	cd bf       	out	0x3d, r28	; 61

00000026 <__do_copy_data>:
  26:	10 e0       	ldi	r17, 0x00	; 0
  28:	a0 e6       	ldi	r26, 0x60	; 96
  2a:	b0 e0       	ldi	r27, 0x00	; 0
  2c:	e0 ea       	ldi	r30, 0xA0	; 160
  2e:	f3 e0       	ldi	r31, 0x03	; 3
  30:	02 c0       	rjmp	.+4      	; 0x36 <.do_copy_data_start>

00000032 <.do_copy_data_loop>:
  32:	05 90       	lpm	r0, Z+
  34:	0d 92       	st	X+, r0

00000036 <.do_copy_data_start>:
  36:	ac 36       	cpi	r26, 0x6C	; 108
  38:	b1 07       	cpc	r27, r17
  3a:	d9 f7       	brne	.-10     	; 0x32 <.do_copy_data_loop>

0000003c <__do_clear_bss>:
  3c:	10 e0       	ldi	r17, 0x00	; 0
  3e:	ac e6       	ldi	r26, 0x6C	; 108
  40:	b0 e0       	ldi	r27, 0x00	; 0
  42:	01 c0       	rjmp	.+2      	; 0x46 <.do_clear_bss_start>

00000044 <.do_clear_bss_loop>:
  44:	1d 92       	st	X+, r1

00000046 <.do_clear_bss_start>:
  46:	a5 3d       	cpi	r26, 0xD5	; 213
  48:	b1 07       	cpc	r27, r17
  4a:	e1 f7       	brne	.-8      	; 0x44 <.do_clear_bss_loop>
  4c:	f2 d0       	rcall	.+484    	; 0x232 <main>
  4e:	a7 c1       	rjmp	.+846    	; 0x39e <_exit>

00000050 <__bad_interrupt>:
  50:	d7 cf       	rjmp	.-82     	; 0x0 <__vectors>

00000052 <abaud>:
#define	TOLERANCE	10U


u16 abaud ( void )
{
  52:	60 e0       	ldi	r22, 0x00	; 0
  54:	70 e0       	ldi	r23, 0x00	; 0
  56:	01 c0       	rjmp	.+2      	; 0x5a <abaud+0x8>
  58:	bc 01       	movw	r22, r24
  u8 time_h;
  u16 time;
  s16 time0;
  u8 i;

  time = 0;
  for(;;){
    time0 = time<<2;			// previous time
    time_h = 0;
    TCCR1 = 0;				// stop T1
  5a:	10 be       	out	0x30, r1	; 48
    TIFR = 0xFF;			// clear overflow flag
  5c:	8f ef       	ldi	r24, 0xFF	; 255
  5e:	88 bf       	out	0x38, r24	; 56
    TCNT1 = 0;                          // clear T1
  60:	1f bc       	out	0x2f, r1	; 47
    while( get_rxd() == 1 );		// wait until RXD = 0
  62:	b3 9b       	sbis	0x16, 3	; 22
  64:	fe cf       	rjmp	.-4      	; 0x62 <abaud+0x10>
    TCCR1 = 1<<CS10;			// start T1 with XTAL/1
  66:	81 e0       	ldi	r24, 0x01	; 1
  68:	80 bf       	out	0x30, r24	; 48
  6a:	40 e0       	ldi	r20, 0x00	; 0
    do{
      if( (i = TIFR) & 1<<TOV1 ){
  6c:	88 b7       	in	r24, 0x38	; 56
  6e:	82 ff       	sbrs	r24, 2
  70:	04 c0       	rjmp	.+8      	; 0x7a <abaud+0x28>
	TIFR = i;                       // clear T1 overflow flag
  72:	88 bf       	out	0x38, r24	; 56
	if( ++time_h == 0 )		// count overflow
  74:	4f 5f       	subi	r20, 0xFF	; 255
  76:	09 f4       	brne	.+2      	; 0x7a <abaud+0x28>
	  TCCR1 = 0;            	// stop T1 = no more overflows
  78:	10 be       	out	0x30, r1	; 48
      }
    }while( get_rxd() == 0 );		// wait until RXD = 1
  7a:	b3 99       	sbic	0x16, 3	; 22
  7c:	f7 cf       	rjmp	.-18     	; 0x6c <abaud+0x1a>
    TCCR1 = 0;				// stop T1
  7e:	10 be       	out	0x30, r1	; 48
    if( TIFR & 1<<TOV1 )
  80:	08 b6       	in	r0, 0x38	; 56
  82:	02 fc       	sbrc	r0, 2
      ++time_h;				// count overflow
  84:	4f 5f       	subi	r20, 0xFF	; 255
    time = (time_h<<8) + TCNT1;		// make 16 bit timer value
  86:	2f b5       	in	r18, 0x2f	; 47
  88:	84 2f       	mov	r24, r20
  8a:	90 e0       	ldi	r25, 0x00	; 0
  8c:	98 2f       	mov	r25, r24
  8e:	88 27       	eor	r24, r24
  90:	82 0f       	add	r24, r18
  92:	91 1d       	adc	r25, r1
    if( time_h == 0 )			// to short or to long ?
  94:	44 23       	and	r20, r20
  96:	01 f3       	breq	.-64     	; 0x58 <abaud+0x6>
      continue;
    time0 -= time;                      // 4 * t0 - t1
  98:	9b 01       	movw	r18, r22
  9a:	22 0f       	add	r18, r18
  9c:	33 1f       	adc	r19, r19
  9e:	22 0f       	add	r18, r18
  a0:	33 1f       	adc	r19, r19
  a2:	28 1b       	sub	r18, r24
  a4:	39 0b       	sbc	r19, r25
    do{
      time0 >>= 1;			// relative error
  a6:	35 95       	asr	r19
  a8:	27 95       	ror	r18
    }while( time_h >>= 1 );
  aa:	46 95       	lsr	r20
  ac:	e1 f7       	brne	.-8      	; 0xa6 <abaud+0x54>
    if( time0 + TOLERANCE <= 2*TOLERANCE )	// inside tolerance
  ae:	26 5f       	subi	r18, 0xF6	; 246
  b0:	3f 4f       	sbci	r19, 0xFF	; 255
  b2:	25 31       	cpi	r18, 0x15	; 21
  b4:	31 05       	cpc	r19, r1
  b6:	80 f6       	brcc	.-96     	; 0x58 <abaud+0x6>
  b8:	02 96       	adiw	r24, 0x02	; 2
      break;
  }
  return (time + 2) >> 2;		// 1 * bit time
}
  ba:	96 95       	lsr	r25
  bc:	87 95       	ror	r24
  be:	96 95       	lsr	r25
  c0:	87 95       	ror	r24
  c2:	08 95       	ret

000000c4 <lcd_nibble>:
#include "lcd_drv.h"


static void lcd_nibble( u8 d )
{
  c4:	f8 94       	cli
  cli();
  LCD_D4 = 0; if( d & 1<<4 ) LCD_D4 = 1;
  c6:	c0 98       	cbi	0x18, 0	; 24
  c8:	28 2f       	mov	r18, r24
  ca:	84 fd       	sbrc	r24, 4
  cc:	c0 9a       	sbi	0x18, 0	; 24
  LCD_D5 = 0; if( d & 1<<5 ) LCD_D5 = 1;
  ce:	c4 98       	cbi	0x18, 4	; 24
  d0:	25 fd       	sbrc	r18, 5
  d2:	c4 9a       	sbi	0x18, 4	; 24
  LCD_D6 = 0; if( d & 1<<6 ) LCD_D6 = 1;
  d4:	c3 98       	cbi	0x18, 3	; 24
  d6:	26 fd       	sbrc	r18, 6
  d8:	c3 9a       	sbi	0x18, 3	; 24
  LCD_D7 = 0; if( d & 1<<7 ) LCD_D7 = 1;
  da:	c5 98       	cbi	0x18, 5	; 24
  dc:	87 fd       	sbrc	r24, 7
  de:	c5 9a       	sbi	0x18, 5	; 24

  RXD_DDR = 1;
  e0:	bb 9a       	sbi	0x17, 3	; 23

  LCD_E0 = 1;
  e2:	c1 9a       	sbi	0x18, 1	; 24
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
  e4:	82 e0       	ldi	r24, 0x02	; 2
  e6:	8a 95       	dec	r24
  e8:	f1 f7       	brne	.-4      	; 0xe6 <__stack+0x7>
  _delay_us( 1 );			// 1us
  LCD_E0 = 0;
  ea:	c1 98       	cbi	0x18, 1	; 24

  RXD_DDR = 0;				// shared with UART input pin
  ec:	bb 98       	cbi	0x17, 3	; 23
  RXD = 1;				// pullup on
  ee:	c3 9a       	sbi	0x18, 3	; 24
  sei();
  f0:	78 94       	sei
  f2:	08 95       	ret

000000f4 <lcd_byte>:
}


static void lcd_byte( u8 d )
{
  f4:	1f 93       	push	r17
  f6:	18 2f       	mov	r17, r24
  lcd_nibble( d );
  f8:	e5 df       	rcall	.-54     	; 0xc4 <lcd_nibble>
  lcd_nibble( d<<4 );
  fa:	81 2f       	mov	r24, r17
  fc:	82 95       	swap	r24
  fe:	80 7f       	andi	r24, 0xF0	; 240
 100:	e1 df       	rcall	.-62     	; 0xc4 <lcd_nibble>
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 102:	88 e7       	ldi	r24, 0x78	; 120
 104:	8a 95       	dec	r24
 106:	f1 f7       	brne	.-4      	; 0x104 <lcd_byte+0x10>
 108:	1f 91       	pop	r17
 10a:	08 95       	ret

0000010c <lcd_command>:
  _delay_us( 45 );			// 45us
}


void lcd_command( u8 d )
{
 10c:	1f 93       	push	r17
 10e:	18 2f       	mov	r17, r24
  LCD_RS = 0;
 110:	c2 98       	cbi	0x18, 2	; 24
  lcd_byte( d );
 112:	f0 df       	rcall	.-32     	; 0xf4 <lcd_byte>
  switch( d ){
 114:	11 50       	subi	r17, 0x01	; 1
 116:	13 30       	cpi	r17, 0x03	; 3
 118:	20 f4       	brcc	.+8      	; 0x122 <lcd_command+0x16>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 11a:	80 ea       	ldi	r24, 0xA0	; 160
 11c:	9f e0       	ldi	r25, 0x0F	; 15
 11e:	01 97       	sbiw	r24, 0x01	; 1
 120:	f1 f7       	brne	.-4      	; 0x11e <lcd_command+0x12>
 122:	1f 91       	pop	r17
 124:	08 95       	ret

00000126 <lcd_data>:
    case 1:
    case 2:
    case 3: _delay_ms( 2 );		// wait 2ms
  }
}


void lcd_data( u8 d )
{
 126:	c2 9a       	sbi	0x18, 2	; 24
  LCD_RS = 1;
  lcd_byte( d );
 128:	e5 df       	rcall	.-54     	; 0xf4 <lcd_byte>
 12a:	08 95       	ret

0000012c <lcd_text>:
}


void lcd_text( u8 *t )
{
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	ec 01       	movw	r28, r24
 132:	02 c0       	rjmp	.+4      	; 0x138 <lcd_text+0xc>
  while( *t ){
    lcd_data( *t );
 134:	f8 df       	rcall	.-16     	; 0x126 <lcd_data>
    t++;
 136:	21 96       	adiw	r28, 0x01	; 1
 138:	88 81       	ld	r24, Y
 13a:	88 23       	and	r24, r24
 13c:	d9 f7       	brne	.-10     	; 0x134 <lcd_text+0x8>
 13e:	df 91       	pop	r29
 140:	cf 91       	pop	r28
 142:	08 95       	ret

00000144 <lcd_pos>:
  }
}


void lcd_init( void )
{
  LCD_DDR_D4 = 1;
  LCD_DDR_D5 = 1;
  LCD_DDR_D6 = 1;
  LCD_DDR_D7 = 1;
  LCD_DDR_RS = 1;
  LCD_DDR_E0 = 1;

  LCD_E0 = 0;
  LCD_RS = 0;				// send commands

  _delay_ms( 15 );			// wait 15ms

  lcd_nibble( 0x30 );
  _delay_ms( 5 );			// wait >4.1ms

  lcd_nibble( 0x30 );
  _delay_us( 100 );			// wait >100æs

  lcd_nibble( 0x30 );			// 8 bit mode
  _delay_us( 100 );			// wait >100æs

  lcd_nibble( 0x20 );			// 4 bit mode
  _delay_us( 100 );			// wait >100æs

  lcd_command( 0x28 );			// 2 lines 5*7
  lcd_command( 0x08 );			// display off
  lcd_command( 0x01 );			// display clear
  lcd_command( 0x06 );                  // cursor increment
  lcd_command( 0x0C );			// on, no cursor, no blink
}


void lcd_pos( u8 line, u8 column )
{
 144:	80 fd       	sbrc	r24, 0
  if( line & 1 )
    column += 0x40;
 146:	60 5c       	subi	r22, 0xC0	; 192

  lcd_command( 0x80 + column );
 148:	86 2f       	mov	r24, r22
 14a:	80 58       	subi	r24, 0x80	; 128
 14c:	df df       	rcall	.-66     	; 0x10c <lcd_command>
 14e:	08 95       	ret

00000150 <lcd_init>:
 150:	0f 93       	push	r16
 152:	1f 93       	push	r17
 154:	b8 9a       	sbi	0x17, 0	; 23
 156:	bc 9a       	sbi	0x17, 4	; 23
 158:	bb 9a       	sbi	0x17, 3	; 23
 15a:	bd 9a       	sbi	0x17, 5	; 23
 15c:	ba 9a       	sbi	0x17, 2	; 23
 15e:	b9 9a       	sbi	0x17, 1	; 23
 160:	c1 98       	cbi	0x18, 1	; 24
 162:	c2 98       	cbi	0x18, 2	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 164:	80 e3       	ldi	r24, 0x30	; 48
 166:	95 e7       	ldi	r25, 0x75	; 117
 168:	01 97       	sbiw	r24, 0x01	; 1
 16a:	f1 f7       	brne	.-4      	; 0x168 <lcd_init+0x18>
 16c:	80 e3       	ldi	r24, 0x30	; 48
 16e:	aa df       	rcall	.-172    	; 0xc4 <lcd_nibble>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 170:	80 e1       	ldi	r24, 0x10	; 16
 172:	97 e2       	ldi	r25, 0x27	; 39
 174:	01 97       	sbiw	r24, 0x01	; 1
 176:	f1 f7       	brne	.-4      	; 0x174 <lcd_init+0x24>
 178:	80 e3       	ldi	r24, 0x30	; 48
 17a:	a4 df       	rcall	.-184    	; 0xc4 <lcd_nibble>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 17c:	08 ec       	ldi	r16, 0xC8	; 200
 17e:	10 e0       	ldi	r17, 0x00	; 0
 180:	c8 01       	movw	r24, r16
 182:	01 97       	sbiw	r24, 0x01	; 1
 184:	f1 f7       	brne	.-4      	; 0x182 <lcd_init+0x32>
 186:	80 e3       	ldi	r24, 0x30	; 48
 188:	9d df       	rcall	.-198    	; 0xc4 <lcd_nibble>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 18a:	c8 01       	movw	r24, r16
 18c:	01 97       	sbiw	r24, 0x01	; 1
 18e:	f1 f7       	brne	.-4      	; 0x18c <lcd_init+0x3c>
 190:	80 e2       	ldi	r24, 0x20	; 32
 192:	98 df       	rcall	.-208    	; 0xc4 <lcd_nibble>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 194:	c8 01       	movw	r24, r16
 196:	01 97       	sbiw	r24, 0x01	; 1
 198:	f1 f7       	brne	.-4      	; 0x196 <lcd_init+0x46>
 19a:	88 e2       	ldi	r24, 0x28	; 40
 19c:	b7 df       	rcall	.-146    	; 0x10c <lcd_command>
 19e:	88 e0       	ldi	r24, 0x08	; 8
 1a0:	b5 df       	rcall	.-150    	; 0x10c <lcd_command>
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	b3 df       	rcall	.-154    	; 0x10c <lcd_command>
 1a6:	86 e0       	ldi	r24, 0x06	; 6
 1a8:	b1 df       	rcall	.-158    	; 0x10c <lcd_command>
 1aa:	8c e0       	ldi	r24, 0x0C	; 12
 1ac:	af df       	rcall	.-162    	; 0x10c <lcd_command>
 1ae:	1f 91       	pop	r17
 1b0:	0f 91       	pop	r16
 1b2:	08 95       	ret

000001b4 <hex>:
#include "suart.h"


u8 hex( void )
{
 1b4:	88 d0       	rcall	.+272    	; 0x2c6 <sgetchar>
 1b6:	98 2f       	mov	r25, r24
  u8 i = sgetchar();

  switch( i ){
 1b8:	87 34       	cpi	r24, 0x47	; 71
 1ba:	30 f4       	brcc	.+12     	; 0x1c8 <hex+0x14>
 1bc:	81 34       	cpi	r24, 0x41	; 65
 1be:	78 f4       	brcc	.+30     	; 0x1de <hex+0x2a>
 1c0:	80 53       	subi	r24, 0x30	; 48
 1c2:	8a 30       	cpi	r24, 0x0A	; 10
 1c4:	20 f4       	brcc	.+8      	; 0x1ce <hex+0x1a>
 1c6:	05 c0       	rjmp	.+10     	; 0x1d2 <hex+0x1e>
 1c8:	81 56       	subi	r24, 0x61	; 97
 1ca:	86 30       	cpi	r24, 0x06	; 6
 1cc:	28 f0       	brcs	.+10     	; 0x1d8 <hex+0x24>
 1ce:	8f ef       	ldi	r24, 0xFF	; 255
 1d0:	07 c0       	rjmp	.+14     	; 0x1e0 <hex+0x2c>
    case '0':
    case '1':
    case '2':
    case '3':
    case '4':
    case '5':
    case '6':
    case '7':
    case '8':
    case '9': i -= '0'; break;
 1d2:	89 2f       	mov	r24, r25
 1d4:	80 53       	subi	r24, 0x30	; 48
 1d6:	04 c0       	rjmp	.+8      	; 0x1e0 <hex+0x2c>

    case 'a':
    case 'b':
    case 'c':
    case 'd':
    case 'e':
    case 'f': i += 10 - 'a'; break;
 1d8:	89 2f       	mov	r24, r25
 1da:	87 55       	subi	r24, 0x57	; 87
 1dc:	01 c0       	rjmp	.+2      	; 0x1e0 <hex+0x2c>

    case 'A':
    case 'B':
    case 'C':
    case 'D':
    case 'E':
    case 'F': i += 10 - 'A'; break;
 1de:	87 53       	subi	r24, 0x37	; 55

    default: i = 0xFF;
  }
  return i;
}
 1e0:	90 e0       	ldi	r25, 0x00	; 0
 1e2:	08 95       	ret

000001e4 <commhex>:


void commhex( void )
{
 1e4:	1f 93       	push	r17
  u8 h, l;

  h = hex();
 1e6:	e6 df       	rcall	.-52     	; 0x1b4 <hex>
 1e8:	18 2f       	mov	r17, r24
  if( h > 15 ) return;
 1ea:	80 31       	cpi	r24, 0x10	; 16
 1ec:	38 f4       	brcc	.+14     	; 0x1fc <commhex+0x18>
  l = hex();
 1ee:	e2 df       	rcall	.-60     	; 0x1b4 <hex>
  if( l > 15 ) return;
 1f0:	80 31       	cpi	r24, 0x10	; 16
 1f2:	20 f4       	brcc	.+8      	; 0x1fc <commhex+0x18>
  lcd_command( h * 16 + l );
 1f4:	12 95       	swap	r17
 1f6:	10 7f       	andi	r17, 0xF0	; 240
 1f8:	81 0f       	add	r24, r17
 1fa:	88 df       	rcall	.-240    	; 0x10c <lcd_command>
 1fc:	1f 91       	pop	r17
 1fe:	08 95       	ret

00000200 <textbin>:
}


void texthex( void )
{
  u8 h, l;

  for(;;){
    h = hex();
    if( h > 15 ) return;
    l = hex();
    if( l > 15 ) return;
    lcd_data( h * 16 + l );
  }
}


void textbin( void )
{
 200:	62 d0       	rcall	.+196    	; 0x2c6 <sgetchar>
  for(;;){
    u8 i = sgetchar();

    switch( i ){
 202:	8a 30       	cpi	r24, 0x0A	; 10
 204:	31 f0       	breq	.+12     	; 0x212 <textbin+0x12>
 206:	8d 30       	cpi	r24, 0x0D	; 13
 208:	21 f0       	breq	.+8      	; 0x212 <textbin+0x12>
 20a:	88 23       	and	r24, r24
 20c:	11 f0       	breq	.+4      	; 0x212 <textbin+0x12>
      case  0:
      case 10:
      case 13: return;

      default: lcd_data( i );
 20e:	8b df       	rcall	.-234    	; 0x126 <lcd_data>
 210:	f7 cf       	rjmp	.-18     	; 0x200 <textbin>
 212:	08 95       	ret

00000214 <texthex>:
 214:	1f 93       	push	r17
 216:	ce df       	rcall	.-100    	; 0x1b4 <hex>
 218:	18 2f       	mov	r17, r24
 21a:	80 31       	cpi	r24, 0x10	; 16
 21c:	40 f4       	brcc	.+16     	; 0x22e <texthex+0x1a>
 21e:	ca df       	rcall	.-108    	; 0x1b4 <hex>
 220:	80 31       	cpi	r24, 0x10	; 16
 222:	28 f4       	brcc	.+10     	; 0x22e <texthex+0x1a>
 224:	12 95       	swap	r17
 226:	10 7f       	andi	r17, 0xF0	; 240
 228:	81 0f       	add	r24, r17
 22a:	7d df       	rcall	.-262    	; 0x126 <lcd_data>
 22c:	f4 cf       	rjmp	.-24     	; 0x216 <texthex+0x2>
 22e:	1f 91       	pop	r17
 230:	08 95       	ret

00000232 <main>:
    }
  }
}


int main( void )
{
 232:	8e df       	rcall	.-228    	; 0x150 <lcd_init>
  lcd_init();
  lcd_pos( 0, 0 );
 234:	60 e0       	ldi	r22, 0x00	; 0
 236:	80 e0       	ldi	r24, 0x00	; 0
 238:	85 df       	rcall	.-246    	; 0x144 <lcd_pos>
  lcd_text( (u8*)"Hello Peter" );
 23a:	80 e6       	ldi	r24, 0x60	; 96
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	76 df       	rcall	.-276    	; 0x12c <lcd_text>

  while( suart_init( abaud() ));
 240:	08 df       	rcall	.-496    	; 0x52 <abaud>
 242:	19 d0       	rcall	.+50     	; 0x276 <suart_init>
 244:	88 23       	and	r24, r24
 246:	e1 f7       	brne	.-8      	; 0x240 <main+0xe>
  lcd_command( 1 );			// clear LCD
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	60 df       	rcall	.-320    	; 0x10c <lcd_command>

  for(;;){
    switch( sgetchar() ){
 24c:	3c d0       	rcall	.+120    	; 0x2c6 <sgetchar>
 24e:	84 34       	cpi	r24, 0x44	; 68
 250:	81 f0       	breq	.+32     	; 0x272 <main+0x40>
 252:	85 34       	cpi	r24, 0x45	; 69
 254:	18 f4       	brcc	.+6      	; 0x25c <main+0x2a>
 256:	83 34       	cpi	r24, 0x43	; 67
 258:	c9 f7       	brne	.-14     	; 0x24c <main+0x1a>
 25a:	07 c0       	rjmp	.+14     	; 0x26a <main+0x38>
 25c:	83 36       	cpi	r24, 0x63	; 99
 25e:	19 f0       	breq	.+6      	; 0x266 <main+0x34>
 260:	84 36       	cpi	r24, 0x64	; 100
 262:	a1 f7       	brne	.-24     	; 0x24c <main+0x1a>
 264:	04 c0       	rjmp	.+8      	; 0x26e <main+0x3c>

      case 'c': lcd_command( sgetchar() ); break;
 266:	2f d0       	rcall	.+94     	; 0x2c6 <sgetchar>
 268:	f0 cf       	rjmp	.-32     	; 0x24a <main+0x18>

      case 'C': commhex(); break;
 26a:	bc df       	rcall	.-136    	; 0x1e4 <commhex>
 26c:	ef cf       	rjmp	.-34     	; 0x24c <main+0x1a>

      case 'd': textbin(); break;
 26e:	c8 df       	rcall	.-112    	; 0x200 <textbin>
 270:	ed cf       	rjmp	.-38     	; 0x24c <main+0x1a>

      case 'D': texthex(); break;
 272:	d0 df       	rcall	.-96     	; 0x214 <texthex>
 274:	eb cf       	rjmp	.-42     	; 0x24c <main+0x1a>

00000276 <suart_init>:
u8 prescale;


u8 suart_init( u16 baud )
{
 276:	9c 01       	movw	r18, r24
  u8 baudl;
  u8 baudh;
  u8 i = 1<<CTC1;			// clear on compare with OCR1C
  u8 delay = START_DELAY;

  if( baud < 2*START_DELAY )
 278:	84 36       	cpi	r24, 0x64	; 100
 27a:	91 05       	cpc	r25, r1
 27c:	18 f4       	brcc	.+6      	; 0x284 <suart_init+0xe>
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	08 95       	ret
 284:	40 e8       	ldi	r20, 0x80	; 128
 286:	52 e3       	ldi	r21, 0x32	; 50
    return 1;				// error, baudrate too fast

  do{
    i++;
 288:	4f 5f       	subi	r20, 0xFF	; 255
    delay >>= 1;
 28a:	56 95       	lsr	r21
    baudl = baud;
 28c:	62 2f       	mov	r22, r18
    baudh = baud >> 8;
 28e:	83 2f       	mov	r24, r19
 290:	99 27       	eor	r25, r25
    baud >>= 1;
 292:	36 95       	lsr	r19
 294:	27 95       	ror	r18
  }while( baudh );
 296:	88 23       	and	r24, r24
 298:	b9 f7       	brne	.-18     	; 0x288 <suart_init+0x12>

  prescale = i;
 29a:	40 93 6c 00 	sts	0x006C, r20
  TCCR1 = 0;
 29e:	10 be       	out	0x30, r1	; 48
  GTCCR = 0;
 2a0:	1c bc       	out	0x2c, r1	; 44
  OCR1C = baudl;			// clear on compare value
 2a2:	6d bd       	out	0x2d, r22	; 45
  OCR1A = baud - delay;			// interrupt on 0.5 bit time
 2a4:	82 2f       	mov	r24, r18
 2a6:	85 1b       	sub	r24, r21
 2a8:	8e bd       	out	0x2e, r24	; 46
  TIMSK = 1<<OCIE1A;
 2aa:	80 e4       	ldi	r24, 0x40	; 64
 2ac:	89 bf       	out	0x39, r24	; 57

  srx_in = 1;
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	80 93 6e 00 	sts	0x006E, r24
  srx_out = 0;				// never reach in pointer
 2b4:	10 92 6d 00 	sts	0x006D, r1

  PCMSK = 1<<RXD_INT;			// enable start detection pin
 2b8:	88 e0       	ldi	r24, 0x08	; 8
 2ba:	85 bb       	out	0x15, r24	; 21
  GIMSK = 1<<PCIE;
 2bc:	80 e2       	ldi	r24, 0x20	; 32
 2be:	8b bf       	out	0x3b, r24	; 59
 2c0:	80 e0       	ldi	r24, 0x00	; 0
 2c2:	90 e0       	ldi	r25, 0x00	; 0
  return 0;				// success
}
 2c4:	08 95       	ret

000002c6 <sgetchar>:


u8 sgetchar( void )
{
 2c6:	90 91 6d 00 	lds	r25, 0x006D
 2ca:	9f 5f       	subi	r25, 0xFF	; 255
  u8 idx;
  u8 data;

  idx = srx_out + 1;
  if( idx >= SRX_SIZE )
 2cc:	94 36       	cpi	r25, 0x64	; 100
 2ce:	08 f0       	brcs	.+2      	; 0x2d2 <sgetchar+0xc>
 2d0:	90 e0       	ldi	r25, 0x00	; 0
    idx = 0;

  while( idx == vu8(srx_in) );	      	// until at least one byte in
 2d2:	80 91 6e 00 	lds	r24, 0x006E
 2d6:	98 17       	cp	r25, r24
 2d8:	e1 f3       	breq	.-8      	; 0x2d2 <sgetchar+0xc>

  data = srx_buff[idx];			// get byte
 2da:	e9 2f       	mov	r30, r25
 2dc:	f0 e0       	ldi	r31, 0x00	; 0
 2de:	e1 59       	subi	r30, 0x91	; 145
 2e0:	ff 4f       	sbci	r31, 0xFF	; 255
 2e2:	80 81       	ld	r24, Z
  srx_out = idx;			// advance out pointer
 2e4:	90 93 6d 00 	sts	0x006D, r25

  return data;
}
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	08 95       	ret

000002ec <__vector_2>:


ISR( PCINT0_vect )
{
 2ec:	1f 92       	push	r1
 2ee:	0f 92       	push	r0
 2f0:	0f b6       	in	r0, 0x3f	; 63
 2f2:	0f 92       	push	r0
 2f4:	11 24       	eor	r1, r1
 2f6:	8f 93       	push	r24
  if( get_rxd() == 0 ){			// if start bit
 2f8:	b3 9b       	sbis	0x16, 3	; 22
 2fa:	08 c0       	rjmp	.+16     	; 0x30c <__vector_2+0x20>
    TCNT1 = 0;				// interrupt after 0.5 bit time
 2fc:	1f bc       	out	0x2f, r1	; 47
    TCCR1 = prescale;			// start T1
 2fe:	80 91 6c 00 	lds	r24, 0x006C
 302:	80 bf       	out	0x30, r24	; 48
    PCMSK = 0;				// disable start detection
 304:	15 ba       	out	0x15, r1	; 21
    srx_state = 10;
 306:	8a e0       	ldi	r24, 0x0A	; 10
 308:	80 93 d4 00 	sts	0x00D4, r24
 30c:	8f 91       	pop	r24
 30e:	0f 90       	pop	r0
 310:	0f be       	out	0x3f, r0	; 63
 312:	0f 90       	pop	r0
 314:	1f 90       	pop	r1
 316:	18 95       	reti

00000318 <__vector_3>:
  }
}


ISR( TIM1_COMPA_vect )
{
 318:	1f 92       	push	r1
 31a:	0f 92       	push	r0
 31c:	0f b6       	in	r0, 0x3f	; 63
 31e:	0f 92       	push	r0
 320:	11 24       	eor	r1, r1
 322:	8f 93       	push	r24
 324:	9f 93       	push	r25
 326:	ef 93       	push	r30
 328:	ff 93       	push	r31
  u8 i;

  srx_state--;
 32a:	80 91 d4 00 	lds	r24, 0x00D4
 32e:	81 50       	subi	r24, 0x01	; 1
 330:	80 93 d4 00 	sts	0x00D4, r24
  switch( srx_state ){
 334:	88 23       	and	r24, r24
 336:	51 f0       	breq	.+20     	; 0x34c <__vector_3+0x34>
 338:	89 30       	cpi	r24, 0x09	; 9
 33a:	19 f1       	breq	.+70     	; 0x382 <__vector_3+0x6a>

    default:	i = srx_data >> 1;	      	// LSB first
 33c:	80 91 d3 00 	lds	r24, 0x00D3
 340:	86 95       	lsr	r24
		if( get_rxd() == 1 )
 342:	b3 9b       	sbis	0x16, 3	; 22
		  i |= 0x80;			// data bit = 1
 344:	80 68       	ori	r24, 0x80	; 128
		srx_data = i;
 346:	80 93 d3 00 	sts	0x00D3, r24
 34a:	20 c0       	rjmp	.+64     	; 0x38c <__vector_3+0x74>
		break;

    case 0:	PCMSK = 1<<RXD_INT;		// enable start detect
 34c:	88 e0       	ldi	r24, 0x08	; 8
 34e:	85 bb       	out	0x15, r24	; 21
		TCCR1 = 0;			// stop T1
 350:	10 be       	out	0x30, r1	; 48
		if( get_rxd() == 1 ){		// Stop bit valid
 352:	b3 99       	sbic	0x16, 3	; 22
 354:	1b c0       	rjmp	.+54     	; 0x38c <__vector_3+0x74>
		  if( srx_in != srx_out ){	// no buffer overflow
 356:	90 91 6e 00 	lds	r25, 0x006E
 35a:	80 91 6d 00 	lds	r24, 0x006D
 35e:	98 17       	cp	r25, r24
 360:	a9 f0       	breq	.+42     	; 0x38c <__vector_3+0x74>
		    srx_buff[srx_in] = srx_data;
 362:	e9 2f       	mov	r30, r25
 364:	f0 e0       	ldi	r31, 0x00	; 0
 366:	e1 59       	subi	r30, 0x91	; 145
 368:	ff 4f       	sbci	r31, 0xFF	; 255
 36a:	80 91 d3 00 	lds	r24, 0x00D3
 36e:	80 83       	st	Z, r24
		    srx_in++;			// advance in pointer
 370:	89 2f       	mov	r24, r25
 372:	8f 5f       	subi	r24, 0xFF	; 255
 374:	80 93 6e 00 	sts	0x006E, r24
		    if( srx_in >= SRX_SIZE )	// roll over
 378:	84 36       	cpi	r24, 0x64	; 100
 37a:	40 f0       	brcs	.+16     	; 0x38c <__vector_3+0x74>
		      srx_in = 0;
 37c:	10 92 6e 00 	sts	0x006E, r1
 380:	05 c0       	rjmp	.+10     	; 0x38c <__vector_3+0x74>
		  }
		}
		break;

    case 9:     if( get_rxd() == 1 ){		// no valid start bit
 382:	b3 99       	sbic	0x16, 3	; 22
 384:	03 c0       	rjmp	.+6      	; 0x38c <__vector_3+0x74>
		  PCMSK = 1<<RXD_INT;		// enable start detect
 386:	88 e0       	ldi	r24, 0x08	; 8
 388:	85 bb       	out	0x15, r24	; 21
		  TCCR1 = 0;			// stop T1
 38a:	10 be       	out	0x30, r1	; 48
 38c:	ff 91       	pop	r31
 38e:	ef 91       	pop	r30
 390:	9f 91       	pop	r25
 392:	8f 91       	pop	r24
 394:	0f 90       	pop	r0
 396:	0f be       	out	0x3f, r0	; 63
 398:	0f 90       	pop	r0
 39a:	1f 90       	pop	r1
 39c:	18 95       	reti

0000039e <_exit>:
 39e:	ff cf       	rjmp	.-2      	; 0x39e <_exit>
