Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr  4 13:38:44 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_s_timing_summary_routed.rpt -pb top_s_timing_summary_routed.pb -rpx top_s_timing_summary_routed.rpx -warn_on_violation
| Design       : top_s
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line20/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.007        0.000                      0                 1546        0.039        0.000                      0                 1546        4.020        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.007        0.000                      0                 1546        0.039        0.000                      0                 1546        4.020        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.852ns (44.679%)  route 3.531ns (55.321%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.979     9.376    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[0]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.852ns (44.679%)  route 3.531ns (55.321%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.979     9.376    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[1]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.852ns (44.679%)  route 3.531ns (55.321%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.979     9.376    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[2]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.852ns (44.679%)  route 3.531ns (55.321%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.979     9.376    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y89         FDRE                                         r  nolabel_line20/count_reg[3]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.852ns (45.533%)  route 3.412ns (54.467%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.860     9.257    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[4]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y90         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.852ns (45.533%)  route 3.412ns (54.467%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.860     9.257    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[5]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y90         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.852ns (45.533%)  route 3.412ns (54.467%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.860     9.257    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[6]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y90         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.852ns (45.533%)  route 3.412ns (54.467%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.860     9.257    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.523    12.702    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y90         FDRE                                         r  nolabel_line20/count_reg[7]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X28Y90         FDRE (Setup_fdre_C_R)       -0.429    12.383    nolabel_line20/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.852ns (45.710%)  route 3.387ns (54.290%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.835     9.232    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  nolabel_line20/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.524    12.703    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y91         FDRE                                         r  nolabel_line20/count_reg[10]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y91         FDRE (Setup_fdre_C_R)       -0.429    12.384    nolabel_line20/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.852ns (45.710%)  route 3.387ns (54.290%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.699     2.993    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y93         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.911     4.360    nolabel_line12/gpio_io_o_0[6]
    SLICE_X26Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.484 r  nolabel_line12/clk_out1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.484    nolabel_line20/clk_out0_carry_i_6_0[1]
    SLICE_X26Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.017 r  nolabel_line20/clk_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.017    nolabel_line20/clk_out1_carry__0_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.134 r  nolabel_line20/clk_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.134    nolabel_line20/clk_out1_carry__1_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  nolabel_line20/clk_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.251    nolabel_line20/clk_out1_carry__2_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.368 r  nolabel_line20/clk_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.368    nolabel_line20/clk_out1_carry__3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.485 r  nolabel_line20/clk_out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.485    nolabel_line20/clk_out1_carry__4_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.602 r  nolabel_line20/clk_out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    nolabel_line20/clk_out1_carry__5_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.925 r  nolabel_line20/clk_out1_carry__6/O[1]
                         net (fo=2, routed)           1.018     6.943    nolabel_line20/clk_out1[30]
    SLICE_X29Y94         LUT4 (Prop_lut4_I1_O)        0.306     7.249 r  nolabel_line20/clk_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.249    nolabel_line20/clk_out0_carry__2_i_5_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.650 r  nolabel_line20/clk_out0_carry__2/CO[3]
                         net (fo=2, routed)           0.623     8.273    nolabel_line20/clk_out0_carry__2_n_0
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.397 r  nolabel_line20/count[0]_i_1/O
                         net (fo=32, routed)          0.835     9.232    nolabel_line20/count[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  nolabel_line20/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         1.524    12.703    nolabel_line20/FCLK_CLK0_0
    SLICE_X28Y91         FDRE                                         r  nolabel_line20/count_reg[11]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y91         FDRE (Setup_fdre_C_R)       -0.429    12.384    nolabel_line20/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  3.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.558     0.894    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y96         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.114     1.149    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y95         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.825     1.191    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.574     0.910    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y88         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.106    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y88         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.842     1.208    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.656     0.992    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.285    nolabel_line12/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.885     1.251    nolabel_line12/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.656     0.992    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    nolabel_line12/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.885     1.251    nolabel_line12/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.227ns (49.405%)  route 0.232ns (50.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.556     0.892    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X45Y95         FDSE                                         r  nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDSE (Prop_fdse_C_Q)         0.128     1.020 r  nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.232     1.252    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.099     1.351 r  nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.351    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.820     1.186    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y95         FDRE                                         r  nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     1.271    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.575     0.911    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y91         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.114     1.152    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.843     1.209    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.574     0.910    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y88         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.119     1.157    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y88         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.842     1.208    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.052    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.574     0.910    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y88         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.161    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y89         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.842     1.208    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.577     0.913    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y97         FDRE                                         r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.177    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.845     1.211    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.058    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.575     0.911    nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y91         FDRE                                         r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  nolabel_line12/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.168    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y93         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line12/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=753, routed)         0.844     1.210    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line12/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  nolabel_line12/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y96    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y97    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y94    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y96    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y96    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y93    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y93    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[16]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X26Y93    nolabel_line12/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y93    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y93    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    nolabel_line12/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y96    nolabel_line12/design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK



