{
	"author": ["Dan Tang", "Yungang Bao", "Weiwu Hu", "Mingyu Chen"],
	"booktitle": "HPCA",
	"crossref": "conf/hpca/2010",
	"dblpkey": "conf/hpca/TangBHC10",
	"doi": "10.1109/HPCA.2010.5416638",
	"ee": "http://dx.doi.org/10.1109/HPCA.2010.5416638",
	"pages": "1-12",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["dma", "cach", "use", "on", "chip", "storag", "to", "architectur", "separ", "i", "o", "data", "from", "cpu", "data", "for", "improv", "i", "o", "perform"],
	"tag": ["architecture", "cpu", "performance", "using"],
	"title": "DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2010
}