<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='9778' type='9763'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='17124'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='31577'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='522'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='161' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='247797' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='247797' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='3757'/>
