// Seed: 1175578346
module module_0 (
    output wire id_0,
    output tri1 id_1
    , id_14,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply1 id_12
);
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    input  logic id_2,
    input  wand  id_3
);
  logic id_5;
  always @(posedge id_2 or id_5(1)) id_0 <= id_2;
  module_0(
      id_1, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_3, id_1, id_3, id_3
  ); id_6(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_5),
      .id_4(id_0 * 1),
      .id_5(1),
      .id_6(1),
      .id_7(id_2),
      .id_8(!id_0),
      .id_9(id_0),
      .id_10(),
      .id_11(id_5),
      .id_12(1),
      .id_13(1'h0),
      .id_14(1),
      .id_15(id_1),
      .id_16(id_0)
  );
endmodule
