ARM GAS  /tmp/cc1V9zR5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.cpp"
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	_ZL12MX_GPIO_Initv:
  26              	.LFB136:
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.cpp ****   * in the root directory of this software component.
  14:Core/Src/main.cpp ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.cpp ****   *
  16:Core/Src/main.cpp ****   ******************************************************************************
  17:Core/Src/main.cpp ****   */
  18:Core/Src/main.cpp **** /* USER CODE END Header */
  19:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.cpp **** #include "main.h"
  21:Core/Src/main.cpp **** 
  22:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.cpp **** #include "ADS1115.hpp"
  24:Core/Src/main.cpp **** #include <string.h>
  25:Core/Src/main.cpp **** #include <stdio.h>
  26:Core/Src/main.cpp **** 
  27:Core/Src/main.cpp **** 
  28:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.cpp **** 
  30:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  31:Core/Src/main.cpp **** 
  32:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/cc1V9zR5.s 			page 2


  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  35:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  38:Core/Src/main.cpp **** 
  39:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  40:Core/Src/main.cpp **** void SystemClock_Config(void);
  41:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  42:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  43:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  44:Core/Src/main.cpp **** 
  45:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  46:Core/Src/main.cpp **** 
  47:Core/Src/main.cpp **** /**
  48:Core/Src/main.cpp ****   * @brief  The application entry point.
  49:Core/Src/main.cpp ****   * @retval int
  50:Core/Src/main.cpp ****   */
  51:Core/Src/main.cpp **** 
  52:Core/Src/main.cpp **** char buf1[50];
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** void print_serial(float value)
  55:Core/Src/main.cpp **** {
  56:Core/Src/main.cpp ****   sprintf(buf1, "%f\r\n", value);
  57:Core/Src/main.cpp ****   HAL_UART_Transmit(&huart2, (uint8_t*)buf1, strlen(buf1), HAL_MAX_DELAY);
  58:Core/Src/main.cpp ****   HAL_Delay(500);
  59:Core/Src/main.cpp **** }
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** int main(void)
  62:Core/Src/main.cpp **** {
  63:Core/Src/main.cpp ****   char buf[50];
  64:Core/Src/main.cpp **** 
  65:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
  66:Core/Src/main.cpp **** 
  67:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  68:Core/Src/main.cpp ****   HAL_Init();
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp ****   /* Configure the system clock */
  71:Core/Src/main.cpp ****   SystemClock_Config();
  72:Core/Src/main.cpp **** 
  73:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
  74:Core/Src/main.cpp ****   MX_GPIO_Init();
  75:Core/Src/main.cpp ****   MX_I2C1_Init();
  76:Core/Src/main.cpp ****   MX_USART2_UART_Init();
  77:Core/Src/main.cpp **** 
  78:Core/Src/main.cpp ****   ks::ADS1115 adc(ks::ADDR_0x48, hi2c1);
  79:Core/Src/main.cpp **** 
  80:Core/Src/main.cpp ****   adc.set_gain(ks::PGA_6_144);
  81:Core/Src/main.cpp ****   adc.set_data_rate(ks::DR_860);
  82:Core/Src/main.cpp ****   adc.set_mux(ks::A0_GND);
  83:Core/Src/main.cpp ****   //adc.set_ADS_mode(ks::CONTINUOUS);
  84:Core/Src/main.cpp ****   
  85:Core/Src/main.cpp ****   float voltage;
  86:Core/Src/main.cpp **** 
  87:Core/Src/main.cpp ****   while (1)
  88:Core/Src/main.cpp ****   {
  89:Core/Src/main.cpp ****     voltage = adc.read_digital(ks::A0_GND) * 6.144 / 32768.0;
ARM GAS  /tmp/cc1V9zR5.s 			page 3


  90:Core/Src/main.cpp **** 
  91:Core/Src/main.cpp ****     //voltage = adc.read_diff_0_1() * 6.144 / 32768.0;
  92:Core/Src/main.cpp **** 
  93:Core/Src/main.cpp ****     sprintf(buf, " %f\r\n", voltage);
  94:Core/Src/main.cpp ****     HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
  95:Core/Src/main.cpp ****     HAL_Delay(100);
  96:Core/Src/main.cpp ****   }
  97:Core/Src/main.cpp **** }
  98:Core/Src/main.cpp **** 
  99:Core/Src/main.cpp **** /**
 100:Core/Src/main.cpp ****   * @brief System Clock Configuration
 101:Core/Src/main.cpp ****   * @retval None
 102:Core/Src/main.cpp ****   */
 103:Core/Src/main.cpp **** void SystemClock_Config(void)
 104:Core/Src/main.cpp **** {
 105:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 106:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 107:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 110:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 111:Core/Src/main.cpp ****   */
 112:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 113:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 114:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 115:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 116:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 117:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 118:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 119:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 120:Core/Src/main.cpp ****   {
 121:Core/Src/main.cpp ****     Error_Handler();
 122:Core/Src/main.cpp ****   }
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 125:Core/Src/main.cpp ****   */
 126:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 127:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 128:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 129:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 130:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 131:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 134:Core/Src/main.cpp ****   {
 135:Core/Src/main.cpp ****     Error_Handler();
 136:Core/Src/main.cpp ****   }
 137:Core/Src/main.cpp ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 138:Core/Src/main.cpp ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 139:Core/Src/main.cpp ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 140:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 141:Core/Src/main.cpp ****   {
 142:Core/Src/main.cpp ****     Error_Handler();
 143:Core/Src/main.cpp ****   }
 144:Core/Src/main.cpp **** }
 145:Core/Src/main.cpp **** 
 146:Core/Src/main.cpp **** /**
ARM GAS  /tmp/cc1V9zR5.s 			page 4


 147:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 148:Core/Src/main.cpp ****   * @param None
 149:Core/Src/main.cpp ****   * @retval None
 150:Core/Src/main.cpp ****   */
 151:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 152:Core/Src/main.cpp **** {
 153:Core/Src/main.cpp **** 
 154:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 157:Core/Src/main.cpp **** 
 158:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 159:Core/Src/main.cpp **** 
 160:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 161:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 162:Core/Src/main.cpp ****   hi2c1.Init.Timing = 0x00201D2B;
 163:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 164:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 165:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 166:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 167:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 168:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 169:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 170:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 171:Core/Src/main.cpp ****   {
 172:Core/Src/main.cpp ****     Error_Handler();
 173:Core/Src/main.cpp ****   }
 174:Core/Src/main.cpp **** 
 175:Core/Src/main.cpp ****   /** Configure Analogue filter
 176:Core/Src/main.cpp ****   */
 177:Core/Src/main.cpp ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 178:Core/Src/main.cpp ****   {
 179:Core/Src/main.cpp ****     Error_Handler();
 180:Core/Src/main.cpp ****   }
 181:Core/Src/main.cpp **** 
 182:Core/Src/main.cpp ****   /** Configure Digital filter
 183:Core/Src/main.cpp ****   */
 184:Core/Src/main.cpp ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 185:Core/Src/main.cpp ****   {
 186:Core/Src/main.cpp ****     Error_Handler();
 187:Core/Src/main.cpp ****   }
 188:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 189:Core/Src/main.cpp **** 
 190:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 191:Core/Src/main.cpp **** 
 192:Core/Src/main.cpp **** }
 193:Core/Src/main.cpp **** 
 194:Core/Src/main.cpp **** /**
 195:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 196:Core/Src/main.cpp ****   * @param None
 197:Core/Src/main.cpp ****   * @retval None
 198:Core/Src/main.cpp ****   */
 199:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 200:Core/Src/main.cpp **** {
 201:Core/Src/main.cpp **** 
 202:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 203:Core/Src/main.cpp **** 
ARM GAS  /tmp/cc1V9zR5.s 			page 5


 204:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 205:Core/Src/main.cpp **** 
 206:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 207:Core/Src/main.cpp **** 
 208:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 209:Core/Src/main.cpp ****   huart2.Instance = USART2;
 210:Core/Src/main.cpp ****   huart2.Init.BaudRate = 38400;
 211:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 212:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 213:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 214:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 215:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 216:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 217:Core/Src/main.cpp ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 218:Core/Src/main.cpp ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 219:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 220:Core/Src/main.cpp ****   {
 221:Core/Src/main.cpp ****     Error_Handler();
 222:Core/Src/main.cpp ****   }
 223:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 224:Core/Src/main.cpp **** 
 225:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 226:Core/Src/main.cpp **** 
 227:Core/Src/main.cpp **** }
 228:Core/Src/main.cpp **** 
 229:Core/Src/main.cpp **** /**
 230:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 231:Core/Src/main.cpp ****   * @param None
 232:Core/Src/main.cpp ****   * @retval None
 233:Core/Src/main.cpp ****   */
 234:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 235:Core/Src/main.cpp **** {
  27              		.loc 1 235 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 8AB0     		sub	sp, sp, #40
  36              		.cfi_def_cfa_offset 48
 236:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 236 3 view .LVU1
  38              		.loc 1 236 20 is_stmt 0 view .LVU2
  39 0004 0024     		movs	r4, #0
  40 0006 0594     		str	r4, [sp, #20]
  41 0008 0694     		str	r4, [sp, #24]
  42 000a 0794     		str	r4, [sp, #28]
  43 000c 0894     		str	r4, [sp, #32]
  44 000e 0994     		str	r4, [sp, #36]
 237:Core/Src/main.cpp **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 238:Core/Src/main.cpp **** /* USER CODE END MX_GPIO_Init_1 */
 239:Core/Src/main.cpp **** 
 240:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 241:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  45              		.loc 1 241 3 is_stmt 1 view .LVU3
ARM GAS  /tmp/cc1V9zR5.s 			page 6


  46              	.LBB4:
  47              		.loc 1 241 3 view .LVU4
  48              		.loc 1 241 3 view .LVU5
  49 0010 214B     		ldr	r3, .L3
  50 0012 5A69     		ldr	r2, [r3, #20]
  51 0014 42F40022 		orr	r2, r2, #524288
  52 0018 5A61     		str	r2, [r3, #20]
  53              		.loc 1 241 3 view .LVU6
  54 001a 5A69     		ldr	r2, [r3, #20]
  55 001c 02F40022 		and	r2, r2, #524288
  56 0020 0192     		str	r2, [sp, #4]
  57              		.loc 1 241 3 view .LVU7
  58 0022 019A     		ldr	r2, [sp, #4]
  59              	.LBE4:
  60              		.loc 1 241 3 view .LVU8
 242:Core/Src/main.cpp ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  61              		.loc 1 242 3 view .LVU9
  62              	.LBB5:
  63              		.loc 1 242 3 view .LVU10
  64              		.loc 1 242 3 view .LVU11
  65 0024 5A69     		ldr	r2, [r3, #20]
  66 0026 42F48002 		orr	r2, r2, #4194304
  67 002a 5A61     		str	r2, [r3, #20]
  68              		.loc 1 242 3 view .LVU12
  69 002c 5A69     		ldr	r2, [r3, #20]
  70 002e 02F48002 		and	r2, r2, #4194304
  71 0032 0292     		str	r2, [sp, #8]
  72              		.loc 1 242 3 view .LVU13
  73 0034 029A     		ldr	r2, [sp, #8]
  74              	.LBE5:
  75              		.loc 1 242 3 view .LVU14
 243:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  76              		.loc 1 243 3 view .LVU15
  77              	.LBB6:
  78              		.loc 1 243 3 view .LVU16
  79              		.loc 1 243 3 view .LVU17
  80 0036 5A69     		ldr	r2, [r3, #20]
  81 0038 42F40032 		orr	r2, r2, #131072
  82 003c 5A61     		str	r2, [r3, #20]
  83              		.loc 1 243 3 view .LVU18
  84 003e 5A69     		ldr	r2, [r3, #20]
  85 0040 02F40032 		and	r2, r2, #131072
  86 0044 0392     		str	r2, [sp, #12]
  87              		.loc 1 243 3 view .LVU19
  88 0046 039A     		ldr	r2, [sp, #12]
  89              	.LBE6:
  90              		.loc 1 243 3 view .LVU20
 244:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  91              		.loc 1 244 3 view .LVU21
  92              	.LBB7:
  93              		.loc 1 244 3 view .LVU22
  94              		.loc 1 244 3 view .LVU23
  95 0048 5A69     		ldr	r2, [r3, #20]
  96 004a 42F48022 		orr	r2, r2, #262144
  97 004e 5A61     		str	r2, [r3, #20]
  98              		.loc 1 244 3 view .LVU24
  99 0050 5B69     		ldr	r3, [r3, #20]
ARM GAS  /tmp/cc1V9zR5.s 			page 7


 100 0052 03F48023 		and	r3, r3, #262144
 101 0056 0493     		str	r3, [sp, #16]
 102              		.loc 1 244 3 view .LVU25
 103 0058 049B     		ldr	r3, [sp, #16]
 104              	.LBE7:
 105              		.loc 1 244 3 view .LVU26
 245:Core/Src/main.cpp **** 
 246:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 247:Core/Src/main.cpp ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 106              		.loc 1 247 3 view .LVU27
 107              		.loc 1 247 20 is_stmt 0 view .LVU28
 108 005a 2246     		mov	r2, r4
 109 005c 2021     		movs	r1, #32
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 248:Core/Src/main.cpp **** 
 249:Core/Src/main.cpp ****   /*Configure GPIO pin : B1_Pin */
 250:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = B1_Pin;
 113              		.loc 1 250 3 is_stmt 1 view .LVU29
 114              		.loc 1 250 23 is_stmt 0 view .LVU30
 115 0066 4FF40053 		mov	r3, #8192
 116 006a 0593     		str	r3, [sp, #20]
 251:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 117              		.loc 1 251 3 is_stmt 1 view .LVU31
 118              		.loc 1 251 24 is_stmt 0 view .LVU32
 119 006c 4FF40413 		mov	r3, #2162688
 120 0070 0693     		str	r3, [sp, #24]
 252:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 252 3 is_stmt 1 view .LVU33
 122              		.loc 1 252 24 is_stmt 0 view .LVU34
 123 0072 0794     		str	r4, [sp, #28]
 253:Core/Src/main.cpp ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 124              		.loc 1 253 3 is_stmt 1 view .LVU35
 125              		.loc 1 253 16 is_stmt 0 view .LVU36
 126 0074 05A9     		add	r1, sp, #20
 127 0076 0948     		ldr	r0, .L3+4
 128 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL1:
 254:Core/Src/main.cpp **** 
 255:Core/Src/main.cpp ****   /*Configure GPIO pin : LD2_Pin */
 256:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = LD2_Pin;
 130              		.loc 1 256 3 is_stmt 1 view .LVU37
 131              		.loc 1 256 23 is_stmt 0 view .LVU38
 132 007c 2023     		movs	r3, #32
 133 007e 0593     		str	r3, [sp, #20]
 257:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 257 3 is_stmt 1 view .LVU39
 135              		.loc 1 257 24 is_stmt 0 view .LVU40
 136 0080 0123     		movs	r3, #1
 137 0082 0693     		str	r3, [sp, #24]
 258:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 258 3 is_stmt 1 view .LVU41
 139              		.loc 1 258 24 is_stmt 0 view .LVU42
 140 0084 0794     		str	r4, [sp, #28]
 259:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 259 3 is_stmt 1 view .LVU43
ARM GAS  /tmp/cc1V9zR5.s 			page 8


 142              		.loc 1 259 25 is_stmt 0 view .LVU44
 143 0086 0894     		str	r4, [sp, #32]
 260:Core/Src/main.cpp ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 144              		.loc 1 260 3 is_stmt 1 view .LVU45
 145              		.loc 1 260 16 is_stmt 0 view .LVU46
 146 0088 05A9     		add	r1, sp, #20
 147 008a 4FF09040 		mov	r0, #1207959552
 148 008e FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
 261:Core/Src/main.cpp **** 
 262:Core/Src/main.cpp **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 263:Core/Src/main.cpp **** /* USER CODE END MX_GPIO_Init_2 */
 264:Core/Src/main.cpp **** }
 150              		.loc 1 264 1 view .LVU47
 151 0092 0AB0     		add	sp, sp, #40
 152              		.cfi_def_cfa_offset 8
 153              		@ sp needed
 154 0094 10BD     		pop	{r4, pc}
 155              	.L4:
 156 0096 00BF     		.align	2
 157              	.L3:
 158 0098 00100240 		.word	1073876992
 159 009c 00080048 		.word	1207961600
 160              		.cfi_endproc
 161              	.LFE136:
 163              		.global	__aeabi_f2d
 164              		.section	.rodata.str1.4,"aMS",%progbits,1
 165              		.align	2
 166              	.LC0:
 167 0000 25660D0A 		.ascii	"%f\015\012\000"
 167      00
 168              		.text
 169              		.align	1
 170              		.global	_Z12print_serialf
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 175              	_Z12print_serialf:
 176              	.LVL3:
 177              	.LFB131:
  55:Core/Src/main.cpp ****   sprintf(buf1, "%f\r\n", value);
 178              		.loc 1 55 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
  55:Core/Src/main.cpp ****   sprintf(buf1, "%f\r\n", value);
 182              		.loc 1 55 1 is_stmt 0 view .LVU49
 183 00a0 10B5     		push	{r4, lr}
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 4, -8
 186              		.cfi_offset 14, -4
 187 00a2 10EE100A 		vmov	r0, s0
  56:Core/Src/main.cpp ****   HAL_UART_Transmit(&huart2, (uint8_t*)buf1, strlen(buf1), HAL_MAX_DELAY);
 188              		.loc 1 56 3 is_stmt 1 view .LVU50
  56:Core/Src/main.cpp ****   HAL_UART_Transmit(&huart2, (uint8_t*)buf1, strlen(buf1), HAL_MAX_DELAY);
 189              		.loc 1 56 10 is_stmt 0 view .LVU51
 190 00a6 FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  /tmp/cc1V9zR5.s 			page 9


 191              	.LVL4:
  56:Core/Src/main.cpp ****   HAL_UART_Transmit(&huart2, (uint8_t*)buf1, strlen(buf1), HAL_MAX_DELAY);
 192              		.loc 1 56 10 view .LVU52
 193 00aa 0246     		mov	r2, r0
 194 00ac 0B46     		mov	r3, r1
 195 00ae 0A4C     		ldr	r4, .L7
 196 00b0 0A49     		ldr	r1, .L7+4
 197 00b2 2046     		mov	r0, r4
 198 00b4 FFF7FEFF 		bl	sprintf
 199              	.LVL5:
  57:Core/Src/main.cpp ****   HAL_Delay(500);
 200              		.loc 1 57 3 is_stmt 1 view .LVU53
  57:Core/Src/main.cpp ****   HAL_Delay(500);
 201              		.loc 1 57 52 is_stmt 0 view .LVU54
 202 00b8 2046     		mov	r0, r4
 203 00ba FFF7FEFF 		bl	strlen
 204              	.LVL6:
  57:Core/Src/main.cpp ****   HAL_Delay(500);
 205              		.loc 1 57 20 view .LVU55
 206 00be 4FF0FF33 		mov	r3, #-1
 207 00c2 82B2     		uxth	r2, r0
 208 00c4 2146     		mov	r1, r4
 209 00c6 04F13400 		add	r0, r4, #52
 210 00ca FFF7FEFF 		bl	HAL_UART_Transmit
 211              	.LVL7:
  58:Core/Src/main.cpp **** }
 212              		.loc 1 58 3 is_stmt 1 view .LVU56
  58:Core/Src/main.cpp **** }
 213              		.loc 1 58 12 is_stmt 0 view .LVU57
 214 00ce 4FF4FA70 		mov	r0, #500
 215 00d2 FFF7FEFF 		bl	HAL_Delay
 216              	.LVL8:
  59:Core/Src/main.cpp **** 
 217              		.loc 1 59 1 view .LVU58
 218 00d6 10BD     		pop	{r4, pc}
 219              	.L8:
 220              		.align	2
 221              	.L7:
 222 00d8 00000000 		.word	.LANCHOR0
 223 00dc 00000000 		.word	.LC0
 224              		.cfi_endproc
 225              	.LFE131:
 227              		.align	1
 228              		.global	Error_Handler
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	Error_Handler:
 234              	.LFB137:
 265:Core/Src/main.cpp **** 
 266:Core/Src/main.cpp **** /**
 267:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 268:Core/Src/main.cpp ****   * @retval None
 269:Core/Src/main.cpp ****   */
 270:Core/Src/main.cpp **** void Error_Handler(void)
 271:Core/Src/main.cpp **** {
 235              		.loc 1 271 1 is_stmt 1 view -0
ARM GAS  /tmp/cc1V9zR5.s 			page 10


 236              		.cfi_startproc
 237              		@ Volatile: function does not return.
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 272:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 273:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 274:Core/Src/main.cpp ****   __disable_irq();
 241              		.loc 1 274 3 view .LVU60
 242              	.LBB8:
 243              	.LBI8:
 244              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc1V9zR5.s 			page 11


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/cc1V9zR5.s 			page 12


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 245              		.loc 2 140 27 view .LVU61
 246              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 247              		.loc 2 142 3 view .LVU62
 248              		.syntax unified
 249              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 250 00e0 72B6     		cpsid i
 251              	@ 0 "" 2
 252              		.thumb
 253              		.syntax unified
 254              	.L10:
 255              	.LBE9:
 256              	.LBE8:
 275:Core/Src/main.cpp ****   while (1)
 257              		.loc 1 275 3 discriminator 1 view .LVU63
 258              		.loc 1 275 3 discriminator 1 view .LVU64
 259 00e2 FEE7     		b	.L10
 260              		.cfi_endproc
ARM GAS  /tmp/cc1V9zR5.s 			page 13


 261              	.LFE137:
 263              		.align	1
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	_ZL12MX_I2C1_Initv:
 269              	.LFB134:
 152:Core/Src/main.cpp **** 
 270              		.loc 1 152 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 00e4 08B5     		push	{r3, lr}
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 3, -8
 277              		.cfi_offset 14, -4
 161:Core/Src/main.cpp ****   hi2c1.Init.Timing = 0x00201D2B;
 278              		.loc 1 161 3 view .LVU66
 161:Core/Src/main.cpp ****   hi2c1.Init.Timing = 0x00201D2B;
 279              		.loc 1 161 18 is_stmt 0 view .LVU67
 280 00e6 1648     		ldr	r0, .L19
 281 00e8 164B     		ldr	r3, .L19+4
 282 00ea C0F8BC30 		str	r3, [r0, #188]
 162:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 283              		.loc 1 162 3 is_stmt 1 view .LVU68
 162:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 284              		.loc 1 162 21 is_stmt 0 view .LVU69
 285 00ee 164B     		ldr	r3, .L19+8
 286 00f0 C0F8C030 		str	r3, [r0, #192]
 163:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 287              		.loc 1 163 3 is_stmt 1 view .LVU70
 163:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 288              		.loc 1 163 26 is_stmt 0 view .LVU71
 289 00f4 0023     		movs	r3, #0
 290 00f6 C0F8C430 		str	r3, [r0, #196]
 164:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 291              		.loc 1 164 3 is_stmt 1 view .LVU72
 164:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 292              		.loc 1 164 29 is_stmt 0 view .LVU73
 293 00fa 0122     		movs	r2, #1
 294 00fc C0F8C820 		str	r2, [r0, #200]
 165:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 295              		.loc 1 165 3 is_stmt 1 view .LVU74
 165:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 296              		.loc 1 165 30 is_stmt 0 view .LVU75
 297 0100 C0F8CC30 		str	r3, [r0, #204]
 166:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 298              		.loc 1 166 3 is_stmt 1 view .LVU76
 166:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 299              		.loc 1 166 26 is_stmt 0 view .LVU77
 300 0104 C0F8D030 		str	r3, [r0, #208]
 167:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 301              		.loc 1 167 3 is_stmt 1 view .LVU78
 167:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 302              		.loc 1 167 31 is_stmt 0 view .LVU79
 303 0108 C0F8D430 		str	r3, [r0, #212]
 168:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  /tmp/cc1V9zR5.s 			page 14


 304              		.loc 1 168 3 is_stmt 1 view .LVU80
 168:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 305              		.loc 1 168 30 is_stmt 0 view .LVU81
 306 010c C0F8D830 		str	r3, [r0, #216]
 169:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 307              		.loc 1 169 3 is_stmt 1 view .LVU82
 169:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 308              		.loc 1 169 28 is_stmt 0 view .LVU83
 309 0110 C0F8DC30 		str	r3, [r0, #220]
 170:Core/Src/main.cpp ****   {
 310              		.loc 1 170 3 is_stmt 1 view .LVU84
 170:Core/Src/main.cpp ****   {
 311              		.loc 1 170 19 is_stmt 0 view .LVU85
 312 0114 BC30     		adds	r0, r0, #188
 313 0116 FFF7FEFF 		bl	HAL_I2C_Init
 314              	.LVL9:
 170:Core/Src/main.cpp ****   {
 315              		.loc 1 170 3 view .LVU86
 316 011a 50B9     		cbnz	r0, .L16
 177:Core/Src/main.cpp ****   {
 317              		.loc 1 177 3 is_stmt 1 view .LVU87
 177:Core/Src/main.cpp ****   {
 318              		.loc 1 177 35 is_stmt 0 view .LVU88
 319 011c 0021     		movs	r1, #0
 320 011e 0B48     		ldr	r0, .L19+12
 321 0120 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 322              	.LVL10:
 177:Core/Src/main.cpp ****   {
 323              		.loc 1 177 3 view .LVU89
 324 0124 38B9     		cbnz	r0, .L17
 184:Core/Src/main.cpp ****   {
 325              		.loc 1 184 3 is_stmt 1 view .LVU90
 184:Core/Src/main.cpp ****   {
 326              		.loc 1 184 36 is_stmt 0 view .LVU91
 327 0126 0021     		movs	r1, #0
 328 0128 0848     		ldr	r0, .L19+12
 329 012a FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 330              	.LVL11:
 184:Core/Src/main.cpp ****   {
 331              		.loc 1 184 3 view .LVU92
 332 012e 20B9     		cbnz	r0, .L18
 192:Core/Src/main.cpp **** 
 333              		.loc 1 192 1 view .LVU93
 334 0130 08BD     		pop	{r3, pc}
 335              	.L16:
 172:Core/Src/main.cpp ****   }
 336              		.loc 1 172 5 is_stmt 1 view .LVU94
 172:Core/Src/main.cpp ****   }
 337              		.loc 1 172 18 is_stmt 0 view .LVU95
 338 0132 FFF7FEFF 		bl	Error_Handler
 339              	.LVL12:
 340              	.L17:
 179:Core/Src/main.cpp ****   }
 341              		.loc 1 179 5 is_stmt 1 view .LVU96
 179:Core/Src/main.cpp ****   }
 342              		.loc 1 179 18 is_stmt 0 view .LVU97
 343 0136 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc1V9zR5.s 			page 15


 344              	.LVL13:
 345              	.L18:
 186:Core/Src/main.cpp ****   }
 346              		.loc 1 186 5 is_stmt 1 view .LVU98
 186:Core/Src/main.cpp ****   }
 347              		.loc 1 186 18 is_stmt 0 view .LVU99
 348 013a FFF7FEFF 		bl	Error_Handler
 349              	.LVL14:
 350              	.L20:
 351 013e 00BF     		.align	2
 352              	.L19:
 353 0140 00000000 		.word	.LANCHOR0
 354 0144 00540040 		.word	1073763328
 355 0148 2B1D2000 		.word	2104619
 356 014c BC000000 		.word	.LANCHOR0+188
 357              		.cfi_endproc
 358              	.LFE134:
 360              		.align	1
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	_ZL19MX_USART2_UART_Initv:
 366              	.LFB135:
 200:Core/Src/main.cpp **** 
 367              		.loc 1 200 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0150 08B5     		push	{r3, lr}
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 3, -8
 374              		.cfi_offset 14, -4
 209:Core/Src/main.cpp ****   huart2.Init.BaudRate = 38400;
 375              		.loc 1 209 3 view .LVU101
 209:Core/Src/main.cpp ****   huart2.Init.BaudRate = 38400;
 376              		.loc 1 209 19 is_stmt 0 view .LVU102
 377 0152 0B48     		ldr	r0, .L25
 378 0154 0B4B     		ldr	r3, .L25+4
 379 0156 4363     		str	r3, [r0, #52]
 210:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 380              		.loc 1 210 3 is_stmt 1 view .LVU103
 210:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 381              		.loc 1 210 24 is_stmt 0 view .LVU104
 382 0158 4FF41643 		mov	r3, #38400
 383 015c 8363     		str	r3, [r0, #56]
 211:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 384              		.loc 1 211 3 is_stmt 1 view .LVU105
 211:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 385              		.loc 1 211 26 is_stmt 0 view .LVU106
 386 015e 0023     		movs	r3, #0
 387 0160 C363     		str	r3, [r0, #60]
 212:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 388              		.loc 1 212 3 is_stmt 1 view .LVU107
 212:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 389              		.loc 1 212 24 is_stmt 0 view .LVU108
 390 0162 0364     		str	r3, [r0, #64]
 213:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /tmp/cc1V9zR5.s 			page 16


 391              		.loc 1 213 3 is_stmt 1 view .LVU109
 213:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 392              		.loc 1 213 22 is_stmt 0 view .LVU110
 393 0164 4364     		str	r3, [r0, #68]
 214:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 394              		.loc 1 214 3 is_stmt 1 view .LVU111
 214:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 395              		.loc 1 214 20 is_stmt 0 view .LVU112
 396 0166 0C22     		movs	r2, #12
 397 0168 8264     		str	r2, [r0, #72]
 215:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 398              		.loc 1 215 3 is_stmt 1 view .LVU113
 215:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 399              		.loc 1 215 25 is_stmt 0 view .LVU114
 400 016a C364     		str	r3, [r0, #76]
 216:Core/Src/main.cpp ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 401              		.loc 1 216 3 is_stmt 1 view .LVU115
 216:Core/Src/main.cpp ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 402              		.loc 1 216 28 is_stmt 0 view .LVU116
 403 016c 0365     		str	r3, [r0, #80]
 217:Core/Src/main.cpp ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 404              		.loc 1 217 3 is_stmt 1 view .LVU117
 217:Core/Src/main.cpp ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 405              		.loc 1 217 30 is_stmt 0 view .LVU118
 406 016e 4365     		str	r3, [r0, #84]
 218:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 407              		.loc 1 218 3 is_stmt 1 view .LVU119
 218:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 408              		.loc 1 218 38 is_stmt 0 view .LVU120
 409 0170 8365     		str	r3, [r0, #88]
 219:Core/Src/main.cpp ****   {
 410              		.loc 1 219 3 is_stmt 1 view .LVU121
 219:Core/Src/main.cpp ****   {
 411              		.loc 1 219 20 is_stmt 0 view .LVU122
 412 0172 3430     		adds	r0, r0, #52
 413 0174 FFF7FEFF 		bl	HAL_UART_Init
 414              	.LVL15:
 219:Core/Src/main.cpp ****   {
 415              		.loc 1 219 3 view .LVU123
 416 0178 00B9     		cbnz	r0, .L24
 227:Core/Src/main.cpp **** 
 417              		.loc 1 227 1 view .LVU124
 418 017a 08BD     		pop	{r3, pc}
 419              	.L24:
 221:Core/Src/main.cpp ****   }
 420              		.loc 1 221 5 is_stmt 1 view .LVU125
 221:Core/Src/main.cpp ****   }
 421              		.loc 1 221 18 is_stmt 0 view .LVU126
 422 017c FFF7FEFF 		bl	Error_Handler
 423              	.LVL16:
 424              	.L26:
 425              		.align	2
 426              	.L25:
 427 0180 00000000 		.word	.LANCHOR0
 428 0184 00440040 		.word	1073759232
 429              		.cfi_endproc
 430              	.LFE135:
ARM GAS  /tmp/cc1V9zR5.s 			page 17


 432              		.align	1
 433              		.global	_Z18SystemClock_Configv
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	_Z18SystemClock_Configv:
 439              	.LFB133:
 104:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 440              		.loc 1 104 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 152
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444 0188 00B5     		push	{lr}
 445              		.cfi_def_cfa_offset 4
 446              		.cfi_offset 14, -4
 447 018a A7B0     		sub	sp, sp, #156
 448              		.cfi_def_cfa_offset 160
 105:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 449              		.loc 1 105 3 view .LVU128
 105:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 450              		.loc 1 105 22 is_stmt 0 view .LVU129
 451 018c 2822     		movs	r2, #40
 452 018e 0021     		movs	r1, #0
 453 0190 1CA8     		add	r0, sp, #112
 454 0192 FFF7FEFF 		bl	memset
 455              	.LVL17:
 106:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 456              		.loc 1 106 3 is_stmt 1 view .LVU130
 106:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 457              		.loc 1 106 22 is_stmt 0 view .LVU131
 458 0196 0021     		movs	r1, #0
 459 0198 1791     		str	r1, [sp, #92]
 460 019a 1891     		str	r1, [sp, #96]
 461 019c 1991     		str	r1, [sp, #100]
 462 019e 1A91     		str	r1, [sp, #104]
 463 01a0 1B91     		str	r1, [sp, #108]
 107:Core/Src/main.cpp **** 
 464              		.loc 1 107 3 is_stmt 1 view .LVU132
 107:Core/Src/main.cpp **** 
 465              		.loc 1 107 28 is_stmt 0 view .LVU133
 466 01a2 5822     		movs	r2, #88
 467 01a4 01A8     		add	r0, sp, #4
 468 01a6 FFF7FEFF 		bl	memset
 469              	.LVL18:
 112:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 470              		.loc 1 112 3 is_stmt 1 view .LVU134
 112:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 471              		.loc 1 112 36 is_stmt 0 view .LVU135
 472 01aa 0223     		movs	r3, #2
 473 01ac 1C93     		str	r3, [sp, #112]
 113:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 474              		.loc 1 113 3 is_stmt 1 view .LVU136
 113:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 475              		.loc 1 113 30 is_stmt 0 view .LVU137
 476 01ae 0122     		movs	r2, #1
 477 01b0 1F92     		str	r2, [sp, #124]
 114:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/cc1V9zR5.s 			page 18


 478              		.loc 1 114 3 is_stmt 1 view .LVU138
 114:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 479              		.loc 1 114 41 is_stmt 0 view .LVU139
 480 01b2 1022     		movs	r2, #16
 481 01b4 2092     		str	r2, [sp, #128]
 115:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 482              		.loc 1 115 3 is_stmt 1 view .LVU140
 115:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 483              		.loc 1 115 34 is_stmt 0 view .LVU141
 484 01b6 2293     		str	r3, [sp, #136]
 116:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 485              		.loc 1 116 3 is_stmt 1 view .LVU142
 116:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 486              		.loc 1 116 35 is_stmt 0 view .LVU143
 487 01b8 4FF40043 		mov	r3, #32768
 488 01bc 2393     		str	r3, [sp, #140]
 117:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 489              		.loc 1 117 3 is_stmt 1 view .LVU144
 117:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 490              		.loc 1 117 32 is_stmt 0 view .LVU145
 491 01be 4FF4E013 		mov	r3, #1835008
 492 01c2 2493     		str	r3, [sp, #144]
 118:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 493              		.loc 1 118 3 is_stmt 1 view .LVU146
 119:Core/Src/main.cpp ****   {
 494              		.loc 1 119 3 view .LVU147
 119:Core/Src/main.cpp ****   {
 495              		.loc 1 119 24 is_stmt 0 view .LVU148
 496 01c4 1CA8     		add	r0, sp, #112
 497 01c6 FFF7FEFF 		bl	HAL_RCC_OscConfig
 498              	.LVL19:
 119:Core/Src/main.cpp ****   {
 499              		.loc 1 119 3 view .LVU149
 500 01ca C8B9     		cbnz	r0, .L32
 126:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 501              		.loc 1 126 3 is_stmt 1 view .LVU150
 126:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 502              		.loc 1 126 31 is_stmt 0 view .LVU151
 503 01cc 0F23     		movs	r3, #15
 504 01ce 1793     		str	r3, [sp, #92]
 128:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 505              		.loc 1 128 3 is_stmt 1 view .LVU152
 128:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 506              		.loc 1 128 34 is_stmt 0 view .LVU153
 507 01d0 0221     		movs	r1, #2
 508 01d2 1891     		str	r1, [sp, #96]
 129:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 509              		.loc 1 129 3 is_stmt 1 view .LVU154
 129:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 510              		.loc 1 129 35 is_stmt 0 view .LVU155
 511 01d4 0023     		movs	r3, #0
 512 01d6 1993     		str	r3, [sp, #100]
 130:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 513              		.loc 1 130 3 is_stmt 1 view .LVU156
 130:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 514              		.loc 1 130 36 is_stmt 0 view .LVU157
 515 01d8 4FF48062 		mov	r2, #1024
ARM GAS  /tmp/cc1V9zR5.s 			page 19


 516 01dc 1A92     		str	r2, [sp, #104]
 131:Core/Src/main.cpp **** 
 517              		.loc 1 131 3 is_stmt 1 view .LVU158
 131:Core/Src/main.cpp **** 
 518              		.loc 1 131 36 is_stmt 0 view .LVU159
 519 01de 1B93     		str	r3, [sp, #108]
 133:Core/Src/main.cpp ****   {
 520              		.loc 1 133 3 is_stmt 1 view .LVU160
 133:Core/Src/main.cpp ****   {
 521              		.loc 1 133 26 is_stmt 0 view .LVU161
 522 01e0 17A8     		add	r0, sp, #92
 523 01e2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 524              	.LVL20:
 133:Core/Src/main.cpp ****   {
 525              		.loc 1 133 3 view .LVU162
 526 01e6 68B9     		cbnz	r0, .L33
 137:Core/Src/main.cpp ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 527              		.loc 1 137 3 is_stmt 1 view .LVU163
 137:Core/Src/main.cpp ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 528              		.loc 1 137 38 is_stmt 0 view .LVU164
 529 01e8 2223     		movs	r3, #34
 530 01ea 0193     		str	r3, [sp, #4]
 138:Core/Src/main.cpp ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 531              		.loc 1 138 3 is_stmt 1 view .LVU165
 138:Core/Src/main.cpp ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 532              		.loc 1 138 38 is_stmt 0 view .LVU166
 533 01ec 0023     		movs	r3, #0
 534 01ee 0493     		str	r3, [sp, #16]
 139:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 535              		.loc 1 139 3 is_stmt 1 view .LVU167
 139:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 536              		.loc 1 139 36 is_stmt 0 view .LVU168
 537 01f0 0893     		str	r3, [sp, #32]
 140:Core/Src/main.cpp ****   {
 538              		.loc 1 140 3 is_stmt 1 view .LVU169
 140:Core/Src/main.cpp ****   {
 539              		.loc 1 140 32 is_stmt 0 view .LVU170
 540 01f2 01A8     		add	r0, sp, #4
 541 01f4 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 542              	.LVL21:
 140:Core/Src/main.cpp ****   {
 543              		.loc 1 140 3 view .LVU171
 544 01f8 30B9     		cbnz	r0, .L34
 144:Core/Src/main.cpp **** 
 545              		.loc 1 144 1 view .LVU172
 546 01fa 27B0     		add	sp, sp, #156
 547              		.cfi_remember_state
 548              		.cfi_def_cfa_offset 4
 549              		@ sp needed
 550 01fc 5DF804FB 		ldr	pc, [sp], #4
 551              	.L32:
 552              		.cfi_restore_state
 121:Core/Src/main.cpp ****   }
 553              		.loc 1 121 5 is_stmt 1 view .LVU173
 121:Core/Src/main.cpp ****   }
 554              		.loc 1 121 18 is_stmt 0 view .LVU174
 555 0200 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc1V9zR5.s 			page 20


 556              	.LVL22:
 557              	.L33:
 135:Core/Src/main.cpp ****   }
 558              		.loc 1 135 5 is_stmt 1 view .LVU175
 135:Core/Src/main.cpp ****   }
 559              		.loc 1 135 18 is_stmt 0 view .LVU176
 560 0204 FFF7FEFF 		bl	Error_Handler
 561              	.LVL23:
 562              	.L34:
 142:Core/Src/main.cpp ****   }
 563              		.loc 1 142 5 is_stmt 1 view .LVU177
 142:Core/Src/main.cpp ****   }
 564              		.loc 1 142 18 is_stmt 0 view .LVU178
 565 0208 FFF7FEFF 		bl	Error_Handler
 566              	.LVL24:
 567              		.cfi_endproc
 568              	.LFE133:
 570              		.global	__aeabi_i2d
 571              		.global	__aeabi_dmul
 572              		.global	__aeabi_d2f
 573              		.section	.rodata.str1.4
 574 0005 000000   		.align	2
 575              	.LC1:
 576 0008 2025660D 		.ascii	" %f\015\012\000"
 576      0A00
 577              		.text
 578              		.align	1
 579              		.global	main
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	main:
 585              	.LFB132:
  62:Core/Src/main.cpp ****   char buf[50];
 586              		.loc 1 62 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 152
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590 020c 10B5     		push	{r4, lr}
 591              		.cfi_def_cfa_offset 8
 592              		.cfi_offset 4, -8
 593              		.cfi_offset 14, -4
 594 020e BAB0     		sub	sp, sp, #232
 595              		.cfi_def_cfa_offset 240
  63:Core/Src/main.cpp **** 
 596              		.loc 1 63 3 view .LVU180
  68:Core/Src/main.cpp **** 
 597              		.loc 1 68 3 view .LVU181
  68:Core/Src/main.cpp **** 
 598              		.loc 1 68 11 is_stmt 0 view .LVU182
 599 0210 FFF7FEFF 		bl	HAL_Init
 600              	.LVL25:
  71:Core/Src/main.cpp **** 
 601              		.loc 1 71 3 is_stmt 1 view .LVU183
  71:Core/Src/main.cpp **** 
 602              		.loc 1 71 21 is_stmt 0 view .LVU184
 603 0214 FFF7FEFF 		bl	_Z18SystemClock_Configv
ARM GAS  /tmp/cc1V9zR5.s 			page 21


 604              	.LVL26:
  74:Core/Src/main.cpp ****   MX_I2C1_Init();
 605              		.loc 1 74 3 is_stmt 1 view .LVU185
  74:Core/Src/main.cpp ****   MX_I2C1_Init();
 606              		.loc 1 74 15 is_stmt 0 view .LVU186
 607 0218 FFF7F2FE 		bl	_ZL12MX_GPIO_Initv
 608              	.LVL27:
  75:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 609              		.loc 1 75 3 is_stmt 1 view .LVU187
  75:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 610              		.loc 1 75 15 is_stmt 0 view .LVU188
 611 021c FFF762FF 		bl	_ZL12MX_I2C1_Initv
 612              	.LVL28:
  76:Core/Src/main.cpp **** 
 613              		.loc 1 76 3 is_stmt 1 view .LVU189
  76:Core/Src/main.cpp **** 
 614              		.loc 1 76 22 is_stmt 0 view .LVU190
 615 0220 FFF796FF 		bl	_ZL19MX_USART2_UART_Initv
 616              	.LVL29:
  78:Core/Src/main.cpp **** 
 617              		.loc 1 78 3 is_stmt 1 view .LVU191
  78:Core/Src/main.cpp **** 
 618              		.loc 1 78 39 is_stmt 0 view .LVU192
 619 0224 224C     		ldr	r4, .L38+8
 620 0226 4C22     		movs	r2, #76
 621 0228 04F1C401 		add	r1, r4, #196
 622 022c 6846     		mov	r0, sp
 623 022e FFF7FEFF 		bl	memcpy
 624              	.LVL30:
 625 0232 BC34     		adds	r4, r4, #188
 626 0234 94E80C00 		ldm	r4, {r2, r3}
 627 0238 4821     		movs	r1, #72
 628 023a 14A8     		add	r0, sp, #80
 629 023c FFF7FEFF 		bl	_ZN2ks7ADS1115C1ENS_4ADDRE19__I2C_HandleTypeDef
 630              	.LVL31:
  80:Core/Src/main.cpp ****   adc.set_data_rate(ks::DR_860);
 631              		.loc 1 80 3 is_stmt 1 view .LVU193
  80:Core/Src/main.cpp ****   adc.set_data_rate(ks::DR_860);
 632              		.loc 1 80 15 is_stmt 0 view .LVU194
 633 0240 0021     		movs	r1, #0
 634 0242 14A8     		add	r0, sp, #80
 635 0244 FFF7FEFF 		bl	_ZN2ks7ADS11158set_gainENS_4GAINE
 636              	.LVL32:
  81:Core/Src/main.cpp ****   adc.set_mux(ks::A0_GND);
 637              		.loc 1 81 3 is_stmt 1 view .LVU195
  81:Core/Src/main.cpp ****   adc.set_mux(ks::A0_GND);
 638              		.loc 1 81 20 is_stmt 0 view .LVU196
 639 0248 0721     		movs	r1, #7
 640 024a 14A8     		add	r0, sp, #80
 641 024c FFF7FEFF 		bl	_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
 642              	.LVL33:
  82:Core/Src/main.cpp ****   //adc.set_ADS_mode(ks::CONTINUOUS);
 643              		.loc 1 82 3 is_stmt 1 view .LVU197
  82:Core/Src/main.cpp ****   //adc.set_ADS_mode(ks::CONTINUOUS);
 644              		.loc 1 82 14 is_stmt 0 view .LVU198
 645 0250 0421     		movs	r1, #4
 646 0252 14A8     		add	r0, sp, #80
ARM GAS  /tmp/cc1V9zR5.s 			page 22


 647 0254 FFF7FEFF 		bl	_ZN2ks7ADS11157set_muxENS_3MUXE
 648              	.LVL34:
 649              	.L36:
  85:Core/Src/main.cpp **** 
 650              		.loc 1 85 3 is_stmt 1 discriminator 1 view .LVU199
  87:Core/Src/main.cpp ****   {
 651              		.loc 1 87 3 discriminator 1 view .LVU200
  89:Core/Src/main.cpp **** 
 652              		.loc 1 89 5 discriminator 1 view .LVU201
  89:Core/Src/main.cpp **** 
 653              		.loc 1 89 31 is_stmt 0 discriminator 1 view .LVU202
 654 0258 0421     		movs	r1, #4
 655 025a 14A8     		add	r0, sp, #80
 656 025c FFF7FEFF 		bl	_ZN2ks7ADS111512read_digitalENS_3MUXE
 657              	.LVL35:
  89:Core/Src/main.cpp **** 
 658              		.loc 1 89 44 discriminator 1 view .LVU203
 659 0260 FFF7FEFF 		bl	__aeabi_i2d
 660              	.LVL36:
 661 0264 10A3     		adr	r3, .L38
 662 0266 D3E90023 		ldrd	r2, [r3]
 663 026a FFF7FEFF 		bl	__aeabi_dmul
 664              	.LVL37:
  89:Core/Src/main.cpp **** 
 665              		.loc 1 89 52 discriminator 1 view .LVU204
 666 026e 0022     		movs	r2, #0
 667 0270 4FF07C53 		mov	r3, #1056964608
 668 0274 FFF7FEFF 		bl	__aeabi_dmul
 669              	.LVL38:
  89:Core/Src/main.cpp **** 
 670              		.loc 1 89 13 discriminator 1 view .LVU205
 671 0278 FFF7FEFF 		bl	__aeabi_d2f
 672              	.LVL39:
  93:Core/Src/main.cpp ****     HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 673              		.loc 1 93 5 is_stmt 1 discriminator 1 view .LVU206
  93:Core/Src/main.cpp ****     HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 674              		.loc 1 93 12 is_stmt 0 discriminator 1 view .LVU207
 675 027c FFF7FEFF 		bl	__aeabi_f2d
 676              	.LVL40:
  93:Core/Src/main.cpp ****     HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 677              		.loc 1 93 12 discriminator 1 view .LVU208
 678 0280 0246     		mov	r2, r0
 679 0282 0B46     		mov	r3, r1
 680 0284 0B49     		ldr	r1, .L38+12
 681 0286 2DA8     		add	r0, sp, #180
 682 0288 FFF7FEFF 		bl	sprintf
 683              	.LVL41:
  94:Core/Src/main.cpp ****     HAL_Delay(100);
 684              		.loc 1 94 5 is_stmt 1 discriminator 1 view .LVU209
  94:Core/Src/main.cpp ****     HAL_Delay(100);
 685              		.loc 1 94 53 is_stmt 0 discriminator 1 view .LVU210
 686 028c 2DA8     		add	r0, sp, #180
 687 028e FFF7FEFF 		bl	strlen
 688              	.LVL42:
  94:Core/Src/main.cpp ****     HAL_Delay(100);
 689              		.loc 1 94 22 discriminator 1 view .LVU211
 690 0292 4FF0FF33 		mov	r3, #-1
ARM GAS  /tmp/cc1V9zR5.s 			page 23


 691 0296 82B2     		uxth	r2, r0
 692 0298 2DA9     		add	r1, sp, #180
 693 029a 0748     		ldr	r0, .L38+16
 694 029c FFF7FEFF 		bl	HAL_UART_Transmit
 695              	.LVL43:
  95:Core/Src/main.cpp ****   }
 696              		.loc 1 95 5 is_stmt 1 discriminator 1 view .LVU212
  95:Core/Src/main.cpp ****   }
 697              		.loc 1 95 14 is_stmt 0 discriminator 1 view .LVU213
 698 02a0 6420     		movs	r0, #100
 699 02a2 FFF7FEFF 		bl	HAL_Delay
 700              	.LVL44:
  87:Core/Src/main.cpp ****   {
 701              		.loc 1 87 3 is_stmt 1 discriminator 1 view .LVU214
 702 02a6 D7E7     		b	.L36
 703              	.L39:
 704              		.align	3
 705              	.L38:
 706 02a8 FA7E6ABC 		.word	-1133871366
 707 02ac 74931840 		.word	1075352436
 708 02b0 00000000 		.word	.LANCHOR0
 709 02b4 08000000 		.word	.LC1
 710 02b8 34000000 		.word	.LANCHOR0+52
 711              		.cfi_endproc
 712              	.LFE132:
 714              		.global	buf1
 715              		.global	huart2
 716              		.global	hi2c1
 717              		.bss
 718              		.align	2
 719              		.set	.LANCHOR0,. + 0
 722              	buf1:
 723 0000 00000000 		.space	50
 723      00000000 
 723      00000000 
 723      00000000 
 723      00000000 
 724 0032 0000     		.space	2
 727              	huart2:
 728 0034 00000000 		.space	136
 728      00000000 
 728      00000000 
 728      00000000 
 728      00000000 
 731              	hi2c1:
 732 00bc 00000000 		.space	84
 732      00000000 
 732      00000000 
 732      00000000 
 732      00000000 
 733              		.text
 734              	.Letext0:
 735              		.file 3 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 736              		.file 4 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 737              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 738              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 739              		.file 7 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/lib/gcc/arm-none-eabi/12.3.1/include/stdd
ARM GAS  /tmp/cc1V9zR5.s 			page 24


 740              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 741              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 742              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 743              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 744              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 745              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 746              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 747              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 748              		.file 16 "Core/Inc/ADS1115.hpp"
 749              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c_ex.h"
 750              		.file 18 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/string.h"
 751              		.file 19 "/opt/st/stm32cubeclt_1.17.0/GNU-tools-for-STM32/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/cc1V9zR5.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 main.cpp
     /tmp/cc1V9zR5.s:20     .text:00000000 $t
     /tmp/cc1V9zR5.s:25     .text:00000000 _ZL12MX_GPIO_Initv
     /tmp/cc1V9zR5.s:158    .text:00000098 $d
     /tmp/cc1V9zR5.s:165    .rodata.str1.4:00000000 $d
     /tmp/cc1V9zR5.s:169    .text:000000a0 $t
     /tmp/cc1V9zR5.s:175    .text:000000a0 _Z12print_serialf
     /tmp/cc1V9zR5.s:222    .text:000000d8 $d
     /tmp/cc1V9zR5.s:227    .text:000000e0 $t
     /tmp/cc1V9zR5.s:233    .text:000000e0 Error_Handler
     /tmp/cc1V9zR5.s:268    .text:000000e4 _ZL12MX_I2C1_Initv
     /tmp/cc1V9zR5.s:353    .text:00000140 $d
     /tmp/cc1V9zR5.s:360    .text:00000150 $t
     /tmp/cc1V9zR5.s:365    .text:00000150 _ZL19MX_USART2_UART_Initv
     /tmp/cc1V9zR5.s:427    .text:00000180 $d
     /tmp/cc1V9zR5.s:432    .text:00000188 $t
     /tmp/cc1V9zR5.s:438    .text:00000188 _Z18SystemClock_Configv
     /tmp/cc1V9zR5.s:584    .text:0000020c main
     /tmp/cc1V9zR5.s:706    .text:000002a8 $d
     /tmp/cc1V9zR5.s:722    .bss:00000000 buf1
     /tmp/cc1V9zR5.s:727    .bss:00000034 huart2
     /tmp/cc1V9zR5.s:731    .bss:000000bc hi2c1
     /tmp/cc1V9zR5.s:718    .bss:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_f2d
sprintf
strlen
HAL_UART_Transmit
HAL_Delay
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_d2f
HAL_Init
memcpy
_ZN2ks7ADS1115C1ENS_4ADDRE19__I2C_HandleTypeDef
_ZN2ks7ADS11158set_gainENS_4GAINE
_ZN2ks7ADS111513set_data_rateENS_9DATA_RATEE
_ZN2ks7ADS11157set_muxENS_3MUXE
_ZN2ks7ADS111512read_digitalENS_3MUXE
