Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Aug  3 11:17:53 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[5]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.842        0.000                      0                  256        0.137        0.000                      0                  256        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.842        0.000                      0                  256        0.137        0.000                      0                  256        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.842ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.416ns (23.228%)  route 4.680ns (76.772%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.525    10.863    R1/input_xt_stream_reg[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.332    11.195 r  R1/input_xt_stream[3]_i_1/O
                         net (fo=1, routed)           0.000    11.195    R1_n_13
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[3]/C
                         clock pessimism              0.179    87.991    
                         clock uncertainty           -0.035    87.956    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.081    88.037    input_xt_stream_reg[3]
  -------------------------------------------------------------------
                         required time                         88.037    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                 76.842    

Slack (MET) :             76.942ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.416ns (23.824%)  route 4.528ns (76.176%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.373    10.710    R1/input_xt_stream_reg[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.332    11.042 r  R1/input_xt_stream[4]_i_1/O
                         net (fo=1, routed)           0.000    11.042    R1_n_12
    SLICE_X40Y46         FDRE                                         r  input_xt_stream_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  input_xt_stream_reg[4]/C
                         clock pessimism              0.179    87.991    
                         clock uncertainty           -0.035    87.956    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.029    87.985    input_xt_stream_reg[4]
  -------------------------------------------------------------------
                         required time                         87.985    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 76.942    

Slack (MET) :             76.952ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.416ns (23.853%)  route 4.520ns (76.147%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.366    10.703    R1/input_xt_stream_reg[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.332    11.035 r  R1/input_xt_stream[5]_i_1/O
                         net (fo=1, routed)           0.000    11.035    R1_n_11
    SLICE_X40Y46         FDRE                                         r  input_xt_stream_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism              0.179    87.991    
                         clock uncertainty           -0.035    87.956    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    87.987    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         87.987    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                 76.952    

Slack (MET) :             77.000ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.416ns (23.864%)  route 4.518ns (76.136%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.363    10.700    R1/input_xt_stream_reg[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.332    11.032 r  R1/input_xt_stream[1]_i_1/O
                         net (fo=1, routed)           0.000    11.032    R1_n_15
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism              0.179    87.991    
                         clock uncertainty           -0.035    87.956    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.077    88.033    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         88.033    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 77.000    

Slack (MET) :             77.150ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.416ns (24.478%)  route 4.369ns (75.522%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.214    10.551    R1/input_xt_stream_reg[0]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.332    10.883 r  R1/input_xt_stream[2]_i_1/O
                         net (fo=1, routed)           0.000    10.883    R1_n_14
    SLICE_X42Y47         FDRE                                         r  input_xt_stream_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    87.813    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism              0.179    87.992    
                         clock uncertainty           -0.035    87.957    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.077    88.034    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                 77.150    

Slack (MET) :             77.164ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.416ns (24.520%)  route 4.359ns (75.480%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          1.204    10.541    R1/input_xt_stream_reg[0]
    SLICE_X42Y47         LUT4 (Prop_lut4_I1_O)        0.332    10.873 r  R1/input_xt_stream[0]_i_1/O
                         net (fo=1, routed)           0.000    10.873    R1_n_16
    SLICE_X42Y47         FDRE                                         r  input_xt_stream_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    87.813    clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  input_xt_stream_reg[0]/C
                         clock pessimism              0.179    87.992    
                         clock uncertainty           -0.035    87.957    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)        0.081    88.038    input_xt_stream_reg[0]
  -------------------------------------------------------------------
                         required time                         88.038    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                 77.164    

Slack (MET) :             77.342ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.416ns (25.536%)  route 4.129ns (74.464%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          0.974    10.312    R1/input_xt_stream_reg[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.332    10.644 r  R1/input_xt_stream[6]_i_1/O
                         net (fo=1, routed)           0.000    10.644    R1_n_10
    SLICE_X40Y47         FDRE                                         r  input_xt_stream_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    87.813    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  input_xt_stream_reg[6]/C
                         clock pessimism              0.179    87.992    
                         clock uncertainty           -0.035    87.957    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029    87.986    input_xt_stream_reg[6]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                 77.342    

Slack (MET) :             77.549ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.416ns (26.202%)  route 3.988ns (73.798%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 87.800 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          0.833    10.171    input_xt_stream[6]_i_2_n_1
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.332    10.503 r  num_xt_sampled[0]_i_1/O
                         net (fo=1, routed)           0.000    10.503    num_xt_sampled[0]_i_1_n_1
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.436    87.800    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[0]/C
                         clock pessimism              0.257    88.058    
                         clock uncertainty           -0.035    88.022    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.029    88.051    num_xt_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         88.051    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                 77.549    

Slack (MET) :             77.549ns  (required time - arrival time)
  Source:                 next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.416ns (26.193%)  route 3.990ns (73.807%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 87.800 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[2]/Q
                         net (fo=16, routed)          1.184     6.739    next_state_reg_n_1_[2]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.863 r  input_xt_stream[7]_i_16/O
                         net (fo=8, routed)           1.149     8.012    input_xt_stream[7]_i_16_n_1
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.150     8.162 r  input_xt_stream[6]_i_4/O
                         net (fo=1, routed)           0.821     8.983    input_xt_stream[6]_i_4_n_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.354     9.337 r  input_xt_stream[6]_i_2/O
                         net (fo=10, routed)          0.835    10.173    input_xt_stream[6]_i_2_n_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.332    10.505 r  num_xt_sampled[2]_i_1/O
                         net (fo=1, routed)           0.000    10.505    num_xt_sampled[2]_i_1_n_1
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.436    87.800    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[2]/C
                         clock pessimism              0.257    88.058    
                         clock uncertainty           -0.035    88.022    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.031    88.053    num_xt_sampled_reg[2]
  -------------------------------------------------------------------
                         required time                         88.053    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                 77.549    

Slack (MET) :             77.560ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            ks_kf_kt_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.208ns (23.565%)  route 3.918ns (76.435%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.566     5.110    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  keys_mem_address_reg[3]/Q
                         net (fo=13, routed)          0.852     6.418    keys_mem_address_reg__0[3]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.150     6.568 r  key_storage_mem[41][7]_i_2/O
                         net (fo=3, routed)           0.832     7.400    key_storage_mem[41][7]_i_2_n_1
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.326     7.726 r  n_0_115_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.995     8.721    R1/n_0_115_BUFG_inst_n_1
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  R1/Ks[23]_i_1/O
                         net (fo=57, routed)          0.852     9.697    R1/keys_mem_address_reg[6][0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.152     9.849 r  R1/ks_kf_kt_valid_i_1/O
                         net (fo=1, routed)           0.387    10.236    R1_n_25
    SLICE_X41Y47         FDRE                                         r  ks_kf_kt_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    87.813    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  ks_kf_kt_valid_reg/C
                         clock pessimism              0.273    88.086    
                         clock uncertainty           -0.035    88.051    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.255    87.796    ks_kf_kt_valid_reg
  -------------------------------------------------------------------
                         required time                         87.796    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                 77.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.460%)  route 0.339ns (64.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  current_state_reg[2]/Q
                         net (fo=1, routed)           0.339     1.947    current_state_reg_n_1_[2]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  FSM_output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.992    FSM_output[2]_i_1_n_1
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.830     1.980    clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[2]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.856    FSM_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 R1/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  R1/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Clock_Count_reg[1]/Q
                         net (fo=7, routed)           0.088     1.696    R1/r_Clock_Count_reg_n_1_[1]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.741 r  R1/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.741    R1/r_Clock_Count[4]_i_1_n_1
    SLICE_X38Y44         FDRE                                         r  R1/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  R1/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.121     1.601    R1/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  num_xt_sampled_reg[2]/Q
                         net (fo=5, routed)           0.099     1.705    num_xt_sampled__0[2]
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.045     1.750 r  FSM_output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    FSM_output[0]_i_1_n_1
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.830     1.980    clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[0]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.600    FSM_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Kf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.575%)  route 0.312ns (57.425%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Kf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Kf_reg[23]/Q
                         net (fo=2, routed)           0.169     1.778    pi_5[2]
    SLICE_X43Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  next_state[2]_i_5/O
                         net (fo=1, routed)           0.142     1.965    next_state[2]_i_5_n_1
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.010    next_state[2]
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     1.827    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 num_xt_sampled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            FSM_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  num_xt_sampled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  num_xt_sampled_reg[0]/Q
                         net (fo=7, routed)           0.142     1.749    num_xt_sampled__0[0]
    SLICE_X38Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  FSM_output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    FSM_output[1]_i_1_n_1
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.830     1.980    clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[1]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120     1.599    FSM_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 R1/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.501%)  route 0.121ns (39.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  R1/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.121     1.729    R1/r_Bit_Index_reg_n_1_[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.774 r  R1/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    R1/r_Rx_Byte[4]_i_1_n_1
    SLICE_X41Y45         FDRE                                         r  R1/r_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.982    R1/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  R1/r_Rx_Byte_reg[4]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.572    R1/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 R1/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.305%)  route 0.122ns (39.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  R1/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.122     1.730    R1/r_Bit_Index_reg_n_1_[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  R1/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    R1/r_Rx_Byte[3]_i_1_n_1
    SLICE_X41Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.982    R1/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     1.571    R1/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[43][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.190%)  route 0.152ns (51.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  R1/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[4]/Q
                         net (fo=9, routed)           0.152     1.759    r_Rx_Byte[4]
    SLICE_X38Y46         FDRE                                         r  key_storage_mem_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  key_storage_mem_reg[43][4]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.052     1.554    key_storage_mem_reg[43][4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FSM_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  FSM_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  FSM_output_reg[0]/Q
                         net (fo=2, routed)           0.121     1.751    FSM_output[0]
    SLICE_X38Y53         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.829     1.979    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.059     1.540    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.892%)  route 0.166ns (47.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  input_xt_stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[4]/Q
                         net (fo=2, routed)           0.166     1.773    R1/input_xt_stream_reg[7]_0[4]
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  R1/input_xt_stream[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    R1_n_13
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  input_xt_stream_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     1.604    input_xt_stream_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X38Y52   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X38Y52   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X38Y52   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y50   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y49   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y50   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X42Y50   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X41Y48   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y49   Kf_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X38Y52   FSM_output_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X38Y52   FSM_output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X38Y52   FSM_output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y50   Kf_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y50   Kf_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X42Y50   Kf_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X41Y48   Kf_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y49   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X41Y49   Kf_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X40Y50   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y52   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   Kf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Kf_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y49   Kf_reg[15]/C



