<profile>

<section name = "Vitis HLS Report for 'Self_attention'" level="0">
<item name = "Date">Tue Sep  5 11:41:19 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.844 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57673, 57673, 0.577 ms, 0.577 ms, 57673, 57673, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298">Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, 772, 772, 7.720 us, 7.720 us, 772, 772, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387">Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, 146, 146, 1.460 us, 1.460 us, 146, 146, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395">Self_attention_Pipeline_VITIS_LOOP_77_1, 14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
<column name="grp_gemm_systolic_array_attn_fu_400">gemm_systolic_array_attn, 658, 658, 6.580 us, 6.580 us, 658, 658, no</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416">Self_attention_Pipeline_l_norm_i2_l_j1, 156, 156, 1.560 us, 1.560 us, 156, 156, no</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428">Self_attention_Pipeline_l_update_i4_l_j3, 169, 169, 1.690 us, 1.690 us, 169, 169, no</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441">Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, 770, 770, 7.700 us, 7.700 us, 770, 770, no</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_449">Self_attention_Pipeline_l_j2, 63, 63, 0.630 us, 0.630 us, 63, 63, no</column>
<column name="grp_gemm_systolic_array_cont_fu_463">gemm_systolic_array_cont, 862, 862, 8.620 us, 8.620 us, 862, 862, no</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479">Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, 772, 772, 7.720 us, 7.720 us, 772, 772, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_h_0_h">57672, 57672, 4806, -, -, 12, no</column>
<column name=" + l_exp_sum_i3">804, 804, 67, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 39, 28438, 28348, -</column>
<column name="Memory">28, -, 320, 118, 0</column>
<column name="Multiplexer">-, -, -, 1729, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">10, 17, 27, 56, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441">Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, 0, 0, 34, 162, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387">Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, 0, 0, 27, 157, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395">Self_attention_Pipeline_VITIS_LOOP_77_1, 0, 0, 6, 49, 0</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_449">Self_attention_Pipeline_l_j2, 0, 7, 940, 1333, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479">Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, 0, 0, 197, 259, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298">Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, 0, 0, 185, 393, 0</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416">Self_attention_Pipeline_l_norm_i2_l_j1, 0, 0, 888, 1406, 0</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428">Self_attention_Pipeline_l_update_i4_l_j3, 0, 0, 938, 1000, 0</column>
<column name="grp_gemm_systolic_array_attn_fu_400">gemm_systolic_array_attn, 0, 16, 12601, 11873, 0</column>
<column name="grp_gemm_systolic_array_cont_fu_463">gemm_systolic_array_cont, 0, 16, 12622, 11716, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Q_h_V_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="Q_h_V_1_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="Q_h_V_2_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="Q_h_V_3_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="K_h_V_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="K_h_V_1_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="K_h_V_2_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="K_h_V_3_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="V_h_V_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="V_h_V_1_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="V_h_V_2_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="V_h_V_3_U">Self_attention_Q_h_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="inp_sumRow_U">Self_attention_inp_sumRow_RAM_AUTO_1R1W, 0, 32, 6, 0, 12, 32, 1, 384</column>
<column name="outp_V_U">Self_attention_outp_V_RAM_AUTO_1R1W, 0, 48, 14, 0, 36, 24, 1, 864</column>
<column name="outp_V_1_U">Self_attention_outp_V_RAM_AUTO_1R1W, 0, 48, 14, 0, 36, 24, 1, 864</column>
<column name="outp_V_2_U">Self_attention_outp_V_RAM_AUTO_1R1W, 0, 48, 14, 0, 36, 24, 1, 864</column>
<column name="outp_V_3_U">Self_attention_outp_V_RAM_AUTO_1R1W, 0, 48, 14, 0, 36, 24, 1, 864</column>
<column name="v100_U">Self_attention_v100_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v100_1_U">Self_attention_v100_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v100_2_U">Self_attention_v100_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v100_3_U">Self_attention_v100_RAM_AUTO_1R1W, 2, 0, 0, 0, 36, 32, 1, 1152</column>
<column name="v101_V_U">Self_attention_v101_V_RAM_AUTO_1R1W, 0, 24, 14, 0, 36, 24, 1, 864</column>
<column name="v101_V_1_U">Self_attention_v101_V_RAM_AUTO_1R1W, 0, 24, 14, 0, 36, 24, 1, 864</column>
<column name="v101_V_2_U">Self_attention_v101_V_RAM_AUTO_1R1W, 0, 24, 14, 0, 36, 24, 1, 864</column>
<column name="v101_V_3_U">Self_attention_v101_V_RAM_AUTO_1R1W, 0, 24, 14, 0, 36, 24, 1, 864</column>
<column name="v102_V_U">Self_attention_v102_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="v102_V_1_U">Self_attention_v102_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="v102_V_2_U">Self_attention_v102_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 24, 1, 4608</column>
<column name="v102_V_3_U">Self_attention_v102_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 192, 24, 1, 4608</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln140_fu_526_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln80_fu_547_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln83_fu_597_p2">-, 0, 0, 14, 6, 6</column>
<column name="icmp_ln140_fu_520_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln80_fu_541_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_attn_fu_400_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_attn_fu_400_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_cont_fu_463_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_gemm_systolic_array_cont_fu_463_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="K_h_V_1_address0">14, 3, 8, 24</column>
<column name="K_h_V_1_ce0">14, 3, 1, 3</column>
<column name="K_h_V_1_we0">9, 2, 1, 2</column>
<column name="K_h_V_2_address0">14, 3, 8, 24</column>
<column name="K_h_V_2_ce0">14, 3, 1, 3</column>
<column name="K_h_V_2_we0">9, 2, 1, 2</column>
<column name="K_h_V_3_address0">14, 3, 8, 24</column>
<column name="K_h_V_3_ce0">14, 3, 1, 3</column>
<column name="K_h_V_3_we0">9, 2, 1, 2</column>
<column name="K_h_V_address0">14, 3, 8, 24</column>
<column name="K_h_V_ce0">14, 3, 1, 3</column>
<column name="K_h_V_we0">9, 2, 1, 2</column>
<column name="Q_h_V_1_address0">14, 3, 8, 24</column>
<column name="Q_h_V_1_ce0">14, 3, 1, 3</column>
<column name="Q_h_V_1_we0">9, 2, 1, 2</column>
<column name="Q_h_V_2_address0">14, 3, 8, 24</column>
<column name="Q_h_V_2_ce0">14, 3, 1, 3</column>
<column name="Q_h_V_2_we0">9, 2, 1, 2</column>
<column name="Q_h_V_3_address0">14, 3, 8, 24</column>
<column name="Q_h_V_3_ce0">14, 3, 1, 3</column>
<column name="Q_h_V_3_we0">9, 2, 1, 2</column>
<column name="Q_h_V_address0">14, 3, 8, 24</column>
<column name="Q_h_V_ce0">14, 3, 1, 3</column>
<column name="Q_h_V_we0">9, 2, 1, 2</column>
<column name="V_h_V_1_address0">14, 3, 8, 24</column>
<column name="V_h_V_1_ce0">14, 3, 1, 3</column>
<column name="V_h_V_1_we0">9, 2, 1, 2</column>
<column name="V_h_V_2_address0">14, 3, 8, 24</column>
<column name="V_h_V_2_ce0">14, 3, 1, 3</column>
<column name="V_h_V_2_we0">9, 2, 1, 2</column>
<column name="V_h_V_3_address0">14, 3, 8, 24</column>
<column name="V_h_V_3_ce0">14, 3, 1, 3</column>
<column name="V_h_V_3_we0">9, 2, 1, 2</column>
<column name="V_h_V_address0">14, 3, 8, 24</column>
<column name="V_h_V_ce0">14, 3, 1, 3</column>
<column name="V_h_V_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="grp_fu_653_ce">9, 2, 1, 2</column>
<column name="grp_fu_657_ce">9, 2, 1, 2</column>
<column name="grp_fu_661_ce">9, 2, 1, 2</column>
<column name="grp_fu_665_ce">9, 2, 1, 2</column>
<column name="h_fu_154">9, 2, 4, 8</column>
<column name="i3_reg_286">9, 2, 4, 8</column>
<column name="inp_sumRow_address0">25, 5, 4, 20</column>
<column name="inp_sumRow_ce0">25, 5, 1, 5</column>
<column name="inp_sumRow_d0">14, 3, 32, 96</column>
<column name="inp_sumRow_we0">14, 3, 1, 3</column>
<column name="outp_V_1_address0">20, 4, 6, 24</column>
<column name="outp_V_1_ce0">20, 4, 1, 4</column>
<column name="outp_V_1_ce1">9, 2, 1, 2</column>
<column name="outp_V_1_d0">14, 3, 24, 72</column>
<column name="outp_V_1_we0">14, 3, 1, 3</column>
<column name="outp_V_2_address0">20, 4, 6, 24</column>
<column name="outp_V_2_ce0">20, 4, 1, 4</column>
<column name="outp_V_2_ce1">9, 2, 1, 2</column>
<column name="outp_V_2_d0">14, 3, 24, 72</column>
<column name="outp_V_2_we0">14, 3, 1, 3</column>
<column name="outp_V_3_address0">20, 4, 6, 24</column>
<column name="outp_V_3_ce0">20, 4, 1, 4</column>
<column name="outp_V_3_ce1">9, 2, 1, 2</column>
<column name="outp_V_3_d0">14, 3, 24, 72</column>
<column name="outp_V_3_we0">14, 3, 1, 3</column>
<column name="outp_V_address0">20, 4, 6, 24</column>
<column name="outp_V_ce0">20, 4, 1, 4</column>
<column name="outp_V_ce1">9, 2, 1, 2</column>
<column name="outp_V_d0">14, 3, 24, 72</column>
<column name="outp_V_we0">14, 3, 1, 3</column>
<column name="v100_1_address0">20, 4, 6, 24</column>
<column name="v100_1_ce0">20, 4, 1, 4</column>
<column name="v100_1_ce1">9, 2, 1, 2</column>
<column name="v100_1_d0">14, 3, 32, 96</column>
<column name="v100_1_we0">14, 3, 1, 3</column>
<column name="v100_2_address0">20, 4, 6, 24</column>
<column name="v100_2_ce0">20, 4, 1, 4</column>
<column name="v100_2_ce1">9, 2, 1, 2</column>
<column name="v100_2_d0">14, 3, 32, 96</column>
<column name="v100_2_we0">14, 3, 1, 3</column>
<column name="v100_3_address0">20, 4, 6, 24</column>
<column name="v100_3_ce0">20, 4, 1, 4</column>
<column name="v100_3_ce1">9, 2, 1, 2</column>
<column name="v100_3_d0">14, 3, 32, 96</column>
<column name="v100_3_we0">14, 3, 1, 3</column>
<column name="v100_address0">20, 4, 6, 24</column>
<column name="v100_ce0">20, 4, 1, 4</column>
<column name="v100_ce1">9, 2, 1, 2</column>
<column name="v100_d0">14, 3, 32, 96</column>
<column name="v100_we0">14, 3, 1, 3</column>
<column name="v101_V_1_address0">14, 3, 6, 18</column>
<column name="v101_V_1_ce0">14, 3, 1, 3</column>
<column name="v101_V_1_we0">9, 2, 1, 2</column>
<column name="v101_V_2_address0">14, 3, 6, 18</column>
<column name="v101_V_2_ce0">14, 3, 1, 3</column>
<column name="v101_V_2_we0">9, 2, 1, 2</column>
<column name="v101_V_3_address0">14, 3, 6, 18</column>
<column name="v101_V_3_ce0">14, 3, 1, 3</column>
<column name="v101_V_3_we0">9, 2, 1, 2</column>
<column name="v101_V_address0">14, 3, 6, 18</column>
<column name="v101_V_ce0">14, 3, 1, 3</column>
<column name="v101_V_we0">9, 2, 1, 2</column>
<column name="v102_V_1_address0">20, 4, 8, 32</column>
<column name="v102_V_1_ce0">20, 4, 1, 4</column>
<column name="v102_V_1_ce1">9, 2, 1, 2</column>
<column name="v102_V_1_d0">14, 3, 24, 72</column>
<column name="v102_V_1_we0">14, 3, 1, 3</column>
<column name="v102_V_2_address0">20, 4, 8, 32</column>
<column name="v102_V_2_ce0">20, 4, 1, 4</column>
<column name="v102_V_2_ce1">9, 2, 1, 2</column>
<column name="v102_V_2_d0">14, 3, 24, 72</column>
<column name="v102_V_2_we0">14, 3, 1, 3</column>
<column name="v102_V_3_address0">20, 4, 8, 32</column>
<column name="v102_V_3_ce0">20, 4, 1, 4</column>
<column name="v102_V_3_ce1">9, 2, 1, 2</column>
<column name="v102_V_3_d0">14, 3, 24, 72</column>
<column name="v102_V_3_we0">14, 3, 1, 3</column>
<column name="v102_V_address0">20, 4, 8, 32</column>
<column name="v102_V_ce0">20, 4, 1, 4</column>
<column name="v102_V_ce1">9, 2, 1, 2</column>
<column name="v102_V_d0">14, 3, 24, 72</column>
<column name="v102_V_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln140_reg_614">4, 0, 4, 0</column>
<column name="add_ln80_reg_628">4, 0, 4, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_attn_fu_400_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_attn_fu_400_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_cont_fu_463_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_gemm_systolic_array_cont_fu_463_ap_ready">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_j2_fu_449_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gemm_systolic_array_attn_fu_400_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gemm_systolic_array_cont_fu_463_ap_start_reg">1, 0, 1, 0</column>
<column name="h_fu_154">4, 0, 4, 0</column>
<column name="i3_reg_286">4, 0, 4, 0</column>
<column name="inp_sumRow_load_reg_638">32, 0, 32, 0</column>
<column name="sub_ln83_reg_648">4, 0, 6, 2</column>
<column name="tmp_s_reg_619">4, 0, 10, 6</column>
<column name="trunc_ln80_reg_643">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1468_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1468_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1468_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1468_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1472_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1472_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1472_p_opcode">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1472_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1472_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1476_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1476_p_din1">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1476_p_dout0">in, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1476_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1480_p_din0">out, 32, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1480_p_dout0">in, 64, ap_ctrl_hs, Self_attention, return value</column>
<column name="grp_fu_1480_p_ce">out, 1, ap_ctrl_hs, Self_attention, return value</column>
<column name="v87_0_address0">out, 10, ap_memory, v87_0, array</column>
<column name="v87_0_ce0">out, 1, ap_memory, v87_0, array</column>
<column name="v87_0_q0">in, 24, ap_memory, v87_0, array</column>
<column name="v87_1_address0">out, 10, ap_memory, v87_1, array</column>
<column name="v87_1_ce0">out, 1, ap_memory, v87_1, array</column>
<column name="v87_1_q0">in, 24, ap_memory, v87_1, array</column>
<column name="v87_2_address0">out, 10, ap_memory, v87_2, array</column>
<column name="v87_2_ce0">out, 1, ap_memory, v87_2, array</column>
<column name="v87_2_q0">in, 24, ap_memory, v87_2, array</column>
<column name="v87_3_address0">out, 10, ap_memory, v87_3, array</column>
<column name="v87_3_ce0">out, 1, ap_memory, v87_3, array</column>
<column name="v87_3_q0">in, 24, ap_memory, v87_3, array</column>
<column name="v87_4_address0">out, 10, ap_memory, v87_4, array</column>
<column name="v87_4_ce0">out, 1, ap_memory, v87_4, array</column>
<column name="v87_4_q0">in, 24, ap_memory, v87_4, array</column>
<column name="v87_5_address0">out, 10, ap_memory, v87_5, array</column>
<column name="v87_5_ce0">out, 1, ap_memory, v87_5, array</column>
<column name="v87_5_q0">in, 24, ap_memory, v87_5, array</column>
<column name="v87_6_address0">out, 10, ap_memory, v87_6, array</column>
<column name="v87_6_ce0">out, 1, ap_memory, v87_6, array</column>
<column name="v87_6_q0">in, 24, ap_memory, v87_6, array</column>
<column name="v87_7_address0">out, 10, ap_memory, v87_7, array</column>
<column name="v87_7_ce0">out, 1, ap_memory, v87_7, array</column>
<column name="v87_7_q0">in, 24, ap_memory, v87_7, array</column>
<column name="v87_8_address0">out, 10, ap_memory, v87_8, array</column>
<column name="v87_8_ce0">out, 1, ap_memory, v87_8, array</column>
<column name="v87_8_q0">in, 24, ap_memory, v87_8, array</column>
<column name="v87_9_address0">out, 10, ap_memory, v87_9, array</column>
<column name="v87_9_ce0">out, 1, ap_memory, v87_9, array</column>
<column name="v87_9_q0">in, 24, ap_memory, v87_9, array</column>
<column name="v87_10_address0">out, 10, ap_memory, v87_10, array</column>
<column name="v87_10_ce0">out, 1, ap_memory, v87_10, array</column>
<column name="v87_10_q0">in, 24, ap_memory, v87_10, array</column>
<column name="v87_11_address0">out, 10, ap_memory, v87_11, array</column>
<column name="v87_11_ce0">out, 1, ap_memory, v87_11, array</column>
<column name="v87_11_q0">in, 24, ap_memory, v87_11, array</column>
<column name="v88_0_address0">out, 10, ap_memory, v88_0, array</column>
<column name="v88_0_ce0">out, 1, ap_memory, v88_0, array</column>
<column name="v88_0_q0">in, 24, ap_memory, v88_0, array</column>
<column name="v88_1_address0">out, 10, ap_memory, v88_1, array</column>
<column name="v88_1_ce0">out, 1, ap_memory, v88_1, array</column>
<column name="v88_1_q0">in, 24, ap_memory, v88_1, array</column>
<column name="v88_2_address0">out, 10, ap_memory, v88_2, array</column>
<column name="v88_2_ce0">out, 1, ap_memory, v88_2, array</column>
<column name="v88_2_q0">in, 24, ap_memory, v88_2, array</column>
<column name="v88_3_address0">out, 10, ap_memory, v88_3, array</column>
<column name="v88_3_ce0">out, 1, ap_memory, v88_3, array</column>
<column name="v88_3_q0">in, 24, ap_memory, v88_3, array</column>
<column name="v88_4_address0">out, 10, ap_memory, v88_4, array</column>
<column name="v88_4_ce0">out, 1, ap_memory, v88_4, array</column>
<column name="v88_4_q0">in, 24, ap_memory, v88_4, array</column>
<column name="v88_5_address0">out, 10, ap_memory, v88_5, array</column>
<column name="v88_5_ce0">out, 1, ap_memory, v88_5, array</column>
<column name="v88_5_q0">in, 24, ap_memory, v88_5, array</column>
<column name="v88_6_address0">out, 10, ap_memory, v88_6, array</column>
<column name="v88_6_ce0">out, 1, ap_memory, v88_6, array</column>
<column name="v88_6_q0">in, 24, ap_memory, v88_6, array</column>
<column name="v88_7_address0">out, 10, ap_memory, v88_7, array</column>
<column name="v88_7_ce0">out, 1, ap_memory, v88_7, array</column>
<column name="v88_7_q0">in, 24, ap_memory, v88_7, array</column>
<column name="v88_8_address0">out, 10, ap_memory, v88_8, array</column>
<column name="v88_8_ce0">out, 1, ap_memory, v88_8, array</column>
<column name="v88_8_q0">in, 24, ap_memory, v88_8, array</column>
<column name="v88_9_address0">out, 10, ap_memory, v88_9, array</column>
<column name="v88_9_ce0">out, 1, ap_memory, v88_9, array</column>
<column name="v88_9_q0">in, 24, ap_memory, v88_9, array</column>
<column name="v88_10_address0">out, 10, ap_memory, v88_10, array</column>
<column name="v88_10_ce0">out, 1, ap_memory, v88_10, array</column>
<column name="v88_10_q0">in, 24, ap_memory, v88_10, array</column>
<column name="v88_11_address0">out, 10, ap_memory, v88_11, array</column>
<column name="v88_11_ce0">out, 1, ap_memory, v88_11, array</column>
<column name="v88_11_q0">in, 24, ap_memory, v88_11, array</column>
<column name="v89_0_address0">out, 10, ap_memory, v89_0, array</column>
<column name="v89_0_ce0">out, 1, ap_memory, v89_0, array</column>
<column name="v89_0_q0">in, 24, ap_memory, v89_0, array</column>
<column name="v89_1_address0">out, 10, ap_memory, v89_1, array</column>
<column name="v89_1_ce0">out, 1, ap_memory, v89_1, array</column>
<column name="v89_1_q0">in, 24, ap_memory, v89_1, array</column>
<column name="v89_2_address0">out, 10, ap_memory, v89_2, array</column>
<column name="v89_2_ce0">out, 1, ap_memory, v89_2, array</column>
<column name="v89_2_q0">in, 24, ap_memory, v89_2, array</column>
<column name="v89_3_address0">out, 10, ap_memory, v89_3, array</column>
<column name="v89_3_ce0">out, 1, ap_memory, v89_3, array</column>
<column name="v89_3_q0">in, 24, ap_memory, v89_3, array</column>
<column name="v89_4_address0">out, 10, ap_memory, v89_4, array</column>
<column name="v89_4_ce0">out, 1, ap_memory, v89_4, array</column>
<column name="v89_4_q0">in, 24, ap_memory, v89_4, array</column>
<column name="v89_5_address0">out, 10, ap_memory, v89_5, array</column>
<column name="v89_5_ce0">out, 1, ap_memory, v89_5, array</column>
<column name="v89_5_q0">in, 24, ap_memory, v89_5, array</column>
<column name="v89_6_address0">out, 10, ap_memory, v89_6, array</column>
<column name="v89_6_ce0">out, 1, ap_memory, v89_6, array</column>
<column name="v89_6_q0">in, 24, ap_memory, v89_6, array</column>
<column name="v89_7_address0">out, 10, ap_memory, v89_7, array</column>
<column name="v89_7_ce0">out, 1, ap_memory, v89_7, array</column>
<column name="v89_7_q0">in, 24, ap_memory, v89_7, array</column>
<column name="v89_8_address0">out, 10, ap_memory, v89_8, array</column>
<column name="v89_8_ce0">out, 1, ap_memory, v89_8, array</column>
<column name="v89_8_q0">in, 24, ap_memory, v89_8, array</column>
<column name="v89_9_address0">out, 10, ap_memory, v89_9, array</column>
<column name="v89_9_ce0">out, 1, ap_memory, v89_9, array</column>
<column name="v89_9_q0">in, 24, ap_memory, v89_9, array</column>
<column name="v89_10_address0">out, 10, ap_memory, v89_10, array</column>
<column name="v89_10_ce0">out, 1, ap_memory, v89_10, array</column>
<column name="v89_10_q0">in, 24, ap_memory, v89_10, array</column>
<column name="v89_11_address0">out, 10, ap_memory, v89_11, array</column>
<column name="v89_11_ce0">out, 1, ap_memory, v89_11, array</column>
<column name="v89_11_q0">in, 24, ap_memory, v89_11, array</column>
<column name="v90_0_address0">out, 10, ap_memory, v90_0, array</column>
<column name="v90_0_ce0">out, 1, ap_memory, v90_0, array</column>
<column name="v90_0_we0">out, 1, ap_memory, v90_0, array</column>
<column name="v90_0_d0">out, 24, ap_memory, v90_0, array</column>
<column name="v90_1_address0">out, 10, ap_memory, v90_1, array</column>
<column name="v90_1_ce0">out, 1, ap_memory, v90_1, array</column>
<column name="v90_1_we0">out, 1, ap_memory, v90_1, array</column>
<column name="v90_1_d0">out, 24, ap_memory, v90_1, array</column>
<column name="v90_2_address0">out, 10, ap_memory, v90_2, array</column>
<column name="v90_2_ce0">out, 1, ap_memory, v90_2, array</column>
<column name="v90_2_we0">out, 1, ap_memory, v90_2, array</column>
<column name="v90_2_d0">out, 24, ap_memory, v90_2, array</column>
<column name="v90_3_address0">out, 10, ap_memory, v90_3, array</column>
<column name="v90_3_ce0">out, 1, ap_memory, v90_3, array</column>
<column name="v90_3_we0">out, 1, ap_memory, v90_3, array</column>
<column name="v90_3_d0">out, 24, ap_memory, v90_3, array</column>
<column name="v90_4_address0">out, 10, ap_memory, v90_4, array</column>
<column name="v90_4_ce0">out, 1, ap_memory, v90_4, array</column>
<column name="v90_4_we0">out, 1, ap_memory, v90_4, array</column>
<column name="v90_4_d0">out, 24, ap_memory, v90_4, array</column>
<column name="v90_5_address0">out, 10, ap_memory, v90_5, array</column>
<column name="v90_5_ce0">out, 1, ap_memory, v90_5, array</column>
<column name="v90_5_we0">out, 1, ap_memory, v90_5, array</column>
<column name="v90_5_d0">out, 24, ap_memory, v90_5, array</column>
<column name="v90_6_address0">out, 10, ap_memory, v90_6, array</column>
<column name="v90_6_ce0">out, 1, ap_memory, v90_6, array</column>
<column name="v90_6_we0">out, 1, ap_memory, v90_6, array</column>
<column name="v90_6_d0">out, 24, ap_memory, v90_6, array</column>
<column name="v90_7_address0">out, 10, ap_memory, v90_7, array</column>
<column name="v90_7_ce0">out, 1, ap_memory, v90_7, array</column>
<column name="v90_7_we0">out, 1, ap_memory, v90_7, array</column>
<column name="v90_7_d0">out, 24, ap_memory, v90_7, array</column>
<column name="v90_8_address0">out, 10, ap_memory, v90_8, array</column>
<column name="v90_8_ce0">out, 1, ap_memory, v90_8, array</column>
<column name="v90_8_we0">out, 1, ap_memory, v90_8, array</column>
<column name="v90_8_d0">out, 24, ap_memory, v90_8, array</column>
<column name="v90_9_address0">out, 10, ap_memory, v90_9, array</column>
<column name="v90_9_ce0">out, 1, ap_memory, v90_9, array</column>
<column name="v90_9_we0">out, 1, ap_memory, v90_9, array</column>
<column name="v90_9_d0">out, 24, ap_memory, v90_9, array</column>
<column name="v90_10_address0">out, 10, ap_memory, v90_10, array</column>
<column name="v90_10_ce0">out, 1, ap_memory, v90_10, array</column>
<column name="v90_10_we0">out, 1, ap_memory, v90_10, array</column>
<column name="v90_10_d0">out, 24, ap_memory, v90_10, array</column>
<column name="v90_11_address0">out, 10, ap_memory, v90_11, array</column>
<column name="v90_11_ce0">out, 1, ap_memory, v90_11, array</column>
<column name="v90_11_we0">out, 1, ap_memory, v90_11, array</column>
<column name="v90_11_d0">out, 24, ap_memory, v90_11, array</column>
</table>
</item>
</section>
</profile>
