"use strict";
let vhdlexamples=[
  {title: "Default example",descript:"VHDL Default template", code: "%%PUBLIC%%default.vhdl%%"},
  {title: "Default unsigned",descript:"VHDL Unsigned template", code: "%%PUBLIC%%default_unsigned.vhdl%%"},
  {title: "Simple counter",descript:"VHDL Simple counter", code: "%%PUBLIC%%simplecounter.vhdl%%"},
  {title: "Another counter",descript:"VHDL Simple counter", code: "%%PUBLIC%%simplecounter2.vhdl%%"},
  {title: "Dice & roulette",descript:"VHDL Dice and roulette using counters", code: "%%PUBLIC%%rouldice.vhdl%%"},
  {title: "Limited counter",descript:"Counter with upper and bottom limits", code: "%%PRIVATE%%counter.vhdl%%"},
  {title: "PIPO shift register",descript:"PIPO Shift Register: Parallel Input, Parallel Output", code: "%%PRIVATE%%pipo.vhdl%%"},
  {title: "Temporizador",descript:"Temporizador de cuenta atr√°s", code: "%%PRIVATE%%temporizador.vhdl%%"},
];
let verilogexamples=[
  {title: "Choose",descript:"", code: ""},
  {title: "Default example",descript:"Verilog Default template", code: "%%PUBLIC%%default.v%%"},
];
let vhdlexecises=[
  {title: "Limited counter",descript:"Elaborated counter", code: "%%PRIVATE%%counter.vhdl%%"},
  {title: "PIPO shift register",descript:"PIPO Shift Register: Parallel Input, Parallel Output", code: "%%PRIVATE%%pipo.vhdl%%"},
];
