VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/adder_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: adder_dup

# Loading Architecture Description
# Loading Architecture Description took 0.38 seconds (max_rss 78.9 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: adder_dup.net
Circuit placement file: adder_dup.place
Circuit routing file: adder_dup.route
Circuit SDC file: adder_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 6.92 seconds (max_rss 952.4 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/adder_dup.blif
# Load circuit
# Load circuit took 0.01 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 639
    .input :     256
    .output:     129
    6-LUT  :     254
  Nets  : 510
    Avg Fanout:     2.3
    Max Fanout:     4.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1675
  Timing Graph Edges: 2201
  Timing Graph Levels: 104
# Build Timing Graph took 0.00 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'adder_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/adder_dup.blif'.

After removing unused inputs...
	total blocks: 639, total nets: 510, total inputs: 256, total outputs: 129
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    25/639       3%                            2     7 x 5     
    50/639       7%                            3     7 x 5     
    75/639      11%                            4     8 x 6     
   100/639      15%                            5     8 x 6     
   125/639      19%                            7     9 x 7     
   150/639      23%                            8     9 x 7     
   175/639      27%                            9     9 x 7     
   200/639      31%                           11    10 x 7     
   225/639      35%                           12    10 x 7     
   250/639      39%                           14    11 x 8     
   275/639      43%                           34    12 x 9     
   300/639      46%                           59    15 x 11    
   325/639      50%                           84    19 x 14    
   350/639      54%                          109    22 x 16    
   375/639      58%                          134    26 x 19    
   400/639      62%                          159    30 x 22    
   425/639      66%                          184    33 x 24    
   450/639      70%                          209    36 x 27    
   475/639      74%                          234    40 x 30    
   500/639      78%                          259    44 x 33    
   525/639      82%                          284    47 x 35    
   550/639      86%                          309    51 x 38    
   575/639      89%                          334    55 x 41    
   600/639      93%                          359    58 x 43    
   625/639      97%                          384    62 x 46    
Incr Slack updates 1 in 1.2243e-05 sec
Full Max Req/Worst Slack updates 1 in 3.627e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.3394e-05 sec
FPGA sized to 64 x 47 (auto)
Device Utilization: 0.07 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        385                               0.335065                     0.664935   
       PLL          0                                      0                            0   
       LAB         14                                43.8571                      16.0714   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 29 out of 510 nets, 481 nets not absorbed.

Netlist conversion complete.

# Packing took 0.67 seconds (max_rss 952.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'adder_dup.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.041974 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 979.4 MiB, delta_rss +26.9 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 385
   pad       : 385
    inpad    : 256
    outpad   : 129
  LAB        : 14
   alm       : 128
    lut      : 254
     lut6    : 254
      lut    : 254

# Create Device
## Build Device Grid
FPGA sized to 64 x 47: 3008 grid tiles (auto)

Resource usage...
	Netlist
		385	blocks of type: io
	Architecture
		388	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		14	blocks of type: LAB
	Architecture
		2322	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		20	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		129	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		5	blocks of type: M144K

Device Utilization: 0.07 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 979.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:379412
OPIN->CHANX/CHANY edge count before creating direct connections: 1948240
OPIN->CHANX/CHANY edge count after creating direct connections: 2055330
CHAN->CHAN type edge count:5575672
## Build routing resource graph took 4.82 seconds (max_rss 1222.4 MiB, delta_rss +242.8 MiB)
  RR Graph Nodes: 811214
  RR Graph Edges: 8010414
# Create Device took 4.91 seconds (max_rss 1222.4 MiB, delta_rss +242.8 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 25.72 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 25.72 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 12.50 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 12.51 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)

There are 743 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 18202

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 72.8073 td_cost: 3.04702e-07
Initial placement estimated Critical Path Delay (CPD): 27.7873 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2261.15 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -27.7873 ns

Initial placement estimated setup slack histogram:
[ -2.8e-08: -2.6e-08) 21 ( 16.3%) |************************************************
[ -2.6e-08: -2.3e-08)  5 (  3.9%) |***********
[ -2.3e-08: -2.1e-08) 13 ( 10.1%) |******************************
[ -2.1e-08: -1.9e-08) 12 (  9.3%) |***************************
[ -1.9e-08: -1.7e-08) 15 ( 11.6%) |**********************************
[ -1.7e-08: -1.5e-08) 14 ( 10.9%) |********************************
[ -1.5e-08: -1.3e-08) 14 ( 10.9%) |********************************
[ -1.3e-08: -1.1e-08) 13 ( 10.1%) |******************************
[ -1.1e-08: -8.3e-09) 17 ( 13.2%) |***************************************
[ -8.3e-09: -6.2e-09)  5 (  3.9%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1468
Warning 5: Starting t: 126 of 399 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.0e-04   0.969      64.55 2.7423e-07  27.184  -2.24e+03  -27.184   0.544  0.0162   63.0     1.00      1468  0.200
   2    0.0 3.8e-04   0.957      58.64 2.5936e-07  27.142  -2.24e+03  -27.142   0.498  0.0192   63.0     1.00      2936  0.950
   3    0.0 3.6e-04   0.973      55.33 2.4617e-07  27.654  -2.22e+03  -27.654   0.432  0.0163   63.0     1.00      4404  0.950
   4    0.0 3.4e-04   0.985      52.91 2.2872e-07  27.538  -2.22e+03  -27.538   0.379  0.0074   62.5     1.06      5872  0.950
   5    0.0 3.3e-04   0.968      51.06 1.7293e-07  27.299   -2.2e+03  -27.299   0.326  0.0211   58.7     1.49      7340  0.950
   6    0.0 3.1e-04   0.982      49.46 1.1779e-07  27.806  -2.28e+03  -27.806   0.322  0.0080   52.0     2.24      8808  0.950
   7    0.0 3.0e-04   0.975      48.47 9.1571e-08  27.315  -2.18e+03  -27.315   0.304  0.0133   45.8     2.94     10276  0.950
   8    0.0 2.8e-04   0.968      46.46 7.1808e-08  27.184  -2.19e+03  -27.184   0.300  0.0117   39.6     3.64     11744  0.950
   9    0.0 2.7e-04   0.983      45.21 6.0813e-08  27.132  -2.17e+03  -27.132   0.302  0.0094   34.1     4.27     13212  0.950
  10    0.0 2.5e-04   0.987      44.02 5.2166e-08  27.423   -2.2e+03  -27.423   0.281  0.0090   29.4     4.80     14680  0.950
  11    0.0 2.4e-04   0.985      42.32 4.7451e-08  27.386  -2.19e+03  -27.386   0.290  0.0050   24.7     5.32     16148  0.950
  12    0.0 2.3e-04   0.995      41.59 4.4156e-08  27.440  -2.18e+03  -27.440   0.287  0.0028   21.0     5.74     17616  0.950
  13    0.0 2.2e-04   0.985      40.99 4.1607e-08  27.264  -2.17e+03  -27.264   0.262  0.0068   17.8     6.10     19084  0.950
  14    0.0 2.1e-04   0.993      41.07 3.8195e-08  27.212  -2.16e+03  -27.212   0.266  0.0046   14.6     6.46     20552  0.950
  15    0.0 2.0e-04   0.998      40.81 3.6582e-08  27.117  -2.16e+03  -27.117   0.290  0.0011   12.1     6.75     22020  0.950
  16    0.0 1.9e-04   0.989      40.50 3.5057e-08  27.070  -2.16e+03  -27.070   0.299  0.0071   10.3     6.95     23488  0.950
  17    0.0 1.8e-04   0.989      39.42 3.3902e-08  27.090  -2.16e+03  -27.090   0.478  0.0070    8.8     7.12     24956  0.950
  18    0.0 1.7e-04   0.996      38.30 3.4522e-08  27.285  -2.16e+03  -27.285   0.437  0.0024    9.2     7.08     26424  0.950
  19    0.0 1.6e-04   0.995      37.97 3.4372e-08  27.285  -2.16e+03  -27.285   0.413  0.0026    9.1     7.08     27892  0.950
  20    0.0 1.5e-04   0.994      37.53 3.3754e-08  27.341  -2.17e+03  -27.341   0.426  0.0030    8.9     7.11     29360  0.950
  21    0.0 1.4e-04   0.997      37.19 3.3551e-08  27.340  -2.17e+03  -27.340   0.449  0.0018    8.8     7.12     30828  0.950
  22    0.0 1.4e-04   0.993      36.63 3.3233e-08  27.281  -2.17e+03  -27.281   0.416  0.0051    8.9     7.11     32296  0.950
  23    0.0 1.3e-04   0.999      36.33 3.302e-08   27.333  -2.17e+03  -27.333   0.404  0.0009    8.6     7.14     33764  0.950
  24    0.0 1.2e-04   0.993      35.70 3.2936e-08  27.423  -2.18e+03  -27.423   0.428  0.0038    8.3     7.17     35232  0.950
  25    0.0 1.2e-04   0.969      34.24 3.1865e-08  27.536  -2.18e+03  -27.536   0.425  0.0164    8.2     7.18     36700  0.950
  26    0.0 1.1e-04   0.965      32.36 3.0106e-08  27.402  -2.18e+03  -27.402   0.418  0.0246    8.1     7.20     38168  0.950
  27    0.0 1.1e-04   0.995      31.00 2.8882e-08  27.460  -2.18e+03  -27.460   0.385  0.0028    7.9     7.22     39636  0.950
  28    0.0 1.0e-04   0.973      29.85 2.8388e-08  27.395  -2.17e+03  -27.395   0.372  0.0141    7.5     7.27     41104  0.950
  29    0.0 9.6e-05   0.996      29.24 2.789e-08   27.485  -2.17e+03  -27.485   0.347  0.0021    7.0     7.33     42572  0.950
  30    0.0 9.1e-05   0.993      29.01 2.7291e-08  27.485  -2.17e+03  -27.485   0.391  0.0041    6.3     7.40     44040  0.950
  31    0.0 8.6e-05   0.985      28.73 2.6724e-08  27.425  -2.16e+03  -27.425   0.381  0.0046    6.0     7.43     45508  0.950
  32    0.0 8.2e-05   0.996      28.58 2.6377e-08  27.425  -2.16e+03  -27.425   0.369  0.0033    5.7     7.47     46976  0.950
  33    0.0 7.8e-05   0.998      28.41 2.6363e-08  27.250  -2.15e+03  -27.250   0.345  0.0006    5.3     7.52     48444  0.950
  34    0.0 7.4e-05   0.999      28.27 2.6356e-08  27.227  -2.14e+03  -27.227   0.351  0.0008    4.8     7.58     49912  0.950
  35    0.0 7.0e-05   0.998      28.20 2.6217e-08  27.362  -2.15e+03  -27.362   0.351  0.0012    4.3     7.62     51380  0.950
  36    0.0 6.7e-05   1.000      28.18 2.6066e-08  27.362  -2.15e+03  -27.362   0.348  0.0003    3.9     7.67     52848  0.950
  37    0.0 6.3e-05   0.998      28.02 2.6005e-08  27.444  -2.16e+03  -27.444   0.350  0.0009    3.6     7.71     54316  0.950
  38    0.0 6.0e-05   0.999      27.97 2.5894e-08  27.444  -2.16e+03  -27.444   0.355  0.0008    3.3     7.74     55784  0.950
  39    0.0 5.7e-05   0.998      27.93 2.5683e-08  27.444  -2.15e+03  -27.444   0.366  0.0019    3.0     7.78     57252  0.950
  40    0.0 5.4e-05   0.999      27.83 2.5419e-08  27.398  -2.15e+03  -27.398   0.341  0.0004    2.8     7.80     58720  0.950
  41    0.0 5.2e-05   0.999      27.84 2.5339e-08  27.398  -2.15e+03  -27.398   0.388  0.0003    2.5     7.83     60188  0.950
  42    0.0 4.9e-05   0.999      27.85 2.5246e-08  27.395  -2.15e+03  -27.395   0.362  0.0009    2.4     7.85     61656  0.950
  43    0.0 4.7e-05   0.999      27.82 2.5144e-08  27.395  -2.15e+03  -27.395   0.360  0.0004    2.2     7.87     63124  0.950
  44    0.0 4.4e-05   1.000      27.82 2.5187e-08  27.352  -2.15e+03  -27.352   0.354  0.0002    2.0     7.89     64592  0.950
  45    0.0 4.2e-05   1.000      27.82 2.5143e-08  27.352  -2.15e+03  -27.352   0.358  0.0001    1.8     7.91     66060  0.950
  46    0.0 4.0e-05   1.000      27.83 2.5078e-08  27.352  -2.15e+03  -27.352   0.320  0.0002    1.7     7.92     67528  0.950
  47    0.0 3.8e-05   1.000      27.80 2.4994e-08  27.373  -2.15e+03  -27.373   0.326  0.0001    1.5     7.95     68996  0.950
  48    0.0 3.6e-05   1.000      27.80 2.4877e-08  27.373  -2.15e+03  -27.373   0.313  0.0003    1.3     7.96     70464  0.950
  49    0.0 3.4e-05   1.000      27.82 2.4828e-08  27.373  -2.16e+03  -27.373   0.311  0.0003    1.1     7.98     71932  0.950
  50    0.0 3.3e-05   1.000      27.79 2.4788e-08  27.373  -2.15e+03  -27.373   0.285  0.0001    1.0     8.00     73400  0.950
  51    0.0 3.1e-05   0.999      27.78 2.4774e-08  27.373  -2.15e+03  -27.373   0.318  0.0003    1.0     8.00     74868  0.950
  52    0.0 2.9e-05   1.000      27.79 2.4849e-08  27.352  -2.15e+03  -27.352   0.327  0.0001    1.0     8.00     76336  0.950
  53    0.0 2.8e-05   1.000      27.80 2.484e-08   27.352  -2.15e+03  -27.352   0.332  0.0002    1.0     8.00     77804  0.950
  54    0.0 2.7e-05   1.000      27.80 2.473e-08   27.373  -2.15e+03  -27.373   0.300  0.0001    1.0     8.00     79272  0.950
  55    0.0 2.5e-05   1.000      27.80 2.4822e-08  27.352  -2.15e+03  -27.352   0.309  0.0001    1.0     8.00     80740  0.950
  56    0.0 2.4e-05   1.000      27.79 2.4825e-08  27.352  -2.15e+03  -27.352   0.302  0.0001    1.0     8.00     82208  0.950
  57    0.0 2.3e-05   1.000      27.78 2.4814e-08  27.352  -2.15e+03  -27.352   0.286  0.0001    1.0     8.00     83676  0.950
  58    0.0 2.2e-05   1.000      27.78 2.4818e-08  27.352  -2.15e+03  -27.352   0.312  0.0002    1.0     8.00     85144  0.950
  59    0.0 2.1e-05   1.000      27.78 2.4819e-08  27.352  -2.15e+03  -27.352   0.303  0.0001    1.0     8.00     86612  0.950
  60    0.0 1.9e-05   1.000      27.76 2.479e-08   27.373  -2.15e+03  -27.373   0.294  0.0005    1.0     8.00     88080  0.950
  61    0.0 1.9e-05   1.000      27.73 2.4708e-08  27.373  -2.15e+03  -27.373   0.264  0.0001    1.0     8.00     89548  0.950
  62    0.0 1.8e-05   1.000      27.73 2.4704e-08  27.373  -2.15e+03  -27.373   0.288  0.0001    1.0     8.00     91016  0.950
  63    0.0 1.7e-05   1.000      27.74 2.4708e-08  27.373  -2.15e+03  -27.373   0.257  0.0001    1.0     8.00     92484  0.950
  64    0.0 1.6e-05   1.000      27.73 2.4713e-08  27.373  -2.15e+03  -27.373   0.298  0.0001    1.0     8.00     93952  0.950
  65    0.0 1.5e-05   1.000      27.73 2.4796e-08  27.352  -2.15e+03  -27.352   0.278  0.0002    1.0     8.00     95420  0.950
  66    0.0 1.4e-05   1.000      27.73 2.4785e-08  27.352  -2.15e+03  -27.352   0.285  0.0001    1.0     8.00     96888  0.950
  67    0.0 1.4e-05   1.000      27.74 2.4779e-08  27.352  -2.15e+03  -27.352   0.257  0.0001    1.0     8.00     98356  0.950
  68    0.0 1.3e-05   1.000      27.73 2.4778e-08  27.352  -2.15e+03  -27.352   0.253  0.0001    1.0     8.00     99824  0.950
  69    0.0 1.2e-05   1.000      27.73 2.4774e-08  27.352  -2.15e+03  -27.352   0.266  0.0001    1.0     8.00    101292  0.950
  70    0.0 1.2e-05   1.000      27.73 2.4777e-08  27.352  -2.15e+03  -27.352   0.281  0.0001    1.0     8.00    102760  0.950
  71    0.0 1.1e-05   1.000      27.74 2.4767e-08  27.352  -2.15e+03  -27.352   0.258  0.0001    1.0     8.00    104228  0.950
  72    0.0 1.1e-05   1.000      27.73 2.4763e-08  27.352  -2.15e+03  -27.352   0.260  0.0001    1.0     8.00    105696  0.950
  73    0.0 0.0e+00   1.000      27.73 2.4759e-08  27.352  -2.15e+03  -27.352   0.083  0.0002    1.0     8.00    107164  0.950
## Placement Quench took 0.00 seconds (max_rss 1222.4 MiB)
post-quench CPD = 27.3517 (ns) 

BB estimate of min-dist (placement) wire length: 6932

Completed placement consistency check successfully.

Swaps called: 107563

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 27.3517 ns, Fmax: 36.5607 MHz
Placement estimated setup Worst Negative Slack (sWNS): -27.3517 ns
Placement estimated setup Total Negative Slack (sTNS): -2149.62 ns

Placement estimated setup slack histogram:
[ -2.7e-08: -2.5e-08) 18 ( 14.0%) |************************************************
[ -2.5e-08: -2.3e-08) 11 (  8.5%) |*****************************
[ -2.3e-08: -2.1e-08)  9 (  7.0%) |************************
[ -2.1e-08: -1.9e-08) 17 ( 13.2%) |*********************************************
[ -1.9e-08: -1.6e-08) 10 (  7.8%) |***************************
[ -1.6e-08: -1.4e-08) 13 ( 10.1%) |***********************************
[ -1.4e-08: -1.2e-08) 13 ( 10.1%) |***********************************
[ -1.2e-08:   -1e-08) 11 (  8.5%) |*****************************
[   -1e-08: -7.8e-09) 13 ( 10.1%) |***********************************
[ -7.8e-09: -5.6e-09) 14 ( 10.9%) |*************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999471, bb_cost: 27.7297, td_cost: 2.47606e-08, 

Placement resource usage:
  io  implemented as io : 385
  LAB implemented as LAB: 14

Placement number of temperatures: 73
Placement total # of swap attempts: 107563
	Swaps accepted:  36117 (33.6 %)
	Swaps rejected:  66524 (61.8 %)
	Swaps aborted:   4922 ( 4.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.09            34.90           65.10          0.00         
                   Median                 23.86            35.01           59.31          5.67         
                   Centroid               23.96            34.55           59.53          5.92         
                   W. Centroid            23.89            34.94           59.00          6.06         
                   W. Median              0.20             10.38           70.28          19.34        
                   Crit. Uniform          0.11             3.45            96.55          0.00         
                   Feasible Region        0.10             5.56            94.44          0.00         

LAB                Uniform                0.89             1.68            98.32          0.00         
                   Median                 0.95             6.10            79.84          14.06        
                   Centroid               0.86             4.85            82.96          12.19        
                   W. Centroid            0.94             4.96            86.41          8.63         
                   W. Median              0.01             0.00            85.71          14.29        
                   Crit. Uniform          0.07             0.00            100.00         0.00         
                   Feasible Region        0.09             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000564806 seconds (0.000524781 STA, 4.0025e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0448023 seconds (0.042284 STA, 0.00251835 slack) (75 full updates: 75 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.16 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3) 296 ( 39.8%) |***********************************************
[      0.3:      0.4)  63 (  8.5%) |**********
[      0.4:      0.5)  60 (  8.1%) |**********
[      0.5:      0.6)  75 ( 10.1%) |************
[      0.6:      0.7)  59 (  7.9%) |*********
[      0.7:      0.8)  63 (  8.5%) |**********
[      0.8:      0.9)  53 (  7.1%) |********
[      0.9:        1)  74 ( 10.0%) |************
## Initializing router criticalities took 0.01 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  443727     481     743     367 ( 0.045%)    7949 ( 0.6%)   27.829     -2183.    -27.829      0.000      0.000      N/A
Incr Slack updates 75 in 0.000788586 sec
Full Max Req/Worst Slack updates 52 in 0.00012835 sec
Incr Max Req/Worst Slack updates 23 in 5.7007e-05 sec
Incr Criticality updates 30 in 0.000594502 sec
Full Criticality updates 45 in 0.00069776 sec
   2    0.0     0.5    1  244205     313     508     133 ( 0.016%)    7965 ( 0.6%)   27.827     -2183.    -27.827      0.000      0.000      N/A
   3    0.0     0.6    0   46016     163     305      84 ( 0.010%)    8021 ( 0.6%)   27.830     -2184.    -27.830      0.000      0.000      N/A
   4    0.0     0.8    1   30707     111     221      51 ( 0.006%)    8054 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
   5    0.0     1.1    0   25070      82     160      36 ( 0.004%)    8064 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
   6    0.0     1.4    0   14399      62     125      22 ( 0.003%)    8079 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
   7    0.0     1.9    0   10486      42      84      18 ( 0.002%)    8091 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
   8    0.0     2.4    0    8092      27      56      14 ( 0.002%)    8102 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
   9    0.0     3.1    0    9882      24      48      10 ( 0.001%)    8116 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000      N/A
  10    0.0     4.1    0    7132      18      34       8 ( 0.001%)    8116 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       17
  11    0.0     5.3    0    4546      14      29       6 ( 0.001%)    8110 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       18
  12    0.0     6.9    0    6129      11      19       5 ( 0.001%)    8117 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       18
  13    0.0     9.0    0    4806      10      21       1 ( 0.000%)    8118 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       18
  14    0.0    11.6    0    1083       2       6       1 ( 0.000%)    8118 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       15
  15    0.0    15.1    0    1234       2       6       1 ( 0.000%)    8118 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       14
  16    0.0    19.7    0     647       1       3       0 ( 0.000%)    8118 ( 0.6%)   27.831     -2185.    -27.831      0.000      0.000       15
Restoring best routing
Critical path: 27.8311 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)  13 (  1.7%) |**
[      0.2:      0.3) 291 ( 39.2%) |***********************************************
[      0.3:      0.4)  60 (  8.1%) |**********
[      0.4:      0.5)  66 (  8.9%) |***********
[      0.5:      0.6)  53 (  7.1%) |*********
[      0.6:      0.7)  72 (  9.7%) |************
[      0.7:      0.8)  58 (  7.8%) |*********
[      0.8:      0.9)  47 (  6.3%) |********
[      0.9:        1)  83 ( 11.2%) |*************
Router Stats: total_nets_routed: 1363 total_connections_routed: 2368 total_heap_pushes: 858161 total_heap_pops: 140310 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 858161 total_external_heap_pops: 140310 total_external_SOURCE_pushes: 2368 total_external_SOURCE_pops: 1605 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 2368 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 2368 total_external_SINK_pushes: 15360 total_external_SINK_pops: 14615 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 17789 total_external_IPIN_pops: 15403 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 21488 total_external_OPIN_pops: 17992 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1005 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1005 total_external_CHANX_pushes: 362098 total_external_CHANX_pops: 49798 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1617 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1617 total_external_CHANY_pushes: 439058 total_external_CHANY_pops: 40897 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1511 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1511 total_number_of_adding_all_rt: 8689 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.18 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 997729047
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
Found 1216 mismatches between routing and packing results.
Fixed 606 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 1222.4 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        385                               0.335065                     0.664935   
       PLL          0                                      0                            0   
       LAB         14                                43.8571                      16.0714   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 29 out of 510 nets, 481 nets not absorbed.


Average number of bends per net: 1.43035  Maximum # of bends: 7

Number of global nets: 0
Number of routed nets (nonglobal): 481
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8118, average net length: 16.8773
	Maximum net length: 74

Wire length results in terms of physical segments...
	Total wiring segments used: 1733, average wire segments per net: 3.60291
	Maximum segments used by a net: 11
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 35

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   30 (  0.5%) |
[        0:      0.1) 5766 ( 99.5%) |**********************************************
Maximum routing channel utilization:      0.16 at (7,43)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      12   3.562      250
                         1      16   6.281      250
                         2      11   5.000      250
                         3      38   9.953      250
                         4       5   0.969      250
                         5       3   0.516      250
                         6       4   1.016      250
                         7       3   0.328      250
                         8       5   0.297      250
                         9       1   0.078      250
                        10       2   0.203      250
                        11       2   0.047      250
                        12       4   0.344      250
                        13       2   0.141      250
                        14       2   0.125      250
                        15       7   0.562      250
                        16       8   0.391      250
                        17       2   0.125      250
                        18      14   1.812      250
                        19       3   0.438      250
                        20       3   0.359      250
                        21       2   0.203      250
                        22       0   0.000      250
                        23       3   0.094      250
                        24       9   0.531      250
                        25       3   0.141      250
                        26       1   0.094      250
                        27       3   0.172      250
                        28       2   0.062      250
                        29       0   0.000      250
                        30       2   0.141      250
                        31       1   0.188      250
                        32       5   0.375      250
                        33       5   0.344      250
                        34       3   0.062      250
                        35       1   0.156      250
                        36       4   0.297      250
                        37       2   0.156      250
                        38       2   0.172      250
                        39       6   0.688      250
                        40       4   0.422      250
                        41       6   0.797      250
                        42       3   0.938      250
                        43      39   8.594      250
                        44      33   6.891      250
                        45      18   9.109      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      12   6.766      250
                         1      32   5.170      250
                         2      16   3.170      250
                         3       8   3.298      250
                         4       5   1.809      250
                         5       4   1.702      250
                         6      14   2.681      250
                         7      26   3.404      250
                         8      32   5.681      250
                         9      34   2.766      250
                        10       3   0.255      250
                        11       3   0.574      250
                        12       2   0.128      250
                        13       2   0.106      250
                        14       1   0.064      250
                        15       1   0.085      250
                        16       2   0.149      250
                        17       2   0.149      250
                        18       1   0.085      250
                        19       0   0.000      250
                        20       1   0.085      250
                        21       2   0.149      250
                        22       2   0.106      250
                        23       2   0.191      250
                        24       2   0.128      250
                        25       4   0.234      250
                        26       4   0.255      250
                        27      10   0.574      250
                        28      30   1.809      250
                        29      29   1.809      250
                        30       1   0.021      250
                        31       5   0.170      250
                        32       4   0.149      250
                        33       1   0.064      250
                        34       2   0.106      250
                        35       2   0.191      250
                        36      10   0.894      250
                        37      23   1.766      250
                        38      25   2.064      250
                        39       5   0.362      250
                        40       3   0.298      250
                        41       4   1.191      250
                        42       2   0.702      250
                        43       2   0.106      250
                        44       3   0.191      250
                        45       3   0.298      250
                        46       2   0.106      250
                        47       2   0.149      250
                        48       2   0.106      250
                        49       3   0.213      250
                        50       2   0.106      250
                        51       1   0.085      250
                        52       2   0.170      250
                        53       2   0.106      250
                        54       2   0.085      250
                        55       2   0.106      250
                        56       2   0.149      250
                        57       4   1.149      250
                        58       4   1.021      250
                        59       3   1.340      250
                        60      24   8.957      250
                        61      43  16.489      250
                        62       9   4.404      250

Total tracks in x-direction: 11500, in y-direction: 15750

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 4.71295e+07, per logic tile: 15668.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 161460
                                                      Y      4 163296
                                                      X     16   7528
                                                      Y     16   8034

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0045
                                            16      0.0128

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00507
                                            16      0.0103

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00479
                             L16          0.0115

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00479
                            L16    1      0.0115

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.8e-09:  4.9e-09) 10 (  7.8%) |****************
[  4.9e-09:  5.1e-09) 12 (  9.3%) |*******************
[  5.1e-09:  5.3e-09) 26 ( 20.2%) |******************************************
[  5.3e-09:  5.4e-09) 30 ( 23.3%) |************************************************
[  5.4e-09:  5.6e-09) 25 ( 19.4%) |****************************************
[  5.6e-09:  5.7e-09) 10 (  7.8%) |****************
[  5.7e-09:  5.9e-09) 11 (  8.5%) |******************
[  5.9e-09:    6e-09)  3 (  2.3%) |*****
[    6e-09:  6.2e-09)  1 (  0.8%) |**
[  6.2e-09:  6.3e-09)  1 (  0.8%) |**

Final critical path delay (least slack): 27.8311 ns, Fmax: 35.931 MHz
Final setup Worst Negative Slack (sWNS): -27.8311 ns
Final setup Total Negative Slack (sTNS): -2185.28 ns

Final setup slack histogram:
[ -2.8e-08: -2.6e-08) 17 ( 13.2%) |************************************************
[ -2.6e-08: -2.3e-08) 12 (  9.3%) |**********************************
[ -2.3e-08: -2.1e-08)  9 (  7.0%) |*************************
[ -2.1e-08: -1.9e-08) 17 ( 13.2%) |************************************************
[ -1.9e-08: -1.7e-08) 12 (  9.3%) |**********************************
[ -1.7e-08: -1.5e-08) 10 (  7.8%) |****************************
[ -1.5e-08: -1.2e-08) 14 ( 10.9%) |****************************************
[ -1.2e-08:   -1e-08) 12 (  9.3%) |**********************************
[   -1e-08:   -8e-09) 12 (  9.3%) |**********************************
[   -8e-09: -5.8e-09) 14 ( 10.9%) |****************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 9.097e-06 sec
Full Max Req/Worst Slack updates 1 in 4.709e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.9256e-05 sec
Flow timing analysis took 0.0807587 seconds (0.0769365 STA, 0.00382218 slack) (94 full updates: 76 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 52.07 seconds (max_rss 1222.4 MiB)
Incr Slack updates 17 in 0.000135045 sec
Full Max Req/Worst Slack updates 2 in 7.202e-06 sec
Incr Max Req/Worst Slack updates 15 in 8.4224e-05 sec
Incr Criticality updates 11 in 0.000200605 sec
Full Criticality updates 6 in 0.000115637 sec
