

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Mon May 16 17:09:06 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.10|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    15|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_i)
	5  / (tmp_i)
4 --> 
	4  / (!tmp)
	2  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i2)
	8  / (tmp_i2)
7 --> 
	7  / (!tmp_1)
	5  / (tmp_1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!p_0_rec_i8)
	20  / (p_0_rec_i8)
19 --> 
	19  / (!tmp_2)
	17  / (tmp_2)
20 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

ST_1: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_1: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.39ns
ST_2: p_0_rec_i [1/1] 0.00ns
:0  %p_0_rec_i = phi i4 [ 0, %0 ], [ %p_rec_i, %2 ]

ST_2: p_0_rec_i_cast [1/1] 0.00ns
:1  %p_0_rec_i_cast = zext i4 %p_0_rec_i to i32

ST_2: p_str3_addr [1/1] 0.00ns
:2  %p_str3_addr = getelementptr [16 x i7]* @p_str3, i32 0, i32 %p_0_rec_i_cast

ST_2: p_str3_load [2/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_2: tmp_i [1/1] 1.88ns
:5  %tmp_i = icmp eq i4 %p_0_rec_i, -1

ST_2: p_rec_i [1/1] 0.80ns
:7  %p_rec_i = add i4 %p_0_rec_i, 1


 <State 3>: 2.39ns
ST_3: p_str3_load [1/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_3: p_str3_load_cast [1/1] 0.00ns
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

ST_3: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind

ST_3: stg_37 [1/1] 0.00ns
:8  br i1 %tmp_i, label %xilly_puts.3.exit, label %.preheader.i

ST_3: in_read [1/1] 1.86ns
xilly_puts.3.exit:0  %in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

ST_3: b [1/1] 0.00ns
xilly_puts.3.exit:1  %b = trunc i32 %in_read to i8

ST_3: r [1/1] 0.00ns
xilly_puts.3.exit:2  %r = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 16, i32 23)

ST_3: r_cast6 [1/1] 0.00ns
xilly_puts.3.exit:3  %r_cast6 = zext i8 %r to i10

ST_3: g [1/1] 0.00ns
xilly_puts.3.exit:4  %g = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 8, i32 15)

ST_3: g_cast5 [1/1] 0.00ns
xilly_puts.3.exit:5  %g_cast5 = zext i8 %g to i9

ST_3: b_cast4 [1/1] 0.00ns
xilly_puts.3.exit:6  %b_cast4 = zext i8 %b to i9

ST_3: stg_45 [1/1] 1.57ns
xilly_puts.3.exit:7  br label %3


 <State 4>: 1.57ns
ST_4: debug_ready_load [1/1] 0.00ns
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp [1/1] 0.00ns
.preheader.i:1  %tmp = trunc i8 %debug_ready_load to i1

ST_4: stg_48 [1/1] 0.00ns
.preheader.i:2  br i1 %tmp, label %2, label %.preheader.i

ST_4: stg_49 [1/1] 1.57ns
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

ST_4: stg_50 [1/1] 0.00ns
:1  br label %1


 <State 5>: 2.39ns
ST_5: p_0_rec_i1 [1/1] 0.00ns
:0  %p_0_rec_i1 = phi i2 [ 0, %xilly_puts.3.exit ], [ %p_rec_i7, %4 ]

ST_5: p_0_rec_i1_cast [1/1] 0.00ns
:1  %p_0_rec_i1_cast = zext i2 %p_0_rec_i1 to i32

ST_5: p_str4_addr [1/1] 0.00ns
:2  %p_str4_addr = getelementptr [3 x i7]* @p_str4, i32 0, i32 %p_0_rec_i1_cast

ST_5: p_str4_load [2/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_5: tmp_i2 [1/1] 1.36ns
:5  %tmp_i2 = icmp eq i2 %p_0_rec_i1, -2

ST_5: p_rec_i7 [1/1] 0.80ns
:7  %p_rec_i7 = add i2 %p_0_rec_i1, 1


 <State 6>: 2.61ns
ST_6: p_str4_load [1/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_6: p_str4_load_cast [1/1] 0.00ns
:4  %p_str4_load_cast = zext i7 %p_str4_load to i8

ST_6: empty_8 [1/1] 0.00ns
:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_6: stg_60 [1/1] 0.00ns
:8  br i1 %tmp_i2, label %xilly_puts.2.exit, label %.preheader.i6

ST_6: stg_61 [2/2] 2.61ns
xilly_puts.2.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %r) nounwind


 <State 7>: 1.57ns
ST_7: debug_ready_load_1 [1/1] 0.00ns
.preheader.i6:0  %debug_ready_load_1 = load volatile i8* @debug_ready, align 1

ST_7: tmp_1 [1/1] 0.00ns
.preheader.i6:1  %tmp_1 = trunc i8 %debug_ready_load_1 to i1

ST_7: stg_64 [1/1] 0.00ns
.preheader.i6:2  br i1 %tmp_1, label %4, label %.preheader.i6

ST_7: stg_65 [1/1] 1.57ns
:0  store volatile i8 %p_str4_load_cast, i8* @debug_out, align 1

ST_7: stg_66 [1/1] 0.00ns
:1  br label %3


 <State 8>: 0.00ns
ST_8: stg_67 [1/2] 0.00ns
xilly_puts.2.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %r) nounwind


 <State 9>: 0.00ns
ST_9: stg_68 [2/2] 0.00ns
xilly_puts.2.exit:1  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str5) nounwind


 <State 10>: 0.00ns
ST_10: stg_69 [1/2] 0.00ns
xilly_puts.2.exit:1  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str5) nounwind


 <State 11>: 2.61ns
ST_11: stg_70 [2/2] 2.61ns
xilly_puts.2.exit:2  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %g) nounwind


 <State 12>: 0.00ns
ST_12: stg_71 [1/2] 0.00ns
xilly_puts.2.exit:2  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %g) nounwind


 <State 13>: 0.00ns
ST_13: stg_72 [2/2] 0.00ns
xilly_puts.2.exit:3  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str6) nounwind


 <State 14>: 0.00ns
ST_14: stg_73 [1/2] 0.00ns
xilly_puts.2.exit:3  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str6) nounwind


 <State 15>: 2.61ns
ST_15: stg_74 [2/2] 2.61ns
xilly_puts.2.exit:4  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %b) nounwind


 <State 16>: 1.57ns
ST_16: stg_75 [1/2] 0.00ns
xilly_puts.2.exit:4  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %b) nounwind

ST_16: stg_76 [1/1] 1.57ns
xilly_puts.2.exit:5  br label %5


 <State 17>: 2.39ns
ST_17: p_0_rec_i8 [1/1] 0.00ns
:0  %p_0_rec_i8 = phi i1 [ false, %xilly_puts.2.exit ], [ true, %6 ]

ST_17: p_0_rec_i8_cast [1/1] 0.00ns
:1  %p_0_rec_i8_cast = zext i1 %p_0_rec_i8 to i32

ST_17: p_str7_addr [1/1] 0.00ns
:2  %p_str7_addr = getelementptr [2 x i4]* @p_str7, i32 0, i32 %p_0_rec_i8_cast

ST_17: p_str7_load [2/2] 2.39ns
:3  %p_str7_load = load i4* %p_str7_addr, align 1


 <State 18>: 8.10ns
ST_18: p_str7_load [1/2] 2.39ns
:3  %p_str7_load = load i4* %p_str7_addr, align 1

ST_18: p_str7_load_cast [1/1] 0.00ns
:4  %p_str7_load_cast = zext i4 %p_str7_load to i8

ST_18: empty_9 [1/1] 0.00ns
:5  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_18: stg_84 [1/1] 0.00ns
:6  br i1 %p_0_rec_i8, label %xilly_puts.exit, label %.preheader.i13

ST_18: tmp1 [1/1] 1.72ns
xilly_puts.exit:0  %tmp1 = add i9 %b_cast4, %g_cast5

ST_18: tmp1_cast [1/1] 0.00ns
xilly_puts.exit:1  %tmp1_cast = zext i9 %tmp1 to i10

ST_18: tmp_3 [1/1] 0.00ns
xilly_puts.exit:2  %tmp_3 = add i10 %tmp1_cast, %r_cast6

ST_18: zext_cast [1/1] 0.00ns
xilly_puts.exit:3  %zext_cast = zext i10 %tmp_3 to i22

ST_18: mul [1/1] 6.38ns
xilly_puts.exit:4  %mul = mul i22 %zext_cast, 1366

ST_18: y [1/1] 0.00ns
xilly_puts.exit:5  %y = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul, i32 12, i32 21)


 <State 19>: 1.57ns
ST_19: debug_ready_load_2 [1/1] 0.00ns
.preheader.i13:0  %debug_ready_load_2 = load volatile i8* @debug_ready, align 1

ST_19: tmp_2 [1/1] 0.00ns
.preheader.i13:1  %tmp_2 = trunc i8 %debug_ready_load_2 to i1

ST_19: stg_93 [1/1] 0.00ns
.preheader.i13:2  br i1 %tmp_2, label %6, label %.preheader.i13

ST_19: stg_94 [1/1] 1.57ns
:0  store volatile i8 %p_str7_load_cast, i8* @debug_out, align 1

ST_19: stg_95 [1/1] 0.00ns
:1  br label %5


 <State 20>: 1.86ns
ST_20: y_cast [1/1] 0.00ns
xilly_puts.exit:6  %y_cast = zext i10 %y to i32

ST_20: stg_97 [1/1] 1.86ns
xilly_puts.exit:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y_cast) nounwind

ST_20: stg_98 [1/1] 0.00ns
xilly_puts.exit:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
