Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : suma

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/Proto_Procesador/sumador/suma.v" into library work
Parsing module <suma>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <suma>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <suma>.
    Related source file is "/home/sebas/Documentos/git_workspace/Proto_Procesador/sumador/suma.v".
        inputzise = 8
    Found 4-bit adder for signal <A[3]_B[3]_add_0_OUT> created at line 16.
WARNING:Xst:737 - Found 1-bit latch for signal <A<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_suma<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_suma<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_suma<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result_suma<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Latch(s).
Unit <suma> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Latches                                              : 12
 1-bit latch                                           : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <suma> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block suma, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT6                        : 2
# FlipFlops/Latches                : 12
#      LD                          : 12
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 14
#      IBUF                        : 9
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                    5  out of  63400     0%  
    Number used as Logic:                 5  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      5
   Number with an unused Flip Flop:       5  out of      5   100%  
   Number with an unused LUT:             0  out of      5     0%  
   Number of fully used LUT-FF pairs:     0  out of      5     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
active                             | IBUF+BUFG              | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.659ns (Maximum Frequency: 602.845MHz)
   Minimum input arrival time before clock: 0.280ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: 0.280ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'active'
  Clock period: 1.659ns (frequency: 602.845MHz)
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Delay:               1.659ns (Levels of Logic = 2)
  Source:            B_2 (LATCH)
  Destination:       result_suma_3 (LATCH)
  Source Clock:      active falling
  Destination Clock: active falling

  Data Path: B_2 to result_suma_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.697  B_2 (B_2)
     LUT6:I0->O            1   0.097   0.295  Madd_A[3]_B[3]_add_0_OUT_cy<2>11 (Madd_A[3]_B[3]_add_0_OUT_cy<2>)
     LUT3:I2->O            1   0.097   0.000  Madd_A[3]_B[3]_add_0_OUT_xor<3>11 (A[3]_B[3]_add_0_OUT<3>)
     LD:D                     -0.028          result_suma_3
    ----------------------------------------
    Total                      1.659ns (0.666ns logic, 0.993ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'active'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.280ns (Levels of Logic = 1)
  Source:            data_in<6> (PAD)
  Destination:       A_2 (LATCH)
  Destination Clock: active falling

  Data Path: data_in<6> to A_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  data_in_6_IBUF (data_in_6_IBUF)
     LD:D                     -0.028          A_2
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'active'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            result_suma_3 (LATCH)
  Destination:       result_suma<3> (PAD)
  Source Clock:      active falling

  Data Path: result_suma_3 to result_suma<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  result_suma_3 (result_suma_3)
     OBUF:I->O                 0.000          result_suma_3_OBUF (result_suma<3>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.280ns (Levels of Logic = 2)
  Source:            active (PAD)
  Destination:       done_suma (PAD)

  Data Path: active to done_suma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  active_IBUF (done_suma_OBUF)
     OBUF:I->O                 0.000          done_suma_OBUF (done_suma)
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock active
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
active         |         |         |    1.659|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 54.83 secs
 
--> 


Total memory usage is 501392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

