# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do inverted_residual_block_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:32 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv 
# -- Compiling package dma_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:56:32 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:32 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv 
# -- Compiling package Main_Controller_sv_unit
# -- Importing package dma_pkg
# -- Compiling module Main_controller
# 
# Top level modules:
# 	Main_controller
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/ram_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/ram_pkg.sv 
# -- Compiling package ram_pkg
# -- Importing package dma_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv 
# -- Compiling package RAM_KEX_sv_unit
# -- Importing package ram_pkg
# -- Importing package dma_pkg
# -- Compiling module RAM_KEX
# 
# Top level modules:
# 	RAM_KEX
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv 
# -- Compiling package RAM_FMI_sv_unit
# -- Importing package ram_pkg
# -- Importing package dma_pkg
# -- Compiling module RAM_FMI
# 
# Top level modules:
# 	RAM_FMI
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/DMA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/DMA.sv 
# -- Compiling package DMA_sv_unit
# -- Importing package dma_pkg
# -- Importing package ram_pkg
# -- Compiling module DMA
# ** Warning: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv(421): (vlog-2182) 'mem_offset[0]' might be read before written in always_comb or always @* block.
# ** Warning: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv(421): (vlog-2182) 'mem_offset[1]' might be read before written in always_comb or always @* block.
# ** Warning: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv(421): (vlog-2182) 'mem_offset[2]' might be read before written in always_comb or always @* block.
# ** Warning: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv(242): (vlog-2182) 'mem_offset[3]' might be read before written in always_comb or always @* block.
# ** Warning: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv(283): (vlog-2182) 'mem_offset[4]' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	DMA
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv 
# -- Compiling package inverted_residual_block_sv_unit
# -- Importing package ram_pkg
# -- Importing package dma_pkg
# -- Compiling module inverted_residual_block
# 
# Top level modules:
# 	inverted_residual_block
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv 
# -- Compiling package Convolution_1_1_sv_unit
# -- Importing package dma_pkg
# -- Importing package ram_pkg
# -- Compiling module Convolution_1_1
# -- Compiling module SHIFT_REGISTER_PX
# -- Compiling module SHIFT_REGISTER_WG
# -- Compiling module SHIFT_REGISTER_POS
# -- Compiling module RELU6
# 
# Top level modules:
# 	Convolution_1_1
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv 
# -- Compiling package RAM_FMINT_sv_unit
# -- Importing package ram_pkg
# -- Importing package dma_pkg
# -- Compiling module RAM_FMINT
# 
# Top level modules:
# 	RAM_FMINT
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code {D:/GitRepo/Memoire/src/Simulation_code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:56:33 on Jul 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitRepo/Memoire/src/Simulation_code" D:/GitRepo/Memoire/src/Simulation_code/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:56:33 on Jul 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:56:33 on Jul 25,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.dma_pkg
# Loading work.ram_pkg
# Loading work.inverted_residual_block_sv_unit
# Loading work.inverted_residual_block
# Loading work.Main_Controller_sv_unit
# Loading work.Main_controller
# Loading work.DMA_sv_unit
# Loading work.DMA
# Loading work.Convolution_1_1_sv_unit
# Loading work.Convolution_1_1
# Loading work.SHIFT_REGISTER_PX
# Loading work.SHIFT_REGISTER_WG
# Loading work.SHIFT_REGISTER_POS
# Loading work.RELU6
# Loading work.RAM_FMI_sv_unit
# Loading work.RAM_FMI
# Loading work.RAM_KEX_sv_unit
# Loading work.RAM_KEX
# Loading work.RAM_FMINT_sv_unit
# Loading work.RAM_FMINT
# ** Warning: (vsim-PLI-3691) D:/GitRepo/Memoire/src/Simulation_code/testbench.sv(175): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#anonblk#178839128#174#4# File: D:/GitRepo/Memoire/src/Simulation_code/testbench.sv
# ** Warning: (vsim-PLI-3691) D:/GitRepo/Memoire/src/Simulation_code/testbench.sv(184): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#anonblk#178839128#183#4# File: D:/GitRepo/Memoire/src/Simulation_code/testbench.sv
# ** Warning: (vsim-PLI-3691) D:/GitRepo/Memoire/src/Simulation_code/testbench.sv(193): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/#anonblk#178839128#192#4# File: D:/GitRepo/Memoire/src/Simulation_code/testbench.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/GitRepo/Memoire/src/Simulation_code/testbench.sv(242)
#    Time: 283405 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at D:/GitRepo/Memoire/src/Simulation_code/testbench.sv line 242
# End time: 18:26:35 on Jul 25,2020, Elapsed time: 0:30:02
# Errors: 0, Warnings: 3
