m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu
Ealu
Z1 w1612412193
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 283
R0
Z6 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
Z7 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
l0
L6 1
Vbg;ZKEnTCP3Z>jIS`BN[60
!s100 h3HdYVB_VHBK037^8fbU32
Z8 OV;C;2020.1_3;71
32
Z9 !s110 1612412193
!i10b 1
Z10 !s108 1612412193.000000
Z11 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!i113 1
Z12 o-quiet -work /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/default_library -check_synthesis -lint -rangecheck -pedanticerrors -explicit
Z13 tExplicit 1 CvgOpt 0
Aarch
R2
R3
R4
R5
Z14 DEx4 work 3 alu 0 22 bg;ZKEnTCP3Z>jIS`BN[60
!i122 283
l63
Z15 L23 66
Z16 V>J>7>`Bn[S:hZmhlCiCAb3
Z17 !s100 =L?KE?Z_A1W>67`W7N:VC1
R8
32
R9
!i10b 1
R10
R11
Z18 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!i113 1
R12
R13
Ealukernel
Z19 w1612301906
R2
R3
R4
R5
!i122 130
R0
Z20 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
Z21 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
l0
L7 1
V=k29aRDc9bJ0XYLX>9@o;3
!s100 On1nihS[C7=:hD6>B_5Vd0
R8
32
Z22 !s110 1612408863
!i10b 1
Z23 !s108 1612408863.000000
Z24 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
Z25 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!i113 1
R12
R13
Aarch
R2
R3
R4
R5
DEx4 work 9 alukernel 0 22 =k29aRDc9bJ0XYLX>9@o;3
!i122 130
l17
L16 56
VFF2NjT2;Jf`j]^cQ_Gi[02
!s100 _cajFa<@T>U8XQK:G4mS;2
R8
32
R22
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Edisplay
Z26 w1612406827
R3
R4
R5
Z27 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
!i122 45
R0
Z28 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd
Z29 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd
l0
L5 1
V?1F:WMh1>_aUW_HZQG^zS2
!s100 7?5XG<K>T731jfF`6VcIk3
R8
32
Z30 !s110 1612406828
!i10b 1
Z31 !s108 1612406828.000000
Z32 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd|
Z33 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Display.vhd|
!i113 1
R12
R13
Abehav
R3
R4
R5
R27
DEx4 work 7 display 0 22 ?1F:WMh1>_aUW_HZQG^zS2
!i122 45
l13
L12 25
V2:<@7[gZDdiCNQ2@4Xf:]0
!s100 c]5AoNZoJXeJgOQUMB?2d0
R8
32
R30
!i10b 1
R31
R32
R33
!i113 1
R12
R13
Eregister16
R19
R4
R5
!i122 69
R0
Z34 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd
Z35 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd
l0
L1 1
V?4k0FRWRd@8z86T@3amg]2
!s100 iJIdT8`AFLQ]aXImULPi^3
R8
32
Z36 !s110 1612407297
!i10b 1
Z37 !s108 1612407297.000000
Z38 !s90 -modelsimini|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/modelsim.ini|-quiet|-work|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/.hdl_checker/default_library|-check_synthesis|-lint|-rangecheck|-pedanticerrors|-explicit|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd|
Z39 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/Register16.vhd|
!i113 1
R12
R13
Abehav
R4
R5
DEx4 work 10 register16 0 22 ?4k0FRWRd@8z86T@3amg]2
!i122 69
l1
L1 1
Vm7nU8m@E^:zNf6][4eWW<1
!s100 Kla[QXHfeJK1h9O@?lbY60
R8
32
R36
!i10b 1
R37
R38
R39
!i113 1
R12
R13
