Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/AMDXilinx/VitisVivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ca030c091a8c4d9fa2f3e21d3cd25907 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sqrt_behav xil_defaultlib.sqrt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_dout_tdata' [D:/VLSI_ARCHITECTURE/Square root/Square root.srcs/sources_1/new/SQR.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
