Analysis & Synthesis report for nios2_quartus2_project
Tue Jun  6 10:53:04 2023
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated
 19. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 20. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 21. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 22. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 23. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 24. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 25. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 26. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 27. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 28. Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005
 29. Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller
 30. Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem
 33. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 34. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
 35. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
 36. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0
 37. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder
 38. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm
 39. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 40. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 41. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 42. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 43. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 44. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 45. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 46. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator
 47. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 48. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 49. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 50. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 51. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 52. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
 53. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 56. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent
 59. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 62. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent
 65. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router_001|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_003|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_004|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_005|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
 76. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 81. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 82. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller
 85. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1
 88. Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3
 89. Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0
 90. Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2
 91. altsyncram Parameter Settings by Entity Instance
 92. scfifo Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 94. Port Connectivity Checks: "Assignment4_Qsys:inst|altera_reset_controller:rst_controller"
 95. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 96. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 97. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 98. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
 99. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
100. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
101. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
102. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
103. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent"
104. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
105. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
106. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
107. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent"
108. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
109. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
110. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
111. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent"
112. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
113. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
114. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
115. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
116. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator"
117. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
118. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
119. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
120. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
121. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
122. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
123. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
124. Port Connectivity Checks: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm"
125. Port Connectivity Checks: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"
126. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"
127. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart"
128. Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu"
129. Elapsed Time Per Partition
130. Analysis & Synthesis Messages
131. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun  6 10:53:04 2023      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; nios2_quartus2_project                     ;
; Top-level Entity Name              ; nios2_quartus2_project                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,918                                      ;
;     Total combinational functions  ; 2,559                                      ;
;     Dedicated logic registers      ; 1,432                                      ;
; Total registers                    ; 1432                                       ;
; Total pins                         ; 6                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 192,384                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP4CE22F17C6           ;                        ;
; Top-level entity name                                                      ; nios2_quartus2_project ; nios2_quartus2_project ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX          ;
; Use smart compilation                                                      ; On                     ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                    ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto DSP Block Replacement                                                 ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                     ; On                     ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
; Synthesis Seed                                                             ; 1                      ; 1                      ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------+----------------------------+
; Name               ; Setting                    ;
+--------------------+----------------------------+
; MRAM_BYTEENA_LATCH ; ON                         ;
+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                               ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                                                          ; Library          ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd                                                ; yes             ; User VHDL File                        ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd                                                ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v                                ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v                                ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v                              ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v                              ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv                           ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv                           ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v                     ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v                     ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                              ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                              ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                         ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                         ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv      ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv      ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv          ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv          ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv    ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv    ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv        ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                             ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                             ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv                            ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv                            ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                        ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv                       ; yes             ; User SystemVerilog HDL File           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv                       ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl                                        ; yes             ; User VHDL File                        ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl                                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd                                    ; yes             ; User VHDL File                        ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd                                    ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/PWMController.vhd                                        ; yes             ; User VHDL File                        ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/PWMController.vhd                                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v                                 ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v                                 ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v                         ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v                         ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v                             ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v                             ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v                    ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v                    ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_rf_ram_b.mif                        ; yes             ; User Memory Initialization File       ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_rf_ram_b.mif                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v                                   ; yes             ; Encrypted User Verilog HDL File       ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v                                   ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_ic_tag_ram.mif                      ; yes             ; User Memory Initialization File       ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_ic_tag_ram.mif                      ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v             ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v             ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v         ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v         ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_rf_ram_a.mif                        ; yes             ; User Memory Initialization File       ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_rf_ram_a.mif                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_ociram_default_contents.mif         ; yes             ; User Memory Initialization File       ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_ociram_default_contents.mif         ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v                        ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v                        ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v          ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v          ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v                            ; yes             ; User Verilog HDL File                 ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v                            ; Assignment4_Qsys ;
; Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.hex                          ; Assignment4_Qsys ;
; nios2_quartus2_project.bdf                                                                     ; yes             ; User Block Diagram/Schematic File     ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf                                                                     ;                  ;
; altsyncram.tdf                                                                                 ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;                  ;
; stratix_ram_block.inc                                                                          ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;                  ;
; lpm_mux.inc                                                                                    ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;                  ;
; lpm_decode.inc                                                                                 ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;                  ;
; aglobal131.inc                                                                                 ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                                       ;                  ;
; a_rdenreg.inc                                                                                  ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;                  ;
; altrom.inc                                                                                     ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;                  ;
; altram.inc                                                                                     ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                                           ;                  ;
; altdpram.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;                  ;
; db/altsyncram_3mf1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_3mf1.tdf                                                                         ;                  ;
; db/altsyncram_rkf1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_rkf1.tdf                                                                         ;                  ;
; db/altsyncram_81k1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_81k1.tdf                                                                         ;                  ;
; db/altsyncram_dqj1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_dqj1.tdf                                                                         ;                  ;
; db/altsyncram_eqj1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_eqj1.tdf                                                                         ;                  ;
; altera_std_synchronizer.v                                                                      ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                            ;                  ;
; db/altsyncram_dgb1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_dgb1.tdf                                                                         ;                  ;
; sld_virtual_jtag_basic.v                                                                       ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                             ;                  ;
; scfifo.tdf                                                                                     ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                           ;                  ;
; a_regfifo.inc                                                                                  ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                        ;                  ;
; a_dpfifo.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                         ;                  ;
; a_i2fifo.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                         ;                  ;
; a_fffifo.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                         ;                  ;
; a_f2fifo.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                         ;                  ;
; db/scfifo_jr21.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf                                                                             ;                  ;
; db/a_dpfifo_q131.tdf                                                                           ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf                                                                           ;                  ;
; db/a_fefifo_7cf.tdf                                                                            ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf                                                                            ;                  ;
; db/cntr_4n7.tdf                                                                                ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/cntr_4n7.tdf                                                                                ;                  ;
; db/dpram_nl21.tdf                                                                              ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/dpram_nl21.tdf                                                                              ;                  ;
; db/altsyncram_r1m1.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/altsyncram_r1m1.tdf                                                                         ;                  ;
; db/cntr_1ob.tdf                                                                                ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/cntr_1ob.tdf                                                                                ;                  ;
; alt_jtag_atlantic.v                                                                            ; yes             ; Encrypted Megafunction                ; /opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                  ;                  ;
; sld_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                          ;                  ;
; sld_jtag_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                     ;                  ;
; sld_rom_sr.vhd                                                                                 ; yes             ; Encrypted Megafunction                ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                       ;                  ;
; lpm_add_sub.tdf                                                                                ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                      ;                  ;
; addcore.inc                                                                                    ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                                                                          ;                  ;
; look_add.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                                                                         ;                  ;
; bypassff.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                         ;                  ;
; altshift.inc                                                                                   ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                                                         ;                  ;
; alt_stratix_add_sub.inc                                                                        ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                              ;                  ;
; db/add_sub_qvi.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/add_sub_qvi.tdf                                                                             ;                  ;
; lpm_divide.tdf                                                                                 ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                       ;                  ;
; abs_divider.inc                                                                                ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                      ;                  ;
; sign_div_unsign.inc                                                                            ; yes             ; Megafunction                          ; /opt/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                  ;                  ;
; db/lpm_divide_gqo.tdf                                                                          ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/lpm_divide_gqo.tdf                                                                          ;                  ;
; db/abs_divider_8dg.tdf                                                                         ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/abs_divider_8dg.tdf                                                                         ;                  ;
; db/alt_u_div_eaf.tdf                                                                           ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/alt_u_div_eaf.tdf                                                                           ;                  ;
; db/add_sub_7pc.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/add_sub_7pc.tdf                                                                             ;                  ;
; db/add_sub_8pc.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/add_sub_8pc.tdf                                                                             ;                  ;
; db/lpm_abs_k0a.tdf                                                                             ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/lpm_abs_k0a.tdf                                                                             ;                  ;
; db/lpm_divide_mcm.tdf                                                                          ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/lpm_divide_mcm.tdf                                                                          ;                  ;
; db/sign_div_unsign_bnh.tdf                                                                     ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/sign_div_unsign_bnh.tdf                                                                     ;                  ;
; db/alt_u_div_aaf.tdf                                                                           ; yes             ; Auto-Generated Megafunction           ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/db/alt_u_div_aaf.tdf                                                                           ;                  ;
+------------------------------------------------------------------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,918          ;
;                                             ;                ;
; Total combinational functions               ; 2559           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1180           ;
;     -- 3 input functions                    ; 796            ;
;     -- <=2 input functions                  ; 583            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2174           ;
;     -- arithmetic mode                      ; 385            ;
;                                             ;                ;
; Total registers                             ; 1432           ;
;     -- Dedicated logic registers            ; 1432           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 6              ;
; Total memory bits                           ; 192384         ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1439           ;
; Total fan-out                               ; 16621          ;
; Average fan-out                             ; 3.96           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Library Name     ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |nios2_quartus2_project                                                                                          ; 2559 (1)          ; 1432 (0)     ; 192384      ; 0            ; 0       ; 0         ; 6    ; 0            ; |nios2_quartus2_project                                                                                                                                                                                                                                                                                                                                                                         ; work             ;
;    |Assignment4_Qsys:inst|                                                                                       ; 2399 (0)          ; 1335 (0)     ; 192384      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst                                                                                                                                                                                                                                                                                                                                                   ; assignment4_qsys ;
;       |Assignment4_Qsys_cpu:cpu|                                                                                 ; 1297 (938)        ; 892 (622)    ; 27520       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; Assignment4_Qsys ;
;          |Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|                                      ; 2 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data                                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 2 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work             ;
;                |altsyncram_rkf1:auto_generated|                                                                  ; 2 (2)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated                                                                                                                                                                                                ; work             ;
;          |Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag                                                                                                                                                                                                                                                           ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work             ;
;                |altsyncram_81k1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated                                                                                                                                                                                                  ; work             ;
;          |Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|                                     ; 291 (33)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci                                                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper                                                                                                                                                      ; Assignment4_Qsys ;
;                |Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk                                                      ; Assignment4_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work             ;
;                |Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck                                                            ; Assignment4_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work             ;
;                |sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy                                                                                    ; work             ;
;             |Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|                    ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg                                                                                                                                                                        ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break                                                                                                                                                                          ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|                      ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug                                                                                                                                                                          ; Assignment4_Qsys ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; work             ;
;             |Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|                            ; 116 (116)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem                                                                                                                                                                                ; Assignment4_Qsys ;
;                |Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram                                                                                                   ; Assignment4_Qsys ;
;                   |altsyncram:the_altsyncram|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work             ;
;                      |altsyncram_dgb1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated                                          ; work             ;
;          |Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work             ;
;                |altsyncram_dqj1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated                                                                                                                                                                                ; work             ;
;          |Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work             ;
;                |altsyncram_eqj1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated                                                                                                                                                                                ; work             ;
;          |lpm_add_sub:Add8|                                                                                      ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                         ; work             ;
;             |add_sub_qvi:auto_generated|                                                                         ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                              ; work             ;
;       |Assignment4_Qsys_jtag_uart:jtag_uart|                                                                     ; 143 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;             |scfifo:rfifo|                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                     ; work             ;
;                |scfifo_jr21:auto_generated|                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work             ;
;                   |a_dpfifo_q131:dpfifo|                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work             ;
;                         |cntr_4n7:count_usedw|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                        ; work             ;
;                      |cntr_1ob:rd_ptr_count|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work             ;
;                      |cntr_1ob:wr_ptr|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work             ;
;                      |dpram_nl21:FIFOram|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work             ;
;                         |altsyncram_r1m1:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work             ;
;          |Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;             |scfifo:wfifo|                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                     ; work             ;
;                |scfifo_jr21:auto_generated|                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work             ;
;                   |a_dpfifo_q131:dpfifo|                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work             ;
;                         |cntr_4n7:count_usedw|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                        ; work             ;
;                      |cntr_1ob:rd_ptr_count|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work             ;
;                      |cntr_1ob:wr_ptr|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work             ;
;                      |dpram_nl21:FIFOram|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work             ;
;                         |altsyncram_r1m1:altsyncram1|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work             ;
;          |alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|                                        ; 55 (55)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                               ; work             ;
;       |Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|                                                     ; 352 (0)           ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|                                    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                           ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                     ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                      ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                          ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                  ; 92 (92)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                               ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                        ; Assignment4_Qsys ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                        ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:esl_bus_demo_0_s0_translator|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                 ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                      ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                            ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                ; Assignment4_Qsys ;
;          |altera_merlin_traffic_limiter:limiter|                                                                 ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;       |Assignment4_Qsys_onchip_mem:onchip_mem|                                                                   ; 1 (1)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ; work             ;
;             |altsyncram_3mf1:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated                                                                                                                                                                                                                                                   ; work             ;
;       |Assignment4_Qsys_sys_clk_timer:sys_clk_timer|                                                             ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                      ; Assignment4_Qsys ;
;       |altera_reset_controller:rst_controller|                                                                   ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                        ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;       |esl_bus_demo:esl_bus_demo_0|                                                                              ; 471 (1)           ; 61 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0                                                                                                                                                                                                                                                                                                                       ; assignment4_qsys ;
;          |PulseWidthModulator:pwm|                                                                               ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm                                                                                                                                                                                                                                                                                               ; assignment4_qsys ;
;          |QuadratureEncoder:encoder|                                                                             ; 451 (151)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder                                                                                                                                                                                                                                                                                             ; assignment4_qsys ;
;             |lpm_divide:Mod0|                                                                                    ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0                                                                                                                                                                                                                                                                             ; work             ;
;                |lpm_divide_gqo:auto_generated|                                                                   ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0|lpm_divide_gqo:auto_generated                                                                                                                                                                                                                                               ; work             ;
;                   |abs_divider_8dg:divider|                                                                      ; 110 (21)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                       ; work             ;
;                      |alt_u_div_eaf:divider|                                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                                                                                                                                                                                                 ; work             ;
;                      |lpm_abs_k0a:my_abs_num|                                                                    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_num                                                                                                                                                                                                ; work             ;
;             |lpm_divide:Mod1|                                                                                    ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1                                                                                                                                                                                                                                                                             ; work             ;
;                |lpm_divide_gqo:auto_generated|                                                                   ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1|lpm_divide_gqo:auto_generated                                                                                                                                                                                                                                               ; work             ;
;                   |abs_divider_8dg:divider|                                                                      ; 110 (21)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                       ; work             ;
;                      |alt_u_div_eaf:divider|                                                                     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                                                                                                                                                                                                 ; work             ;
;                      |lpm_abs_k0a:my_abs_num|                                                                    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_num                                                                                                                                                                                                ; work             ;
;             |lpm_divide:Mod2|                                                                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2                                                                                                                                                                                                                                                                             ; work             ;
;                |lpm_divide_mcm:auto_generated|                                                                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2|lpm_divide_mcm:auto_generated                                                                                                                                                                                                                                               ; work             ;
;                   |sign_div_unsign_bnh:divider|                                                                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                   ; work             ;
;                      |alt_u_div_aaf:divider|                                                                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                             ; work             ;
;             |lpm_divide:Mod3|                                                                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3                                                                                                                                                                                                                                                                             ; work             ;
;                |lpm_divide_mcm:auto_generated|                                                                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3|lpm_divide_mcm:auto_generated                                                                                                                                                                                                                                               ; work             ;
;                   |sign_div_unsign_bnh:divider|                                                                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                   ; work             ;
;                      |alt_u_div_aaf:divider|                                                                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                             ; work             ;
;    |sld_hub:auto_hub|                                                                                            ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; work             ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                             ; 158 (117)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                           ; work             ;
;          |sld_rom_sr:hub_info_reg|                                                                               ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                   ; work             ;
;          |sld_shadow_jsm:shadow_jsm|                                                                             ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                 ; work             ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; Assignment4_Qsys_cpu_ic_tag_ram.mif              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Assignment4_Qsys_cpu_ociram_default_contents.mif ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Assignment4_Qsys_cpu_rf_ram_a.mif                ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Assignment4_Qsys_cpu_rf_ram_b.mif                ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; Assignment4_Qsys_onchip_mem.hex                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                         ; IP Include File                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst                                                                                                                                                           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu                                                                                                                                  ; /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_irq_mapper:irq_mapper                                                                                                                    ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart                                                                                                                      ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                      ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router                                           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001                                   ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                     ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                             ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                         ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                     ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_005                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator                                          ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent                ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router                                               ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router_001                                           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002                                       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_003                                       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_004                                       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_005                                       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                              ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                    ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo               ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                     ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                             ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                             ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                             ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005                             ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                         ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                           ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo            ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem                                                                                                                    ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller                                                                                                                    ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer                                                                                                              ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sysid:sysid                                                                                                                              ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                              ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,6,10,11,16,23..25,27,28,31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im|trc_wrap                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][75]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][74]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|slave_readdata[14..31]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                      ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                      ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                              ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                              ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..5,7..9,12..15,17..22,26,29]                                                                                                                                 ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                          ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                       ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                             ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                                          ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                          ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                    ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                     ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                     ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                     ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                            ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                             ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                             ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                              ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                              ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                               ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                               ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                               ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                         ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                          ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                          ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                          ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                          ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                      ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                       ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                       ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                        ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|trigger_state                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|trigbrktype                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize.001 ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 302                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                      ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                      ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][75]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                      ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][74]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|trigbrktype                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                      ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                          ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                            ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                          ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                  ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93]                                                                                                                                      ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|trigger_state                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                    ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                    ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                       ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                            ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                            ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                            ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                              ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                          ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                            ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                  ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                    ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                      ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                            ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                       ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                    ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                  ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                          ; Stuck at GND              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                         ; Stuck at VCC              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                     ; Stuck at VCC              ; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1432  ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 225   ;
; Number of registers using Asynchronous Clear ; 1073  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 930   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                 ; 1       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                               ; 11      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                    ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                        ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush                                                                                                                                                      ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|hbreak_enabled                                                                                                                                                    ; 10      ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                              ; 1       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                              ; 4       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                 ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_dst_reg                                                                                                                                                      ; 67      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                     ; 2       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                              ; 1       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                 ; 1       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[16] ; 2       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                              ; 1       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                             ; 1       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                                                            ; 1       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                  ; 1       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                   ; 1       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                     ; 3       ;
; Total number of inverted registers = 45                                                                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm|pwmCnt[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src2_prelim[5]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|av_ld_data_aligned_or_div[2]                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[14]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1_prelim[13]                                                                                                                                                                                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src2_imm[21]                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|readdata[0]                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[7]                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[5]                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[25] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonAReg[5]                                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_pulse[6]                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|break_readreg[3]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_pulse[9]                                                                                                                                                                                                                          ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush_waddr[5]                                                                                                                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[1]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[13]                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[14]                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_logic_result[18]                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]           ;
+-------------------+-------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem ;
+----------------+---------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                   ;
+----------------+---------------------------------+--------------------------------------------------------+
; INIT_FILE      ; Assignment4_Qsys_onchip_mem.hex ; String                                                 ;
+----------------+---------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                                               ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                                               ;
; NUMWORDS_A                         ; 5120                            ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; INIT_FILE                          ; Assignment4_Qsys_onchip_mem.hex ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 5120                            ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_3mf1                 ; Untyped                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                        ;
; led_width      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; len            ; 16000 ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; pwmbits        ; 8     ; Signed Integer                                                                                ;
; clockdivider   ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 3     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                                                                   ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                                                   ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                                                                   ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                                                            ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router_001|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_003|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_004|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_005|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_gqo ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_gqo ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                                                            ;
; LPM_WIDTHD             ; 15             ; Untyped                                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                     ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                      ;
; Entity Instance                           ; Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 5120                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                   ;
; Entity Instance            ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                              ;
+----------------+-------+----------+------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                         ;
+----------------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                               ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                   ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm"             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dutyout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; encoder_pulses ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; direction      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu"                                                               ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_ci_readra                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun  6 10:52:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd
    Info (12022): Found design unit 1: Assignment4_Qsys-rtl
    Info (12023): Found entity 1: Assignment4_Qsys
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv
    Info (12023): Found entity 1: Assignment4_Qsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl
    Info (12022): Found design unit 1: esl_bus_demo-behavior
    Info (12023): Found entity 1: esl_bus_demo
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd
    Info (12022): Found design unit 1: QuadratureEncoder-Behavioral
    Info (12023): Found entity 1: QuadratureEncoder
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/PWMController.vhd
    Info (12022): Found design unit 1: PulseWidthModulator-Behavioral
    Info (12023): Found entity 1: PulseWidthModulator
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v
    Info (12023): Found entity 1: Assignment4_Qsys_sysid
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v
    Info (12023): Found entity 1: Assignment4_Qsys_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v
    Info (12023): Found entity 1: Assignment4_Qsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: Assignment4_Qsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: Assignment4_Qsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: Assignment4_Qsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: Assignment4_Qsys_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_oci_test_bench
Info (12021): Found 23 design units, including 23 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_ic_data_module
    Info (12023): Found entity 2: Assignment4_Qsys_cpu_ic_tag_module
    Info (12023): Found entity 3: Assignment4_Qsys_cpu_register_bank_a_module
    Info (12023): Found entity 4: Assignment4_Qsys_cpu_register_bank_b_module
    Info (12023): Found entity 5: Assignment4_Qsys_cpu_nios2_oci_debug
    Info (12023): Found entity 6: Assignment4_Qsys_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: Assignment4_Qsys_cpu_nios2_ocimem
    Info (12023): Found entity 8: Assignment4_Qsys_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: Assignment4_Qsys_cpu_nios2_oci_break
    Info (12023): Found entity 10: Assignment4_Qsys_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: Assignment4_Qsys_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: Assignment4_Qsys_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: Assignment4_Qsys_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: Assignment4_Qsys_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: Assignment4_Qsys_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: Assignment4_Qsys_cpu_nios2_oci_pib
    Info (12023): Found entity 20: Assignment4_Qsys_cpu_nios2_oci_im
    Info (12023): Found entity 21: Assignment4_Qsys_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: Assignment4_Qsys_cpu_nios2_oci
    Info (12023): Found entity 23: Assignment4_Qsys_cpu
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v
    Info (12023): Found entity 1: Assignment4_Qsys_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf
    Info (12023): Found entity 1: nios2_quartus2_project
Info (12127): Elaborating entity "nios2_quartus2_project" for the top level hierarchy
Warning (275089): Not all bits in bus "GPIO_0[23..21]" are used
Warning (275080): Converted elements in bus name "GPIO_0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "GPIO_0[21]" to "GPIO_021"
    Warning (275081): Converted element name(s) from "GPIO_0[23]" to "GPIO_023"
Warning (275043): Pin "GPIO1_01_TX" is missing source
Warning (275009): Pin "GPIO1_02_RX" not connected
Info (12128): Elaborating entity "Assignment4_Qsys" for hierarchy "Assignment4_Qsys:inst"
Info (12128): Elaborating entity "Assignment4_Qsys_onchip_mem" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3mf1.tdf
    Info (12023): Found entity 1: altsyncram_3mf1
Info (12128): Elaborating entity "altsyncram_3mf1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_test_bench" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ic_data_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf
    Info (12023): Found entity 1: altsyncram_rkf1
Info (12128): Elaborating entity "altsyncram_rkf1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ic_tag_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf
    Info (12023): Found entity 1: altsyncram_81k1
Info (12128): Elaborating entity "altsyncram_81k1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_register_bank_a_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqj1.tdf
    Info (12023): Found entity 1: altsyncram_dqj1
Info (12128): Elaborating entity "altsyncram_dqj1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_register_bank_b_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eqj1.tdf
    Info (12023): Found entity 1: altsyncram_eqj1
Info (12128): Elaborating entity "altsyncram_eqj1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_debug" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_ocimem" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ociram_sp_ram_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgb1.tdf
    Info (12023): Found entity 1: altsyncram_dgb1
Info (12128): Elaborating entity "altsyncram_dgb1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_avalon_reg" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_break" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_xbrk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_dbrk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_itrace" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_dtrace" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_td_mode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_oci_test_bench" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench"
Warning (12158): Entity "Assignment4_Qsys_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_pib" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_im" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_wrapper" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_tck" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_sysclk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart_scfifo_w" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart_scfifo_r" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "Assignment4_Qsys_sys_clk_timer" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer"
Info (12128): Elaborating entity "Assignment4_Qsys_sysid" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_sysid:sysid"
Info (12128): Elaborating entity "esl_bus_demo" for hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"
Warning (10541): VHDL Signal Declaration warning at esl_bus_demo.vhdl(44): used implicit default value for signal "user_output" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at esl_bus_demo.vhdl(50): object "enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at esl_bus_demo.vhdl(54): object "dutOut" assigned a value but never read
Info (12128): Elaborating entity "QuadratureEncoder" for hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"
Warning (10541): VHDL Signal Declaration warning at QuadratureEncoder.vhd(10): used implicit default value for signal "encoder_pulses" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "PulseWidthModulator" for hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|PulseWidthModulator:pwm"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_addr_router" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_addr_router_001" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_id_router" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_id_router_default_decode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router:id_router|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_id_router_002" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Assignment4_Qsys_irq_mapper" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Assignment4_Qsys:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "jdo" on the entity instantiation of "the_Assignment4_Qsys_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (278001): Inferred 5 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Add8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Mod2"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gqo.tdf
    Info (12023): Found entity 1: lpm_divide_gqo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf
    Info (12023): Found entity 1: lpm_divide_mcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 28 buffer(s)
    Info (13016): Ignored 28 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO1_01_TX" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO1_02_RX"
Info (21057): Implemented 3263 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 3062 logic cells
    Info (21064): Implemented 190 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 494 megabytes
    Info: Processing ended: Tue Jun  6 10:53:04 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg.


