Analysis & Synthesis report for SerialCom
Sat Oct 19 22:25:22 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff
 13. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_sync1_ff
 14. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_prev_ff
 15. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:tx_start_ff
 16. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff
 17. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff
 18. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst
 19. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm
 20. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE
 21. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT
 22. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS
 23. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT
 24. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP
 25. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter
 26. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE
 27. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT
 28. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS
 29. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT
 30. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP
 31. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less
 32. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder
 33. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count
 34. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst
 35. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count
 36. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable
 37. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx
 38. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE
 39. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS
 40. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP
 41. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq
 42. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index
 43. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc
 44. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2
 45. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3
 46. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable
 47. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index
 48. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable
 49. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE
 50. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT
 51. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS
 52. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT
 53. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP
 54. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP
 55. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT
 56. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS
 57. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT
 58. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst
 59. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state
 60. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst
 61. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst
 62. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst
 63. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator
 64. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator
 65. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder
 66. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux
 67. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator
 68. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator
 69. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator
 70. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer
 71. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector
 72. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector
 73. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator
 74. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator
 75. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector
 76. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low
 77. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
 78. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
 79. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
 80. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high
 81. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
 82. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
 83. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
 84. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final
 85. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector
 86. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator
 87. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator
 88. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux
 89. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low
 90. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
 91. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
 92. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
 93. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high
 94. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
 95. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
 96. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
 97. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final
 98. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux
 99. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low
100. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
101. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
102. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
103. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high
104. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
105. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
106. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
107. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final
108. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux
109. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low
110. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
111. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
112. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
113. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high
114. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
115. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
116. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
117. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final
118. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux
119. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low
120. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
121. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
122. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
123. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high
124. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
125. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
126. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
127. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final
128. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux
129. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low
130. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
131. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
132. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
133. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high
134. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
135. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
136. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
137. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final
138. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux
139. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux
140. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux
141. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux
142. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux
143. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff
144. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff
145. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff
146. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff
147. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff
148. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst
149. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm
150. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE
151. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT
152. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS
153. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT
154. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP
155. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter
156. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE
157. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT
158. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS
159. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT
160. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP
161. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less
162. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder
163. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count
164. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst
165. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count
166. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable
167. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx
168. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE
169. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS
170. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP
171. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq
172. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index
173. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc
174. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2
175. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3
176. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable
177. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index
178. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable
179. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE
180. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT
181. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS
182. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT
183. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP
184. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP
185. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT
186. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS
187. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT
188. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst
189. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state
190. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst
191. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst
192. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst
193. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator
194. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator
195. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder
196. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux
197. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator
198. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator
199. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator
200. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer
201. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector
202. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector
203. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator
204. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator
205. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector
206. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low
207. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
208. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
209. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
210. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high
211. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
212. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
213. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
214. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final
215. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector
216. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator
217. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator
218. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux
219. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low
220. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
221. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
222. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
223. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high
224. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
225. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
226. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
227. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final
228. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux
229. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low
230. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
231. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
232. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
233. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high
234. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
235. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
236. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
237. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final
238. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux
239. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low
240. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
241. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
242. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
243. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high
244. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
245. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
246. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
247. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final
248. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux
249. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low
250. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
251. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
252. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
253. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high
254. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
255. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
256. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
257. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final
258. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux
259. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low
260. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
261. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
262. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
263. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high
264. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
265. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
266. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
267. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final
268. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux
269. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux
270. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux
271. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux
272. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux
273. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff
274. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff
275. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff
276. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff
277. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff
278. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_idle
279. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_init
280. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_tx
281. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_rx
282. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_done
283. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux
284. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low
285. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
286. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
287. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
288. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high
289. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
290. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
291. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
292. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_8:mux_final
293. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_8:next_tx_data_mux
294. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp
295. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux
296. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low
297. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
298. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
299. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
300. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high
301. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
302. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
303. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
304. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_8:mux_final
305. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff
306. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff
307. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff
308. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_done_ff
309. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff
310. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff
311. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff
312. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz
313. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg
314. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator
315. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer
316. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:enable_mux
317. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux
318. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator
319. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:decenas_zero_comparator
320. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg
321. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator
322. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer
323. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux
324. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:enable_mux
325. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:load_mux
326. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg
327. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Comparator_N_bits:borrow_comparator
328. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer
329. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:borrow_mux
330. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:enable_mux
331. Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:load_mux
332. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter"
333. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux"
334. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst"
335. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer"
336. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator"
337. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter"
338. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:decenas_zero_comparator"
339. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator"
340. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux"
341. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst"
342. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer"
343. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator"
344. Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz"
345. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_fpga_top_mux_0:leds_mux"
346. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux2"
347. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux1"
348. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux"
349. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp"
350. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_8:next_tx_data_mux"
351. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux"
352. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_rx_next_state"
353. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_tx_next_state"
354. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_done_next_state"
355. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_idle_next_state"
356. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_done"
357. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_rx"
358. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_tx"
359. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_init"
360. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_idle"
361. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst"
362. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst"
363. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_mux_1:uart_rx_mux_1_inst"
364. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff"
365. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff"
366. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff"
367. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff"
368. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff"
369. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux"
370. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux"
371. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux"
372. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux"
373. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux"
374. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux"
375. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux"
376. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux"
377. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux"
378. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux"
379. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator"
380. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler"
381. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector"
382. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator"
383. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler"
384. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector"
385. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer"
386. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator"
387. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator"
388. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler"
389. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux"
390. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder"
391. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter"
392. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final"
393. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_011"
394. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_010"
395. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_001"
396. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_000"
397. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler"
398. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator"
399. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator"
400. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2"
401. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1"
402. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst"
403. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux"
404. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT"
405. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS"
406. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT"
407. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP"
408. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP"
409. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT"
410. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS"
411. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT"
412. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE"
413. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable"
414. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3"
415. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc"
416. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst"
417. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index"
418. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq"
419. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP"
420. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS"
421. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE"
422. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx"
423. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable"
424. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count"
425. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst"
426. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder"
427. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less"
428. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP"
429. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT"
430. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS"
431. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT"
432. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE"
433. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter"
434. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP"
435. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT"
436. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS"
437. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT"
438. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE"
439. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst"
440. Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_fpga_top_mux_2:tx_start_mux"
441. Port Connectivity Checks: "BCD_to_7Segment:bcd_to_7seg"
442. Post-Synthesis Netlist Statistics for Top Partition
443. Elapsed Time Per Partition
444. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 19 22:25:22 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; SerialCom                                      ;
; Top-level Entity Name           ; PG1_FAC_Top                                    ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 164                                            ;
; Total pins                      ; 55                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; PG1_FAC_Top        ; SerialCom          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; uart_tx.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv               ;         ;
; uart_rx.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv               ;         ;
; uart_fpga_top.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv         ;         ;
; BCD_to_7Segment.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_to_7Segment.sv       ;         ;
; uart_handshake.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv        ;         ;
; Timer.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv                 ;         ;
; Counter_N_bits.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv        ;         ;
; BCD_Counter.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv           ;         ;
; D_FF_Cell.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Cell.sv             ;         ;
; D_FF_Manual.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv           ;         ;
; Comparator_N_bits.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Comparator_N_bits.sv     ;         ;
; Adder_N_bits.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv          ;         ;
; Mux2to1_N_bits.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Mux2to1_N_bits.sv        ;         ;
; uart_tx_pkg.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_pkg.sv           ;         ;
; uart_tx_mux_1.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_1.sv         ;         ;
; uart_tx_mux_2.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_2.sv         ;         ;
; uart_tx_mux_3.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_3.sv         ;         ;
; uart_tx_fsm.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv           ;         ;
; uart_tx_clk_counter.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv   ;         ;
; uart_tx_bit_index.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv     ;         ;
; uart_tx_mux_4.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_4.sv         ;         ;
; uart_tx_mux_5.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv         ;         ;
; uart_rx_fsm.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv           ;         ;
; uart_rx_sync.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_sync.sv          ;         ;
; uart_rx_mux_1.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv         ;         ;
; uart_rx_state_machine.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv ;         ;
; uart_rx_mux_2.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_2.sv         ;         ;
; uart_rx_state_handler.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv ;         ;
; uart_rx_counter.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv       ;         ;
; uart_rx_bit_handler.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv   ;         ;
; uart_rx_byte_handler.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv  ;         ;
; uart_rx_dv_handler.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv    ;         ;
; uart_rx_mux_6.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_6.sv         ;         ;
; uart_rx_mux_7.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_7.sv         ;         ;
; uart_rx_mux_8.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_8.sv         ;         ;
; uart_rx_bit_decoder.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv   ;         ;
; uart_rx_mux_9.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv         ;         ;
; uart_rx_mux_10.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv        ;         ;
; uart_handshake_mux_0.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake_mux_0.sv  ;         ;
; uart_fpga_top_mux_0.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_0.sv   ;         ;
; uart_fpga_top_mux_1.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_1.sv   ;         ;
; uart_fpga_top_mux_2.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_2.sv   ;         ;
; uart_fpga_top_mux_3.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_3.sv   ;         ;
; uart_fpga_top_mux_4.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_4.sv   ;         ;
; PG1_FAC_Top.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 183         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 307         ;
;     -- 7 input functions                    ; 4           ;
;     -- 6 input functions                    ; 51          ;
;     -- 5 input functions                    ; 77          ;
;     -- 4 input functions                    ; 90          ;
;     -- <=3 input functions                  ; 85          ;
;                                             ;             ;
; Dedicated logic registers                   ; 164         ;
;                                             ;             ;
; I/O pins                                    ; 55          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 164         ;
; Total fan-out                               ; 1868        ;
; Average fan-out                             ; 3.22        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                            ; Entity Name           ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |PG1_FAC_Top                                                              ; 307 (0)             ; 164 (0)                   ; 0                 ; 0          ; 55   ; 0            ; |PG1_FAC_Top                                                                                                                                                                                                                                                                                                   ; PG1_FAC_Top           ; work         ;
;    |BCD_to_7Segment:bcd_to_7seg|                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|BCD_to_7Segment:bcd_to_7seg                                                                                                                                                                                                                                                                       ; BCD_to_7Segment       ; work         ;
;    |uart_fpga_top:uart_instance|                                          ; 304 (3)             ; 164 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance                                                                                                                                                                                                                                                                       ; uart_fpga_top         ; work         ;
;       |D_FF_Manual:button_prev_ff|                                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_prev_ff                                                                                                                                                                                                                                            ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_prev_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                            ; D_FF_Cell             ; work         ;
;       |D_FF_Manual:button_sync0_ff|                                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff                                                                                                                                                                                                                                           ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                           ; D_FF_Cell             ; work         ;
;       |D_FF_Manual:button_sync1_ff|                                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_sync1_ff                                                                                                                                                                                                                                           ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:button_sync1_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                           ; D_FF_Cell             ; work         ;
;       |D_FF_Manual:received_data_ff|                                      ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff                                                                                                                                                                                                                                          ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[1].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[2].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[3].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[4].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[5].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[6].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[7].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                                                                          ; D_FF_Cell             ; work         ;
;       |D_FF_Manual:tx_data_ff|                                            ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff                                                                                                                                                                                                                                                ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[1].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[2].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[3].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[4].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[5].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[6].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;          |D_FF_Cell:DFF_ARRAY[7].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                                                                                ; D_FF_Cell             ; work         ;
;       |D_FF_Manual:tx_start_ff|                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_start_ff                                                                                                                                                                                                                                               ; D_FF_Manual           ; work         ;
;          |D_FF_Cell:DFF_ARRAY[0].dff_cell|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|D_FF_Manual:tx_start_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                                               ; D_FF_Cell             ; work         ;
;       |Timer:timer_inst|                                                  ; 65 (2)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst                                                                                                                                                                                                                                                      ; Timer                 ; work         ;
;          |BCD_Counter:decenas_counter|                                    ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter                                                                                                                                                                                                                          ; BCD_Counter           ; work         ;
;             |D_FF_Manual:contador_reg|                                    ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg                                                                                                                                                                                                 ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;             |Mux2to1_N_bits:load_mux|                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:load_mux                                                                                                                                                                                                  ; Mux2to1_N_bits        ; work         ;
;          |BCD_Counter:unidades_counter|                                   ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter                                                                                                                                                                                                                         ; BCD_Counter           ; work         ;
;             |Comparator_N_bits:borrow_comparator|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator                                                                                                                                                                                     ; Comparator_N_bits     ; work         ;
;             |D_FF_Manual:contador_reg|                                    ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg                                                                                                                                                                                                ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;             |Mux2to1_N_bits:load_mux|                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:load_mux                                                                                                                                                                                                 ; Mux2to1_N_bits        ; work         ;
;          |BCD_to_7Segment:bcd_decenas|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_to_7Segment:bcd_decenas                                                                                                                                                                                                                          ; BCD_to_7Segment       ; work         ;
;          |BCD_to_7Segment:bcd_unidades|                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|BCD_to_7Segment:bcd_unidades                                                                                                                                                                                                                         ; BCD_to_7Segment       ; work         ;
;          |Counter_N_bits:contador_1hz|                                    ; 40 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz                                                                                                                                                                                                                          ; Counter_N_bits        ; work         ;
;             |Adder_N_bits:incrementer|                                    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer                                                                                                                                                                                                 ; Adder_N_bits          ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst                                                                                                                                                 ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst                                                                                                                                                 ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[18].full_adder_inst|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[18].full_adder_inst                                                                                                                                                 ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[21].full_adder_inst|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[21].full_adder_inst                                                                                                                                                 ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst                                                                                                                                                  ; Full_Adder            ; work         ;
;             |Comparator_N_bits:terminal_count_comparator|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator                                                                                                                                                                              ; Comparator_N_bits     ; work         ;
;             |D_FF_Manual:contador_reg|                                    ; 1 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg                                                                                                                                                                                                 ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[10].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[10].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[11].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[11].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[12].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[12].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[13].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[13].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[14].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[14].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[15].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[15].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[16].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[16].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[17].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[17].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[18].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[18].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[19].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[19].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[20].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[20].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[21].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[21].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[22].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[22].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[23].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[23].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[24].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[24].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[25].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[25].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[4].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[5].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[6].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[7].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[8].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[8].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[9].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[9].dff_cell                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;             |Mux2to1_N_bits:terminal_count_mux|                           ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux                                                                                                                                                                                        ; Mux2to1_N_bits        ; work         ;
;       |uart_fpga_top_mux_0:leds_mux|                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_fpga_top_mux_0:leds_mux                                                                                                                                                                                                                                          ; uart_fpga_top_mux_0   ; work         ;
;       |uart_fpga_top_mux_1:tx_serial_mux|                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_fpga_top_mux_1:tx_serial_mux                                                                                                                                                                                                                                     ; uart_fpga_top_mux_1   ; work         ;
;       |uart_fpga_top_mux_4:received_data_mux|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_fpga_top_mux_4:received_data_mux                                                                                                                                                                                                                                 ; uart_fpga_top_mux_4   ; work         ;
;       |uart_handshake:handshake_inst|                                     ; 119 (3)             ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst                                                                                                                                                                                                                                         ; uart_handshake        ; work         ;
;          |Comparator_N_bits:rx_data_comp|                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp                                                                                                                                                                                                          ; Comparator_N_bits     ; work         ;
;          |D_FF_Manual:handshake_active_ff|                                ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff                                                                                                                                                                                                         ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                         ; D_FF_Cell             ; work         ;
;          |D_FF_Manual:handshake_fail_ff|                                  ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff                                                                                                                                                                                                           ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                           ; D_FF_Cell             ; work         ;
;          |D_FF_Manual:handshake_successful_ff|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff                                                                                                                                                                                                     ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                     ; D_FF_Cell             ; work         ;
;          |D_FF_Manual:state_ff|                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff                                                                                                                                                                                                                    ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;             |D_FF_Cell:DFF_ARRAY[1].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;             |D_FF_Cell:DFF_ARRAY[2].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;          |D_FF_Manual:tx_data_ff|                                         ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff                                                                                                                                                                                                                  ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[7].dff_cell|                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                                                  ; D_FF_Cell             ; work         ;
;          |D_FF_Manual:tx_start_ff|                                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff                                                                                                                                                                                                                 ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                 ; D_FF_Cell             ; work         ;
;          |uart_rx:uart_rx_inst|                                           ; 73 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst                                                                                                                                                                                                                    ; uart_rx               ; work         ;
;             |uart_rx_fsm:uart_rx_fsm_inst|                                ; 73 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst                                                                                                                                                                                       ; uart_rx_fsm           ; work         ;
;                |D_FF_Manual:bit_index_ff|                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff                                                                                                                                                              ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                              ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                              ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Manual:clock_count_ff|                               ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff                                                                                                                                                            ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[10].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[10].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[11].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[11].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[12].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[12].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[13].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[13].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[14].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[14].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[15].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[15].dff_cell                                                                                                                           ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[3].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[4].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[5].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[6].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[7].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[8].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[8].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[9].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[9].dff_cell                                                                                                                            ; D_FF_Cell             ; work         ;
;                |D_FF_Manual:rx_byte_ff|                                   ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff                                                                                                                                                                ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[3].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[4].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[5].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[6].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[7].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Manual:rx_dv_ff|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff                                                                                                                                                                  ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                  ; D_FF_Cell             ; work         ;
;                |D_FF_Manual:state_ff|                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff                                                                                                                                                                  ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                  ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                  ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                  ; D_FF_Cell             ; work         ;
;                |uart_rx_mux_8:rx_dv_reset_mux|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux                                                                                                                                                         ; uart_rx_mux_8         ; work         ;
;                |uart_rx_mux_8:state_reset_mux|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux                                                                                                                                                         ; uart_rx_mux_8         ; work         ;
;                |uart_rx_state_machine:state_machine_inst|                 ; 67 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst                                                                                                                                              ; uart_rx_state_machine ; work         ;
;                   |Comparator_N_bits:full_bit_comparator|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator                                                                                                        ; Comparator_N_bits     ; work         ;
;                   |uart_rx_byte_handler:byte_handler|                     ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler                                                                                                            ; uart_rx_byte_handler  ; work         ;
;                      |uart_rx_bit_decoder:bit_decoder|                    ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder                                                                            ; uart_rx_bit_decoder   ; work         ;
;                         |uart_rx_mux_9:mask_selector|                     ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector                                                ; uart_rx_mux_9         ; work         ;
;                            |uart_rx_mux_10:mux_low|                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low                         ; uart_rx_mux_10        ; work         ;
;                               |uart_rx_mux_8:mux_final|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ; uart_rx_mux_8         ; work         ;
;                   |uart_rx_counter:counter|                               ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter                                                                                                                      ; uart_rx_counter       ; work         ;
;                      |Adder_N_bits:increment_adder|                       ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder                                                                                         ; Adder_N_bits          ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst                                         ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst                                         ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst                                         ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst                                         ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst                                         ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst                                          ; Full_Adder            ; work         ;
;                         |Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst                                          ; Full_Adder            ; work         ;
;                   |uart_rx_mux_9:bit_index_mux|                           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux                                                                                                                  ; uart_rx_mux_9         ; work         ;
;                      |uart_rx_mux_8:mux_final|                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final                                                                                          ; uart_rx_mux_8         ; work         ;
;                   |uart_rx_mux_9:clock_count_mux|                         ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux                                                                                                                ; uart_rx_mux_9         ; work         ;
;                      |uart_rx_mux_8:mux_final|                            ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final                                                                                        ; uart_rx_mux_8         ; work         ;
;                   |uart_rx_mux_9:rx_byte_mux|                             ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux                                                                                                                    ; uart_rx_mux_9         ; work         ;
;                      |uart_rx_mux_8:mux_final|                            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final                                                                                            ; uart_rx_mux_8         ; work         ;
;                   |uart_rx_state_handler:state_handler|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler                                                                                                          ; uart_rx_state_handler ; work         ;
;             |uart_rx_sync:uart_rx_sync_inst|                              ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst                                                                                                                                                                                     ; uart_rx_sync          ; work         ;
;                |D_FF_Cell:dff1|                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1                                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:dff2|                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2                                                                                                                                                                      ; D_FF_Cell             ; work         ;
;          |uart_rx_mux_2:next_handshake_successful_mux|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_2:next_handshake_successful_mux                                                                                                                                                                                             ; uart_rx_mux_2         ; work         ;
;          |uart_rx_mux_9:next_handshake_active_mux|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux                                                                                                                                                                                                 ; uart_rx_mux_9         ; work         ;
;             |uart_rx_mux_8:mux_final|                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_8:mux_final                                                                                                                                                                         ; uart_rx_mux_8         ; work         ;
;          |uart_rx_mux_9:next_state_mux|                                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux                                                                                                                                                                                                            ; uart_rx_mux_9         ; work         ;
;             |uart_rx_mux_8:mux_final|                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_8:mux_final                                                                                                                                                                                    ; uart_rx_mux_8         ; work         ;
;          |uart_tx:uart_tx_inst|                                           ; 32 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst                                                                                                                                                                                                                    ; uart_tx               ; work         ;
;             |D_FF_Manual:dff_current_state|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state                                                                                                                                                                                      ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;             |uart_tx_bit_index:bit_idx|                                   ; 7 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx                                                                                                                                                                                          ; uart_tx_bit_index     ; work         ;
;                |Comparator_N_bits:cmp_clock_count_eq|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq                                                                                                                                                     ; Comparator_N_bits     ; work         ;
;                |D_FF_Manual:dff_bit_index|                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index                                                                                                                                                                ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                ; D_FF_Cell             ; work         ;
;                |uart_tx_mux_4:mux_bit_next_mux3|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3                                                                                                                                                          ; uart_tx_mux_4         ; work         ;
;             |uart_tx_clk_counter:clk_counter|                             ; 17 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter                                                                                                                                                                                    ; uart_tx_clk_counter   ; work         ;
;                |Adder_N_bits:adder|                                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder                                                                                                                                                                 ; Adder_N_bits          ; work         ;
;                   |Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst                                                                                                                 ; Full_Adder            ; work         ;
;                   |Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst                                                                                                                  ; Full_Adder            ; work         ;
;                   |Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst                                                                                                                  ; Full_Adder            ; work         ;
;                |D_FF_Manual:dff_clock_count|                              ; 0 (0)               ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count                                                                                                                                                        ; D_FF_Manual           ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[0].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[10].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[10].dff_cell                                                                                                                       ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[11].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[11].dff_cell                                                                                                                       ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[12].dff_cell|                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[12].dff_cell                                                                                                                       ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[1].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[2].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[3].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[4].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[5].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[6].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[7].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[8].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[8].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                   |D_FF_Cell:DFF_ARRAY[9].dff_cell|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[9].dff_cell                                                                                                                        ; D_FF_Cell             ; work         ;
;                |uart_tx_mux_4:mux_clock_count|                            ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count                                                                                                                                                      ; uart_tx_mux_4         ; work         ;
;             |uart_tx_fsm:fsm|                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm                                                                                                                                                                                                    ; uart_tx_fsm           ; work         ;
;             |uart_tx_mux_1:mux1|                                          ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1                                                                                                                                                                                                 ; uart_tx_mux_1         ; work         ;
;                |Comparator_N_bits:cmp_IDLE|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE                                                                                                                                                                      ; Comparator_N_bits     ; work         ;
;       |uart_rx:uart_rx_inst|                                              ; 73 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst                                                                                                                                                                                                                                                  ; uart_rx               ; work         ;
;          |uart_rx_fsm:uart_rx_fsm_inst|                                   ; 73 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst                                                                                                                                                                                                                     ; uart_rx_fsm           ; work         ;
;             |D_FF_Manual:bit_index_ff|                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff                                                                                                                                                                                            ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                            ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                            ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                            ; D_FF_Cell             ; work         ;
;             |D_FF_Manual:clock_count_ff|                                  ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff                                                                                                                                                                                          ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[10].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[10].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[11].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[11].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[12].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[12].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[13].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[13].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[14].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[14].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[15].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[15].dff_cell                                                                                                                                                         ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[4].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[5].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[6].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[7].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[8].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[8].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[9].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[9].dff_cell                                                                                                                                                          ; D_FF_Cell             ; work         ;
;             |D_FF_Manual:rx_byte_ff|                                      ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff                                                                                                                                                                                              ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[4].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[5].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[6].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[7].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;             |D_FF_Manual:rx_dv_ff|                                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff                                                                                                                                                                                                ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;             |D_FF_Manual:state_ff|                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff                                                                                                                                                                                                ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                ; D_FF_Cell             ; work         ;
;             |uart_rx_mux_8:bit_index_reset_mux|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux                                                                                                                                                                                   ; uart_rx_mux_8         ; work         ;
;             |uart_rx_mux_8:clock_count_reset_mux|                         ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux                                                                                                                                                                                 ; uart_rx_mux_8         ; work         ;
;             |uart_rx_mux_8:rx_byte_reset_mux|                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux                                                                                                                                                                                     ; uart_rx_mux_8         ; work         ;
;             |uart_rx_mux_8:rx_dv_reset_mux|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux                                                                                                                                                                                       ; uart_rx_mux_8         ; work         ;
;             |uart_rx_mux_8:state_reset_mux|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux                                                                                                                                                                                       ; uart_rx_mux_8         ; work         ;
;             |uart_rx_state_machine:state_machine_inst|                    ; 37 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst                                                                                                                                                                            ; uart_rx_state_machine ; work         ;
;                |Comparator_N_bits:full_bit_comparator|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator                                                                                                                                      ; Comparator_N_bits     ; work         ;
;                |uart_rx_byte_handler:byte_handler|                        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler                                                                                                                                          ; uart_rx_byte_handler  ; work         ;
;                   |uart_rx_bit_decoder:bit_decoder|                       ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder                                                                                                          ; uart_rx_bit_decoder   ; work         ;
;                      |uart_rx_mux_9:mask_selector|                        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector                                                                              ; uart_rx_mux_9         ; work         ;
;                         |uart_rx_mux_10:mux_low|                          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low                                                       ; uart_rx_mux_10        ; work         ;
;                            |uart_rx_mux_8:mux_final|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final                               ; uart_rx_mux_8         ; work         ;
;                |uart_rx_counter:counter|                                  ; 10 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter                                                                                                                                                    ; uart_rx_counter       ; work         ;
;                   |Adder_N_bits:increment_adder|                          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder                                                                                                                       ; Adder_N_bits          ; work         ;
;                      |Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst                                                                       ; Full_Adder            ; work         ;
;                      |Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst                                                                       ; Full_Adder            ; work         ;
;                      |Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst                                                                        ; Full_Adder            ; work         ;
;                      |Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst                                                                        ; Full_Adder            ; work         ;
;                   |uart_rx_mux_8:next_count_mux|                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux                                                                                                                       ; uart_rx_mux_8         ; work         ;
;                |uart_rx_mux_9:bit_index_mux|                              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux                                                                                                                                                ; uart_rx_mux_9         ; work         ;
;                   |uart_rx_mux_8:mux_final|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final                                                                                                                        ; uart_rx_mux_8         ; work         ;
;                |uart_rx_mux_9:rx_byte_mux|                                ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux                                                                                                                                                  ; uart_rx_mux_9         ; work         ;
;                   |uart_rx_mux_10:mux_low|                                ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low                                                                                                                           ; uart_rx_mux_10        ; work         ;
;                      |uart_rx_mux_8:mux_final|                            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final                                                                                                   ; uart_rx_mux_8         ; work         ;
;                |uart_rx_state_handler:state_handler|                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler                                                                                                                                        ; uart_rx_state_handler ; work         ;
;       |uart_tx:uart_tx_inst|                                              ; 33 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                  ; uart_tx               ; work         ;
;          |D_FF_Manual:dff_current_state|                                  ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state                                                                                                                                                                                                                    ; D_FF_Manual           ; work         ;
;             |D_FF_Cell:DFF_ARRAY[0].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;             |D_FF_Cell:DFF_ARRAY[1].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;             |D_FF_Cell:DFF_ARRAY[2].dff_cell|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                                                    ; D_FF_Cell             ; work         ;
;          |uart_tx_bit_index:bit_idx|                                      ; 7 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx                                                                                                                                                                                                                        ; uart_tx_bit_index     ; work         ;
;             |Comparator_N_bits:cmp_clock_count_eq|                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq                                                                                                                                                                                   ; Comparator_N_bits     ; work         ;
;             |D_FF_Manual:dff_bit_index|                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index                                                                                                                                                                                              ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                              ; D_FF_Cell             ; work         ;
;             |uart_tx_mux_4:mux_bit_next_mux3|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3                                                                                                                                                                                        ; uart_tx_mux_4         ; work         ;
;          |uart_tx_clk_counter:clk_counter|                                ; 17 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter                                                                                                                                                                                                                  ; uart_tx_clk_counter   ; work         ;
;             |Adder_N_bits:adder|                                          ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder                                                                                                                                                                                               ; Adder_N_bits          ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst                                                                                                                                               ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst                                                                                                                                                ; Full_Adder            ; work         ;
;                |Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst                                                                                                                                                ; Full_Adder            ; work         ;
;             |D_FF_Manual:dff_clock_count|                                 ; 0 (0)               ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count                                                                                                                                                                                      ; D_FF_Manual           ; work         ;
;                |D_FF_Cell:DFF_ARRAY[0].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[0].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[10].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[10].dff_cell                                                                                                                                                     ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[11].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[11].dff_cell                                                                                                                                                     ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[12].dff_cell|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[12].dff_cell                                                                                                                                                     ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[1].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[1].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[2].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[2].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[3].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[3].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[4].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[4].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[5].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[5].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[6].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[6].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[7].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[7].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[8].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[8].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;                |D_FF_Cell:DFF_ARRAY[9].dff_cell|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[9].dff_cell                                                                                                                                                      ; D_FF_Cell             ; work         ;
;             |uart_tx_mux_4:mux_clock_count|                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count                                                                                                                                                                                    ; uart_tx_mux_4         ; work         ;
;          |uart_tx_fsm:fsm|                                                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm                                                                                                                                                                                                                                  ; uart_tx_fsm           ; work         ;
;          |uart_tx_mux_1:mux1|                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1                                                                                                                                                                                                                               ; uart_tx_mux_1         ; work         ;
;          |uart_tx_mux_3:mux3|                                             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3                                                                                                                                                                                                                               ; uart_tx_mux_3         ; work         ;
;             |Comparator_N_bits:cmp_TX_DATA_BITS|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS                                                                                                                                                                                            ; Comparator_N_bits     ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell|q                                                            ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell|q             ;
; uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2|q                                                                              ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2|q ;
; uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1|q                                                                              ; Merged with uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1|q ;
; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell|q                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell|q ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell|q                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell|q ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell|q                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell|q ; Stuck at GND due to stuck port data_in                                                                                                     ;
; Total Number of Removed Registers = 15                                                                                                                                        ;                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell|q                               ; Stuck at GND              ; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell|q,                               ;
;                                                                                                                                                                               ; due to stuck port data_in ; uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell|q                                ;
; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell|q ; Stuck at GND              ; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell|q, ;
;                                                                                                                                                                               ; due to stuck port data_in ; uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell|q  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 100   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final|out[2] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final|out[6]                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final|out[0]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |PG1_FAC_Top|uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final|out[1]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_sync1_ff ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:button_prev_ff ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:tx_start_ff ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|D_FF_Manual:received_data_ff ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_idle ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_init ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_tx ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_rx ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_done ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_8:next_tx_data_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_8:mux_final ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:state_ff ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_done_ff ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz ;
+----------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                      ;
+----------------+----------+-------------------------------------------------------------------------------------------+
; N              ; 26       ; Signed Integer                                                                            ;
; MAX_COUNT      ; 49999999 ; Signed Integer                                                                            ;
+----------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 26    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 26    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 26    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:enable_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 26    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; N              ; 26    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:decenas_zero_comparator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:enable_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:load_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Comparator_N_bits:borrow_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:borrow_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:enable_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:load_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:decenas_counter"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; load_value ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; borrow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                          ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------+
; in1[2..1] ; Input ; Info     ; Stuck at GND                                                                                     ;
; in1[3]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; b         ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; carry_out ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter"                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; load_value[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load_value[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_d          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:decenas_zero_comparator" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; b[25..1]  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; carry_out ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; b[23..19] ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[15..12] ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[6..0]   ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[11..7]  ; Input ; Info     ; Stuck at GND                                                                                                      ;
; b[25]     ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[24]     ; Input ; Info     ; Stuck at GND                                                                                                      ;
; b[18]     ; Input ; Info     ; Stuck at GND                                                                                                      ;
; b[17]     ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[16]     ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; enable  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count_d ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_fpga_top_mux_0:leds_mux" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux2"  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data0          ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1[7..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux1"  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data0[3..1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data0[7..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data0[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1[3..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data1[7..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; in2  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; in3  ; Input ; Info     ; Stuck at VCC                                                                                        ;
; in4  ; Input ; Info     ; Stuck at GND                                                                                        ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                        ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                        ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_8:next_tx_data_mux" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; in1[2] ; Input ; Info     ; Stuck at GND                                                                           ;
; in1[1] ; Input ; Info     ; Stuck at VCC                                                                           ;
; in1[0] ; Input ; Info     ; Stuck at GND                                                                           ;
; in5    ; Input ; Info     ; Stuck at GND                                                                           ;
; in6    ; Input ; Info     ; Stuck at GND                                                                           ;
; in7    ; Input ; Info     ; Stuck at GND                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_rx_next_state" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                            ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+
; in0[1..0] ; Input ; Info     ; Stuck at VCC                                                                                       ;
; in0[2]    ; Input ; Info     ; Stuck at GND                                                                                       ;
; in1[1..0] ; Input ; Info     ; Stuck at GND                                                                                       ;
; in1[2]    ; Input ; Info     ; Stuck at VCC                                                                                       ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_tx_next_state" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                            ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+
; in0[2]    ; Input ; Info     ; Stuck at GND                                                                                       ;
; in0[1]    ; Input ; Info     ; Stuck at VCC                                                                                       ;
; in0[0]    ; Input ; Info     ; Stuck at GND                                                                                       ;
; in1[1..0] ; Input ; Info     ; Stuck at VCC                                                                                       ;
; in1[2]    ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_done_next_state" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                         ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+
; in0[1..0] ; Input ; Info     ; Stuck at GND                                                                                    ;
; in0[2]    ; Input ; Info     ; Stuck at VCC                                                                                    ;
; in1[2..1] ; Input ; Info     ; Stuck at GND                                                                                    ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_idle_next_state" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                         ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+
; in0       ; Input ; Info     ; Stuck at GND                                                                                    ;
; in1[2..1] ; Input ; Info     ; Stuck at GND                                                                                    ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_done"  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_rx" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                           ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_tx" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                              ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                              ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_init" ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:cmp_idle" ;
+-------+--------+----------+--------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------+
; b     ; Input  ; Info     ; Stuck at GND                                                                         ;
; equal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_tx:uart_tx_inst"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_Tx_Active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_handshake:handshake_inst"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; handshake_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_mux_1:uart_rx_mux_1_inst" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; data0 ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                        ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                               ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                 ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                   ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                              ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                        ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in1  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in2  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in4  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
; in5  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in5  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; in6  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; in7  ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; CLKS_PER_BIT[31..13] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; CLKS_PER_BIT[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; CLKS_PER_BIT[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; CLKS_PER_BIT[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; CLKS_PER_BIT[11]     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; CLKS_PER_BIT[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; CLKS_PER_BIT[6]      ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; CLKS_PER_BIT[5]      ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; rx_dv                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0[7..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in0[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in1[7..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in1[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in1[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in2[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in2[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in2[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in3[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in3[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in3[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in4[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in4[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in4[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in5[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in5[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in5[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in6[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in6[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in6[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; in7[6..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; in7[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
; CLKS_PER_BIT[31..13] ; Input ; Info     ; Stuck at GND                                                                                                                               ;
; CLKS_PER_BIT[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                               ;
; CLKS_PER_BIT[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                               ;
; CLKS_PER_BIT[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
; CLKS_PER_BIT[11]     ; Input ; Info     ; Stuck at GND                                                                                                                               ;
; CLKS_PER_BIT[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
; CLKS_PER_BIT[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
; CLKS_PER_BIT[5]      ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[2..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; carry_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
; CLKS_PER_BIT[31..13] ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; CLKS_PER_BIT[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; CLKS_PER_BIT[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; CLKS_PER_BIT[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
; CLKS_PER_BIT[11]     ; Input ; Info     ; Stuck at GND                                                                                                                             ;
; CLKS_PER_BIT[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
; CLKS_PER_BIT[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                             ;
; CLKS_PER_BIT[5]      ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; carry_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; CLKS_PER_BIT[31..13] ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; CLKS_PER_BIT[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; CLKS_PER_BIT[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; CLKS_PER_BIT[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; CLKS_PER_BIT[11]     ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; CLKS_PER_BIT[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; CLKS_PER_BIT[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
; CLKS_PER_BIT[5]      ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_011" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; in0[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in1[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in1[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_010" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in0[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; in0[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in1[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; in1[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_001" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in0[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; in1[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in1[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_000" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in0[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
; in0[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; in1       ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_BIT[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; CLKS_PER_BIT[31..13] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; CLKS_PER_BIT[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; CLKS_PER_BIT[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; CLKS_PER_BIT[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; CLKS_PER_BIT[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; CLKS_PER_BIT[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; CLKS_PER_BIT[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; CLKS_PER_BIT[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator"                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[2..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[15..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[10]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator"                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[8..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; b[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                    ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                    ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst"           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; r_Rx_Data_R ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                         ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                             ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                             ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                                          ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                     ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                     ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                         ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                             ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                             ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------+
; b[2..1] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at VCC                                                                                              ;
; b    ; Input ; Info     ; Stuck at GND                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; b[2..1]   ; Input  ; Info     ; Stuck at GND                                                                                        ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                      ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; b[2..0]   ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; b[15..13] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; b[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                 ;
; b[12]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; b[11]     ; Input ; Info     ; Stuck at GND                                                                                                 ;
; b[10]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; b[6]      ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; b[5]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
; b[4]      ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; b[3]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at GND                                                                                           ;
; b[2]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                                    ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; equal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx"                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; bit_index_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "a[2..1]" will be connected to GND. ;
; a    ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "b[2..1]" will be connected to GND. ;
; b    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; y    ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[2..1]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; b[15..1]  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; b[15..13] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; b[11]     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; b[6]      ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; b[5]      ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[4]      ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; b[3]      ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; equal     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                  ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                      ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                                          ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; b     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; equal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter"               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_count_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at GND                                                                                 ;
; b[2]    ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                                                                      ;
; b[2]    ; Input ; Info     ; Stuck at GND                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                                                                          ;
; b[1] ; Input ; Info     ; Stuck at VCC                                                                                          ;
; b[0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                                                                       ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_Tx_Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_fpga_top:uart_instance|uart_fpga_top_mux_2:tx_start_mux" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                   ;
; in1  ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_7Segment:bcd_to_7seg" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; bcd[3..2] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 164                         ;
;     CLR               ; 84                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 16                          ;
;     SCLR              ; 27                          ;
;     plain             ; 29                          ;
; arriav_lcell_comb     ; 310                         ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 306                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 90                          ;
;         5 data inputs ; 77                          ;
;         6 data inputs ; 51                          ;
; boundary_port         ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Oct 19 22:25:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top.sv
    Info (12023): Found entity 1: uart_fpga_top File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_7segment.sv
    Info (12023): Found entity 1: BCD_to_7Segment File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_to_7Segment.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_handshake.sv
    Info (12023): Found entity 1: uart_handshake File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: Timer File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_n_bits.sv
    Info (12023): Found entity 1: Counter_N_bits File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_counter.sv
    Info (12023): Found entity 1: BCD_Counter File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_cell.sv
    Info (12023): Found entity 1: D_FF_Cell File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Cell.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_manual.sv
    Info (12023): Found entity 1: D_FF_Manual File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_n_bits.sv
    Info (12023): Found entity 1: Comparator_N_bits File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Comparator_N_bits.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file adder_n_bits.sv
    Info (12023): Found entity 1: Adder_N_bits File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv Line: 1
    Info (12023): Found entity 2: Full_Adder File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_n_bits.sv
    Info (12023): Found entity 1: Mux2to1_N_bits File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Mux2to1_N_bits.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file uart_tx_pkg.sv
    Info (12022): Found design unit 1: uart_tx_pkg (SystemVerilog) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_pkg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_mux_1.sv
    Info (12023): Found entity 1: uart_tx_mux_1 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_mux_2.sv
    Info (12023): Found entity 1: uart_tx_mux_2 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_mux_3.sv
    Info (12023): Found entity 1: uart_tx_mux_3 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_fsm.sv
    Info (12023): Found entity 1: uart_tx_fsm File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_clk_counter.sv
    Info (12023): Found entity 1: uart_tx_clk_counter File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_bit_index.sv
    Info (12023): Found entity 1: uart_tx_bit_index File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_mux_4.sv
    Info (12023): Found entity 1: uart_tx_mux_4 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_4.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx_mux_5.sv
    Info (12023): Found entity 1: uart_tx_mux_5 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_fsm.sv
    Info (12023): Found entity 1: uart_rx_fsm File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_sync.sv
    Info (12023): Found entity 1: uart_rx_sync File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_1.sv
    Info (12023): Found entity 1: uart_rx_mux_1 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_state_machine.sv
    Info (12023): Found entity 1: uart_rx_state_machine File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_2.sv
    Info (12023): Found entity 1: uart_rx_mux_2 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_3.sv
    Info (12023): Found entity 1: uart_rx_mux_3 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_state_handler.sv
    Info (12023): Found entity 1: uart_rx_state_handler File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_counter.sv
    Info (12023): Found entity 1: uart_rx_counter File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_bit_handler.sv
    Info (12023): Found entity 1: uart_rx_bit_handler File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_byte_handler.sv
    Info (12023): Found entity 1: uart_rx_byte_handler File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_dv_handler.sv
    Info (12023): Found entity 1: uart_rx_dv_handler File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_4.sv
    Info (12023): Found entity 1: uart_rx_mux_4 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_5.sv
    Info (12023): Found entity 1: uart_rx_mux_5 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_6.sv
    Info (12023): Found entity 1: uart_rx_mux_6 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_7.sv
    Info (12023): Found entity 1: uart_rx_mux_7 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_8.sv
    Info (12023): Found entity 1: uart_rx_mux_8 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_bit_decoder.sv
    Info (12023): Found entity 1: uart_rx_bit_decoder File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_9.sv
    Info (12023): Found entity 1: uart_rx_mux_9 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx_mux_10.sv
    Info (12023): Found entity 1: uart_rx_mux_10 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_handshake_mux_0.sv
    Info (12023): Found entity 1: uart_handshake_mux_0 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake_mux_0.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_0.sv
    Info (12023): Found entity 1: uart_fpga_top_mux_0 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_0.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_1.sv
    Info (12023): Found entity 1: uart_fpga_top_mux_1 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_2.sv
    Info (12023): Found entity 1: uart_fpga_top_mux_2 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_3.sv
    Info (12023): Found entity 1: uart_fpga_top_mux_3 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_fpga_top_mux_4.sv
    Info (12023): Found entity 1: uart_fpga_top_mux_4 File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top_mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pg1_fac_top.sv
    Info (12023): Found entity 1: PG1_FAC_Top File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodificador_dedos.sv
    Info (12023): Found entity 1: Decodificador_Dedos File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Decodificador_Dedos.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Timer.sv(53): created implicit net for "unidades_borrow" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at Timer.sv(65): created implicit net for "decenas_borrow" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 65
Warning (10236): Verilog HDL Implicit Net warning at uart_tx_clk_counter.sv(60): created implicit net for "is_count_less_eq" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(9): created implicit net for "uart_rx_mux_2" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(12): created implicit net for "uart_rx_mux_3" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(15): created implicit net for "uart_rx_mux_4" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(18): created implicit net for "uart_rx_mux_5" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 18
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(21): created implicit net for "uart_rx_mux_6" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(24): created implicit net for "uart_rx_mux_7" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(27): created implicit net for "uart_rx_mux_8" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at uart_rx_mux_1.sv(30): created implicit net for "uart_rx_mux_9" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_1.sv Line: 30
Info (12127): Elaborating entity "PG1_FAC_Top" for the top level hierarchy
Info (12128): Elaborating entity "BCD_to_7Segment" for hierarchy "BCD_to_7Segment:bcd_to_7seg" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 38
Info (12128): Elaborating entity "uart_fpga_top" for hierarchy "uart_fpga_top:uart_instance" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 52
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 50
Info (12128): Elaborating entity "D_FF_Cell" for hierarchy "uart_fpga_top:uart_instance|D_FF_Manual:button_sync0_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/D_FF_Manual.sv Line: 17
Info (12128): Elaborating entity "uart_fpga_top_mux_2" for hierarchy "uart_fpga_top:uart_instance|uart_fpga_top_mux_2:tx_start_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 82
Info (12128): Elaborating entity "uart_fpga_top_mux_3" for hierarchy "uart_fpga_top:uart_instance|uart_fpga_top_mux_3:tx_data_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 90
Info (12128): Elaborating entity "uart_fpga_top_mux_4" for hierarchy "uart_fpga_top:uart_instance|uart_fpga_top_mux_4:received_data_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 98
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|D_FF_Manual:tx_data_ff" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 113
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 133
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 36
Warning (10036): Verilog HDL or VHDL warning at uart_tx_fsm.sv(54): object "t2" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv Line: 54
Warning (10036): Verilog HDL or VHDL warning at uart_tx_fsm.sv(62): object "t10" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv Line: 62
Info (12128): Elaborating entity "Comparator_N_bits" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_fsm.sv Line: 26
Info (12128): Elaborating entity "uart_tx_clk_counter" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 45
Warning (10230): Verilog HDL assignment warning at uart_tx_clk_counter.sv(55): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 55
Info (12128): Elaborating entity "Comparator_N_bits" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 61
Info (12128): Elaborating entity "Adder_N_bits" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 72
Info (12128): Elaborating entity "Full_Adder" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Adder_N_bits.sv Line: 20
Info (12128): Elaborating entity "uart_tx_mux_4" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 84
Info (12128): Elaborating entity "uart_tx_mux_5" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 97
Info (12128): Elaborating entity "uart_tx_mux_4" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_mux_5.sv Line: 14
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 107
Info (12128): Elaborating entity "uart_tx_bit_index" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 55
Warning (10230): Verilog HDL assignment warning at uart_tx_bit_index.sv(39): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv Line: 39
Info (12128): Elaborating entity "Adder_N_bits" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv Line: 61
Info (12128): Elaborating entity "uart_tx_mux_4" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv Line: 101
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_bit_index.sv Line: 112
Info (12128): Elaborating entity "uart_tx_mux_1" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 63
Info (12128): Elaborating entity "uart_tx_mux_2" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 68
Info (12128): Elaborating entity "uart_tx_mux_3" for hierarchy "uart_fpga_top:uart_instance|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx.sv Line: 73
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 144
Info (12128): Elaborating entity "uart_rx_sync" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv Line: 21
Info (12128): Elaborating entity "uart_rx_fsm" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv Line: 31
Info (12128): Elaborating entity "uart_rx_state_machine" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_fsm.sv Line: 37
Warning (10036): Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object "is_idle" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object "is_start_bit" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object "is_data_bits" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object "is_stop_bit" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at uart_rx_state_machine.sv(25): object "is_cleanup" assigned a value but never read File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 25
Info (12128): Elaborating entity "uart_rx_state_handler" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 61
Info (12128): Elaborating entity "uart_rx_mux_6" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_000" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv Line: 29
Info (12128): Elaborating entity "uart_rx_mux_7" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_handler.sv Line: 64
Info (12128): Elaborating entity "uart_rx_counter" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 68
Warning (10230): Verilog HDL assignment warning at uart_rx_counter.sv(14): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv Line: 14
Info (12128): Elaborating entity "uart_rx_mux_8" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_counter.sv Line: 33
Info (12128): Elaborating entity "uart_rx_bit_handler" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 76
Warning (10230): Verilog HDL assignment warning at uart_rx_bit_handler.sv(17): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv Line: 17
Info (12128): Elaborating entity "uart_rx_mux_8" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_handler.sv Line: 57
Info (12128): Elaborating entity "uart_rx_byte_handler" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 86
Warning (10230): Verilog HDL assignment warning at uart_rx_byte_handler.sv(18): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv Line: 18
Info (12128): Elaborating entity "uart_rx_bit_decoder" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_byte_handler.sv Line: 41
Info (12128): Elaborating entity "uart_rx_mux_9" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_bit_decoder.sv Line: 29
Info (12128): Elaborating entity "uart_rx_mux_10" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv Line: 15
Info (12128): Elaborating entity "uart_rx_mux_8" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv Line: 13
Info (12128): Elaborating entity "uart_rx_dv_handler" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 94
Warning (10230): Verilog HDL assignment warning at uart_rx_dv_handler.sv(13): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_dv_handler.sv Line: 13
Info (12128): Elaborating entity "uart_rx_mux_9" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 108
Info (12128): Elaborating entity "uart_rx_mux_10" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv Line: 15
Info (12128): Elaborating entity "uart_rx_mux_9" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 129
Info (12128): Elaborating entity "uart_rx_mux_10" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv Line: 15
Info (12128): Elaborating entity "uart_rx_mux_9" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 192
Info (12128): Elaborating entity "uart_rx_mux_10" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_9.sv Line: 15
Info (12128): Elaborating entity "uart_rx_mux_8" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_mux_10.sv Line: 13
Info (12128): Elaborating entity "uart_rx_mux_1" for hierarchy "uart_fpga_top:uart_instance|uart_rx:uart_rx_inst|uart_rx_mux_1:uart_rx_mux_1_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx.sv Line: 38
Info (12128): Elaborating entity "uart_handshake" for hierarchy "uart_fpga_top:uart_instance|uart_handshake:handshake_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 157
Info (12128): Elaborating entity "uart_handshake_mux_0" for hierarchy "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_idle_next_state" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv Line: 71
Info (12128): Elaborating entity "uart_rx_mux_2" for hierarchy "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|uart_rx_mux_2:next_handshake_done_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv Line: 124
Info (12128): Elaborating entity "Comparator_N_bits" for hierarchy "uart_fpga_top:uart_instance|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_handshake.sv Line: 132
Info (12128): Elaborating entity "uart_fpga_top_mux_0" for hierarchy "uart_fpga_top:uart_instance|uart_fpga_top_mux_0:leds_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 165
Info (12128): Elaborating entity "uart_fpga_top_mux_1" for hierarchy "uart_fpga_top:uart_instance|uart_fpga_top_mux_1:tx_serial_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 172
Info (12128): Elaborating entity "Timer" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_fpga_top.sv Line: 182
Info (12128): Elaborating entity "Counter_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 27
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv Line: 15
Info (12128): Elaborating entity "Comparator_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv Line: 22
Info (12128): Elaborating entity "Adder_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv Line: 31
Info (12128): Elaborating entity "Mux2to1_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:enable_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Counter_N_bits.sv Line: 40
Info (12128): Elaborating entity "Comparator_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 34
Info (12128): Elaborating entity "BCD_Counter" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/Timer.sv Line: 54
Info (12128): Elaborating entity "D_FF_Manual" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv Line: 17
Info (12128): Elaborating entity "Adder_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv Line: 33
Info (12128): Elaborating entity "Mux2to1_N_bits" for hierarchy "uart_fpga_top:uart_instance|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/BCD_Counter.sv Line: 42
Warning (12020): Port "b" on the entity instantiation of "full_bit_comparator" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 47
Warning (12020): Port "b" on the entity instantiation of "half_bit_comparator" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_rx_state_machine.sv Line: 41
Warning (12010): Port "a" on the entity instantiation of "mux_clk_enable" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 97
Warning (12010): Port "b" on the entity instantiation of "mux_clk_enable" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 97
Warning (12030): Port "y" on the entity instantiation of "mux_clk_enable" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/uart_tx_clk_counter.sv Line: 97
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_handshake[0]" is stuck at GND File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 13
    Warning (13410): Pin "seg_handshake[4]" is stuck at GND File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 13
    Warning (13410): Pin "seg_handshake[5]" is stuck at GND File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 13
    Warning (13410): Pin "seg_decodificador_dedos[1]" is stuck at GND File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "entrada_dedos[0]" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 8
    Warning (15610): No output dependent on input pin "entrada_dedos[1]" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 8
    Warning (15610): No output dependent on input pin "entrada_dedos[2]" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 8
    Warning (15610): No output dependent on input pin "entrada_dedos[3]" File: C:/Users/ASUS/source/repos/-mvasquez-_compu_archi_found_2G1_2024/ProyectoFinal/PG1_FAC_Top.sv Line: 8
Info (21057): Implemented 386 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 331 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sat Oct 19 22:25:22 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


