Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 587bfad416d648a8a1a9b118490fe802 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ethane_wrapper_behav xil_defaultlib.ethane_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port fetch_pc [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core_wrapper.v:39]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rd [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:448]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs1 [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:449]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs2 [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:450]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rd_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:463]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs1_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:466]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs2_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:467]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rd_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:475]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs1_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:478]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port rs2_idx [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:479]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port id_ex_reg_rs1 [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:499]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port id_ex_reg_rs2 [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:500]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port ex_mem_reg_rd [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:501]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 7 for port mem_wb_reg_rd [/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv:502]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
