#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 13:13:43 2019
# Process ID: 5708
# Current directory: D:/CP/CP 3-2/HWLab/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14248 D:\CP\CP 3-2\HWLab\lab05\lab05.xpr
# Log file: D:/CP/CP 3-2/HWLab/lab05/vivado.log
# Journal file: D:/CP/CP 3-2/HWLab/lab05\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/User/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project {D:/CP/CP 3-2/HWLab/lab05/lab05.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 772.699 ; gain = 149.137
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: nano_sc_system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 866.379 ; gain = 84.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nano_sc_system' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v:10]
INFO: [Synth 8-6157] synthesizing module 'nanocpu' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/adder.v:9]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/adder.v:9]
WARNING: [Synth 8-689] width (14) of port connection 'S' does not match port width (16) of module 'adder' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:43]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (2#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
WARNING: [Synth 8-689] width (14) of port connection 'out' does not match port width (16) of module 'mux2_1' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:44]
WARNING: [Synth 8-689] width (14) of port connection 'out' does not match port width (16) of module 'mux2_1' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:45]
INFO: [Synth 8-6157] synthesizing module 'extender' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/extender.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extender' (3#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/extender.v:10]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized0' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized0' (3#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/regfile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/regfile.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized1' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized1' (4#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/alu.v:9]
INFO: [Synth 8-226] default block is never used [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/alu.v:22]
WARNING: [Synth 8-567] referenced signal 'Cin' should be on the sensitivity list [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/alu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/alu.v:9]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/control.v:10]
	Parameter ORI bound to: 6'b010000 
	Parameter ORUI bound to: 6'b010001 
	Parameter ADD bound to: 6'b000001 
	Parameter LW bound to: 6'b011000 
	Parameter SW bound to: 6'b011100 
	Parameter BEQ bound to: 6'b101000 
	Parameter JMP bound to: 6'b110000 
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/control.v:10]
WARNING: [Synth 8-6014] Unused sequential element z_flag_reg was removed.  [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:113]
INFO: [Synth 8-6155] done synthesizing module 'nanocpu' (7#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/rom.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'prog.list' is read successfully [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'rom' (8#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/memory.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'data.list' is read successfully [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/memory.v:27]
INFO: [Synth 8-6155] done synthesizing module 'memory' (9#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/memory.v:9]
WARNING: [Synth 8-85] always block has no event control specified [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v:36]
INFO: [Synth 8-6155] done synthesizing module 'nano_sc_system' (10#1) [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 946.895 ; gain = 164.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 946.895 ; gain = 164.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 946.895 ; gain = 164.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/constrs_1/imports/Document/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/constrs_1/imports/Document/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1191.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1251.164 ; gain = 469.121
31 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1251.164 ; gain = 469.121
close_design
WARNING: [filemgmt 20-1445] Cannot import file 'D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/prog_test.list' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {{D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/prog_test.list}}
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new
file mkdir {D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new}
close [ open {D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/alu_test.v} w ]
add_files -fileset sim_1 {{D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/alu_test.v}}
update_compile_order -fileset sim_1
set_property top alu_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/pc_test.v} w ]
add_files -fileset sim_1 {{D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/pc_test.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2207137e97a43a193784b0c1fe75dbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CP/CP -notrace
couldn't read file "D:/CP/CP": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  8 14:10:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1257.438 ; gain = 0.000
set_property top pc_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2207137e97a43a193784b0c1fe75dbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'S' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:43]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'out' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:44]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'out' [D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=16)
Compiling module xil_defaultlib.mux2_1(WIDTH=16)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CP/CP -notrace
couldn't read file "D:/CP/CP": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  8 14:12:49 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CP/CP 3-2/HWLab/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_test_behav -key {Behavioral:sim_1:Functional:pc_test} -tclbatch {pc_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pc_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
WARNING: File prog_test.list referenced on D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/rom.v at line 21 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data.list referenced on D:/CP/CP 3-2/HWLab/lab05/lab05.srcs/sources_1/imports/new/memory.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1304.516 ; gain = 47.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 14:20:15 2019...
