Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 12 11:53:46 2024
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.840ns  (logic 3.976ns (58.126%)  route 2.864ns (41.874%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff_reg[0]/Q
                         net (fo=3, routed)           2.864     3.320    LED_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.840 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.840    LED[0]
    U5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.047ns (68.715%)  route 1.843ns (31.285%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  buff_reg[2]_lopt_replica/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buff_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.843     2.361    buff_reg[2]_lopt_replica_1
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.890 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.890    LED[2]
    W6                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 4.022ns (70.621%)  route 1.673ns (29.379%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE                         0.000     0.000 r  buff_reg[3]/C
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buff_reg[3]/Q
                         net (fo=1, routed)           1.673     2.191    LED_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     5.695 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.695    LED[3]
    U3                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.624ns  (logic 3.959ns (70.390%)  route 1.665ns (29.610%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE                         0.000     0.000 r  buff_reg[1]_lopt_replica/C
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.121    buff_reg[1]_lopt_replica_1
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.624 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.624    LED[1]
    U2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            buff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 1.448ns (41.792%)  route 2.017ns (58.208%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  D_IBUF_inst/O
                         net (fo=1, routed)           2.017     3.466    D_IBUF
    SLICE_X65Y49         FDRE                                         r  buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.710ns  (logic 0.456ns (26.673%)  route 1.254ns (73.327%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff_reg[0]/Q
                         net (fo=3, routed)           1.254     1.710    LED_OBUF[0]
    SLICE_X65Y31         FDRE                                         r  buff_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.427ns  (logic 0.456ns (31.959%)  route 0.971ns (68.041%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buff_reg[0]/Q
                         net (fo=3, routed)           0.971     1.427    LED_OBUF[0]
    SLICE_X64Y29         FDRE                                         r  buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.050ns  (logic 0.518ns (49.314%)  route 0.532ns (50.686%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buff_reg[1]/Q
                         net (fo=2, routed)           0.532     1.050    LED_OBUF[1]
    SLICE_X64Y29         FDRE                                         r  buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.005ns  (logic 0.518ns (51.530%)  route 0.487ns (48.470%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buff_reg[1]/Q
                         net (fo=2, routed)           0.487     1.005    LED_OBUF[1]
    SLICE_X64Y26         FDRE                                         r  buff_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[2]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buff_reg[2]/Q
                         net (fo=1, routed)           0.332     0.850    LED_OBUF[2]
    SLICE_X64Y31         FDRE                                         r  buff_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[2]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buff_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    LED_OBUF[2]
    SLICE_X64Y31         FDRE                                         r  buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.366%)  route 0.182ns (52.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buff_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    LED_OBUF[1]
    SLICE_X64Y26         FDRE                                         r  buff_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  buff_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buff_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    LED_OBUF[1]
    SLICE_X64Y29         FDRE                                         r  buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.141ns (26.266%)  route 0.396ns (73.734%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buff_reg[0]/Q
                         net (fo=3, routed)           0.396     0.537    LED_OBUF[0]
    SLICE_X64Y29         FDRE                                         r  buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buff_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.141ns (21.774%)  route 0.507ns (78.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buff_reg[0]/Q
                         net (fo=3, routed)           0.507     0.648    LED_OBUF[0]
    SLICE_X65Y31         FDRE                                         r  buff_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            buff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.217ns (20.631%)  route 0.833ns (79.369%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.050    D_IBUF
    SLICE_X65Y49         FDRE                                         r  buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.345ns (80.189%)  route 0.332ns (19.811%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE                         0.000     0.000 r  buff_reg[1]_lopt_replica/C
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buff_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     0.473    buff_reg[1]_lopt_replica_1
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.677 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.677    LED[1]
    U2                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.369ns (80.669%)  route 0.328ns (19.331%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE                         0.000     0.000 r  buff_reg[3]/C
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buff_reg[3]/Q
                         net (fo=1, routed)           0.328     0.492    LED_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.697 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.697    LED[3]
    U3                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.394ns (77.290%)  route 0.410ns (22.710%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  buff_reg[2]_lopt_replica/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buff_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.410     0.574    buff_reg[2]_lopt_replica_1
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.804 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.804    LED[2]
    W6                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.362ns (61.287%)  route 0.860ns (38.713%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE                         0.000     0.000 r  buff_reg[0]/C
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buff_reg[0]/Q
                         net (fo=3, routed)           0.860     1.001    LED_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.222 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.222    LED[0]
    U5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





