Title,Authors,Platform,Cited_url,Cited_count,Year
"50 years of CORDIC: Algorithms, architectures, and applications","PK Meher, J Valls, TB Juang, K Sridharan, K Maharatna","IEEE Transactions on Circuits and Systems I: Regular Papers 56 (9), 1893-1907",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3419641611407865813,496,2009
FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,"PK Meher, S Chandrasekaran, A Amira","IEEE transactions on signal processing 56 (7), 3009-3017",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14195692582315915668,253,2008
Efficient integer DCT architectures for HEVC,"PK Meher, SY Park, BK Mohanty, KS Lim, C Yeo","IEEE Transactions on Circuits and systems for Video Technology 24 (1), 168-178",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12875705237176224230,156,2013
New approach to look-up-table design and memory-based realization of FIR digital filter,PK Meher,"IEEE Transactions on Circuits and Systems I: Regular Papers 57 (3), 592-603",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12055758134508264943,139,2009
"Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic","SY Park, PK Meher","IEEE Transactions on Circuits and Systems II: Express Briefs 60 (6), 346-350",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9108176183167046333,95,2013
Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter,"SY Park, PK Meher","IEEE Transactions on Circuits and Systems II: Express Briefs 61 (7), 511-515",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4748248402880213053,94,2014
Efficient CORDIC algorithms and architectures for low area and high throughput implementation,"L Vachhani, K Sridharan, PK Meher","IEEE Transactions on Circuits and Systems II: Express Briefs 56 (1), 61-65",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1857843098276658081,87,2009
A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm,"BK Mohanty, PK Meher","IEEE transactions on signal processing 61 (4), 921-932",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11014006761454521162,86,2012
Nonlinear channel equalization for wireless communication systems using Legendre neural networks,"JC Patra, PK Meher, G Chakraborty","Signal Processing 89 (11), 2251-2262",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10554404846106421544,82,2009
Hardware-efficient systolization of DA-based calculation of finite digital convolution,PK Meher,"IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 707-711",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2177259007595631280,75,2006
Memory efficient modular VLSI architecture for highthroughput and low-latency implementation of multilevel lifting 2-D DWT,"BK Mohanty, PK Meher","IEEE Transactions on signal processing 59 (5), 2072-2084",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18203481091567715345,74,2011
On Efficient Implementation of Accumulation in Finite Field Over < formula formulatype=,PK Meher,"Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 17 (4 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2795798050282266196,71,2009
Systolic and Super-Systolic Multipliers for Finite Field ,PK Meher,"IEEE Transactions on Circuits and Systems I: Regular Papers 55 (4), 1031-1040",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1559630650949300950,69,2008
CORDIC Designs for Fixed Angle of Rotation,"PK Meher, SY Park","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (2), 217-228",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11995609116596699764,68,2013
FPGA implementation of orthogonal matching pursuit for compressive sensing reconstruction,"H Rabah, A Amira, BK Mohanty, S Almaadeed, PK Meher",IEEE Transactions on very large scale integration (VLSI) Systems 23 (10 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2771822352461833167,67,2014
Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT,"BK Mohanty, PK Meher","IEEE Transactions on Circuits and Systems for Video Technology 23 (2), 353-363",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12868038838107663867,66,2013
Development of Laguerre neural-network-based intelligent sensors for wireless sensor networks,"JC Patra, PK Meher, G Chakraborty","IEEE Transactions on instrumentation and measurement 60 (3), 725-734",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7843568503310585398,61,2010
LUT optimization for memory-based computation,PK Meher,"IEEE Transactions on Circuits and Systems II: Express Briefs 57 (4), 285-289",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=51841262912784334,59,2010
Systolic and Non-systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec,PK Meher,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (6), 747-757",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7334581801933921766,59,2009
Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm,"PK Meher, SY Park","IEEE Transactions on Circuits and Systems I: Regular Papers 61 (3), 778-788",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6148725048619749395,55,2013
Area-and power-efficient architecture for high-throughput implementation of lifting 2-D DWT,"BK Mohanty, A Mahajan, PK Meher","IEEE Transactions on Circuits and Systems II: Express Briefs 59 (7), 434-438",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17690266308492113749,55,2012
High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic,"PK Meher, SY Park","2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 428-433",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9718297459184217815,54,2011
Legendre-FLANN-based nonlinear channel equalization in wireless communication system,"JC Patra, WC Chin, PK Meher, G Chakraborty","2008 IEEE International Conference on Systems, Man and Cybernetics, 1826-1831",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14461318982060678985,54,2008
A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm,"PK Meher, M Maheshwari","2011 IEEE International Symposium of Circuits and Systems (ISCAS), 121-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18414882364910597395,53,2011
Area-delay-power efficient fixed-point LMS adaptive filter with low adaptation-delay,"PK Meher, SY Park","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (2), 362-371",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9631519007688464000,52,2013
Area-time efficient scaling-free CORDIC using generalized micro-rotation selection,"S Aggarwal, PK Meher, K Khare",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (8 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=610623098571408840,52,2011
Systolic designs for DCT using a low-complexity concurrent convolutional formulation,PK Meher,"IEEE transactions on circuits and systems for video technology 16 (9), 1041-1050",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12937936267462120400,51,2006
High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier,"SS Nayak, PK Meher",IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15464388639528196191,47,1999
A high-performance FIR filter architecture for fixed and reconfigurable applications,"BK Mohanty, PK Meher","IEEE transactions on very large scale integration (VLSI) systems 24 (2), 444-452",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6324034530593621731,46,2015
Low-latency digit-serial and digit-parallel systolic multipliers for large binary extension fields,"JS Pan, CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 60 (12), 3195-3204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12890779567417242115,46,2013
Bit-level optimization of adder-trees for multiple constant multiplications for efficient FIR filter implementation,"Y Pan, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 61 (2), 455-462",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4817633578691776172,45,2013
A self-configurable systolic architecture for face recognition system based on principal component neural network,"N Sudha, AR Mohan, PK Meher","IEEE transactions on circuits and systems for video technology 21 (8), 1071-1084",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7742231870831776138,45,2011
A generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT,"M Jridi, A Alfalou, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (2), 449-457",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17135165464338019842,44,2014
Scalable and modular memory-based systolic architectures for discrete Hartley transform,"PK Meher, T Srikanthan, JC Patra","IEEE Transactions on Circuits and Systems I: Regular Papers 53 (5), 1065-1077",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2411317705651829814,43,2006
Scale-free hyperbolic CORDIC processor and its application to waveform generation,"S Aggarwal, PK Meher, K Khare","IEEE Transactions on Circuits and Systems I: Regular Papers 60 (2), 314-326",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12721524427439411482,42,2012
Low Latency Systolic Montgomery Multiplier for Finite Field,"J Xie, J jun He, PK Meher","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (2), 385-389",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=669766118165557468,42,2012
High-throughput memory-based architecture for DHT using a new convolutional formulation,"PK Meher, JC Patra, MNS Swamy","IEEE Transactions on Circuits and Systems II: Express Briefs 54 (7), 606-610",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14282111396138911613,41,2007
New systolic algorithm and array architecture for prime-length discrete sine transform,"PK Meher, MNS Swamy","IEEE Transactions on Circuits and Systems II: Express Briefs 54 (3), 262-266",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6394078577491572523,39,2007
Efficient FPGA realization of CORDIC with application to robotic exploration,"L Vachhani, K Sridharan, PK Meher","IEEE Transactions on Industrial Electronics 56 (12), 4915-4929",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9944976837679130594,38,2009
New approach to LUT implementation and accumulation for memory-based multiplication,PK Meher,"2009 IEEE International Symposium on Circuits and Systems, 453-456",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7937728357997957133,38,2009
Low adaptation-delay LMS adaptive filter part-II: An optimized architecture,"PK Meher, SY Park",2011 IEEE 54th International Midwest Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14958049742167267129,37,2011
Computationally efficient FLANN-based intelligent stock price prediction system,"JC Patra, NC Thanh, PK Meher","2009 International Joint Conference on Neural Networks, 2431-2438",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12887571877793255798,37,2009
An optimized lookup-table for the evaluation of sigmoid function for artificial neural networks,PK Meher,"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 91-95",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3597454628630624906,36,2010
Neural-network-based robust linearization and compensation technique for sensors under nonlinear environmental influences,"JC Patra, G Chakraborty, PK Meher","IEEE Transactions on Circuits and Systems I: regular papers 55 (5), 1316-1327",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2677900715356818083,36,2008
Unified systolic-like architecture for DCT and DST using distributed arithmetic,PK Meher,"IEEE Transactions on Circuits and Systems I: Regular Papers 53 (12), 2656-2663",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17790140008237841103,35,2006
Low-Complexity Multiplier for ,"J Xie, PK Meher, J He","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (1), 168-173",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5403867188371165580,33,2012
Scalable approximate dct architectures for efficient hevc-compliant video coding,"M Jridi, PK Meher","IEEE Transactions on Circuits and Systems for Video Technology 27 (8), 1815-1825",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11556661336921906010,32,2016
"Concept, design, and implementation of reconfigurable CORDIC","S Aggarwal, PK Meher, K Khare",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (4 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1678813942876817583,32,2015
Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters,"BK Mohanty, PK Meher, S Al-Maadeed, A Amira","IEEE Transactions on Circuits and Systems I: Regular Papers 61 (1), 120-133",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=916336935351184200,32,2013
An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth,"AP Vinod, E Lai, DL Maskell, PK Meher","Integration 43 (1), 124-135",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17488814260657660844,32,2010
Intelligent sensors using computationally efficient Chebyshev neural networks,"JC Patra, M Juhola, PK Meher","IET Science, Measurement & Technology 2 (2), 68-75",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15522509741925018060,32,2008
Low adaptation-delay LMS adaptive filter part-I: Introducing a novel multiplication cell,"PK Meher, SY Park",2011 IEEE 54th International Midwest Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11929153390002428478,31,2011
Discrete tchebichef transform-a fast 4x4 algorithm and its application in image/video compression,"S Ishwar, PK Meher, MNS Swamy","2008 IEEE International Symposium on Circuits and Systems, 260-263",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9310864738859508530,31,2008
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform,"PK Meher, BK Mohanty, JC Patra","IEEE Transactions on Circuits and Systems II: Express Briefs 55 (2), 151-155",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10419721537613980033,30,2008
"Low-complexity digit-serial and scalable SPB/GPB multipliers over large binary extension fields using (b, 2)-way Karatsuba decomposition","CY Lee, CS Yang, BK Meher, PK Meher, JS Pan","IEEE Transactions on Circuits and Systems I: Regular Papers 61 (11), 3115-3124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6780515777862184324,27,2014
Hardware-efficient realization of prime-length DCT based on distributed arithmetic,"J Xie, PK Meher, J He","IEEE Transactions on computers 62 (6), 1170-1178",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8473403604903732911,27,2012
New look-up-table optimizations for memory-based multiplication,PK Meher,Proceedings of the 2009 12th International Symposium on Integrated Circuits …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15905954124132071135,27,2009
Efficient VLSI architecture for decimation-in-time fast Fourier transform of real-valued data,"PK Meher, BK Mohanty, SK Patel, S Ganguly, T Srikanthan","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (12), 2836-2845",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4545562462709576069,24,2015
"High-speed RS (255, 239) decoder based on LCC decoding","F Garcia-Herrero, J Valls, PK Meher","Circuits, Systems, and Signal Processing 30 (6), 1643-1669",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17556721169172775120,24,2011
Laguerre neural network-based smart sensors for wireless sensor networks,"JC Patra, C Bornand, PK Meher","2009 IEEE Instrumentation and Measurement Technology Conference, 832-837",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2104133150185201598,24,2009
Mcm-based implementation of block fir filters for high-speed and low-power applications,"PK Meher, Y Pan","2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 118-121",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16897222419310836253,23,2011
High-throughput finite field multipliers using redundant basis for FPGA and ASIC implementations,"J Xie, PK Meher, ZH Mao","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (1), 110-119",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2755334409559348041,22,2014
Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over,"CY Lee, PK Meher, JC Patra",IEEE transactions on very large scale integration (VLSI) systems 18 (8 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11169613696474580130,22,2009
Flexible integer DCT architectures for HEVC,"SY Park, PK Meher","2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 1376-1379",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1683539467704943795,21,2013
Cost-effective novel flexible cell-level systolic architecture for high throughput implementation of 2-D FIR filters,"BK Mohanty, PK Meher","IEE Proceedings-Computers and Digital Techniques 143 (6), 436-439",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14094635009113559439,21,1996
A fast 8× 8 integer Tchebichef transform and comparison with integer cosine transform for image compression,"S Prattipati, S Ishwar, MNS Swamy, PK Meher",2013 IEEE 56th international midwest symposium on circuits and systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3625365971833860031,20,2013
Financial prediction of major indices using computational efficient artificial neural networks,"JC Patra, W Lim, PK Meher, EL Ang",The 2006 IEEE International Joint Conference on Neural Network Proceedings …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7828277017888946986,20,2006
Unconstrained Hartley domain least mean square adaptive filter,"PK Meher, G Panda",IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9398436076037762466,20,1993
New high-speed prime-factor algorithm for discrete Hartley transform,"PK Meher, JK Satapathy, G Panda","IEE Proceedings F (Radar and Signal Processing) 140 (1), 63-70",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15085306324755578592,20,1993
Efficient bit-parallel multipliers over finite fields GF (2m),"CY Lee, PK Meher","Computers & Electrical Engineering 36 (5), 955-968",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16715102317444256250,19,2010
Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform,"PK Meher, JC Patra","2008 International Conference on Application-Specific Systems, Architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=385081266487697282,19,2008
Memory-efficient architecture for 3-D DWT using overlapped grouping of frames,"BK Mohanty, PK Meher","IEEE Transactions on Signal Processing 59 (11), 5605-5616",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1592692333654970936,18,2011
Memory-based hardware for resource-constraint digital signal processing systems,PK Meher,"2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2425260034924102394,18,2007
Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over GF(2,PK Meher,"2007 IEEE International Conf. on Application-specific Systems, Architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5545686164620133424,18,2007
Subquadratic Space-Complexity Digit-Serial Multipliers Over,"CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (4), 1091-1098",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13047429830296129578,17,2015
Low-area and low-power reconfigurable architecture for convolution-based 1-D DWT Using 9/7 and 5/3 Filters,"PK Meher, BK Mohanty, MMS Swamy","2015 28th International Conference on VLSI Design, 327-332",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17519779578308193541,17,2015
Zero-quantised discrete cosine transform coefficients prediction technique for intra-frame video encoding,"M Jridi, PK Meher, A Alfalou","IET image processing 7 (2), 165-173",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11540338483627361463,17,2013
Low-latency area-delay-efficient systolic multiplier over GF(2,"J Xie, PK Meher, J He","2012 IEEE International Symposium on Circuits and Systems, 89-92",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1127770743696055025,17,2012
High-performance logarithmic converters using novel two-region bit-level manipulation schemes,"TB Juang, PK Meher, KS Jan","Proceedings of 2011 International Symposium on VLSI Design, Automation and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4871819890502648586,17,2011
Delayed block LMS algorithm and concurrent architecture for high-speed implementation of adaptive FIR filters,"BK Mohanty, PK Meher","TENCON 2008-2008 IEEE Region 10 Conference, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11054711235909712477,17,2008
Efficient multiplierless designs for 1-D DWT using 9/7 filters based on distributed arithmetic,"BK Mohanty, PK Meher",Proceedings of the 2009 12th International Symposium on Integrated Circuits …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11836979870728699640,16,2009
Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform,PK Meher,"IEEE signal processing letters 13 (8), 481-484",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11639479422005966602,16,2006
Efficient systolic solution for a new prime factor discrete Hartley transform algorithm,"PK Meher, JK Satapathy, G Panda","IEE Proceedings G (Circuits, Devices and Systems) 140 (2), 135-139",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13999265673661521293,16,1993
Performance characteristics of parallel and pipelined implementation of FIR filters in FPGA platform,"G Deepak, PK Meher, A Sluzek","2007 International Symposium on Signals, Circuits and Systems 1, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3085143254974982163,15,2007
Reconfigurable CORDIC architectures for multi-mode and multi-trajectory operations,"S Aggarwal, PK Meher","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2490-2494",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11440279719388455362,14,2014
High-throughput hardware-efficient digit-serial architecture for field multiplication over GF(2,PK Meher,"2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=38154127783351004,14,2007
An improved SVD-based watermarking technique for image and document authentication,"JC Patra, W Soh, EL Ang, PK Meher","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1984-1987",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15770037076122000516,14,2006
Fast computation of multidimensional discrete Hartley transform,"PK Meher, JK Satapathy, G Panda","Electronics Letters 28 (12), 1077-1078",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4242630630047710229,14,1992
Fine-grained critical path analysis and optimization for area-time efficient realization of multiple constant multiplications,"X Lou, YJ Yu, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 863-872",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15096225462616194323,13,2014
Automatic DNA sequencing for electrophoresis gels using image processing algorithms,"JD Lee, CH Huang, NW Wang, CS Lu","Journal of Biomedical Science and Engineering 4 (08), 523",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17150492765698619862,13,2011
Efficient systolic implementation of DFT using a low-complexity convolution-like formulation,PK Meher,"IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 702-706",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8407539584970463462,13,2006
A new SOM-based visualization technique for dna microarray data,"JC Patra, EL Ang, PK Meher, Q Zhen",The 2006 IEEE International Joint Conference on Neural Network Proceedings …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5960082039835773578,13,2006
"A new approach to secure distributed storage, sharing and dissemination of digital image","PK Meher, JC Patra","2006 IEEE International Symposium on Circuits and Systems, 4 pp.-376",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12823737693619019637,13,2006
Near lossless image compression using lossless Hartley like transform,"PK Meher, T Srikanthan, J Gupta, HK Agarwal","Fourth International Conference on Information, Communications and Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=578415707126082436,13,2003
LUT optimization for distributed arithmetic-based block least mean square adaptive filter,"BK Mohanty, PK Meher, SK Patel",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (5 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15917829602661256658,12,2015
Optimized architecture using a novel subexpression elimination on loeffler algorithm for DCT-based image compression,"M Jridi, A Alfalou, PK Meher","VLSI Design 2012, 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16798086660425274294,12,2012
High-throughput interpolator architecture for low-complexity chase decoding of RS codes,"F Garcia-Herrero, MJ Canet, J Valls, PK Meher","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (3), 568-573",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14214423000383733039,12,2011
Design of a fully-pipelined systolic array for flexible transposition-free VLSI of 2-D DFT,PK Meher,"IEEE Transactions on Circuits and Systems II: Express Briefs 52 (2), 85-89",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16316525980201108592,12,2005
High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters,"BK Mohanty, PK Meher","IEE Proceedings-Computers and Digital Techniques 146 (2), 91-99",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3384088073867386719,12,1999
Analysis and optimization of product-accumulation section for efficient implementation of FIR filters,"X Lou, YJ Yu, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 63 (10), 1701-1713",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2109090687349701727,11,2016
A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic,"BK Mohanty, PK Meher, SK Singhal, MNS Swamy","Integration 54, 37-46",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13932433538950244431,11,2016
Seamless pipelining of DSP circuits,PK Meher,"Circuits, Systems, and Signal Processing 35 (4), 1147-1162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=275936090263660340,11,2016
Area-Efficient Subquadratic Space-Complexity Digit-Serial Multiplier for Type-II Optimal Normal Basis of,"CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (12), 2846-2855",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15254098936834890225,11,2015
Low-Latency High-Throughput Systolic Multipliers Over ,"J Xie, PK Meher, ZH Mao","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 881-890",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15411162469200052078,11,2015
Table size reduction methods for faithfully rounded lookup-table-based multiplierless function evaluation,"SF Hsiao, PH Wu, CS Wen, PK Meher","IEEE Transactions on Circuits and Systems II: Express Briefs 62 (5), 466-470",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1636190527933732178,11,2014
Wavelet Based Lossless DNA Sequence Compression for Faster Detection of Eukaryotic Protein Coding Regions.,"JK Meher, MR Panigrahi, GN Dash, PK Meher","International Journal of Image, Graphics & Signal Processing 4 (7)",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7884912703754470397,11,2012
Improved comb filter based approach for effective prediction of protein coding regions in DNA sequences,"J Meher, PK Meher, G Dash","Journal of Signal and Information Processing 2 (02), 88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3441117186567534846,11,2011
Parallel and pipeline architectures for high-throughput computation of multilevel 3-D DWT,"BK Mohanty, PK Meher","IEEE Transactions on Circuits and Systems for Video Technology 20 (9), 1200-1209",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5853120957550346607,11,2010
An optimized design for serial-parallel finite field multiplication over GF(2,"PK Meher, Y Ha, CY Lee","2009 Asia and South Pacific Design Automation Conference, 210-215",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10428136222677596948,11,2009
Low-latency hardware-efficient memory-based design for large-order FIR digital filters,PK Meher,"2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=326518940882101285,11,2007
Novel recursive solution for area-time efficient systolization of discrete Fourier transform,"PK Meher, JC Patra, AP Vinod","2007 International Symposium on Signals, Circuits and Systems 1, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4701717722338132465,11,2007
A novel neural network-based linearization and auto-compensation technique for sensors,"JC Patra, EL Ang, PK Meher","2006 IEEE International Symposium on Circuits and Systems, 4 pp.",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13514539962428167082,11,2006
Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits,"PK Meher, BK Mohanty, T Srikanthan","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2628-2631",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6611783199506911631,10,2014
A variable quantization technique for image compression using integer Tchebichef transform,"S Prattipati, MNS Swamy, PK Meher","2013 9th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12243874095167791065,10,2013
Novel input coding technique for high-precision LUT-based multiplication for DSP applications,PK Meher,"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 201-206",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2274418269698036307,10,2010
Efficient systolic designs for 1-and 2-dimensional DFT of general transform-lengths for high-speed wireless communication applications,"PK Meher, JC Patra, AP Vinod","Journal of Signal Processing Systems 60 (1), 1-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17719386951089286642,10,2010
Parallel and pipelined architectures for cyclic convolution by block circulant formulation using low-complexity short-length algorithms,PK Meher,"IEEE Transactions on Circuits and Systems for Video Technology 18 (10), 1422 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14476538671062583814,10,2008
Efficient subquadratic space complexity architectures for parallel MPB single-and double-multiplications for all trinomials using toeplitz matrix-vector product decomposition,"CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (3), 854-862",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16551619455636046285,9,2015
High-Throughput Digit-Level Systolic Multiplier Over,"J Xie, PK Meher, ZH Mao","IEEE Transactions on Circuits and Systems II: Express Briefs 62 (5), 481-485",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2509479215677397803,9,2014
Efficient,"CY Lee, PK Meher, CP Chang","IEEE Transactions on Circuits and Systems I: Regular Papers 61 (11), 3125-3134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13287641661043557073,9,2014
Low power FIR filter realization using minimal difference coefficients: Part I-Complexity analysis,"AP Vinod, CH Chang, PK Meher, A Singla","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1547-1550",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18442881069325055850,9,2006
Novel Flexible Systolic Mesh Architecture for Parallel VLSI Implementation of Finite Digital Convolution,"BK Mohanty, PK Meher","Institution of Electronics and Telecommunication 44 (6), 261-266",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3561854056269321429,9,1998
Algorithm for efficient interpolation of real-valued signals using discrete Hartley transform,"GS Maharana, PK Meher","Computers & electrical engineering 23 (2), 129-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9383559136714871532,9,1997
Efficient FPGA Implementation of Low-Complexity Systolic Karatsuba Multiplier Over ,"J Xie, PK Meher, M Sun, Y Li, B Zeng, ZH Mao","IEEE Transactions on Circuits and Systems I: Regular Papers 64 (7), 1815-1825",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6882005272612587830,8,2017
Novel structure for area-efficient implementation of FIR filters,"X Lou, PK Meher, Y Yu, W Ye","IEEE Transactions on Circuits and Systems II: Express Briefs 64 (10), 1212-1216",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1849460902151011879,8,2016
On efficient retiming of fixed-point circuits,PK Meher,IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (4 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6815805373536445564,8,2015
Efficient digit-serial KA-based multiplier over binary extension fields using block recombination approach,"CH Liu, CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (8), 2044-2051",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18223220818816141615,8,2015
Fault-tolerant bit-parallel multiplier for polynomial basis of GF (2m),"CY Lee, WY Lee, PK Meher",2009 IEEE Circuits and Systems International Conference on Testing and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18311135970535365559,8,2009
An embedded face recognition system on A VLSI array architecture and its FPGA implementation,"AR Mohan, N Sudha, PK Meher","2008 34th Annual Conference of IEEE Industrial Electronics, 2432-2437",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7386300613368780706,8,2008
Robust CRT-based watermarking technique for authentication of image and document,"JC Patra, A Karthik, PK Meher, C Bornand","2008 IEEE International Conference on Systems, Man and Cybernetics, 3250-3255",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9936578260492299890,8,2008
A new convolutional formulation of discrete cosine transform for systolic implementation,"PK Meher, JC Patra","2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15730700063194959522,8,2007
Radial basis function implementation of intelligent pressure sensor on field programmable gate array,"JC Patra, TA Devi, PK Meher","2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4021857124078312329,8,2007
WMicaD: A new digital watermarking technique using independent component analysis,"TV Nguyen, JC Patra, PK Meher","EURASIP Journal on Advances in Signal Processing 2008 (1), 317242",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17602182771386001442,8,2007
Low power FIR filter realization using minimal difference coefficients: Part II-Algorithm,"AP Vinod, CH Chang, PK Meher, A Singla","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1551-1554",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6029853327909305041,8,2006
Prospects of group-based communication in mobile ad hoc networks,"PK Behera, PK Meher","International Workshop on Distributed Computing, 174-183",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13300375277666591631,8,2002
Threshold-guided design and optimization for Harris corner detector architecture,"BA Jasani, SK Lam, PK Meher, M Wu","IEEE Transactions on Circuits and Systems for Video Technology 28 (12), 3516 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17724730743216891335,7,2017
Lower bound analysis and perturbation of critical path for area-time efficient multiple constant multiplications,"X Lou, YJ Yu, PK Meher",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7846468156544791908,7,2016
Area-Delay Efficient Digit-Serial Multiplier Based on,"CY Lee, PK Meher, CH Liu",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (7 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=81710609361436522,7,2016
Critical-path optimization for efficient hardware realization of lifting and flipping DWTs,"BK Mohanty, PK Meher, T Srikanthan","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1186-1189",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3176422537087613530,7,2015
High-speed multiplier block design based on bit-level critical path optimization,"X Lou, YJ Yu, PK Meher","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 1308-1311",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11442612317144842579,7,2014
Preprocessing of microarray by integrated OSR and SDF approach for effective denoising and quantification,"JK Meher, PK Meher, GN Dash",International Conference on Information and Network Technology IACSIT Press …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10727039342115295,7,2011
An improved SOM-based visualization technique for DNA microarray data analysis,"JC Patra, J Abraham, PK Meher, G Chakraborty","The 2010 International Joint Conference on Neural Networks (IJCNN), 1-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7942380474701036578,7,2010
Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms,PK Meher,"2008 International Conference on Application-Specific Systems, Architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10138341596109285738,7,2008
DNA microarray data analysis: Effective feature selection for accurate cancer classification,"JC Patra, GP Lim, PK Meher, EL Ang","2007 International Joint Conference on Neural Networks, 260-265",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11564243565449940544,7,2007
Reconfigurable architectures for low complexity software radio channelizers using hybrid filter banks,"Z Chang, AP Vinod, PK Meher","2006 10th IEEE Singapore International Conference on Communication Systems, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11549791882071549929,7,2006
Unified DA-based parallel architecture for computing the DCT and the DST,PK Meher,2005 5th International Conference on Information Communications & Signal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7907098222959627777,7,2005
A new convolutional formulation of the DFT and efficient systolic implementation,PK Meher,"TENCON 2005-2005 IEEE Region 10 Conference, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=75791406673751364,7,2005
Signal Processing Approach for Prediction of Kink in Transmembrane ,"JK Meher, N Mishra, PK Mohapatra, MK Raval, PK Meher, G Dash",International Conference on Advances in Information Technology and Mobile …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9088211726573215884,6,2011
Area-efficient parallel-prefix Ling adders,"TB Juang, PK Meher, CC Kuan","2010 IEEE Asia Pacific Conference on Circuits and Systems, 736-739",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7424511041742507726,6,2010
Extended Sequential logic for Synchronous Circuit Optimization and its applications,PK Meher,IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18297908817846706182,6,2009
Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder,"BK Mohanty, PK Meher","2008 International Conference on Application-Specific Systems, Architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6550873070436437341,6,2008
Field programmable gate array implementation of a neural network-based intelligent sensor system,"JC Patra, HY Lee, PK Meher, EL Ang","2006 9th International Conference on Control, Automation, Robotics and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4474949062261825934,6,2006
Design of a merged DSP microcontroller for embedded systems using discrete orthogonal transform,"AK Rath, PK Meher",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9313827203840265743,6,2006
3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform,"SS Nayak, PK Meher","IEE Proceedings-Circuits, Devices and Systems 143 (5), 255-258",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1562160214824174460,6,1996
Arithmetic Circuits for DSP Applications,PK Meher,John Wiley & Sons,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13218588911894209123,5,2017
New approach to the reduction of sign-extension overhead for efficient implementation of multiple constant multiplications,"X Lou, YJ Yu, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 62 (11), 2695-2705",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12347073844662694636,5,2015
Subquadratic space complexity digit-serial multiplier over binary extension fields using Toom-Cook algorithm,"CY Lee, PK Meher, WY Lee","2014 International Symposium on Integrated Circuits (ISIC), 176-179",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9358766558058635469,5,2014
The role of combined osr and sdf method for pre-processing of microarray data that accounts for effective denoising and quantification,"J Meher, MK Raval, PK Meher, G Dash","Journal of Signal and Information Processing 2 (03), 190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8751794153585655338,5,2011
Memory-based computation of inner-product for digital signal processing applications,PK Meher,"2010 International Symposium on Electronic System Design, 95-100",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13606037865246623245,5,2010
LUT-based circuits for future wireless systems,PK Meher,"2010 53rd IEEE International Midwest Symposium on Circuits and Systems, 696-699",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15236962983039776111,5,2010
Bit-serial systolic architecture for 2-D non-separable discrete wavelet transform,"BK Mohanty, PK Meher",Proceedings of the 2009 12th International Symposium on Integrated Circuits …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8795637563005992886,5,2009
VLSI architecture for high-speed/low-power implementation of multilevel lifting DWT,"BK Mohanty, PK Meher","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 458-461",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15993834909536457659,5,2006
WAP-teletext system,"N Sriskanthan, PK Meher, GS Ng, CK Heng","IEEE Transactions on Consumer Electronics 50 (1), 130-138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10168297473006035691,5,2004
Area–Delay–Energy Efficient VLSI Architecture for Scalable In-Place Computation of FFT on Real Data,"BK Mohanty, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 66 (3), 1042-1050",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13954787994194284010,4,2018
Efficient shift-add implementation of FIR filters using variable partition hybrid form structures,"D Ray, NV George, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 65 (12), 4247-4257",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16020456893734417621,4,2018
A comparison of integer cosine and Tchebichef transforms for image compression using variable quantization,"S Prattipati, MNS Swamy, PK Meher","Journal of Signal and Information Processing 6 (03), 203",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16173829134287289383,4,2015
Efficient subquadratic parallel multiplier based on modified SPB of GF(2,"JS Pan, PK Meher, CY Lee, HH Bai","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1430-1433",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11966008516252626663,4,2015
A novel DA-based architecture for efficient computation of inner-product of variable vectors,"PK Meher, SY Park","2014 IEEE International Symposium on Circuits and Systems (ISCAS), 369-372",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11337319275110734185,4,2014
Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation,"BK Mohanty, PK Meher","IET Image Processing 8 (6), 345-353",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5397350519077661884,4,2014
Speeding up subquadratic finite field multiplier over GF (2m) generated by trinomials using toeplitz matrix-vector with inner product formula,"CY Lee, PK Meher",2011 Fifth International Conference on Genetic and Evolutionary Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1964077940951422081,4,2011
Providing both guaranteed and best effort services using spatial division multiplexing noc with dynamic channel allocation and runtime reconfiguration,"J Lim, EH Siow, Y Ha, PK Meher","2008 International Conference on Microelectronics, 329-332",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13430618839555070011,4,2008
New scan method and pipeline architecture for VLSI implementation of separable 2-D FIR filters without transposition,"BK Mohanty, PK Meher","TENCON 2008-2008 IEEE Region 10 Conference, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4136677650118908212,4,2008
Development of intelligent sensors using Legendre functional-link artificial neural networks,"JC Patra, PK Meher, G Chakraborty","2008 IEEE International Conference on Systems, Man and Cybernetics, 1140-1145",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14577329792966524282,4,2008
Content-based image retrieval using orthogonal moments heuristically,"JC Patra, S Sood, PK Meher, C Bornand","2008 IEEE International Conference on Systems, Man and Cybernetics, 512-517",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9317548546713712603,4,2008
Systolic array realization of a neural network-based face recognition system,"N Sudha, AR Mohan, PK Meher","2008 3rd IEEE Conference on Industrial Electronics and Applications, 1864-1869",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16351274797216833556,4,2008
A 2-D systolic array for high-throughput computation of 2-D discrete Fourier transform,"PK Meher, JC Patra, AP Vinod","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1927-1930",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13471588777538549799,4,2006
Reduced-complexity concurrent systolic implementation of the discrete sine transform,"PK Meher, AP Vinod, JC Patra, MNS Swamy","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1535-1538",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12548383260020146681,4,2006
Systolic architecture for transposition-free VLSI Implementation of 2-D DWT,"BK Mohanty, PK Meher","10th IEEE International Conference on Communication Systems, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3530970484357538291,4,2006
Novel recursive algorithm and highly compact semisystolic architecture for high throughput computation of 2-D DHT,"PK Meher, G Panda","Electronics Letters 29 (10), 883-885",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12241000547093486914,4,1993
Efficient approximate core transform and its reconfigurable architectures for HEVC,"M Jridi, A Alfalou, PK Meher","Journal of Real-Time Image Processing, 1-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15499241108784654079,3,2018
DA-Based Circuits for Inner-Product Computation,"M Mehendale, M Sharma, PK Meher",Arithmetic Circuits for DSP Applications,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10643673829263406084,3,2017
"Low-Latency, Low-Area, and Scalable Systolic-Like Modular Multipliers for ","PK Meher, X Lou","IEEE Transactions on Circuits and Systems I: Regular Papers 64 (2), 399-408",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2540933267490281907,3,2016
Low-Complexity Digit-Serial Multiplier Over ,"CY Lee, PK Meher, CC Fan, SM Yuan","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 735-746",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15586851753443685744,3,2016
Fine-grained pipelining for multiple constant multiplications,"X Lou, PK Meher, YJ Yu","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 966-969",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3189346162662366057,3,2015
Wavelet transform for detection of conserved motifs in protein sequences with ten bit physico-chemical properties,"JK Meher, MK Raval, PK Meher, GN Nash","Int’l J. Information and Electronics Eng 2 (2), 200-204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13476834673144671587,3,2012
Prediction of hydrophobic regions effectively in transmembrane proteins using digital filter,"J Meher, MK Raval, G Dash, PK Meher","Journal of Biomedical Science and Engineering 4 (08), 562",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=645411365316330637,3,2011
Guest editorial: Special issue on embedded signal processing circuits and systems for cognitive radio-based wireless communication devices,"AP Vinod, EM Lai, PK Meher, J Palicot, S Mirabbasi","Circuits, Systems, and Signal Processing 30 (4), 683",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10438350844474878427,3,2011
A reduced computational load protein coding predictor using equivalent amino acid sequence of DNA string with period-3 based time and frequency domain analysis,"JK Meher, GN Dash, PK Meher, MK Raval",Scientific Research Publishing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6946314517480835888,3,2011
Determination of QSAR of aldose reductase inhibitors using an RBF network,"JC Patra, RWS Cheong, PK Meher, G Chakraborty","2008 IEEE International Conference on Systems, Man and Cybernetics, 1713-1718",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6748444726346715338,3,2008
Merged-cascaded systolic array for VLSI implementation of discrete wavelet transform,"BK Mohanty, PK Meher","APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 462-465",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15184463929357971199,3,2006
A scalable and multiplier-less fully-pipelined architecture for VLSI implemetation of discrete Hartley transform [implemetation read implementation],"PK Meher, T Srikanthan","Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on 2 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11130656855121796513,3,2003
CORDIC Circuits,"PK Meher, J Valls, TB Juang, K Sridharan, K Maharatna",Arithmetic Circuits for DSP Applications,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13748123748016109025,2,2017
A New Look-Up Table Approach for High-Speed Finite Field Multiplication,"BK Meher, PK Meher","2011 International Symposium on Electronic System Design, 51-55",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4230605913699761114,2,2011
Efficient coefficient partitioning for decomposed DA-based inner-product computation,"Y Pan, PK Meher","2011 IEEE International Symposium of Circuits and Systems (ISCAS), 406-409",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5218120972068324376,2,2011
Low-Cost Design of Serial-Parallel Multipliers Over GF (2^ m) Using Hybrid Pass-Transistor Logic (PTL) and CMOS Logic,"PK Meher, SF Hsiao, CS Wen, MY Tsai","2010 International Symposium on Electronic System Design, 131-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7105199422856069873,2,2010
Systolic vlsi and fpga realization of artificial neural networks,PK Meher,"Computational Intelligence in Optimization, 359-380",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16453074247358351334,2,2010
Scalable serial-parallel multiplier over GF(2,"PK Meher, CY Lee","2009 IEEE International Symposium on Circuits and Systems, 2910-2913",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2119193895830414708,2,2009
Fault Tolerant Dual Basis Multiplier Over GF (2m),"CY Lee, PK Meher",2009 IEEE Circuits and Systems International Conference on Testing and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12500406360486445037,2,2009
Support vector machine application in drug discovery of aldose reductase inhibitors,"JC Patra, L Li, PK Meher","2008 IEEE International Conference on Systems, Man and Cybernetics, 1731-1736",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8487443375667930840,2,2008
New approach to scalable parallel and pipelined realization of repetitive multiple accumulations,PK Meher,"IEEE Transactions on Circuits and Systems II: Express Briefs 55 (9), 902-906",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9840899957335390723,2,2008
Pipelined architecture for high-speed implementation of multilevel lifting 2-D DWT using 9/7 filters,"BK Mohanty, PK Meher","2007 International Symposium on Signals, Circuits and Systems 1, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7440589849341096234,2,2007
Efficient systolization of cyclic convolutions using low-complexity rectangular transform algorithms,PK Meher,"2007 International Symposium on Signals, Circuits and Systems 1, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14845372522170263463,2,2007
A novel reconfigurable execution core for merged dsp microcontroller,"AK Rath, PK Meher","J. Comput. Sci 3, 803-809",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1678927889035261620,2,2007
Low-complexity technique for secure storage and sharing of biomedical images,"PK Meher, JC Patra, MR Meher","2006 IEEE International Symposium on Circuits and Systems, 4 pp.-4806",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15756493059613889338,2,2006
Effective communication in ad hoc network of mobile users group,"PK Behera, PK Meher","Asia-Pacific Conference on Circuits and Systems 2, 461-465",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5910810265380154662,2,2002
Fast Computation of Circular Convolution of Real Valued Data using Prime Factor Fast Hartley Transform Algorithm,"PK Meher, G Panda","IETE Journal of Research 41 (4), 261-264",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3557658892131760788,2,1995
Optimal neural network for solution of Lyapunov equation,"PK Meher, SK Pradhan","Proceedings of ICNN'95-International Conference on Neural Networks 1, 555-559",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=586032475371187425,2,1995
Analysis and design of approximate inner-product architectures based on distributed arithmetic,"D Ray, NV George, PK Meher","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12614589404339644859,1,2019
Design of Cascaded CORDIC Based on Precise Analysis of Critical Path,"PK Meher, SY Park","Electronics 8 (4), 382",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15121051981954579080,1,2019
50 Years of FFT Algorithms and Applications,"GG Kumar, SK Sahoo, PK Meher","Circuits, Systems, and Signal Processing, 1-34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4880783308738234167,1,2019
Low Register-Complexity Systolic Digit-Serial Multiplier Over ,"J Xie, PK Meher, X Zhou, CY Lee","IEEE Transactions on Multi-Scale Computing Systems 4 (4), 773-783",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8613558195150133759,1,2018
Lookup table-based low-power implementation of multi-channel filters for software defined radio,"SK Sahoo, PK Meher",2017 IEEE International Symposium on Nanoelectronic and Information Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14611369621005098931,1,2017
Logarithmic number system,"PK Meher, T Stouraitis",Wiley-IEEE Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9367037741562929425,1,2017
An Efficient Look-up Table-based Approach for Multiplication over GF(2,"BK Meher, PK Meher","Circuits, Systems, and Signal Processing 32 (6), 2623-2638",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6157420744265245233,1,2013
Special section on image and video processing for security,"S Natarajan, NB Puhan, PK Meher","Signal, Image and Video Processing 7 (4), 607-608",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11113604918729640971,1,2013
A low-complexity spectrum sensing technique for cognitive radios based on correlation of intra-segment decimated vectors,"SNA Ahmed, PK Meher, AP Vinod","2012 IEEE International Conference on Communication Systems (ICCS), 443-447",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10312435019128014058,1,2012
Efficient architectures for VLSI implementation of 2-D discrete Hadamard transform,"BK Mohanty, PK Meher, SK Singhal","2012 IEEE International Symposium on Circuits and Systems, 1480-1483",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14738708681613870692,1,2012
New encoded single-indicator sequences based on physico-chemical parameters for efficient exon identification,"JK Meher, PK Meher, GN Dash, MK Raval",International journal of bioinformatics research and applications 8 (1/2 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12749145440266099077,1,2012
DNA microarray analysis using Equalized Orthogonal Mapping,"JC Patra, NV George, PK Meher","The 2010 International Joint Conference on Neural Networks (IJCNN), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7494243344060720569,1,2010
Equalized orthogonal map-based DNA microarray data analysis for cancer diagnosis,"JC Patra, S Detpongsante, PK Meher, EL Ang","2007 6th International Conference on Information, Communications & Signal …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14636488746165442235,1,2007
Reconfigurable execution core for high performance DSP applications,"AK Rath, PK Meher","Asia-Pacific Conference on Circuits and Systems 2, 509-514",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14376578007978956118,1,2002
Group-based ad hoc network and its advantages,"PK Behera, PK Meher",Proceedings of the 15th international conference on Computer communication …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8468455631744574618,1,2002
Parallel algorithms and systolic architectures for 1-and 2-D interpolation using discrete Hartley transform,"GS Maharana, PK Meher","International Journal of Computers and Applications 22 (1), 1-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11064246070260084368,1,2000
A SYSTOLIC ARRAY ARCHITECTURE FOR PARALLEL VLSI IMPLEMENTATION OF LINEAR CONVOLUTION OF DISCRETE SEQUENCES,PK Meher,Supercomputing for Scientific Visualisation: Proceedings of the Seminar on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9671974861084320969,1,1994
Combined LPC and MFCC Features based technique for Isolated Speech Recognition,"DA Anand, PK Meher",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4459158350476668151,1,0
An Analytical Framework and Approximation Strategy for Efficient Implementation of Distributed Arithmetic-Based Inner-Product Architectures,"D Ray, NV George, PK Meher",IEEE Transactions on Circuits and Systems I: Regular Papers,,0,2019
Scalable transform architectures for video coding,"SB Jdidia, M Jridi, PK Meher, M Masmoudi, A Al Falou","VLSI Architectures for Future Video Coding, 1",,0,2019
Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over ,"J Xie, CY Lee, PK Meher, ZH Mao",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (9 …,,0,2019
Low-Complexity Systolic Multiplier for GF(2,"J Xie, CY Lee, PK Meher","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",,0,2019
Multichannel Filters for Wireless Networks: Lookup-Table-Based Efficient Implementation,"SK Sahoo, PK Meher, GG Ganjikunta","IEEE Consumer Electronics Magazine 8 (3), 44-49",,0,2019
Analysis of Systolic Penalties and Design of Efficient Digit-Level Systolic-like Multiplier for Binary Extension Fields,"BK Meher, PK Meher","Circuits, Systems, and Signal Processing 38 (2), 774-790",,0,2019
Low Register-Complexity Systolic Digit-Serial Multiplier Over< inline-formula>< tex-math notation,"J Xie, PK Meher, X Zhou, CY Lee","IEEE Transactions on Multi-Scale Computing Systems, 773-783",,0,2018
Efficient Cross-Correlation Algorithm and Architecture for Robust Synchronization in Frame-Based Communication Systems,"NAA Syed, PK Meher, AP Vinod","Circuits, Systems, and Signal Processing 37 (6), 2548-2573",,0,2018
IEEE CIRCUITS AND SYSTEMS SOCIETY,"A DEMOSTHENOUS, E BLOKHINA, A ALI, R AZARDERAKHSH, ...",,,0,2018
An efficient spectrum sensing technique for burst signals detection based on correlation and FFT,"SNA Ahmed, PK Meher, AP Vinod","TENCON 2017-2017 IEEE Region 10 Conference, 684-688",,0,2017
Table-Based Circuits for DSP Applications,"PK Meher, SF Hsiao",Arithmetic Circuits for DSP Applications,,0,2017
Shift-Add Circuits for Constant Multiplications,"PK Meher, CH Chang, O Gustafsson, AP Vinod, M Faust",Arithmetic Circuits for DSP Applications,,0,2017
Fast acquisition and time synchronization of frequency hopping burst signals,"SNA Ahmed, PK Meher, AP Vinod","2017 International Conference on Signals and Systems (ICSigSys), 175-179",,0,2017
Redundant Number System‐Based Arithmetic Circuits,"PK Meher, T Stouraitis",Wiley-IEEE Press,,0,2017
"Abeydeera, M., Karunaratne, M., Karunaratne, G., De Silva, K., and Pasqual, A., 4K Real-Time HEVC Decoder on an FPGA; TCSVT Jan. 2016 236-249 Abramowski, A., see Pastuszak, G …","NV Boulgouris, DR Bull, M Cagnazzo, A Cavallaro, G Cheung, ...","IEEE Transactions on Circuits and Systems for Video Technology 26 (12), 2345",,0,2016
Comment on “Subquadratic Space-Complexity Digit-Serial Multipliers Over,"CY Lee, PK Meher","IEEE Transactions on Circuits and Systems I: Regular Papers 63 (8), 1316-1319",,0,2016
Reconfigurable FIR Filter for Dynamic Variation of Filter Order and Filter Coefficients,"PK Meher, SY Park","JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE 16 (3), 261-273",,0,2016
Introduction of New Associate Editors,"NV Boulgouris, DR Bull, M Cagnazzo, A Cavallaro, G Cheung, ...","IEEE Transactions on Circuits and Systems for Video Technology 26 (2), 253-263",,0,2016
Vulnerability to Sleep Deprivation: A Drift Diffusion Model Perspective,A Patanaik,,,0,2015
Efficient Formula Not Shown-ary Exponentiation over Formula Not Shown Using Subquadratic KA-Based Three-Operand Montgomery Multiplier,"L Chiou-Yng, PK Meher, C Chien-Ping",IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART 1 REGULAR PAPERS 61 (11 …,,0,2014
Transactions/Journals Department,"Y ISMAIL, M ALIOTO, SW JACKSON, P AMPADU, I BAHAR, V BEIU, ...",,,0,2014
Guest Editorial: Advanced Techniques for Efficient Electronic System Design,"PK Meher, SP Mohanty, AP Vinod","Circuits, Systems, and Signal Processing 32 (6), 2539-2541",,0,2013
Efficient Systolic Architecture for VLSI Realization of 2-D Hartley-Like Transform,"GS Maharana, PK Meher, BK Mohanty","International Journal of Computers and Applications 35 (1), 22-28",,0,2013
Efficient Designs for AOP-Based Field Multiplication over GF (2m),"PK Meher, CY Lee",Journal of Computers 22 (3),,0,2011
Efficient weighted modulo 2,"TB Juang, PK Meher, CC Chiu","Proceedings of 2011 International Symposium on VLSI Design, Automation and …",,0,2011
Digital and Multirate Signal Processing-Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT,"BK Mohanty, PK Meher","IEEE Transactions on Signal Processing 59 (5), 2072",,0,2011
Low power floating point computation sharing multiplier for signal processing applications.,"S Sathasivam, SJ Dilipbhai, BA Jitendrabha, S Sinha, A Gougam, ...","Asian Journal of Scientific Research 9 (1), 40-42",,0,2010
Concurrent error detection in bit-serial normal basis multiplication over GF (2m) using multiple parity prediction,"CY Lee, PK Meher, JC Patra",Institute of Electrical and Electronics Engineers,,0,2010
IEEE CIRCUITS AND SYSTEMS SOCIETY,"Y LIAN, M SAWAN, CJ DEEPU, AB APSEL, H BARTHÉLEMY, I BELYKH, ...",,,0,2010
Efficient Bit-Parallel Multipliers in Composite Fields,"CY Lee, PK Meher","2008 IEEE Asia-Pacific Services Computing Conference, 686-691",,0,2008
Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform,"BK Mohanty, PK Meher","2008 International Conference on Application-Specific Systems, Architectures …",,0,2008
Intelligent sensors using computationally efficient Chebyshev neural networks,"M Juhola, JC Patra, PK Meher",,,0,2008
Implementation of Signal Processing Systems-FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic,"PK Meher, S Chandrasekaran, A Amira","IEEE Transactions on Signal Processing 56 (7), 3009",,0,2008
Fully-pipelined CORDIC implementation of subspace-based speech enhancement,"P Sinha, MNS Swamy, PK Meher","2007 50th Midwest Symposium on Circuits and Systems, 97-100",,0,2007
High-throughput memory-based architecture for DHT using a new convolutional formulation,"MNS Swamy, PK Meher, JC Patra",,,0,2007
A Low Complexity Technique for Data Fusion in Digital Images and Lossless Retrieval,"PK Meher, MR Meher",2005 3rd International Conference on Intelligent Sensing and Information …,,0,2005
Area-time efficient systolic architecture for the DCT,PK Meher,"Asia-Pacific Conference on Advances in Computer Systems Architecture, 787-794",,0,2005
Low-Power Transform-Domain Coding by Separable Two-Dimensional Hartley-Like Transform.,"PK Meher, T Srikanthan, MM Kumar, S Arunkumar","Embedded Systems and Applications, 228-236",,0,2003
Efficient systolic architecture for implementation of 2-D discrete cosine transform,"SS Nayak, PK Meher","IETE journal of research 47 (3-4), 173-178",,0,2001
Single Layer Block Neural Network for Solution of Lyapunov Equation,"PK Meher, SK Pradhan","IETE Journal of Research 43 (5), 339-344",,0,1997
Interpolation of 2-D Signals using 2-D Hartley-like Transform,"GS Maharana, PK Meher","IETE Journal of Research 43 (4), 333-335",,0,1997
"G. Ganesh Kumar, Subhendu K. Sahoo &",PK Meher,,,0,0
A scalable and multiplier-less fully-pipelined architecture for VLSI implemetation of discrete Hartley transform [implemetation read implementation],"PK Meher, T Srikanthan","Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on",,0,0
Systolic Architecture for Transposition-Free VLSI Implementation of Separable 2-D DWT,"BK Mohanty, PK Meher","2006 10th IEEE Singapore International Conference on Communication Systems, 1-5",,0,0
Nonlinear Circuits and Systems Event-Triggered Finite-Time Robust Filtering for a Class of State-Dependent Uncertain Systems With Network Transmission Delay,"H Le Duc, B Feuvrie, M Pastore, Y Wang, BK Mohanty, PK Meher, M Aziz, ...",,,0,0
Algorithm-Architecture Co-Design for DSP Applications,P Meher,,,0,0
Co-chairs,"TT Tjhung, YC Liang, M Motani, M Gurusamy, J Wu, L Zhou, TH Cheng, ...",,,0,0
IEEE CIRCUITS AND SYSTEMS SOCIETY,"U MOON, TC CARUSONE, M ANIS, T ARSLAN, JANP BARBOT, ...",,,0,0
Memory-Based Computing for DSP Applications,P Meher,,,0,0
Design Verification SEChecker: A Sequential Equivalence Checking Framework Based on th Invariants............ F. Lu and K.-T. Cheng 733 Architecture Systolic and Non-Systolic …,"PK Meher, MFCSM Yang, R Garg, N Jayakumar, SP Khatri, GS Choi",,,0,0
"Logic-in-Memory With a Nonvolatile Programmable Metallization Cell..... P. Junsangsri, J. Han, and F. Lombardi 521 Hardware Architectural Support for Caching Partitioned …","M Bahadori, M Kamal, A Afzali-Kusha, M Pedram, SR Kuang, KY Wu, ...",,,0,0
APESER 2010 Organizing and Program Committees,"T Chen, Z Gu, JK Muppala, H Li, I McLoughlin, SL Tsao, J Chen, Z Gao, ...",,,0,0
ISED 2013,"AP Vinod, PK Meher, P Patra, W Zhang, N Vun, J Mathew, MA Ambede, ...",,,0,0
"M. Bocquet, H. Aziza, D. Deleruyelle, C. Muller, D. Querlioz, N. Ben Romdhane, D. Ravelosona, and C. Chappert 443 Bit-Level Optimization of Adder-Trees for Multiple Constant …","Y Pan, PK Meher, YJ Chen, CW Wei, Y FanChiang, YL Meng, YC Huang, ...",,,0,0
Security and Privacy in Ad-hoc Networks using Mobile Users' Club,"PK Behera, PK Meher",,,0,0
"Nonlinear Circuits and Systems Guaranteed H1 Performance State Estimation of Delayed Static Neural Networks.... H. Huang, T. Huang, and X. Chen 371","ALIBR Superregenerative, OP Pala, J Schonwalder, FX Moncunill-Geniz, ...",,,0,0
Efficient Systolization of Finite Field Multiplication over GF (2 m) Based on All-One Polynomials,"PK Meher, S Rizwan, Y Ha",,,0,0
Digital Circuits and Systems and VLSI Single-Phase SP-Domino: A Limited-Switching Dynamic Circuit Technique for Low-Power Wide Fan-in Logic Gates..,"CJ Akl, MA Bayoumi, Y Chen, YC Tsao, YW Lin, CH Lin, CY Lee, ...",,,0,0
Invited Review Paper Exploiting Nonlinear Dynamics in Novel Measurement Strategies and Devices: From Theory to Experiments and Applications (Invited Paper)............... S …,"H Yuan, J Gao, HZ Guo, C Lu, R Vicen-Bueno, R Carrasco-Alvarez, ...",,,0,0
Workshop Chairs,"SK Nandy, P Patra, NR Mahapatra, PK Meher, VA Prasad",,,0,0
Concurrent Error Detection/Correction in Finite Field Arithmetic Architectures over GF (2^m),"CY Lee, PK Meher, CW Chiou, JM Lin",,,0,0
Bi-Layer Systolic Architecture for Bit-Serial Implementation of Discrete Wavelet Transform,"BK Mohanty, PK Meher","2006 10th IEEE Singapore International Conference on Communication Systems, 1-5",,0,0
