

================================================================
== Vivado HLS Report for 'Padding_1'
================================================================
* Date:           Fri Oct 28 14:09:59 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  786|  786|  786|  786|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Padding_label5_L  |  784|  784|         2|          1|          1|   784|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:89]   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln89, %ifBlock ]" [f_b_1/forw_back_LTL.c:89]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln89, %ifBlock ]" [f_b_1/forw_back_LTL.c:89]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %ifBlock ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0_cast7 = zext i5 %i_0 to i6" [f_b_1/forw_back_LTL.c:89]   --->   Operation 10 'zext' 'i_0_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i10 %shl_ln to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 13 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln94_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 14 'bitconcatenate' 'shl_ln94_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i7 %shl_ln94_1 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 15 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%sub_ln94 = sub i11 %zext_ln94_1, %zext_ln94_2" [f_b_1/forw_back_LTL.c:94]   --->   Operation 16 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln91 = icmp ult i5 %i_0, -6" [f_b_1/forw_back_LTL.c:91]   --->   Operation 17 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln92 = add i6 %i_0_cast7, -2" [f_b_1/forw_back_LTL.c:92]   --->   Operation 18 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln92, i5 0)" [f_b_1/forw_back_LTL.c:92]   --->   Operation 19 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln92_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln92, i3 0)" [f_b_1/forw_back_LTL.c:92]   --->   Operation 20 'bitconcatenate' 'shl_ln92_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i9 %shl_ln92_1 to i11" [f_b_1/forw_back_LTL.c:92]   --->   Operation 21 'sext' 'sext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.94ns)   --->   "%sub_ln92 = sub i11 %shl_ln3, %sext_ln92_1" [f_b_1/forw_back_LTL.c:92]   --->   Operation 22 'sub' 'sub_ln92' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln91_1 = icmp ne i4 %tmp, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 24 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln89 = icmp eq i10 %indvar_flatten, -240" [f_b_1/forw_back_LTL.c:89]   --->   Operation 25 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln89 = add i10 %indvar_flatten, 1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 26 'add' 'add_ln89' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %.reset" [f_b_1/forw_back_LTL.c:89]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%i = add i5 %i_0, 1" [f_b_1/forw_back_LTL.c:89]   --->   Operation 28 'add' 'i' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln90 = icmp eq i5 %j_0, -4" [f_b_1/forw_back_LTL.c:90]   --->   Operation 29 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%j_0_mid2 = select i1 %icmp_ln90, i5 0, i5 %j_0" [f_b_1/forw_back_LTL.c:90]   --->   Operation 30 'select' 'j_0_mid2' <Predicate = (!icmp_ln89)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0_cast7_mid1 = zext i5 %i to i6" [f_b_1/forw_back_LTL.c:89]   --->   Operation 31 'zext' 'i_0_cast7_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln94_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 32 'bitconcatenate' 'shl_ln94_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i10 %shl_ln94_mid1 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 33 'zext' 'zext_ln94_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln94_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)" [f_b_1/forw_back_LTL.c:94]   --->   Operation 34 'bitconcatenate' 'shl_ln94_1_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i7 %shl_ln94_1_mid1 to i11" [f_b_1/forw_back_LTL.c:94]   --->   Operation 35 'zext' 'zext_ln94_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.93ns)   --->   "%sub_ln94_1 = sub i11 %zext_ln94_3, %zext_ln94_4" [f_b_1/forw_back_LTL.c:94]   --->   Operation 36 'sub' 'sub_ln94_1' <Predicate = (!icmp_ln89)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.45ns)   --->   "%sub_ln94_mid2 = select i1 %icmp_ln90, i11 %sub_ln94_1, i11 %sub_ln94" [f_b_1/forw_back_LTL.c:90]   --->   Operation 37 'select' 'sub_ln94_mid2' <Predicate = (!icmp_ln89)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln91_2 = icmp ult i5 %i, -6" [f_b_1/forw_back_LTL.c:91]   --->   Operation 38 'icmp' 'icmp_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_1)   --->   "%icmp_ln91_mid2 = select i1 %icmp_ln90, i1 %icmp_ln91_2, i1 %icmp_ln91" [f_b_1/forw_back_LTL.c:90]   --->   Operation 39 'select' 'icmp_ln91_mid2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln92_4 = add i6 %i_0_cast7_mid1, -2" [f_b_1/forw_back_LTL.c:92]   --->   Operation 40 'add' 'add_ln92_4' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln92_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln92_4, i5 0)" [f_b_1/forw_back_LTL.c:92]   --->   Operation 41 'bitconcatenate' 'shl_ln92_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln92_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln92_4, i3 0)" [f_b_1/forw_back_LTL.c:92]   --->   Operation 42 'bitconcatenate' 'shl_ln92_1_mid1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln92_3 = sext i9 %shl_ln92_1_mid1 to i11" [f_b_1/forw_back_LTL.c:92]   --->   Operation 43 'sext' 'sext_ln92_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.94ns)   --->   "%sub_ln92_1 = sub i11 %shl_ln92_mid1, %sext_ln92_3" [f_b_1/forw_back_LTL.c:92]   --->   Operation 44 'sub' 'sub_ln92_1' <Predicate = (!icmp_ln89)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.45ns)   --->   "%sub_ln92_mid2 = select i1 %icmp_ln90, i11 %sub_ln92_1, i11 %sub_ln92" [f_b_1/forw_back_LTL.c:90]   --->   Operation 45 'select' 'sub_ln92_mid2' <Predicate = (!icmp_ln89)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 46 'partselect' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%icmp_ln91_4 = icmp ne i4 %tmp_1, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 47 'icmp' 'icmp_ln91_4' <Predicate = (!icmp_ln89)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%icmp_ln91_1_mid2 = select i1 %icmp_ln90, i1 %icmp_ln91_4, i1 %icmp_ln91_1" [f_b_1/forw_back_LTL.c:90]   --->   Operation 48 'select' 'icmp_ln91_1_mid2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln90_mid2_cast = zext i5 %j_0_mid2 to i11" [f_b_1/forw_back_LTL.c:90]   --->   Operation 49 'zext' 'zext_ln90_mid2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.48ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i5 %i, i5 %i_0" [f_b_1/forw_back_LTL.c:89]   --->   Operation 50 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j_0_mid2, i32 1, i32 4)" [f_b_1/forw_back_LTL.c:91]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.88ns)   --->   "%icmp_ln91_5 = icmp ne i4 %tmp_2, 0" [f_b_1/forw_back_LTL.c:91]   --->   Operation 52 'icmp' 'icmp_ln91_5' <Predicate = (!icmp_ln89)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.87ns)   --->   "%icmp_ln91_3 = icmp ult i5 %j_0_mid2, -6" [f_b_1/forw_back_LTL.c:91]   --->   Operation 53 'icmp' 'icmp_ln91_3' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln91_5, %icmp_ln91_1_mid2" [f_b_1/forw_back_LTL.c:91]   --->   Operation 54 'and' 'and_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_1)   --->   "%and_ln91_2 = and i1 %icmp_ln91_3, %icmp_ln91_mid2" [f_b_1/forw_back_LTL.c:91]   --->   Operation 55 'and' 'and_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln91_1 = and i1 %and_ln91_2, %and_ln91" [f_b_1/forw_back_LTL.c:91]   --->   Operation 56 'and' 'and_ln91_1' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln91_1, label %2, label %._crit_edge" [f_b_1/forw_back_LTL.c:91]   --->   Operation 57 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.94ns)   --->   "%add_ln94 = add i11 %sub_ln94_mid2, %zext_ln90_mid2_cast" [f_b_1/forw_back_LTL.c:94]   --->   Operation 58 'add' 'add_ln94' <Predicate = (!icmp_ln89 & !and_ln91_1)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i11 %add_ln94 to i32" [f_b_1/forw_back_LTL.c:94]   --->   Operation 59 'sext' 'sext_ln94' <Predicate = (!icmp_ln89 & !and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i32 %sext_ln94 to i64" [f_b_1/forw_back_LTL.c:94]   --->   Operation 60 'zext' 'zext_ln94' <Predicate = (!icmp_ln89 & !and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_matrix_addr_1 = getelementptr [784 x float]* %output_matrix, i64 0, i64 %zext_ln94" [f_b_1/forw_back_LTL.c:94]   --->   Operation 61 'getelementptr' 'output_matrix_addr_1' <Predicate = (!icmp_ln89 & !and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_1, align 4" [f_b_1/forw_back_LTL.c:94]   --->   Operation 62 'store' <Predicate = (!icmp_ln89 & !and_ln91_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 63 [1/1] (0.87ns)   --->   "%add_ln92_1 = add i5 %j_0_mid2, -2" [f_b_1/forw_back_LTL.c:92]   --->   Operation 63 'add' 'add_ln92_1' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i5 %add_ln92_1 to i11" [f_b_1/forw_back_LTL.c:92]   --->   Operation 64 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.94ns)   --->   "%add_ln92_2 = add i11 %zext_ln92_1, %sub_ln92_mid2" [f_b_1/forw_back_LTL.c:92]   --->   Operation 65 'add' 'add_ln92_2' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i11 %add_ln92_2 to i64" [f_b_1/forw_back_LTL.c:92]   --->   Operation 66 'sext' 'sext_ln92' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [576 x float]* %input_matrix, i64 0, i64 %sext_ln92" [f_b_1/forw_back_LTL.c:92]   --->   Operation 67 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 68 'load' 'input_matrix_load' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 69 [1/1] (0.94ns)   --->   "%add_ln92_3 = add i11 %sub_ln94_mid2, %zext_ln90_mid2_cast" [f_b_1/forw_back_LTL.c:92]   --->   Operation 69 'add' 'add_ln92_3' <Predicate = (!icmp_ln89 & and_ln91_1)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.87ns)   --->   "%j = add i5 %j_0_mid2, 1" [f_b_1/forw_back_LTL.c:90]   --->   Operation 70 'add' 'j' <Predicate = (!icmp_ln89)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @Padding_label5_L_str)"   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:90]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 75 'br' <Predicate = (!and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 76 'load' 'input_matrix_load' <Predicate = (and_ln91_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i11 %add_ln92_3 to i32" [f_b_1/forw_back_LTL.c:92]   --->   Operation 77 'sext' 'sext_ln92_2' <Predicate = (and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i32 %sext_ln92_2 to i64" [f_b_1/forw_back_LTL.c:92]   --->   Operation 78 'zext' 'zext_ln92' <Predicate = (and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [784 x float]* %output_matrix, i64 0, i64 %zext_ln92" [f_b_1/forw_back_LTL.c:92]   --->   Operation 79 'getelementptr' 'output_matrix_addr' <Predicate = (and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.35ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:92]   --->   Operation 80 'store' <Predicate = (and_ln91_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %ifBlock" [f_b_1/forw_back_LTL.c:92]   --->   Operation 81 'br' <Predicate = (and_ln91_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 82 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:96]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln89     (specmemcore      ) [ 00000]
br_ln89              (br               ) [ 01110]
indvar_flatten       (phi              ) [ 00100]
i_0                  (phi              ) [ 00100]
j_0                  (phi              ) [ 00100]
i_0_cast7            (zext             ) [ 00000]
specpipeline_ln90    (specpipeline     ) [ 00000]
shl_ln               (bitconcatenate   ) [ 00000]
zext_ln94_1          (zext             ) [ 00000]
shl_ln94_1           (bitconcatenate   ) [ 00000]
zext_ln94_2          (zext             ) [ 00000]
sub_ln94             (sub              ) [ 00000]
icmp_ln91            (icmp             ) [ 00000]
add_ln92             (add              ) [ 00000]
shl_ln3              (bitconcatenate   ) [ 00000]
shl_ln92_1           (bitconcatenate   ) [ 00000]
sext_ln92_1          (sext             ) [ 00000]
sub_ln92             (sub              ) [ 00000]
tmp                  (partselect       ) [ 00000]
icmp_ln91_1          (icmp             ) [ 00000]
icmp_ln89            (icmp             ) [ 00110]
add_ln89             (add              ) [ 01110]
br_ln89              (br               ) [ 00000]
i                    (add              ) [ 00000]
icmp_ln90            (icmp             ) [ 00000]
j_0_mid2             (select           ) [ 00000]
i_0_cast7_mid1       (zext             ) [ 00000]
shl_ln94_mid1        (bitconcatenate   ) [ 00000]
zext_ln94_3          (zext             ) [ 00000]
shl_ln94_1_mid1      (bitconcatenate   ) [ 00000]
zext_ln94_4          (zext             ) [ 00000]
sub_ln94_1           (sub              ) [ 00000]
sub_ln94_mid2        (select           ) [ 00000]
icmp_ln91_2          (icmp             ) [ 00000]
icmp_ln91_mid2       (select           ) [ 00000]
add_ln92_4           (add              ) [ 00000]
shl_ln92_mid1        (bitconcatenate   ) [ 00000]
shl_ln92_1_mid1      (bitconcatenate   ) [ 00000]
sext_ln92_3          (sext             ) [ 00000]
sub_ln92_1           (sub              ) [ 00000]
sub_ln92_mid2        (select           ) [ 00000]
tmp_1                (partselect       ) [ 00000]
icmp_ln91_4          (icmp             ) [ 00000]
icmp_ln91_1_mid2     (select           ) [ 00000]
zext_ln90_mid2_cast  (zext             ) [ 00000]
select_ln89          (select           ) [ 01110]
tmp_2                (partselect       ) [ 00000]
icmp_ln91_5          (icmp             ) [ 00000]
icmp_ln91_3          (icmp             ) [ 00000]
and_ln91             (and              ) [ 00000]
and_ln91_2           (and              ) [ 00000]
and_ln91_1           (and              ) [ 00110]
br_ln91              (br               ) [ 00000]
add_ln94             (add              ) [ 00000]
sext_ln94            (sext             ) [ 00000]
zext_ln94            (zext             ) [ 00000]
output_matrix_addr_1 (getelementptr    ) [ 00000]
store_ln94           (store            ) [ 00000]
add_ln92_1           (add              ) [ 00000]
zext_ln92_1          (zext             ) [ 00000]
add_ln92_2           (add              ) [ 00000]
sext_ln92            (sext             ) [ 00000]
input_matrix_addr    (getelementptr    ) [ 00110]
add_ln92_3           (add              ) [ 00110]
j                    (add              ) [ 01110]
specpipeline_ln90    (specpipeline     ) [ 00000]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specpipeline_ln90    (specpipeline     ) [ 00000]
br_ln0               (br               ) [ 00000]
input_matrix_load    (load             ) [ 00000]
sext_ln92_2          (sext             ) [ 00000]
zext_ln92            (zext             ) [ 00000]
output_matrix_addr   (getelementptr    ) [ 00000]
store_ln92           (store            ) [ 00000]
br_ln92              (br               ) [ 00000]
br_ln0               (br               ) [ 01110]
ret_ln96             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding_label5_L_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="output_matrix_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr_1/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="10" slack="0"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/2 store_ln92/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_matrix_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="output_matrix_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="indvar_flatten_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="1"/>
<pin id="110" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="1"/>
<pin id="121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 add_ln92_3/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_cast7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast7/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln94_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln94_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln94_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sub_ln94_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln91_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln92_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shl_ln92_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln92_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln92_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln92_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="9" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln91_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln89_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln89_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln90_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_0_mid2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_0_mid2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_0_cast7_mid1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast7_mid1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln94_mid1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_mid1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln94_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln94_1_mid1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln94_1_mid1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln94_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_4/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln94_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln94_mid2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="11" slack="0"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub_ln94_mid2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln91_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln91_mid2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="icmp_ln91_mid2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln92_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_4/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln92_mid1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln92_mid1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="shl_ln92_1_mid1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln92_1_mid1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln92_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_3/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln92_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="9" slack="0"/>
<pin id="351" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln92_mid2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="0" index="2" bw="11" slack="0"/>
<pin id="358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sub_ln92_mid2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="0" index="3" bw="4" slack="0"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln91_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln91_1_mid2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="icmp_ln91_1_mid2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln90_mid2_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_mid2_cast/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln89_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="4" slack="0"/>
<pin id="404" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln91_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_5/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln91_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln91_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln91_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln91_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln91_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln94_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln94_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln92_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln92_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln92_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln92_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="j_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln92_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_2/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln92_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln89_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln89_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="492" class="1005" name="select_ln89_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="497" class="1005" name="and_ln91_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln91_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="input_matrix_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln92_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="1"/>
<pin id="508" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="j_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="54" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="56" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="75" pin=4"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="123" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="123" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="123" pin="4"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="123" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="145" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="185" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="191" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="123" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="217" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="112" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="112" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="123" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="134" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="134" pin="4"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="245" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="245" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="245" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="277" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="251" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="173" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="312"><net_src comp="245" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="251" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="179" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="265" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="322" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="328" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="251" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="211" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="245" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="251" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="227" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="257" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="396"><net_src comp="251" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="245" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="123" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="257" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="257" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="409" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="378" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="314" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="141" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="452"><net_src comp="257" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="354" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="473"><net_src comp="257" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="486"><net_src comp="233" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="239" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="495"><net_src comp="391" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="500"><net_src comp="433" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="82" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="509"><net_src comp="141" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="514"><net_src comp="469" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="134" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {2 3 }
 - Input state : 
	Port: Padding.1 : input_matrix | {2 3 }
  - Chain level:
	State 1
	State 2
		i_0_cast7 : 1
		shl_ln : 1
		zext_ln94_1 : 2
		shl_ln94_1 : 1
		zext_ln94_2 : 2
		sub_ln94 : 3
		icmp_ln91 : 1
		add_ln92 : 2
		shl_ln3 : 3
		shl_ln92_1 : 3
		sext_ln92_1 : 4
		sub_ln92 : 5
		tmp : 1
		icmp_ln91_1 : 2
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		i : 1
		icmp_ln90 : 1
		j_0_mid2 : 2
		i_0_cast7_mid1 : 2
		shl_ln94_mid1 : 2
		zext_ln94_3 : 3
		shl_ln94_1_mid1 : 2
		zext_ln94_4 : 3
		sub_ln94_1 : 4
		sub_ln94_mid2 : 5
		icmp_ln91_2 : 2
		icmp_ln91_mid2 : 3
		add_ln92_4 : 3
		shl_ln92_mid1 : 4
		shl_ln92_1_mid1 : 4
		sext_ln92_3 : 5
		sub_ln92_1 : 6
		sub_ln92_mid2 : 7
		tmp_1 : 2
		icmp_ln91_4 : 3
		icmp_ln91_1_mid2 : 4
		zext_ln90_mid2_cast : 3
		select_ln89 : 2
		tmp_2 : 3
		icmp_ln91_5 : 4
		icmp_ln91_3 : 3
		and_ln91 : 5
		and_ln91_2 : 4
		and_ln91_1 : 5
		br_ln91 : 5
		add_ln94 : 6
		sext_ln94 : 7
		zext_ln94 : 8
		output_matrix_addr_1 : 9
		store_ln94 : 10
		add_ln92_1 : 3
		zext_ln92_1 : 4
		add_ln92_2 : 8
		sext_ln92 : 9
		input_matrix_addr : 10
		input_matrix_load : 11
		add_ln92_3 : 6
		j : 3
	State 3
		zext_ln92 : 1
		output_matrix_addr : 2
		store_ln92 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_141         |    0    |    18   |
|          |       add_ln92_fu_185      |    0    |    15   |
|          |       add_ln89_fu_239      |    0    |    17   |
|    add   |          i_fu_245          |    0    |    15   |
|          |      add_ln92_4_fu_322     |    0    |    15   |
|          |      add_ln92_1_fu_448     |    0    |    15   |
|          |      add_ln92_2_fu_458     |    0    |    18   |
|          |          j_fu_469          |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln91_fu_179      |    0    |    11   |
|          |     icmp_ln91_1_fu_227     |    0    |    9    |
|          |      icmp_ln89_fu_233      |    0    |    13   |
|   icmp   |      icmp_ln90_fu_251      |    0    |    11   |
|          |     icmp_ln91_2_fu_308     |    0    |    11   |
|          |     icmp_ln91_4_fu_372     |    0    |    9    |
|          |     icmp_ln91_5_fu_409     |    0    |    9    |
|          |     icmp_ln91_3_fu_415     |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |       sub_ln94_fu_173      |    0    |    17   |
|    sub   |       sub_ln92_fu_211      |    0    |    18   |
|          |      sub_ln94_1_fu_293     |    0    |    17   |
|          |      sub_ln92_1_fu_348     |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |       j_0_mid2_fu_257      |    0    |    5    |
|          |    sub_ln94_mid2_fu_299    |    0    |    11   |
|  select  |    icmp_ln91_mid2_fu_314   |    0    |    2    |
|          |    sub_ln92_mid2_fu_354    |    0    |    11   |
|          |   icmp_ln91_1_mid2_fu_378  |    0    |    2    |
|          |     select_ln89_fu_391     |    0    |    5    |
|----------|----------------------------|---------|---------|
|          |       and_ln91_fu_421      |    0    |    2    |
|    and   |      and_ln91_2_fu_427     |    0    |    2    |
|          |      and_ln91_1_fu_433     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      i_0_cast7_fu_145      |    0    |    0    |
|          |     zext_ln94_1_fu_157     |    0    |    0    |
|          |     zext_ln94_2_fu_169     |    0    |    0    |
|          |    i_0_cast7_mid1_fu_265   |    0    |    0    |
|   zext   |     zext_ln94_3_fu_277     |    0    |    0    |
|          |     zext_ln94_4_fu_289     |    0    |    0    |
|          | zext_ln90_mid2_cast_fu_386 |    0    |    0    |
|          |      zext_ln94_fu_443      |    0    |    0    |
|          |     zext_ln92_1_fu_454     |    0    |    0    |
|          |      zext_ln92_fu_478      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_149       |    0    |    0    |
|          |      shl_ln94_1_fu_161     |    0    |    0    |
|          |       shl_ln3_fu_191       |    0    |    0    |
|bitconcatenate|      shl_ln92_1_fu_199     |    0    |    0    |
|          |    shl_ln94_mid1_fu_269    |    0    |    0    |
|          |   shl_ln94_1_mid1_fu_281   |    0    |    0    |
|          |    shl_ln92_mid1_fu_328    |    0    |    0    |
|          |   shl_ln92_1_mid1_fu_336   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     sext_ln92_1_fu_207     |    0    |    0    |
|          |     sext_ln92_3_fu_344     |    0    |    0    |
|   sext   |      sext_ln94_fu_439      |    0    |    0    |
|          |      sext_ln92_fu_464      |    0    |    0    |
|          |     sext_ln92_2_fu_475     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_217         |    0    |    0    |
|partselect|        tmp_1_fu_362        |    0    |    0    |
|          |        tmp_2_fu_399        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   324   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln89_reg_487    |   10   |
|    add_ln92_3_reg_506   |   11   |
|    and_ln91_1_reg_497   |    1   |
|       i_0_reg_119       |    5   |
|    icmp_ln89_reg_483    |    1   |
|  indvar_flatten_reg_108 |   10   |
|input_matrix_addr_reg_501|   10   |
|       j_0_reg_130       |    5   |
|        j_reg_511        |    5   |
|   select_ln89_reg_492   |    5   |
+-------------------------+--------+
|          Total          |   63   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   324  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   63   |   333  |
+-----------+--------+--------+--------+
