{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723493408972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723493408973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 17:10:08 2024 " "Processing started: Mon Aug 12 17:10:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723493408973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723493408973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723493408973 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723493409166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-hardware " "Found design unit 1: processor-hardware" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409615 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723493409619 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_rfwdata processor.vhd(15) " "VHDL Signal Declaration warning at processor.vhd(15): used implicit default value for signal \"c_rfwdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723493409621 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_daddr processor.vhd(16) " "VHDL Signal Declaration warning at processor.vhd(16): used implicit default value for signal \"c_daddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723493409621 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ird processor.vhd(19) " "Verilog HDL or VHDL warning at processor.vhd(19): object \"c_ird\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723493409621 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.vhd 2 1 " "Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:readonlymemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:readonlymemory\"" {  } { { "processor.vhd" "readonlymemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409640 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM.vhd(33) " "VHDL Process Statement warning at ROM.vhd(33): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723493409641 "|processor|ROM:readonlymemory"}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409663 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:randomaccessmemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:randomaccessmemory\"" {  } { { "processor.vhd" "randomaccessmemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409665 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM.vhd(38) " "VHDL Process Statement warning at RAM.vhd(38): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723493409668 "|processor|RAM:randomaccessmemory"}
{ "Warning" "WSGN_SEARCH_FILE" "operational.vhd 2 1 " "Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational-behav " "Found design unit 1: operational-behav" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409673 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational " "Found entity 1: operational" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational operational:operationalunit " "Elaborating entity \"operational\" for hierarchy \"operational:operationalunit\"" {  } { { "processor.vhd" "operationalunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy0 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy0\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723493409676 "|processor|operational:operationalunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy1 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy1\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723493409676 "|processor|operational:operationalunit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1_16bits.vhd 2 1 " "Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_16bits-behavior " "Found design unit 1: mux3x1_16bits-behavior" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_16bits " "Found entity 1: mux3x1_16bits" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_16bits operational:operationalunit\|mux3x1_16bits:mux " "Elaborating entity \"mux3x1_16bits\" for hierarchy \"operational:operationalunit\|mux3x1_16bits:mux\"" {  } { { "operational.vhd" "mux" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409684 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile operational:operationalunit\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"operational:operationalunit\|regfile:reg\"" {  } { { "operational.vhd" "reg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409684 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723493409685 "|processor|operational:operationalunit|regfile:reg"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator16.vhd 2 1 " "Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-behavior " "Found design unit 1: comparator16-behavior" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409688 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator16 operational:operationalunit\|comparator16:comp0 " "Elaborating entity \"comparator16\" for hierarchy \"operational:operationalunit\|comparator16:comp0\"" {  } { { "operational.vhd" "comp0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409691 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu operational:operationalunit\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"operational:operationalunit\|alu:alu0\"" {  } { { "operational.vhd" "alu0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409692 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux control.vhd " "Entity \"mux\" obtained from \"control.vhd\" instead of from Quartus II megafunction library" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723493409697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 16 8 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg4-structural " "Found design unit 2: reg4-structural" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 combinacional-comb " "Found design unit 3: combinacional-comb" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instreg-behav " "Found design unit 4: instreg-behav" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pc-behavioral " "Found design unit 5: pc-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 adder-behavioral " "Found design unit 6: adder-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux-behavioral " "Found design unit 7: mux-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 control-controller " "Found design unit 8: control-controller" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "3 combinacional " "Found entity 3: combinacional" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "4 instreg " "Found entity 4: instreg" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493409697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723493409697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlunit " "Elaborating entity \"control\" for hierarchy \"control:controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control:controlunit\|reg4:statereg " "Elaborating entity \"reg4\" for hierarchy \"control:controlunit\|reg4:statereg\"" {  } { { "control.vhd" "statereg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop control:controlunit\|reg4:statereg\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"control:controlunit\|reg4:statereg\|flipflop:ff0\"" {  } { { "control.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723493409703 "|processor|control:controlunit|reg4:statereg|flipflop:ff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinacional control:controlunit\|combinacional:comb " "Elaborating entity \"combinacional\" for hierarchy \"control:controlunit\|combinacional:comb\"" {  } { { "control.vhd" "comb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg control:controlunit\|instreg:instructionreg " "Elaborating entity \"instreg\" for hierarchy \"control:controlunit\|instreg:instructionreg\"" {  } { { "control.vhd" "instructionreg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:controlunit\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"control:controlunit\|pc:programcounter\"" {  } { { "control.vhd" "programcounter" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control:controlunit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"control:controlunit\|adder:add\"" {  } { { "control.vhd" "add" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux control:controlunit\|mux:multiplexador " "Elaborating entity \"mux\" for hierarchy \"control:controlunit\|mux:multiplexador\"" {  } { { "control.vhd" "multiplexador" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493409718 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_0 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723493409882 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_1 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723493409883 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "operational:operationalunit\|regfile:reg\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"operational:operationalunit\|regfile:reg\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "operational:operationalunit\|regfile:reg\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"operational:operationalunit\|regfile:reg\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:randomaccessmemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:randomaccessmemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/processor.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723493409934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723493409934 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1723493409934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723493410044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j9i1 " "Found entity 1: altsyncram_j9i1" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493410086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723493410086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410118 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723493410118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ki1 " "Found entity 1: altsyncram_5ki1" {  } { { "db/altsyncram_5ki1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493410155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723493410155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723493410172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723493410172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0l1 " "Found entity 1: altsyncram_c0l1" {  } { { "db/altsyncram_c0l1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_c0l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723493410207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723493410207 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a0 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a1 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a2 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a3 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a4 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a5 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a6 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a7 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a8 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a9 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a10 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a11 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a12 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a13 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a14 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a15 " "Synthesized away node \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\|altsyncram_j9i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j9i1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_j9i1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410428 "|processor|operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_j9i1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1723493410428 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1723493410428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1723493410480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[2\] GND " "Pin \"IR_data\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[3\] GND " "Pin \"IR_data\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[6\] GND " "Pin \"IR_data\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[7\] GND " "Pin \"IR_data\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[11\] GND " "Pin \"IR_data\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[12\] GND " "Pin \"IR_data\[12\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_data\[13\] GND " "Pin \"IR_data\[13\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|IR_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[0\] GND " "Pin \"D_addr\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[1\] GND " "Pin \"D_addr\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[2\] GND " "Pin \"D_addr\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[3\] GND " "Pin \"D_addr\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[4\] GND " "Pin \"D_addr\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[5\] GND " "Pin \"D_addr\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[6\] GND " "Pin \"D_addr\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[7\] GND " "Pin \"D_addr\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723493410560 "|processor|D_addr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723493410560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1723493410613 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_c0l1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\|altsyncram_c0l1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_c0l1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_c0l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 72 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410625 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\|altsyncram_5ki1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\|altsyncram_5ki1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5ki1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/murilo/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 75 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723493410775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723493410775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723493410843 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723493410843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723493410843 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1723493410843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723493410843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723493410856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 17:10:10 2024 " "Processing ended: Mon Aug 12 17:10:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723493410856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723493410856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723493410856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723493410856 ""}
