regmap	,	V_5
ENOMEM	,	V_15
parent	,	V_59
of_clk_add_provider	,	F_24
clk_register	,	F_11
clk_onecell_data	,	V_23
hw	,	V_2
CP110_MAX_CORE_CLOCKS	,	V_27
CP110_GATE_EIP197	,	V_63
CP110_GATE_PPV2	,	V_67
nand_clk_ctrl	,	V_43
__clk_get_hw	,	F_15
dev	,	V_36
clk_unregister_fixed_rate	,	F_26
fail1	,	V_51
CP110_CORE_EIP	,	V_52
fail0	,	V_48
cp110_clks	,	V_49
cp110_unregister_gate	,	F_14
fail4	,	V_58
to_cp110_gate_clk	,	F_2
fail3	,	V_55
clk_unregister_fixed_factor	,	F_25
fail2	,	V_53
val	,	V_8
init	,	V_13
CP110_GATE_NAND	,	V_66
clk	,	V_9
regmap_read	,	F_7
CP110_GATE_MAIN	,	V_65
of_node	,	V_37
ppv2_name	,	V_38
syscon_node_to_regmap	,	F_19
GFP_KERNEL	,	V_14
CP110_PM_CLOCK_GATING_REG	,	V_6
CP110_GATE_SLOW_IO	,	V_64
"core-clock-output-names"	,	L_1
kfree	,	F_13
CP110_GATE_XOR0	,	V_71
CP110_GATE_XOR1	,	V_70
core_name	,	V_40
device_node	,	V_34
NF_CLOCK_SEL_400_MASK	,	V_57
"none"	,	L_3
eip_name	,	V_41
bit_idx	,	V_7
of_phandle_args	,	V_20
clk_register_fixed_factor	,	F_23
CP110_MAX_GATABLE_CLOCKS	,	V_31
clk_hw	,	V_1
u8	,	T_2
CP110_GATE_PCIE_XOR	,	V_75
cp110_gate_clk	,	V_3
i	,	V_44
num_parents	,	V_19
regmap_update_bits	,	F_3
EINVAL	,	V_28
of_clk_del_provider	,	F_28
platform_device	,	V_32
ERR_PTR	,	F_10
parent_name	,	V_11
fail_clk_add	,	V_83
data	,	V_22
CP110_GATE_AUDIO	,	V_60
clk_unregister	,	F_16
CP110_NAND_FLASH_CLK_CTRL_REG	,	V_46
CP110_GATE_SDMMC	,	V_69
clk_init_data	,	V_12
pdev	,	V_33
clk_data	,	V_24
cp110_gate_enable	,	F_1
cp110_register_gate	,	F_8
CP110_GATE_EIP150	,	V_62
u32	,	T_1
apll_name	,	V_39
CP110_CLK_TYPE_GATABLE	,	V_30
cp110_of_clk_get	,	F_17
ret	,	V_45
CP110_GATE_SDIO	,	V_68
CP110_GATE_COMM_UNIT	,	V_61
CP110_GATE_USB3DEV	,	V_79
PTR_ERR	,	F_20
ops	,	V_16
clkspec	,	V_21
CP110_CORE_CORE	,	V_54
of_property_read_string_index	,	F_21
CP110_CORE_PPV2	,	V_50
CP110_GATE_SATA	,	V_76
name	,	V_10
CP110_CORE_NAND	,	V_56
cp110_syscon_clk_probe	,	F_18
idx	,	V_25
clks	,	V_29
cp110_gate_disable	,	F_5
np	,	V_35
CP110_GATE_USB3H0	,	V_77
CP110_GATE_USB3H1	,	V_78
CP110_GATE_SATA_USB	,	V_80
cp110_syscon_clk_remove	,	F_27
kzalloc	,	F_9
CP110_GATE_PCIE_X4	,	V_74
nand_name	,	V_42
cp110_clk_data	,	V_82
CP110_GATE_PCIE_X1_0	,	V_72
CP110_GATE_PCIE_X1_1	,	V_73
CP110_CLK_TYPE_CORE	,	V_26
BIT	,	F_4
parent_names	,	V_18
"gate-clock-output-names"	,	L_2
cp110_gate_ops	,	V_17
fail_gate	,	V_81
gate	,	V_4
CP110_CORE_APLL	,	V_47
cp110_gate_is_enabled	,	F_6
clk_register_fixed_rate	,	F_22
IS_ERR	,	F_12
