Scanning dependencies of target check_lab3
Testing the TCP sender...
Test project /workspaces/cs144/sponge/build
      Start  1: t_wrapping_ints_cmp
 1/30 Test  #1: t_wrapping_ints_cmp ..............   Passed    0.00 sec
      Start  2: t_wrapping_ints_unwrap
 2/30 Test  #2: t_wrapping_ints_unwrap ...........   Passed    0.00 sec
      Start  3: t_wrapping_ints_wrap
 3/30 Test  #3: t_wrapping_ints_wrap .............   Passed    0.00 sec
      Start  4: t_recv_connect
 4/30 Test  #4: t_recv_connect ...................   Passed    0.00 sec
      Start  5: t_recv_transmit
 5/30 Test  #5: t_recv_transmit ..................   Passed    0.04 sec
      Start  6: t_recv_window
 6/30 Test  #6: t_recv_window ....................   Passed    0.00 sec
      Start  7: t_recv_reorder
 7/30 Test  #7: t_recv_reorder ...................   Passed    0.00 sec
      Start  8: t_recv_close
 8/30 Test  #8: t_recv_close .....................   Passed    0.00 sec
      Start  9: t_send_connect
 9/30 Test  #9: t_send_connect ...................   Passed    0.00 sec
      Start 10: t_send_transmit
10/30 Test #10: t_send_transmit ..................   Passed    0.04 sec
      Start 11: t_send_retx
11/30 Test #11: t_send_retx ......................   Passed    0.00 sec
      Start 12: t_send_window
12/30 Test #12: t_send_window ....................   Passed    0.01 sec
      Start 13: t_send_ack
13/30 Test #13: t_send_ack .......................   Passed    0.00 sec
      Start 14: t_send_close
14/30 Test #14: t_send_close .....................   Passed    0.00 sec
      Start 15: t_strm_reassem_single
15/30 Test #15: t_strm_reassem_single ............   Passed    0.00 sec
      Start 16: t_strm_reassem_seq
16/30 Test #16: t_strm_reassem_seq ...............   Passed    0.00 sec
      Start 17: t_strm_reassem_dup
17/30 Test #17: t_strm_reassem_dup ...............   Passed    0.00 sec
      Start 18: t_strm_reassem_holes
18/30 Test #18: t_strm_reassem_holes .............   Passed    0.00 sec
      Start 19: t_strm_reassem_many
19/30 Test #19: t_strm_reassem_many ..............   Passed    0.52 sec
      Start 20: t_strm_reassem_overlapping
20/30 Test #20: t_strm_reassem_overlapping .......   Passed    0.00 sec
      Start 21: t_strm_reassem_win
21/30 Test #21: t_strm_reassem_win ...............   Passed    0.62 sec
      Start 22: t_strm_reassem_cap
22/30 Test #22: t_strm_reassem_cap ...............   Passed    0.09 sec
      Start 23: t_byte_stream_construction
23/30 Test #23: t_byte_stream_construction .......   Passed    0.00 sec
      Start 24: t_byte_stream_one_write
24/30 Test #24: t_byte_stream_one_write ..........   Passed    0.00 sec
      Start 25: t_byte_stream_two_writes
25/30 Test #25: t_byte_stream_two_writes .........   Passed    0.00 sec
      Start 26: t_byte_stream_capacity
26/30 Test #26: t_byte_stream_capacity ...........   Passed    0.42 sec
      Start 27: t_byte_stream_many_writes
27/30 Test #27: t_byte_stream_many_writes ........   Passed    0.01 sec
      Start 50: t_address_dt
28/30 Test #50: t_address_dt .....................   Passed    0.00 sec
      Start 51: t_parser_dt
29/30 Test #51: t_parser_dt ......................   Passed    0.00 sec
      Start 52: t_socket_dt
30/30 Test #52: t_socket_dt ......................   Passed    0.01 sec

100% tests passed, 0 tests failed out of 30

Total Test time (real) =   1.81 sec
Built target check_lab3
