<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › pfc-r8a7779.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pfc-r8a7779.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * r8a7779 processor support - PFC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;mach/r8a7779.h&gt;</span>

<span class="cp">#define CPU_32_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##2, sfx), PORT_1(fn, pfx##30, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##31, sfx)</span>

<span class="cp">#define CPU_32_PORT6(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_1(fn, pfx##0, sfx), PORT_1(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##2, sfx), PORT_1(fn, pfx##3, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##4, sfx), PORT_1(fn, pfx##5, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##6, sfx), PORT_1(fn, pfx##7, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##8, sfx)</span>

<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_0_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_1_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_2_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_3_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_4_, sfx),				\</span>
<span class="cp">	CPU_32_PORT(fn, pfx##_5_, sfx),				\</span>
<span class="cp">	CPU_32_PORT6(fn, pfx##_6_, sfx)</span>

<span class="cp">#define _GP_GPIO(pfx, sfx) PINMUX_GPIO(GPIO_GP##pfx, GP##pfx##_DATA)</span>
<span class="cp">#define _GP_DATA(pfx, sfx) PINMUX_DATA(GP##pfx##_DATA, GP##pfx##_FN,	\</span>
<span class="cp">				       GP##pfx##_IN, GP##pfx##_OUT)</span>

<span class="cp">#define _GP_INOUTSEL(pfx, sfx) GP##pfx##_IN, GP##pfx##_OUT</span>
<span class="cp">#define _GP_INDT(pfx, sfx) GP##pfx##_DATA</span>

<span class="cp">#define GP_ALL(str)	CPU_ALL_PORT(_PORT_ALL, GP, str)</span>
<span class="cp">#define PINMUX_GPIO_GP_ALL()	CPU_ALL_PORT(_GP_GPIO, , unused)</span>
<span class="cp">#define PINMUX_DATA_GP_ALL()	CPU_ALL_PORT(_GP_DATA, , unused)</span>


<span class="cp">#define PORT_10_REV(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_1(fn, pfx##9, sfx), PORT_1(fn, pfx##8, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##7, sfx), PORT_1(fn, pfx##6, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##5, sfx), PORT_1(fn, pfx##4, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##3, sfx), PORT_1(fn, pfx##2, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##1, sfx), PORT_1(fn, pfx##0, sfx)</span>

<span class="cp">#define CPU_32_PORT_REV(fn, pfx, sfx)					\</span>
<span class="cp">	PORT_1(fn, pfx##31, sfx), PORT_1(fn, pfx##30, sfx),		\</span>
<span class="cp">	PORT_10_REV(fn, pfx##2, sfx), PORT_10_REV(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10_REV(fn, pfx, sfx)</span>

<span class="cp">#define GP_INOUTSEL(bank) CPU_32_PORT_REV(_GP_INOUTSEL, _##bank##_, unused)</span>
<span class="cp">#define GP_INDT(bank) CPU_32_PORT_REV(_GP_INDT, _##bank##_, unused)</span>

<span class="cp">#define PINMUX_IPSR_DATA(ipsr, fn) PINMUX_DATA(fn##_MARK, FN_##ipsr, FN_##fn)</span>
<span class="cp">#define PINMUX_IPSR_MODSEL_DATA(ipsr, fn, ms) PINMUX_DATA(fn##_MARK, FN_##ms, \</span>
<span class="cp">							  FN_##ipsr, FN_##fn)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span> <span class="cm">/* GP_0_0_DATA -&gt; GP_6_8_DATA */</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span> <span class="cm">/* GP_0_0_IN -&gt; GP_6_8_IN */</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span> <span class="cm">/* GP_0_0_OUT -&gt; GP_6_8_OUT */</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">GP_ALL</span><span class="p">(</span><span class="n">FN</span><span class="p">),</span> <span class="cm">/* GP_0_0_FN -&gt; GP_6_8_FN */</span>

	<span class="cm">/* GPSR0 */</span>
	<span class="n">FN_AVS1</span><span class="p">,</span> <span class="n">FN_AVS2</span><span class="p">,</span> <span class="n">FN_IP0_7_6</span><span class="p">,</span> <span class="n">FN_A17</span><span class="p">,</span>
	<span class="n">FN_A18</span><span class="p">,</span> <span class="n">FN_A19</span><span class="p">,</span> <span class="n">FN_IP0_9_8</span><span class="p">,</span> <span class="n">FN_IP0_11_10</span><span class="p">,</span>
	<span class="n">FN_IP0_13_12</span><span class="p">,</span> <span class="n">FN_IP0_15_14</span><span class="p">,</span> <span class="n">FN_IP0_18_16</span><span class="p">,</span> <span class="n">FN_IP0_22_19</span><span class="p">,</span>
	<span class="n">FN_IP0_24_23</span><span class="p">,</span> <span class="n">FN_IP0_25</span><span class="p">,</span> <span class="n">FN_IP0_27_26</span><span class="p">,</span> <span class="n">FN_IP1_1_0</span><span class="p">,</span>
	<span class="n">FN_IP1_3_2</span><span class="p">,</span> <span class="n">FN_IP1_6_4</span><span class="p">,</span> <span class="n">FN_IP1_10_7</span><span class="p">,</span> <span class="n">FN_IP1_14_11</span><span class="p">,</span>
	<span class="n">FN_IP1_18_15</span><span class="p">,</span> <span class="n">FN_IP0_5_3</span><span class="p">,</span> <span class="n">FN_IP0_30_28</span><span class="p">,</span> <span class="n">FN_IP2_18_16</span><span class="p">,</span>
	<span class="n">FN_IP2_21_19</span><span class="p">,</span> <span class="n">FN_IP2_30_28</span><span class="p">,</span> <span class="n">FN_IP3_2_0</span><span class="p">,</span> <span class="n">FN_IP3_11_9</span><span class="p">,</span>
	<span class="n">FN_IP3_14_12</span><span class="p">,</span> <span class="n">FN_IP3_22_21</span><span class="p">,</span> <span class="n">FN_IP3_26_24</span><span class="p">,</span> <span class="n">FN_IP3_31_29</span><span class="p">,</span>

	<span class="cm">/* GPSR1 */</span>
	<span class="n">FN_IP4_1_0</span><span class="p">,</span> <span class="n">FN_IP4_4_2</span><span class="p">,</span> <span class="n">FN_IP4_7_5</span><span class="p">,</span> <span class="n">FN_IP4_10_8</span><span class="p">,</span>
	<span class="n">FN_IP4_11</span><span class="p">,</span> <span class="n">FN_IP4_12</span><span class="p">,</span> <span class="n">FN_IP4_13</span><span class="p">,</span> <span class="n">FN_IP4_14</span><span class="p">,</span>
	<span class="n">FN_IP4_15</span><span class="p">,</span> <span class="n">FN_IP4_16</span><span class="p">,</span> <span class="n">FN_IP4_19_17</span><span class="p">,</span> <span class="n">FN_IP4_22_20</span><span class="p">,</span>
	<span class="n">FN_IP4_23</span><span class="p">,</span> <span class="n">FN_IP4_24</span><span class="p">,</span> <span class="n">FN_IP4_25</span><span class="p">,</span> <span class="n">FN_IP4_26</span><span class="p">,</span>
	<span class="n">FN_IP4_27</span><span class="p">,</span> <span class="n">FN_IP4_28</span><span class="p">,</span> <span class="n">FN_IP4_31_29</span><span class="p">,</span> <span class="n">FN_IP5_2_0</span><span class="p">,</span>
	<span class="n">FN_IP5_3</span><span class="p">,</span> <span class="n">FN_IP5_4</span><span class="p">,</span> <span class="n">FN_IP5_5</span><span class="p">,</span> <span class="n">FN_IP5_6</span><span class="p">,</span>
	<span class="n">FN_IP5_7</span><span class="p">,</span> <span class="n">FN_IP5_8</span><span class="p">,</span> <span class="n">FN_IP5_10_9</span><span class="p">,</span> <span class="n">FN_IP5_12_11</span><span class="p">,</span>
	<span class="n">FN_IP5_14_13</span><span class="p">,</span> <span class="n">FN_IP5_16_15</span><span class="p">,</span> <span class="n">FN_IP5_20_17</span><span class="p">,</span> <span class="n">FN_IP5_23_21</span><span class="p">,</span>

	<span class="cm">/* GPSR2 */</span>
	<span class="n">FN_IP5_27_24</span><span class="p">,</span> <span class="n">FN_IP8_20</span><span class="p">,</span> <span class="n">FN_IP8_22_21</span><span class="p">,</span> <span class="n">FN_IP8_24_23</span><span class="p">,</span>
	<span class="n">FN_IP8_27_25</span><span class="p">,</span> <span class="n">FN_IP8_30_28</span><span class="p">,</span> <span class="n">FN_IP9_1_0</span><span class="p">,</span> <span class="n">FN_IP9_3_2</span><span class="p">,</span>
	<span class="n">FN_IP9_4</span><span class="p">,</span> <span class="n">FN_IP9_5</span><span class="p">,</span> <span class="n">FN_IP9_6</span><span class="p">,</span> <span class="n">FN_IP9_7</span><span class="p">,</span>
	<span class="n">FN_IP9_9_8</span><span class="p">,</span> <span class="n">FN_IP9_11_10</span><span class="p">,</span> <span class="n">FN_IP9_13_12</span><span class="p">,</span> <span class="n">FN_IP9_15_14</span><span class="p">,</span>
	<span class="n">FN_IP9_18_16</span><span class="p">,</span> <span class="n">FN_IP9_21_19</span><span class="p">,</span> <span class="n">FN_IP9_23_22</span><span class="p">,</span> <span class="n">FN_IP9_25_24</span><span class="p">,</span>
	<span class="n">FN_IP9_27_26</span><span class="p">,</span> <span class="n">FN_IP9_29_28</span><span class="p">,</span> <span class="n">FN_IP10_2_0</span><span class="p">,</span> <span class="n">FN_IP10_5_3</span><span class="p">,</span>
	<span class="n">FN_IP10_8_6</span><span class="p">,</span> <span class="n">FN_IP10_11_9</span><span class="p">,</span> <span class="n">FN_IP10_14_12</span><span class="p">,</span> <span class="n">FN_IP10_17_15</span><span class="p">,</span>
	<span class="n">FN_IP10_20_18</span><span class="p">,</span> <span class="n">FN_IP10_23_21</span><span class="p">,</span> <span class="n">FN_IP10_25_24</span><span class="p">,</span> <span class="n">FN_IP10_28_26</span><span class="p">,</span>

	<span class="cm">/* GPSR3 */</span>
	<span class="n">FN_IP10_31_29</span><span class="p">,</span> <span class="n">FN_IP11_2_0</span><span class="p">,</span> <span class="n">FN_IP11_5_3</span><span class="p">,</span> <span class="n">FN_IP11_8_6</span><span class="p">,</span>
	<span class="n">FN_IP11_11_9</span><span class="p">,</span> <span class="n">FN_IP11_14_12</span><span class="p">,</span> <span class="n">FN_IP11_17_15</span><span class="p">,</span> <span class="n">FN_IP11_20_18</span><span class="p">,</span>
	<span class="n">FN_IP11_23_21</span><span class="p">,</span> <span class="n">FN_IP11_26_24</span><span class="p">,</span> <span class="n">FN_IP11_29_27</span><span class="p">,</span> <span class="n">FN_IP12_2_0</span><span class="p">,</span>
	<span class="n">FN_IP12_5_3</span><span class="p">,</span> <span class="n">FN_IP12_8_6</span><span class="p">,</span> <span class="n">FN_IP12_11_9</span><span class="p">,</span> <span class="n">FN_IP12_14_12</span><span class="p">,</span>
	<span class="n">FN_IP12_17_15</span><span class="p">,</span> <span class="n">FN_IP7_16_15</span><span class="p">,</span> <span class="n">FN_IP7_18_17</span><span class="p">,</span> <span class="n">FN_IP7_28_27</span><span class="p">,</span>
	<span class="n">FN_IP7_30_29</span><span class="p">,</span> <span class="n">FN_IP7_20_19</span><span class="p">,</span> <span class="n">FN_IP7_22_21</span><span class="p">,</span> <span class="n">FN_IP7_24_23</span><span class="p">,</span>
	<span class="n">FN_IP7_26_25</span><span class="p">,</span> <span class="n">FN_IP1_20_19</span><span class="p">,</span> <span class="n">FN_IP1_22_21</span><span class="p">,</span> <span class="n">FN_IP1_24_23</span><span class="p">,</span>
	<span class="n">FN_IP5_28</span><span class="p">,</span> <span class="n">FN_IP5_30_29</span><span class="p">,</span> <span class="n">FN_IP6_1_0</span><span class="p">,</span> <span class="n">FN_IP6_3_2</span><span class="p">,</span>

	<span class="cm">/* GPSR4 */</span>
	<span class="n">FN_IP6_5_4</span><span class="p">,</span> <span class="n">FN_IP6_7_6</span><span class="p">,</span> <span class="n">FN_IP6_8</span><span class="p">,</span> <span class="n">FN_IP6_11_9</span><span class="p">,</span>
	<span class="n">FN_IP6_14_12</span><span class="p">,</span> <span class="n">FN_IP6_17_15</span><span class="p">,</span> <span class="n">FN_IP6_19_18</span><span class="p">,</span> <span class="n">FN_IP6_22_20</span><span class="p">,</span>
	<span class="n">FN_IP6_24_23</span><span class="p">,</span> <span class="n">FN_IP6_26_25</span><span class="p">,</span> <span class="n">FN_IP6_30_29</span><span class="p">,</span> <span class="n">FN_IP7_1_0</span><span class="p">,</span>
	<span class="n">FN_IP7_3_2</span><span class="p">,</span> <span class="n">FN_IP7_6_4</span><span class="p">,</span> <span class="n">FN_IP7_9_7</span><span class="p">,</span> <span class="n">FN_IP7_12_10</span><span class="p">,</span>
	<span class="n">FN_IP7_14_13</span><span class="p">,</span> <span class="n">FN_IP2_7_4</span><span class="p">,</span> <span class="n">FN_IP2_11_8</span><span class="p">,</span> <span class="n">FN_IP2_15_12</span><span class="p">,</span>
	<span class="n">FN_IP1_28_25</span><span class="p">,</span> <span class="n">FN_IP2_3_0</span><span class="p">,</span> <span class="n">FN_IP8_3_0</span><span class="p">,</span> <span class="n">FN_IP8_7_4</span><span class="p">,</span>
	<span class="n">FN_IP8_11_8</span><span class="p">,</span> <span class="n">FN_IP8_15_12</span><span class="p">,</span> <span class="n">FN_PENC0</span><span class="p">,</span> <span class="n">FN_PENC1</span><span class="p">,</span>
	<span class="n">FN_IP0_2_0</span><span class="p">,</span> <span class="n">FN_IP8_17_16</span><span class="p">,</span> <span class="n">FN_IP8_18</span><span class="p">,</span> <span class="n">FN_IP8_19</span><span class="p">,</span>

	<span class="cm">/* GPSR5 */</span>
	<span class="n">FN_A1</span><span class="p">,</span> <span class="n">FN_A2</span><span class="p">,</span> <span class="n">FN_A3</span><span class="p">,</span> <span class="n">FN_A4</span><span class="p">,</span>
	<span class="n">FN_A5</span><span class="p">,</span> <span class="n">FN_A6</span><span class="p">,</span> <span class="n">FN_A7</span><span class="p">,</span> <span class="n">FN_A8</span><span class="p">,</span>
	<span class="n">FN_A9</span><span class="p">,</span> <span class="n">FN_A10</span><span class="p">,</span> <span class="n">FN_A11</span><span class="p">,</span> <span class="n">FN_A12</span><span class="p">,</span>
	<span class="n">FN_A13</span><span class="p">,</span> <span class="n">FN_A14</span><span class="p">,</span> <span class="n">FN_A15</span><span class="p">,</span> <span class="n">FN_A16</span><span class="p">,</span>
	<span class="n">FN_RD</span><span class="p">,</span> <span class="n">FN_WE0</span><span class="p">,</span> <span class="n">FN_WE1</span><span class="p">,</span> <span class="n">FN_EX_WAIT0</span><span class="p">,</span>
	<span class="n">FN_IP3_23</span><span class="p">,</span> <span class="n">FN_IP3_27</span><span class="p">,</span> <span class="n">FN_IP3_28</span><span class="p">,</span> <span class="n">FN_IP2_22</span><span class="p">,</span>
	<span class="n">FN_IP2_23</span><span class="p">,</span> <span class="n">FN_IP2_24</span><span class="p">,</span> <span class="n">FN_IP2_25</span><span class="p">,</span> <span class="n">FN_IP2_26</span><span class="p">,</span>
	<span class="n">FN_IP2_27</span><span class="p">,</span> <span class="n">FN_IP3_3</span><span class="p">,</span> <span class="n">FN_IP3_4</span><span class="p">,</span> <span class="n">FN_IP3_5</span><span class="p">,</span>

	<span class="cm">/* GPSR6 */</span>
	<span class="n">FN_IP3_6</span><span class="p">,</span> <span class="n">FN_IP3_7</span><span class="p">,</span> <span class="n">FN_IP3_8</span><span class="p">,</span> <span class="n">FN_IP3_15</span><span class="p">,</span>
	<span class="n">FN_IP3_16</span><span class="p">,</span> <span class="n">FN_IP3_17</span><span class="p">,</span> <span class="n">FN_IP3_18</span><span class="p">,</span> <span class="n">FN_IP3_19</span><span class="p">,</span>
	<span class="n">FN_IP3_20</span><span class="p">,</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">FN_RD_WR</span><span class="p">,</span> <span class="n">FN_FWE</span><span class="p">,</span> <span class="n">FN_ATAG0</span><span class="p">,</span> <span class="n">FN_VI1_R7</span><span class="p">,</span>
	<span class="n">FN_HRTS1</span><span class="p">,</span> <span class="n">FN_RX4_C</span><span class="p">,</span>
	<span class="n">FN_CS1_A26</span><span class="p">,</span> <span class="n">FN_HSPI_TX2</span><span class="p">,</span> <span class="n">FN_SDSELF_B</span><span class="p">,</span>
	<span class="n">FN_CS0</span><span class="p">,</span> <span class="n">FN_HSPI_CS2_B</span><span class="p">,</span>
	<span class="n">FN_CLKOUT</span><span class="p">,</span> <span class="n">FN_TX3C_IRDA_TX_C</span><span class="p">,</span> <span class="n">FN_PWM0_B</span><span class="p">,</span>
	<span class="n">FN_A25</span><span class="p">,</span> <span class="n">FN_SD1_WP</span><span class="p">,</span> <span class="n">FN_MMC0_D5</span><span class="p">,</span> <span class="n">FN_FD5</span><span class="p">,</span>
	<span class="n">FN_HSPI_RX2</span><span class="p">,</span> <span class="n">FN_VI1_R3</span><span class="p">,</span> <span class="n">FN_TX5_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA7_B</span><span class="p">,</span>
	<span class="n">FN_CTS0_B</span><span class="p">,</span>
	<span class="n">FN_A24</span><span class="p">,</span> <span class="n">FN_SD1_CD</span><span class="p">,</span> <span class="n">FN_MMC0_D4</span><span class="p">,</span> <span class="n">FN_FD4</span><span class="p">,</span>
	<span class="n">FN_HSPI_CS2</span><span class="p">,</span> <span class="n">FN_VI1_R2</span><span class="p">,</span> <span class="n">FN_SSI_WS78_B</span><span class="p">,</span>
	<span class="n">FN_A23</span><span class="p">,</span> <span class="n">FN_FCLE</span><span class="p">,</span> <span class="n">FN_HSPI_CLK2</span><span class="p">,</span> <span class="n">FN_VI1_R1</span><span class="p">,</span>
	<span class="n">FN_A22</span><span class="p">,</span> <span class="n">FN_RX5_D</span><span class="p">,</span> <span class="n">FN_HSPI_RX2_B</span><span class="p">,</span> <span class="n">FN_VI1_R0</span><span class="p">,</span>
	<span class="n">FN_A21</span><span class="p">,</span> <span class="n">FN_SCK5_D</span><span class="p">,</span> <span class="n">FN_HSPI_CLK2_B</span><span class="p">,</span>
	<span class="n">FN_A20</span><span class="p">,</span> <span class="n">FN_TX5_D</span><span class="p">,</span> <span class="n">FN_HSPI_TX2_B</span><span class="p">,</span>
	<span class="n">FN_A0</span><span class="p">,</span> <span class="n">FN_SD1_DAT3</span><span class="p">,</span> <span class="n">FN_MMC0_D3</span><span class="p">,</span> <span class="n">FN_FD3</span><span class="p">,</span>
	<span class="n">FN_BS</span><span class="p">,</span> <span class="n">FN_SD1_DAT2</span><span class="p">,</span> <span class="n">FN_MMC0_D2</span><span class="p">,</span> <span class="n">FN_FD2</span><span class="p">,</span>
	<span class="n">FN_ATADIR0</span><span class="p">,</span> <span class="n">FN_SDSELF</span><span class="p">,</span> <span class="n">FN_HCTS1</span><span class="p">,</span> <span class="n">FN_TX4_C</span><span class="p">,</span>
	<span class="n">FN_PENC2</span><span class="p">,</span> <span class="n">FN_SCK0</span><span class="p">,</span> <span class="n">FN_PWM1</span><span class="p">,</span> <span class="n">FN_PWMFSW0</span><span class="p">,</span>
	<span class="n">FN_SCIF_CLK</span><span class="p">,</span> <span class="n">FN_TCLK0_C</span><span class="p">,</span>

	<span class="cm">/* IPSR1 */</span>
	<span class="n">FN_EX_CS0</span><span class="p">,</span> <span class="n">FN_RX3_C_IRDA_RX_C</span><span class="p">,</span> <span class="n">FN_MMC0_D6</span><span class="p">,</span>
	<span class="n">FN_FD6</span><span class="p">,</span> <span class="n">FN_EX_CS1</span><span class="p">,</span> <span class="n">FN_MMC0_D7</span><span class="p">,</span> <span class="n">FN_FD7</span><span class="p">,</span>
	<span class="n">FN_EX_CS2</span><span class="p">,</span> <span class="n">FN_SD1_CLK</span><span class="p">,</span> <span class="n">FN_MMC0_CLK</span><span class="p">,</span> <span class="n">FN_FALE</span><span class="p">,</span>
	<span class="n">FN_ATACS00</span><span class="p">,</span> <span class="n">FN_EX_CS3</span><span class="p">,</span> <span class="n">FN_SD1_CMD</span><span class="p">,</span> <span class="n">FN_MMC0_CMD</span><span class="p">,</span>
	<span class="n">FN_FRE</span><span class="p">,</span> <span class="n">FN_ATACS10</span><span class="p">,</span> <span class="n">FN_VI1_R4</span><span class="p">,</span> <span class="n">FN_RX5_B</span><span class="p">,</span>
	<span class="n">FN_HSCK1</span><span class="p">,</span> <span class="n">FN_SSI_SDATA8_B</span><span class="p">,</span> <span class="n">FN_RTS0_B_TANS_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9</span><span class="p">,</span>
	<span class="n">FN_EX_CS4</span><span class="p">,</span> <span class="n">FN_SD1_DAT0</span><span class="p">,</span> <span class="n">FN_MMC0_D0</span><span class="p">,</span> <span class="n">FN_FD0</span><span class="p">,</span>
	<span class="n">FN_ATARD0</span><span class="p">,</span> <span class="n">FN_VI1_R5</span><span class="p">,</span> <span class="n">FN_SCK5_B</span><span class="p">,</span> <span class="n">FN_HTX1</span><span class="p">,</span>
	<span class="n">FN_TX2_E</span><span class="p">,</span> <span class="n">FN_TX0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK9</span><span class="p">,</span> <span class="n">FN_EX_CS5</span><span class="p">,</span>
	<span class="n">FN_SD1_DAT1</span><span class="p">,</span> <span class="n">FN_MMC0_D1</span><span class="p">,</span> <span class="n">FN_FD1</span><span class="p">,</span> <span class="n">FN_ATAWR0</span><span class="p">,</span>
	<span class="n">FN_VI1_R6</span><span class="p">,</span> <span class="n">FN_HRX1</span><span class="p">,</span> <span class="n">FN_RX2_E</span><span class="p">,</span> <span class="n">FN_RX0_B</span><span class="p">,</span>
	<span class="n">FN_SSI_WS9</span><span class="p">,</span> <span class="n">FN_MLB_CLK</span><span class="p">,</span> <span class="n">FN_PWM2</span><span class="p">,</span> <span class="n">FN_SCK4</span><span class="p">,</span>
	<span class="n">FN_MLB_SIG</span><span class="p">,</span> <span class="n">FN_PWM3</span><span class="p">,</span> <span class="n">FN_TX4</span><span class="p">,</span> <span class="n">FN_MLB_DAT</span><span class="p">,</span>
	<span class="n">FN_PWM4</span><span class="p">,</span> <span class="n">FN_RX4</span><span class="p">,</span> <span class="n">FN_HTX0</span><span class="p">,</span> <span class="n">FN_TX1</span><span class="p">,</span>
	<span class="n">FN_SDATA</span><span class="p">,</span> <span class="n">FN_CTS0_C</span><span class="p">,</span> <span class="n">FN_SUB_TCK</span><span class="p">,</span> <span class="n">FN_CC5_STATE2</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE10</span><span class="p">,</span> <span class="n">FN_CC5_STATE18</span><span class="p">,</span> <span class="n">FN_CC5_STATE26</span><span class="p">,</span> <span class="n">FN_CC5_STATE34</span><span class="p">,</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">FN_HRX0</span><span class="p">,</span> <span class="n">FN_RX1</span><span class="p">,</span> <span class="n">FN_SCKZ</span><span class="p">,</span> <span class="n">FN_RTS0_C_TANS_C</span><span class="p">,</span>
	<span class="n">FN_SUB_TDI</span><span class="p">,</span> <span class="n">FN_CC5_STATE3</span><span class="p">,</span> <span class="n">FN_CC5_STATE11</span><span class="p">,</span> <span class="n">FN_CC5_STATE19</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE27</span><span class="p">,</span> <span class="n">FN_CC5_STATE35</span><span class="p">,</span> <span class="n">FN_HSCK0</span><span class="p">,</span> <span class="n">FN_SCK1</span><span class="p">,</span>
	<span class="n">FN_MTS</span><span class="p">,</span> <span class="n">FN_PWM5</span><span class="p">,</span> <span class="n">FN_SCK0_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9_B</span><span class="p">,</span>
	<span class="n">FN_SUB_TDO</span><span class="p">,</span> <span class="n">FN_CC5_STATE0</span><span class="p">,</span> <span class="n">FN_CC5_STATE8</span><span class="p">,</span> <span class="n">FN_CC5_STATE16</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE24</span><span class="p">,</span> <span class="n">FN_CC5_STATE32</span><span class="p">,</span> <span class="n">FN_HCTS0</span><span class="p">,</span> <span class="n">FN_CTS1</span><span class="p">,</span>
	<span class="n">FN_STM</span><span class="p">,</span> <span class="n">FN_PWM0_D</span><span class="p">,</span> <span class="n">FN_RX0_C</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_C</span><span class="p">,</span>
	<span class="n">FN_SUB_TRST</span><span class="p">,</span> <span class="n">FN_TCLK1_B</span><span class="p">,</span> <span class="n">FN_CC5_OSCOUT</span><span class="p">,</span> <span class="n">FN_HRTS0</span><span class="p">,</span>
	<span class="n">FN_RTS1_TANS</span><span class="p">,</span> <span class="n">FN_MDATA</span><span class="p">,</span> <span class="n">FN_TX0_C</span><span class="p">,</span> <span class="n">FN_SUB_TMS</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE1</span><span class="p">,</span> <span class="n">FN_CC5_STATE9</span><span class="p">,</span> <span class="n">FN_CC5_STATE17</span><span class="p">,</span> <span class="n">FN_CC5_STATE25</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE33</span><span class="p">,</span> <span class="n">FN_DU0_DR0</span><span class="p">,</span> <span class="n">FN_LCDOUT0</span><span class="p">,</span> <span class="n">FN_DREQ0</span><span class="p">,</span>
	<span class="n">FN_GPS_CLK_B</span><span class="p">,</span> <span class="n">FN_AUDATA0</span><span class="p">,</span> <span class="n">FN_TX5_C</span><span class="p">,</span> <span class="n">FN_DU0_DR1</span><span class="p">,</span>
	<span class="n">FN_LCDOUT1</span><span class="p">,</span> <span class="n">FN_DACK0</span><span class="p">,</span> <span class="n">FN_DRACK0</span><span class="p">,</span> <span class="n">FN_GPS_SIGN_B</span><span class="p">,</span>
	<span class="n">FN_AUDATA1</span><span class="p">,</span> <span class="n">FN_RX5_C</span><span class="p">,</span> <span class="n">FN_DU0_DR2</span><span class="p">,</span> <span class="n">FN_LCDOUT2</span><span class="p">,</span>
	<span class="n">FN_DU0_DR3</span><span class="p">,</span> <span class="n">FN_LCDOUT3</span><span class="p">,</span> <span class="n">FN_DU0_DR4</span><span class="p">,</span> <span class="n">FN_LCDOUT4</span><span class="p">,</span>
	<span class="n">FN_DU0_DR5</span><span class="p">,</span> <span class="n">FN_LCDOUT5</span><span class="p">,</span> <span class="n">FN_DU0_DR6</span><span class="p">,</span> <span class="n">FN_LCDOUT6</span><span class="p">,</span>
	<span class="n">FN_DU0_DR7</span><span class="p">,</span> <span class="n">FN_LCDOUT7</span><span class="p">,</span> <span class="n">FN_DU0_DG0</span><span class="p">,</span> <span class="n">FN_LCDOUT8</span><span class="p">,</span>
	<span class="n">FN_DREQ1</span><span class="p">,</span> <span class="n">FN_SCL2</span><span class="p">,</span> <span class="n">FN_AUDATA2</span><span class="p">,</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">FN_DU0_DG1</span><span class="p">,</span> <span class="n">FN_LCDOUT9</span><span class="p">,</span> <span class="n">FN_DACK1</span><span class="p">,</span> <span class="n">FN_SDA2</span><span class="p">,</span>
	<span class="n">FN_AUDATA3</span><span class="p">,</span> <span class="n">FN_DU0_DG2</span><span class="p">,</span> <span class="n">FN_LCDOUT10</span><span class="p">,</span> <span class="n">FN_DU0_DG3</span><span class="p">,</span>
	<span class="n">FN_LCDOUT11</span><span class="p">,</span> <span class="n">FN_DU0_DG4</span><span class="p">,</span> <span class="n">FN_LCDOUT12</span><span class="p">,</span> <span class="n">FN_DU0_DG5</span><span class="p">,</span>
	<span class="n">FN_LCDOUT13</span><span class="p">,</span> <span class="n">FN_DU0_DG6</span><span class="p">,</span> <span class="n">FN_LCDOUT14</span><span class="p">,</span> <span class="n">FN_DU0_DG7</span><span class="p">,</span>
	<span class="n">FN_LCDOUT15</span><span class="p">,</span> <span class="n">FN_DU0_DB0</span><span class="p">,</span> <span class="n">FN_LCDOUT16</span><span class="p">,</span> <span class="n">FN_EX_WAIT1</span><span class="p">,</span>
	<span class="n">FN_SCL1</span><span class="p">,</span> <span class="n">FN_TCLK1</span><span class="p">,</span> <span class="n">FN_AUDATA4</span><span class="p">,</span> <span class="n">FN_DU0_DB1</span><span class="p">,</span>
	<span class="n">FN_LCDOUT17</span><span class="p">,</span> <span class="n">FN_EX_WAIT2</span><span class="p">,</span> <span class="n">FN_SDA1</span><span class="p">,</span> <span class="n">FN_GPS_MAG_B</span><span class="p">,</span>
	<span class="n">FN_AUDATA5</span><span class="p">,</span> <span class="n">FN_SCK5_C</span><span class="p">,</span> <span class="n">FN_DU0_DB2</span><span class="p">,</span> <span class="n">FN_LCDOUT18</span><span class="p">,</span>
	<span class="n">FN_DU0_DB3</span><span class="p">,</span> <span class="n">FN_LCDOUT19</span><span class="p">,</span> <span class="n">FN_DU0_DB4</span><span class="p">,</span> <span class="n">FN_LCDOUT20</span><span class="p">,</span>
	<span class="n">FN_DU0_DB5</span><span class="p">,</span> <span class="n">FN_LCDOUT21</span><span class="p">,</span> <span class="n">FN_DU0_DB6</span><span class="p">,</span> <span class="n">FN_LCDOUT22</span><span class="p">,</span>
	<span class="n">FN_DU0_DB7</span><span class="p">,</span> <span class="n">FN_LCDOUT23</span><span class="p">,</span> <span class="n">FN_DU0_DOTCLKIN</span><span class="p">,</span> <span class="n">FN_QSTVA_QVS</span><span class="p">,</span>
	<span class="n">FN_TX3_D_IRDA_TX_D</span><span class="p">,</span> <span class="n">FN_SCL3_B</span><span class="p">,</span> <span class="n">FN_DU0_DOTCLKOUT0</span><span class="p">,</span> <span class="n">FN_QCLK</span><span class="p">,</span>
	<span class="n">FN_DU0_DOTCLKOUT1</span><span class="p">,</span> <span class="n">FN_QSTVB_QVE</span><span class="p">,</span> <span class="n">FN_RX3_D_IRDA_RX_D</span><span class="p">,</span> <span class="n">FN_SDA3_B</span><span class="p">,</span>
	<span class="n">FN_SDA2_C</span><span class="p">,</span> <span class="n">FN_DACK0_B</span><span class="p">,</span> <span class="n">FN_DRACK0_B</span><span class="p">,</span> <span class="n">FN_DU0_EXHSYNC_DU0_HSYNC</span><span class="p">,</span>
	<span class="n">FN_QSTH_QHS</span><span class="p">,</span> <span class="n">FN_DU0_EXVSYNC_DU0_VSYNC</span><span class="p">,</span> <span class="n">FN_QSTB_QHE</span><span class="p">,</span>
	<span class="n">FN_DU0_EXODDF_DU0_ODDF_DISP_CDE</span><span class="p">,</span> <span class="n">FN_QCPV_QDE</span><span class="p">,</span> <span class="n">FN_CAN1_TX</span><span class="p">,</span>
	<span class="n">FN_TX2_C</span><span class="p">,</span> <span class="n">FN_SCL2_C</span><span class="p">,</span> <span class="n">FN_REMOCON</span><span class="p">,</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">FN_DU0_DISP</span><span class="p">,</span> <span class="n">FN_QPOLA</span><span class="p">,</span> <span class="n">FN_CAN_CLK_C</span><span class="p">,</span> <span class="n">FN_SCK2_C</span><span class="p">,</span>
	<span class="n">FN_DU0_CDE</span><span class="p">,</span> <span class="n">FN_QPOLB</span><span class="p">,</span> <span class="n">FN_CAN1_RX</span><span class="p">,</span> <span class="n">FN_RX2_C</span><span class="p">,</span>
	<span class="n">FN_DREQ0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK78_B</span><span class="p">,</span> <span class="n">FN_SCK0_B</span><span class="p">,</span> <span class="n">FN_DU1_DR0</span><span class="p">,</span>
	<span class="n">FN_VI2_DATA0_VI2_B0</span><span class="p">,</span> <span class="n">FN_PWM6</span><span class="p">,</span> <span class="n">FN_SD3_CLK</span><span class="p">,</span> <span class="n">FN_TX3_E_IRDA_TX_E</span><span class="p">,</span>
	<span class="n">FN_AUDCK</span><span class="p">,</span> <span class="n">FN_PWMFSW0_B</span><span class="p">,</span> <span class="n">FN_DU1_DR1</span><span class="p">,</span> <span class="n">FN_VI2_DATA1_VI2_B1</span><span class="p">,</span>
	<span class="n">FN_PWM0</span><span class="p">,</span> <span class="n">FN_SD3_CMD</span><span class="p">,</span> <span class="n">FN_RX3_E_IRDA_RX_E</span><span class="p">,</span> <span class="n">FN_AUDSYNC</span><span class="p">,</span>
	<span class="n">FN_CTS0_D</span><span class="p">,</span> <span class="n">FN_DU1_DR2</span><span class="p">,</span> <span class="n">FN_VI2_G0</span><span class="p">,</span> <span class="n">FN_DU1_DR3</span><span class="p">,</span>
	<span class="n">FN_VI2_G1</span><span class="p">,</span> <span class="n">FN_DU1_DR4</span><span class="p">,</span> <span class="n">FN_VI2_G2</span><span class="p">,</span> <span class="n">FN_DU1_DR5</span><span class="p">,</span>
	<span class="n">FN_VI2_G3</span><span class="p">,</span> <span class="n">FN_DU1_DR6</span><span class="p">,</span> <span class="n">FN_VI2_G4</span><span class="p">,</span> <span class="n">FN_DU1_DR7</span><span class="p">,</span>
	<span class="n">FN_VI2_G5</span><span class="p">,</span> <span class="n">FN_DU1_DG0</span><span class="p">,</span> <span class="n">FN_VI2_DATA2_VI2_B2</span><span class="p">,</span> <span class="n">FN_SCL1_B</span><span class="p">,</span>
	<span class="n">FN_SD3_DAT2</span><span class="p">,</span> <span class="n">FN_SCK3_E</span><span class="p">,</span> <span class="n">FN_AUDATA6</span><span class="p">,</span> <span class="n">FN_TX0_D</span><span class="p">,</span>
	<span class="n">FN_DU1_DG1</span><span class="p">,</span> <span class="n">FN_VI2_DATA3_VI2_B3</span><span class="p">,</span> <span class="n">FN_SDA1_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT3</span><span class="p">,</span>
	<span class="n">FN_SCK5</span><span class="p">,</span> <span class="n">FN_AUDATA7</span><span class="p">,</span> <span class="n">FN_RX0_D</span><span class="p">,</span> <span class="n">FN_DU1_DG2</span><span class="p">,</span>
	<span class="n">FN_VI2_G6</span><span class="p">,</span> <span class="n">FN_DU1_DG3</span><span class="p">,</span> <span class="n">FN_VI2_G7</span><span class="p">,</span> <span class="n">FN_DU1_DG4</span><span class="p">,</span>
	<span class="n">FN_VI2_R0</span><span class="p">,</span> <span class="n">FN_DU1_DG5</span><span class="p">,</span> <span class="n">FN_VI2_R1</span><span class="p">,</span> <span class="n">FN_DU1_DG6</span><span class="p">,</span>
	<span class="n">FN_VI2_R2</span><span class="p">,</span> <span class="n">FN_DU1_DG7</span><span class="p">,</span> <span class="n">FN_VI2_R3</span><span class="p">,</span> <span class="n">FN_DU1_DB0</span><span class="p">,</span>
	<span class="n">FN_VI2_DATA4_VI2_B4</span><span class="p">,</span> <span class="n">FN_SCL2_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT0</span><span class="p">,</span> <span class="n">FN_TX5</span><span class="p">,</span>
	<span class="n">FN_SCK0_D</span><span class="p">,</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">FN_DU1_DB1</span><span class="p">,</span> <span class="n">FN_VI2_DATA5_VI2_B5</span><span class="p">,</span> <span class="n">FN_SDA2_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT1</span><span class="p">,</span>
	<span class="n">FN_RX5</span><span class="p">,</span> <span class="n">FN_RTS0_D_TANS_D</span><span class="p">,</span> <span class="n">FN_DU1_DB2</span><span class="p">,</span> <span class="n">FN_VI2_R4</span><span class="p">,</span>
	<span class="n">FN_DU1_DB3</span><span class="p">,</span> <span class="n">FN_VI2_R5</span><span class="p">,</span> <span class="n">FN_DU1_DB4</span><span class="p">,</span> <span class="n">FN_VI2_R6</span><span class="p">,</span>
	<span class="n">FN_DU1_DB5</span><span class="p">,</span> <span class="n">FN_VI2_R7</span><span class="p">,</span> <span class="n">FN_DU1_DB6</span><span class="p">,</span> <span class="n">FN_SCL2_D</span><span class="p">,</span>
	<span class="n">FN_DU1_DB7</span><span class="p">,</span> <span class="n">FN_SDA2_D</span><span class="p">,</span> <span class="n">FN_DU1_DOTCLKIN</span><span class="p">,</span> <span class="n">FN_VI2_CLKENB</span><span class="p">,</span>
	<span class="n">FN_HSPI_CS1</span><span class="p">,</span> <span class="n">FN_SCL1_D</span><span class="p">,</span> <span class="n">FN_DU1_DOTCLKOUT</span><span class="p">,</span> <span class="n">FN_VI2_FIELD</span><span class="p">,</span>
	<span class="n">FN_SDA1_D</span><span class="p">,</span> <span class="n">FN_DU1_EXHSYNC_DU1_HSYNC</span><span class="p">,</span> <span class="n">FN_VI2_HSYNC</span><span class="p">,</span>
	<span class="n">FN_VI3_HSYNC</span><span class="p">,</span> <span class="n">FN_DU1_EXVSYNC_DU1_VSYNC</span><span class="p">,</span> <span class="n">FN_VI2_VSYNC</span><span class="p">,</span> <span class="n">FN_VI3_VSYNC</span><span class="p">,</span>
	<span class="n">FN_DU1_EXODDF_DU1_ODDF_DISP_CDE</span><span class="p">,</span> <span class="n">FN_VI2_CLK</span><span class="p">,</span> <span class="n">FN_TX3_B_IRDA_TX_B</span><span class="p">,</span>
	<span class="n">FN_SD3_CD</span><span class="p">,</span> <span class="n">FN_HSPI_TX1</span><span class="p">,</span> <span class="n">FN_VI1_CLKENB</span><span class="p">,</span> <span class="n">FN_VI3_CLKENB</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKC</span><span class="p">,</span> <span class="n">FN_TX2_D</span><span class="p">,</span> <span class="n">FN_SPEEDIN</span><span class="p">,</span> <span class="n">FN_GPS_SIGN_D</span><span class="p">,</span>
	<span class="n">FN_DU1_DISP</span><span class="p">,</span> <span class="n">FN_VI2_DATA6_VI2_B6</span><span class="p">,</span> <span class="n">FN_TCLK0</span><span class="p">,</span> <span class="n">FN_QSTVA_B_QVS_B</span><span class="p">,</span>
	<span class="n">FN_HSPI_CLK1</span><span class="p">,</span> <span class="n">FN_SCK2_D</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKOUT_B</span><span class="p">,</span> <span class="n">FN_GPS_MAG_D</span><span class="p">,</span>
	<span class="n">FN_DU1_CDE</span><span class="p">,</span> <span class="n">FN_VI2_DATA7_VI2_B7</span><span class="p">,</span> <span class="n">FN_RX3_B_IRDA_RX_B</span><span class="p">,</span>
	<span class="n">FN_SD3_WP</span><span class="p">,</span> <span class="n">FN_HSPI_RX1</span><span class="p">,</span> <span class="n">FN_VI1_FIELD</span><span class="p">,</span> <span class="n">FN_VI3_FIELD</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKOUT</span><span class="p">,</span> <span class="n">FN_RX2_D</span><span class="p">,</span> <span class="n">FN_GPS_CLK_C</span><span class="p">,</span> <span class="n">FN_GPS_CLK_D</span><span class="p">,</span>
	<span class="n">FN_AUDIO_CLKA</span><span class="p">,</span> <span class="n">FN_CAN_TXCLK</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKB</span><span class="p">,</span> <span class="n">FN_USB_OVC2</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUGOUT0</span><span class="p">,</span> <span class="n">FN_MOUT0</span><span class="p">,</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">FN_SSI_SCK0129</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT1</span><span class="p">,</span> <span class="n">FN_MOUT1</span><span class="p">,</span> <span class="n">FN_SSI_WS0129</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUGOUT2</span><span class="p">,</span> <span class="n">FN_MOUT2</span><span class="p">,</span> <span class="n">FN_SSI_SDATA0</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT3</span><span class="p">,</span>
	<span class="n">FN_MOUT5</span><span class="p">,</span> <span class="n">FN_SSI_SDATA1</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT4</span><span class="p">,</span> <span class="n">FN_MOUT6</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA2</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT5</span><span class="p">,</span> <span class="n">FN_SSI_SCK34</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT6</span><span class="p">,</span>
	<span class="n">FN_CAN0_TX_B</span><span class="p">,</span> <span class="n">FN_IERX</span><span class="p">,</span> <span class="n">FN_SSI_SCK9_C</span><span class="p">,</span> <span class="n">FN_SSI_WS34</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUGOUT7</span><span class="p">,</span> <span class="n">FN_CAN0_RX_B</span><span class="p">,</span> <span class="n">FN_IETX</span><span class="p">,</span> <span class="n">FN_SSI_WS9_C</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA3</span><span class="p">,</span> <span class="n">FN_PWM0_C</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT8</span><span class="p">,</span> <span class="n">FN_CAN_CLK_B</span><span class="p">,</span>
	<span class="n">FN_IECLK</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_B</span><span class="p">,</span> <span class="n">FN_TCLK0_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA4</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUGOUT9</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9_C</span><span class="p">,</span> <span class="n">FN_SSI_SCK5</span><span class="p">,</span> <span class="n">FN_ADICLK</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUGOUT10</span><span class="p">,</span> <span class="n">FN_SCK3</span><span class="p">,</span> <span class="n">FN_TCLK0_D</span><span class="p">,</span> <span class="n">FN_SSI_WS5</span><span class="p">,</span>
	<span class="n">FN_ADICS_SAMP</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT11</span><span class="p">,</span> <span class="n">FN_TX3_IRDA_TX</span><span class="p">,</span> <span class="n">FN_SSI_SDATA5</span><span class="p">,</span>
	<span class="n">FN_ADIDATA</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT12</span><span class="p">,</span> <span class="n">FN_RX3_IRDA_RX</span><span class="p">,</span> <span class="n">FN_SSI_SCK6</span><span class="p">,</span>
	<span class="n">FN_ADICHS0</span><span class="p">,</span> <span class="n">FN_CAN0_TX</span><span class="p">,</span> <span class="n">FN_IERX_B</span><span class="p">,</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">FN_SSI_WS6</span><span class="p">,</span> <span class="n">FN_ADICHS1</span><span class="p">,</span> <span class="n">FN_CAN0_RX</span><span class="p">,</span> <span class="n">FN_IETX_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SDATA6</span><span class="p">,</span> <span class="n">FN_ADICHS2</span><span class="p">,</span> <span class="n">FN_CAN_CLK</span><span class="p">,</span> <span class="n">FN_IECLK_B</span><span class="p">,</span>
	<span class="n">FN_SSI_SCK78</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT13</span><span class="p">,</span> <span class="n">FN_IRQ0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK9_B</span><span class="p">,</span>
	<span class="n">FN_HSPI_CLK1_C</span><span class="p">,</span> <span class="n">FN_SSI_WS78</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT14</span><span class="p">,</span> <span class="n">FN_IRQ1_B</span><span class="p">,</span>
	<span class="n">FN_SSI_WS9_B</span><span class="p">,</span> <span class="n">FN_HSPI_CS1_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA7</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT15</span><span class="p">,</span>
	<span class="n">FN_IRQ2_B</span><span class="p">,</span> <span class="n">FN_TCLK1_C</span><span class="p">,</span> <span class="n">FN_HSPI_TX1_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA8</span><span class="p">,</span>
	<span class="n">FN_VSP</span><span class="p">,</span> <span class="n">FN_IRQ3_B</span><span class="p">,</span> <span class="n">FN_HSPI_RX1_C</span><span class="p">,</span> <span class="n">FN_SD0_CLK</span><span class="p">,</span>
	<span class="n">FN_ATACS01</span><span class="p">,</span> <span class="n">FN_SCK1_B</span><span class="p">,</span> <span class="n">FN_SD0_CMD</span><span class="p">,</span> <span class="n">FN_ATACS11</span><span class="p">,</span>
	<span class="n">FN_TX1_B</span><span class="p">,</span> <span class="n">FN_CC5_TDO</span><span class="p">,</span> <span class="n">FN_SD0_DAT0</span><span class="p">,</span> <span class="n">FN_ATADIR1</span><span class="p">,</span>
	<span class="n">FN_RX1_B</span><span class="p">,</span> <span class="n">FN_CC5_TRST</span><span class="p">,</span> <span class="n">FN_SD0_DAT1</span><span class="p">,</span> <span class="n">FN_ATAG1</span><span class="p">,</span>
	<span class="n">FN_SCK2_B</span><span class="p">,</span> <span class="n">FN_CC5_TMS</span><span class="p">,</span> <span class="n">FN_SD0_DAT2</span><span class="p">,</span> <span class="n">FN_ATARD1</span><span class="p">,</span>
	<span class="n">FN_TX2_B</span><span class="p">,</span> <span class="n">FN_CC5_TCK</span><span class="p">,</span> <span class="n">FN_SD0_DAT3</span><span class="p">,</span> <span class="n">FN_ATAWR1</span><span class="p">,</span>
	<span class="n">FN_RX2_B</span><span class="p">,</span> <span class="n">FN_CC5_TDI</span><span class="p">,</span> <span class="n">FN_SD0_CD</span><span class="p">,</span> <span class="n">FN_DREQ2</span><span class="p">,</span>
	<span class="n">FN_RTS1_B_TANS_B</span><span class="p">,</span> <span class="n">FN_SD0_WP</span><span class="p">,</span> <span class="n">FN_DACK2</span><span class="p">,</span> <span class="n">FN_CTS1_B</span><span class="p">,</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">FN_HSPI_CLK0</span><span class="p">,</span> <span class="n">FN_CTS0</span><span class="p">,</span> <span class="n">FN_USB_OVC0</span><span class="p">,</span> <span class="n">FN_AD_CLK</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE4</span><span class="p">,</span> <span class="n">FN_CC5_STATE12</span><span class="p">,</span> <span class="n">FN_CC5_STATE20</span><span class="p">,</span> <span class="n">FN_CC5_STATE28</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE36</span><span class="p">,</span> <span class="n">FN_HSPI_CS0</span><span class="p">,</span> <span class="n">FN_RTS0_TANS</span><span class="p">,</span> <span class="n">FN_USB_OVC1</span><span class="p">,</span>
	<span class="n">FN_AD_DI</span><span class="p">,</span> <span class="n">FN_CC5_STATE5</span><span class="p">,</span> <span class="n">FN_CC5_STATE13</span><span class="p">,</span> <span class="n">FN_CC5_STATE21</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE29</span><span class="p">,</span> <span class="n">FN_CC5_STATE37</span><span class="p">,</span> <span class="n">FN_HSPI_TX0</span><span class="p">,</span> <span class="n">FN_TX0</span><span class="p">,</span>
	<span class="n">FN_CAN_DEBUG_HW_TRIGGER</span><span class="p">,</span> <span class="n">FN_AD_DO</span><span class="p">,</span> <span class="n">FN_CC5_STATE6</span><span class="p">,</span> <span class="n">FN_CC5_STATE14</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE22</span><span class="p">,</span> <span class="n">FN_CC5_STATE30</span><span class="p">,</span> <span class="n">FN_CC5_STATE38</span><span class="p">,</span> <span class="n">FN_HSPI_RX0</span><span class="p">,</span>
	<span class="n">FN_RX0</span><span class="p">,</span> <span class="n">FN_CAN_STEP0</span><span class="p">,</span> <span class="n">FN_AD_NCS</span><span class="p">,</span> <span class="n">FN_CC5_STATE7</span><span class="p">,</span>
	<span class="n">FN_CC5_STATE15</span><span class="p">,</span> <span class="n">FN_CC5_STATE23</span><span class="p">,</span> <span class="n">FN_CC5_STATE31</span><span class="p">,</span> <span class="n">FN_CC5_STATE39</span><span class="p">,</span>
	<span class="n">FN_FMCLK</span><span class="p">,</span> <span class="n">FN_RDS_CLK</span><span class="p">,</span> <span class="n">FN_PCMOE</span><span class="p">,</span> <span class="n">FN_BPFCLK</span><span class="p">,</span>
	<span class="n">FN_PCMWE</span><span class="p">,</span> <span class="n">FN_FMIN</span><span class="p">,</span> <span class="n">FN_RDS_DATA</span><span class="p">,</span> <span class="n">FN_VI0_CLK</span><span class="p">,</span>
	<span class="n">FN_MMC1_CLK</span><span class="p">,</span> <span class="n">FN_VI0_CLKENB</span><span class="p">,</span> <span class="n">FN_TX1_C</span><span class="p">,</span> <span class="n">FN_HTX1_B</span><span class="p">,</span>
	<span class="n">FN_MT1_SYNC</span><span class="p">,</span> <span class="n">FN_VI0_FIELD</span><span class="p">,</span> <span class="n">FN_RX1_C</span><span class="p">,</span> <span class="n">FN_HRX1_B</span><span class="p">,</span>
	<span class="n">FN_VI0_HSYNC</span><span class="p">,</span> <span class="n">FN_VI0_DATA0_B_VI0_B0_B</span><span class="p">,</span> <span class="n">FN_CTS1_C</span><span class="p">,</span> <span class="n">FN_TX4_D</span><span class="p">,</span>
	<span class="n">FN_MMC1_CMD</span><span class="p">,</span> <span class="n">FN_HSCK1_B</span><span class="p">,</span> <span class="n">FN_VI0_VSYNC</span><span class="p">,</span> <span class="n">FN_VI0_DATA1_B_VI0_B1_B</span><span class="p">,</span>
	<span class="n">FN_RTS1_C_TANS_C</span><span class="p">,</span> <span class="n">FN_RX4_D</span><span class="p">,</span> <span class="n">FN_PWMFSW0_C</span><span class="p">,</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">FN_VI0_DATA0_VI0_B0</span><span class="p">,</span> <span class="n">FN_HRTS1_B</span><span class="p">,</span> <span class="n">FN_MT1_VCXO</span><span class="p">,</span> <span class="n">FN_VI0_DATA1_VI0_B1</span><span class="p">,</span>
	<span class="n">FN_HCTS1_B</span><span class="p">,</span> <span class="n">FN_MT1_PWM</span><span class="p">,</span> <span class="n">FN_VI0_DATA2_VI0_B2</span><span class="p">,</span> <span class="n">FN_MMC1_D0</span><span class="p">,</span>
	<span class="n">FN_VI0_DATA3_VI0_B3</span><span class="p">,</span> <span class="n">FN_MMC1_D1</span><span class="p">,</span> <span class="n">FN_VI0_DATA4_VI0_B4</span><span class="p">,</span> <span class="n">FN_MMC1_D2</span><span class="p">,</span>
	<span class="n">FN_VI0_DATA5_VI0_B5</span><span class="p">,</span> <span class="n">FN_MMC1_D3</span><span class="p">,</span> <span class="n">FN_VI0_DATA6_VI0_B6</span><span class="p">,</span> <span class="n">FN_MMC1_D4</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_0</span><span class="p">,</span> <span class="n">FN_VI0_DATA7_VI0_B7</span><span class="p">,</span> <span class="n">FN_MMC1_D5</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_1</span><span class="p">,</span> <span class="n">FN_VI0_G0</span><span class="p">,</span> <span class="n">FN_SSI_SCK78_C</span><span class="p">,</span> <span class="n">FN_IRQ0</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_2</span><span class="p">,</span> <span class="n">FN_VI0_G1</span><span class="p">,</span> <span class="n">FN_SSI_WS78_C</span><span class="p">,</span> <span class="n">FN_IRQ1</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_3</span><span class="p">,</span> <span class="n">FN_VI0_G2</span><span class="p">,</span> <span class="n">FN_ETH_TXD1</span><span class="p">,</span> <span class="n">FN_MMC1_D6</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_4</span><span class="p">,</span> <span class="n">FN_TS_SPSYNC0</span><span class="p">,</span> <span class="n">FN_VI0_G3</span><span class="p">,</span> <span class="n">FN_ETH_CRS_DV</span><span class="p">,</span>
	<span class="n">FN_MMC1_D7</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_5</span><span class="p">,</span> <span class="n">FN_TS_SDAT0</span><span class="p">,</span> <span class="n">FN_VI0_G4</span><span class="p">,</span>
	<span class="n">FN_ETH_TX_EN</span><span class="p">,</span> <span class="n">FN_SD2_DAT0_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_6</span><span class="p">,</span> <span class="n">FN_VI0_G5</span><span class="p">,</span>
	<span class="n">FN_ETH_RX_ER</span><span class="p">,</span> <span class="n">FN_SD2_DAT1_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_7</span><span class="p">,</span> <span class="n">FN_VI0_G6</span><span class="p">,</span>
	<span class="n">FN_ETH_RXD0</span><span class="p">,</span> <span class="n">FN_SD2_DAT2_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_8</span><span class="p">,</span> <span class="n">FN_VI0_G7</span><span class="p">,</span>
	<span class="n">FN_ETH_RXD1</span><span class="p">,</span> <span class="n">FN_SD2_DAT3_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_9</span><span class="p">,</span>

	<span class="cm">/* IPSR10 */</span>
	<span class="n">FN_VI0_R0</span><span class="p">,</span> <span class="n">FN_SSI_SDATA7_C</span><span class="p">,</span> <span class="n">FN_SCK1_C</span><span class="p">,</span> <span class="n">FN_DREQ1_B</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_10</span><span class="p">,</span> <span class="n">FN_DREQ0_C</span><span class="p">,</span> <span class="n">FN_VI0_R1</span><span class="p">,</span> <span class="n">FN_SSI_SDATA8_C</span><span class="p">,</span>
	<span class="n">FN_DACK1_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_11</span><span class="p">,</span> <span class="n">FN_DACK0_C</span><span class="p">,</span> <span class="n">FN_DRACK0_C</span><span class="p">,</span>
	<span class="n">FN_VI0_R2</span><span class="p">,</span> <span class="n">FN_ETH_LINK</span><span class="p">,</span> <span class="n">FN_SD2_CLK_B</span><span class="p">,</span> <span class="n">FN_IRQ2</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_12</span><span class="p">,</span> <span class="n">FN_VI0_R3</span><span class="p">,</span> <span class="n">FN_ETH_MAGIC</span><span class="p">,</span> <span class="n">FN_SD2_CMD_B</span><span class="p">,</span>
	<span class="n">FN_IRQ3</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_13</span><span class="p">,</span> <span class="n">FN_VI0_R4</span><span class="p">,</span> <span class="n">FN_ETH_REFCLK</span><span class="p">,</span>
	<span class="n">FN_SD2_CD_B</span><span class="p">,</span> <span class="n">FN_HSPI_CLK1_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_14</span><span class="p">,</span> <span class="n">FN_MT1_CLK</span><span class="p">,</span>
	<span class="n">FN_TS_SCK0</span><span class="p">,</span> <span class="n">FN_VI0_R5</span><span class="p">,</span> <span class="n">FN_ETH_TXD0</span><span class="p">,</span> <span class="n">FN_SD2_WP_B</span><span class="p">,</span> <span class="n">FN_HSPI_CS1_B</span><span class="p">,</span>
	<span class="n">FN_ARM_TRACEDATA_15</span><span class="p">,</span> <span class="n">FN_MT1_D</span><span class="p">,</span> <span class="n">FN_TS_SDEN0</span><span class="p">,</span> <span class="n">FN_VI0_R6</span><span class="p">,</span>
	<span class="n">FN_ETH_MDC</span><span class="p">,</span> <span class="n">FN_DREQ2_C</span><span class="p">,</span> <span class="n">FN_HSPI_TX1_B</span><span class="p">,</span> <span class="n">FN_TRACECLK</span><span class="p">,</span>
	<span class="n">FN_MT1_BEN</span><span class="p">,</span> <span class="n">FN_PWMFSW0_D</span><span class="p">,</span> <span class="n">FN_VI0_R7</span><span class="p">,</span> <span class="n">FN_ETH_MDIO</span><span class="p">,</span>
	<span class="n">FN_DACK2_C</span><span class="p">,</span> <span class="n">FN_HSPI_RX1_B</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_D</span><span class="p">,</span> <span class="n">FN_TRACECTL</span><span class="p">,</span>
	<span class="n">FN_MT1_PEN</span><span class="p">,</span> <span class="n">FN_VI1_CLK</span><span class="p">,</span> <span class="n">FN_SIM_D</span><span class="p">,</span> <span class="n">FN_SDA3</span><span class="p">,</span>
	<span class="n">FN_VI1_HSYNC</span><span class="p">,</span> <span class="n">FN_VI3_CLK</span><span class="p">,</span> <span class="n">FN_SSI_SCK4</span><span class="p">,</span> <span class="n">FN_GPS_SIGN_C</span><span class="p">,</span>
	<span class="n">FN_PWMFSW0_E</span><span class="p">,</span> <span class="n">FN_VI1_VSYNC</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKOUT_C</span><span class="p">,</span> <span class="n">FN_SSI_WS4</span><span class="p">,</span>
	<span class="n">FN_SIM_CLK</span><span class="p">,</span> <span class="n">FN_GPS_MAG_C</span><span class="p">,</span> <span class="n">FN_SPV_TRST</span><span class="p">,</span> <span class="n">FN_SCL3</span><span class="p">,</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">FN_VI1_DATA0_VI1_B0</span><span class="p">,</span> <span class="n">FN_SD2_DAT0</span><span class="p">,</span> <span class="n">FN_SIM_RST</span><span class="p">,</span> <span class="n">FN_SPV_TCK</span><span class="p">,</span>
	<span class="n">FN_ADICLK_B</span><span class="p">,</span> <span class="n">FN_VI1_DATA1_VI1_B1</span><span class="p">,</span> <span class="n">FN_SD2_DAT1</span><span class="p">,</span> <span class="n">FN_MT0_CLK</span><span class="p">,</span>
	<span class="n">FN_SPV_TMS</span><span class="p">,</span> <span class="n">FN_ADICS_B_SAMP_B</span><span class="p">,</span> <span class="n">FN_VI1_DATA2_VI1_B2</span><span class="p">,</span> <span class="n">FN_SD2_DAT2</span><span class="p">,</span>
	<span class="n">FN_MT0_D</span><span class="p">,</span> <span class="n">FN_SPVTDI</span><span class="p">,</span> <span class="n">FN_ADIDATA_B</span><span class="p">,</span> <span class="n">FN_VI1_DATA3_VI1_B3</span><span class="p">,</span>
	<span class="n">FN_SD2_DAT3</span><span class="p">,</span> <span class="n">FN_MT0_BEN</span><span class="p">,</span> <span class="n">FN_SPV_TDO</span><span class="p">,</span> <span class="n">FN_ADICHS0_B</span><span class="p">,</span>
	<span class="n">FN_VI1_DATA4_VI1_B4</span><span class="p">,</span> <span class="n">FN_SD2_CLK</span><span class="p">,</span> <span class="n">FN_MT0_PEN</span><span class="p">,</span> <span class="n">FN_SPA_TRST</span><span class="p">,</span>
	<span class="n">FN_HSPI_CLK1_D</span><span class="p">,</span> <span class="n">FN_ADICHS1_B</span><span class="p">,</span> <span class="n">FN_VI1_DATA5_VI1_B5</span><span class="p">,</span> <span class="n">FN_SD2_CMD</span><span class="p">,</span>
	<span class="n">FN_MT0_SYNC</span><span class="p">,</span> <span class="n">FN_SPA_TCK</span><span class="p">,</span> <span class="n">FN_HSPI_CS1_D</span><span class="p">,</span> <span class="n">FN_ADICHS2_B</span><span class="p">,</span>
	<span class="n">FN_VI1_DATA6_VI1_B6</span><span class="p">,</span> <span class="n">FN_SD2_CD</span><span class="p">,</span> <span class="n">FN_MT0_VCXO</span><span class="p">,</span> <span class="n">FN_SPA_TMS</span><span class="p">,</span>
	<span class="n">FN_HSPI_TX1_D</span><span class="p">,</span> <span class="n">FN_VI1_DATA7_VI1_B7</span><span class="p">,</span> <span class="n">FN_SD2_WP</span><span class="p">,</span> <span class="n">FN_MT0_PWM</span><span class="p">,</span>
	<span class="n">FN_SPA_TDI</span><span class="p">,</span> <span class="n">FN_HSPI_RX1_D</span><span class="p">,</span> <span class="n">FN_VI1_G0</span><span class="p">,</span> <span class="n">FN_VI3_DATA0</span><span class="p">,</span>
	<span class="n">FN_DU1_DOTCLKOUT1</span><span class="p">,</span> <span class="n">FN_TS_SCK1</span><span class="p">,</span> <span class="n">FN_DREQ2_B</span><span class="p">,</span> <span class="n">FN_TX2</span><span class="p">,</span>
	<span class="n">FN_SPA_TDO</span><span class="p">,</span> <span class="n">FN_HCTS0_B</span><span class="p">,</span> <span class="n">FN_VI1_G1</span><span class="p">,</span> <span class="n">FN_VI3_DATA1</span><span class="p">,</span>
	<span class="n">FN_SSI_SCK1</span><span class="p">,</span> <span class="n">FN_TS_SDEN1</span><span class="p">,</span> <span class="n">FN_DACK2_B</span><span class="p">,</span> <span class="n">FN_RX2</span><span class="p">,</span> <span class="n">FN_HRTS0_B</span><span class="p">,</span>

	<span class="cm">/* IPSR12 */</span>
	<span class="n">FN_VI1_G2</span><span class="p">,</span> <span class="n">FN_VI3_DATA2</span><span class="p">,</span> <span class="n">FN_SSI_WS1</span><span class="p">,</span> <span class="n">FN_TS_SPSYNC1</span><span class="p">,</span>
	<span class="n">FN_SCK2</span><span class="p">,</span> <span class="n">FN_HSCK0_B</span><span class="p">,</span> <span class="n">FN_VI1_G3</span><span class="p">,</span> <span class="n">FN_VI3_DATA3</span><span class="p">,</span>
	<span class="n">FN_SSI_SCK2</span><span class="p">,</span> <span class="n">FN_TS_SDAT1</span><span class="p">,</span> <span class="n">FN_SCL1_C</span><span class="p">,</span> <span class="n">FN_HTX0_B</span><span class="p">,</span>
	<span class="n">FN_VI1_G4</span><span class="p">,</span> <span class="n">FN_VI3_DATA4</span><span class="p">,</span> <span class="n">FN_SSI_WS2</span><span class="p">,</span> <span class="n">FN_SDA1_C</span><span class="p">,</span>
	<span class="n">FN_SIM_RST_B</span><span class="p">,</span> <span class="n">FN_HRX0_B</span><span class="p">,</span> <span class="n">FN_VI1_G5</span><span class="p">,</span> <span class="n">FN_VI3_DATA5</span><span class="p">,</span>
	<span class="n">FN_GPS_CLK</span><span class="p">,</span> <span class="n">FN_FSE</span><span class="p">,</span> <span class="n">FN_TX4_B</span><span class="p">,</span> <span class="n">FN_SIM_D_B</span><span class="p">,</span>
	<span class="n">FN_VI1_G6</span><span class="p">,</span> <span class="n">FN_VI3_DATA6</span><span class="p">,</span> <span class="n">FN_GPS_SIGN</span><span class="p">,</span> <span class="n">FN_FRB</span><span class="p">,</span>
	<span class="n">FN_RX4_B</span><span class="p">,</span> <span class="n">FN_SIM_CLK_B</span><span class="p">,</span> <span class="n">FN_VI1_G7</span><span class="p">,</span> <span class="n">FN_VI3_DATA7</span><span class="p">,</span>
	<span class="n">FN_GPS_MAG</span><span class="p">,</span> <span class="n">FN_FCE</span><span class="p">,</span> <span class="n">FN_SCK4_B</span><span class="p">,</span>

	<span class="n">FN_SEL_SCIF5_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF4_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF3_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF3_3</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_4</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF2_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF2_3</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_4</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SSI9_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI9_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI9_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SSI8_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI8_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI8_2</span><span class="p">,</span>
	<span class="n">FN_SEL_SSI7_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI7_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI7_2</span><span class="p">,</span>
	<span class="n">FN_SEL_VI0_0</span><span class="p">,</span> <span class="n">FN_SEL_VI0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_SD2_0</span><span class="p">,</span> <span class="n">FN_SEL_SD2_1</span><span class="p">,</span>
	<span class="n">FN_SEL_INT3_0</span><span class="p">,</span> <span class="n">FN_SEL_INT3_1</span><span class="p">,</span>
	<span class="n">FN_SEL_INT2_0</span><span class="p">,</span> <span class="n">FN_SEL_INT2_1</span><span class="p">,</span>
	<span class="n">FN_SEL_INT1_0</span><span class="p">,</span> <span class="n">FN_SEL_INT1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_INT0_0</span><span class="p">,</span> <span class="n">FN_SEL_INT0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_IE_0</span><span class="p">,</span> <span class="n">FN_SEL_IE_1</span><span class="p">,</span>
	<span class="n">FN_SEL_EXBUS2_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS2_1</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS2_2</span><span class="p">,</span>
	<span class="n">FN_SEL_EXBUS1_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_EXBUS0_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS0_1</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS0_2</span><span class="p">,</span>

	<span class="n">FN_SEL_TMU1_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU1_1</span><span class="p">,</span> <span class="n">FN_SEL_TMU1_2</span><span class="p">,</span>
	<span class="n">FN_SEL_TMU0_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_1</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_2</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SCIF_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_3</span><span class="p">,</span>
	<span class="n">FN_SEL_CANCLK_0</span><span class="p">,</span> <span class="n">FN_SEL_CANCLK_1</span><span class="p">,</span> <span class="n">FN_SEL_CANCLK_2</span><span class="p">,</span>
	<span class="n">FN_SEL_CAN0_0</span><span class="p">,</span> <span class="n">FN_SEL_CAN0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HSCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF1_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HSCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF0_1</span><span class="p">,</span>
	<span class="n">FN_SEL_PWMFSW_0</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_1</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_2</span><span class="p">,</span>
	<span class="n">FN_SEL_PWMFSW_3</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_4</span><span class="p">,</span>
	<span class="n">FN_SEL_ADI_0</span><span class="p">,</span> <span class="n">FN_SEL_ADI_1</span><span class="p">,</span>
	<span class="n">FN_SEL_GPS_0</span><span class="p">,</span> <span class="n">FN_SEL_GPS_1</span><span class="p">,</span> <span class="n">FN_SEL_GPS_2</span><span class="p">,</span> <span class="n">FN_SEL_GPS_3</span><span class="p">,</span>
	<span class="n">FN_SEL_SIM_0</span><span class="p">,</span> <span class="n">FN_SEL_SIM_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HSPI2_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI2_1</span><span class="p">,</span>
	<span class="n">FN_SEL_HSPI1_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_1</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_2</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_3</span><span class="p">,</span>
	<span class="n">FN_SEL_I2C3_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C3_1</span><span class="p">,</span>
	<span class="n">FN_SEL_I2C2_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_1</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_2</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_3</span><span class="p">,</span>
	<span class="n">FN_SEL_I2C1_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_1</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_2</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_3</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">AVS1_MARK</span><span class="p">,</span> <span class="n">AVS2_MARK</span><span class="p">,</span> <span class="n">A17_MARK</span><span class="p">,</span> <span class="n">A18_MARK</span><span class="p">,</span>
	<span class="n">A19_MARK</span><span class="p">,</span>

	<span class="n">RD_WR_MARK</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">ATAG0_MARK</span><span class="p">,</span> <span class="n">VI1_R7_MARK</span><span class="p">,</span>
	<span class="n">HRTS1_MARK</span><span class="p">,</span> <span class="n">RX4_C_MARK</span><span class="p">,</span>
	<span class="n">CS1_A26_MARK</span><span class="p">,</span> <span class="n">HSPI_TX2_MARK</span><span class="p">,</span> <span class="n">SDSELF_B_MARK</span><span class="p">,</span>
	<span class="n">CS0_MARK</span><span class="p">,</span> <span class="n">HSPI_CS2_B_MARK</span><span class="p">,</span>
	<span class="n">CLKOUT_MARK</span><span class="p">,</span> <span class="n">TX3C_IRDA_TX_C_MARK</span><span class="p">,</span> <span class="n">PWM0_B_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">SD1_WP_MARK</span><span class="p">,</span> <span class="n">MMC0_D5_MARK</span><span class="p">,</span> <span class="n">FD5_MARK</span><span class="p">,</span>
	<span class="n">HSPI_RX2_MARK</span><span class="p">,</span> <span class="n">VI1_R3_MARK</span><span class="p">,</span> <span class="n">TX5_B_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA7_B_MARK</span><span class="p">,</span> <span class="n">CTS0_B_MARK</span><span class="p">,</span>
	<span class="n">A24_MARK</span><span class="p">,</span> <span class="n">SD1_CD_MARK</span><span class="p">,</span> <span class="n">MMC0_D4_MARK</span><span class="p">,</span> <span class="n">FD4_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CS2_MARK</span><span class="p">,</span> <span class="n">VI1_R2_MARK</span><span class="p">,</span> <span class="n">SSI_WS78_B_MARK</span><span class="p">,</span>
	<span class="n">A23_MARK</span><span class="p">,</span> <span class="n">FCLE_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK2_MARK</span><span class="p">,</span> <span class="n">VI1_R1_MARK</span><span class="p">,</span>
	<span class="n">A22_MARK</span><span class="p">,</span> <span class="n">RX5_D_MARK</span><span class="p">,</span> <span class="n">HSPI_RX2_B_MARK</span><span class="p">,</span> <span class="n">VI1_R0_MARK</span><span class="p">,</span>
	<span class="n">A21_MARK</span><span class="p">,</span> <span class="n">SCK5_D_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK2_B_MARK</span><span class="p">,</span>
	<span class="n">A20_MARK</span><span class="p">,</span> <span class="n">TX5_D_MARK</span><span class="p">,</span> <span class="n">HSPI_TX2_B_MARK</span><span class="p">,</span>
	<span class="n">A0_MARK</span><span class="p">,</span> <span class="n">SD1_DAT3_MARK</span><span class="p">,</span> <span class="n">MMC0_D3_MARK</span><span class="p">,</span> <span class="n">FD3_MARK</span><span class="p">,</span>
	<span class="n">BS_MARK</span><span class="p">,</span> <span class="n">SD1_DAT2_MARK</span><span class="p">,</span> <span class="n">MMC0_D2_MARK</span><span class="p">,</span> <span class="n">FD2_MARK</span><span class="p">,</span>
	<span class="n">ATADIR0_MARK</span><span class="p">,</span> <span class="n">SDSELF_MARK</span><span class="p">,</span> <span class="n">HCTS1_MARK</span><span class="p">,</span> <span class="n">TX4_C_MARK</span><span class="p">,</span>
	<span class="n">PENC2_MARK</span><span class="p">,</span> <span class="n">SCK0_MARK</span><span class="p">,</span> <span class="n">PWM1_MARK</span><span class="p">,</span> <span class="n">PWMFSW0_MARK</span><span class="p">,</span>
	<span class="n">SCIF_CLK_MARK</span><span class="p">,</span> <span class="n">TCLK0_C_MARK</span><span class="p">,</span>

	<span class="n">EX_CS0_MARK</span><span class="p">,</span> <span class="n">RX3_C_IRDA_RX_C_MARK</span><span class="p">,</span> <span class="n">MMC0_D6_MARK</span><span class="p">,</span>
	<span class="n">FD6_MARK</span><span class="p">,</span> <span class="n">EX_CS1_MARK</span><span class="p">,</span> <span class="n">MMC0_D7_MARK</span><span class="p">,</span> <span class="n">FD7_MARK</span><span class="p">,</span>
	<span class="n">EX_CS2_MARK</span><span class="p">,</span> <span class="n">SD1_CLK_MARK</span><span class="p">,</span> <span class="n">MMC0_CLK_MARK</span><span class="p">,</span> <span class="n">FALE_MARK</span><span class="p">,</span>
	<span class="n">ATACS00_MARK</span><span class="p">,</span> <span class="n">EX_CS3_MARK</span><span class="p">,</span> <span class="n">SD1_CMD_MARK</span><span class="p">,</span> <span class="n">MMC0_CMD_MARK</span><span class="p">,</span>
	<span class="n">FRE_MARK</span><span class="p">,</span> <span class="n">ATACS10_MARK</span><span class="p">,</span> <span class="n">VI1_R4_MARK</span><span class="p">,</span> <span class="n">RX5_B_MARK</span><span class="p">,</span>
	<span class="n">HSCK1_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA8_B_MARK</span><span class="p">,</span> <span class="n">RTS0_B_TANS_B_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA9_MARK</span><span class="p">,</span>
	<span class="n">EX_CS4_MARK</span><span class="p">,</span> <span class="n">SD1_DAT0_MARK</span><span class="p">,</span> <span class="n">MMC0_D0_MARK</span><span class="p">,</span> <span class="n">FD0_MARK</span><span class="p">,</span>
	<span class="n">ATARD0_MARK</span><span class="p">,</span> <span class="n">VI1_R5_MARK</span><span class="p">,</span> <span class="n">SCK5_B_MARK</span><span class="p">,</span> <span class="n">HTX1_MARK</span><span class="p">,</span>
	<span class="n">TX2_E_MARK</span><span class="p">,</span> <span class="n">TX0_B_MARK</span><span class="p">,</span> <span class="n">SSI_SCK9_MARK</span><span class="p">,</span> <span class="n">EX_CS5_MARK</span><span class="p">,</span>
	<span class="n">SD1_DAT1_MARK</span><span class="p">,</span> <span class="n">MMC0_D1_MARK</span><span class="p">,</span> <span class="n">FD1_MARK</span><span class="p">,</span> <span class="n">ATAWR0_MARK</span><span class="p">,</span>
	<span class="n">VI1_R6_MARK</span><span class="p">,</span> <span class="n">HRX1_MARK</span><span class="p">,</span> <span class="n">RX2_E_MARK</span><span class="p">,</span> <span class="n">RX0_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS9_MARK</span><span class="p">,</span> <span class="n">MLB_CLK_MARK</span><span class="p">,</span> <span class="n">PWM2_MARK</span><span class="p">,</span> <span class="n">SCK4_MARK</span><span class="p">,</span>
	<span class="n">MLB_SIG_MARK</span><span class="p">,</span> <span class="n">PWM3_MARK</span><span class="p">,</span> <span class="n">TX4_MARK</span><span class="p">,</span> <span class="n">MLB_DAT_MARK</span><span class="p">,</span>
	<span class="n">PWM4_MARK</span><span class="p">,</span> <span class="n">RX4_MARK</span><span class="p">,</span> <span class="n">HTX0_MARK</span><span class="p">,</span> <span class="n">TX1_MARK</span><span class="p">,</span>
	<span class="n">SDATA_MARK</span><span class="p">,</span> <span class="n">CTS0_C_MARK</span><span class="p">,</span> <span class="n">SUB_TCK_MARK</span><span class="p">,</span> <span class="n">CC5_STATE2_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE10_MARK</span><span class="p">,</span> <span class="n">CC5_STATE18_MARK</span><span class="p">,</span> <span class="n">CC5_STATE26_MARK</span><span class="p">,</span> <span class="n">CC5_STATE34_MARK</span><span class="p">,</span>

	<span class="n">HRX0_MARK</span><span class="p">,</span> <span class="n">RX1_MARK</span><span class="p">,</span> <span class="n">SCKZ_MARK</span><span class="p">,</span> <span class="n">RTS0_C_TANS_C_MARK</span><span class="p">,</span>
	<span class="n">SUB_TDI_MARK</span><span class="p">,</span> <span class="n">CC5_STATE3_MARK</span><span class="p">,</span> <span class="n">CC5_STATE11_MARK</span><span class="p">,</span> <span class="n">CC5_STATE19_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE27_MARK</span><span class="p">,</span> <span class="n">CC5_STATE35_MARK</span><span class="p">,</span> <span class="n">HSCK0_MARK</span><span class="p">,</span> <span class="n">SCK1_MARK</span><span class="p">,</span>
	<span class="n">MTS_MARK</span><span class="p">,</span> <span class="n">PWM5_MARK</span><span class="p">,</span> <span class="n">SCK0_C_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA9_B_MARK</span><span class="p">,</span>
	<span class="n">SUB_TDO_MARK</span><span class="p">,</span> <span class="n">CC5_STATE0_MARK</span><span class="p">,</span> <span class="n">CC5_STATE8_MARK</span><span class="p">,</span> <span class="n">CC5_STATE16_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE24_MARK</span><span class="p">,</span> <span class="n">CC5_STATE32_MARK</span><span class="p">,</span> <span class="n">HCTS0_MARK</span><span class="p">,</span> <span class="n">CTS1_MARK</span><span class="p">,</span>
	<span class="n">STM_MARK</span><span class="p">,</span> <span class="n">PWM0_D_MARK</span><span class="p">,</span> <span class="n">RX0_C_MARK</span><span class="p">,</span> <span class="n">SCIF_CLK_C_MARK</span><span class="p">,</span>
	<span class="n">SUB_TRST_MARK</span><span class="p">,</span> <span class="n">TCLK1_B_MARK</span><span class="p">,</span> <span class="n">CC5_OSCOUT_MARK</span><span class="p">,</span> <span class="n">HRTS0_MARK</span><span class="p">,</span>
	<span class="n">RTS1_TANS_MARK</span><span class="p">,</span> <span class="n">MDATA_MARK</span><span class="p">,</span> <span class="n">TX0_C_MARK</span><span class="p">,</span> <span class="n">SUB_TMS_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE1_MARK</span><span class="p">,</span> <span class="n">CC5_STATE9_MARK</span><span class="p">,</span> <span class="n">CC5_STATE17_MARK</span><span class="p">,</span> <span class="n">CC5_STATE25_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE33_MARK</span><span class="p">,</span> <span class="n">DU0_DR0_MARK</span><span class="p">,</span> <span class="n">LCDOUT0_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>
	<span class="n">GPS_CLK_B_MARK</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">,</span> <span class="n">TX5_C_MARK</span><span class="p">,</span> <span class="n">DU0_DR1_MARK</span><span class="p">,</span>
	<span class="n">LCDOUT1_MARK</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">DRACK0_MARK</span><span class="p">,</span> <span class="n">GPS_SIGN_B_MARK</span><span class="p">,</span>
	<span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">RX5_C_MARK</span><span class="p">,</span> <span class="n">DU0_DR2_MARK</span><span class="p">,</span> <span class="n">LCDOUT2_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR3_MARK</span><span class="p">,</span> <span class="n">LCDOUT3_MARK</span><span class="p">,</span> <span class="n">DU0_DR4_MARK</span><span class="p">,</span> <span class="n">LCDOUT4_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR5_MARK</span><span class="p">,</span> <span class="n">LCDOUT5_MARK</span><span class="p">,</span> <span class="n">DU0_DR6_MARK</span><span class="p">,</span> <span class="n">LCDOUT6_MARK</span><span class="p">,</span>
	<span class="n">DU0_DR7_MARK</span><span class="p">,</span> <span class="n">LCDOUT7_MARK</span><span class="p">,</span> <span class="n">DU0_DG0_MARK</span><span class="p">,</span> <span class="n">LCDOUT8_MARK</span><span class="p">,</span>
	<span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">SCL2_MARK</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">,</span>

	<span class="n">DU0_DG1_MARK</span><span class="p">,</span> <span class="n">LCDOUT9_MARK</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">SDA2_MARK</span><span class="p">,</span>
	<span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">DU0_DG2_MARK</span><span class="p">,</span> <span class="n">LCDOUT10_MARK</span><span class="p">,</span> <span class="n">DU0_DG3_MARK</span><span class="p">,</span>
	<span class="n">LCDOUT11_MARK</span><span class="p">,</span> <span class="n">DU0_DG4_MARK</span><span class="p">,</span> <span class="n">LCDOUT12_MARK</span><span class="p">,</span> <span class="n">DU0_DG5_MARK</span><span class="p">,</span>
	<span class="n">LCDOUT13_MARK</span><span class="p">,</span> <span class="n">DU0_DG6_MARK</span><span class="p">,</span> <span class="n">LCDOUT14_MARK</span><span class="p">,</span> <span class="n">DU0_DG7_MARK</span><span class="p">,</span>
	<span class="n">LCDOUT15_MARK</span><span class="p">,</span> <span class="n">DU0_DB0_MARK</span><span class="p">,</span> <span class="n">LCDOUT16_MARK</span><span class="p">,</span> <span class="n">EX_WAIT1_MARK</span><span class="p">,</span>
	<span class="n">SCL1_MARK</span><span class="p">,</span> <span class="n">TCLK1_MARK</span><span class="p">,</span> <span class="n">AUDATA4_MARK</span><span class="p">,</span> <span class="n">DU0_DB1_MARK</span><span class="p">,</span>
	<span class="n">LCDOUT17_MARK</span><span class="p">,</span> <span class="n">EX_WAIT2_MARK</span><span class="p">,</span> <span class="n">SDA1_MARK</span><span class="p">,</span> <span class="n">GPS_MAG_B_MARK</span><span class="p">,</span>
	<span class="n">AUDATA5_MARK</span><span class="p">,</span> <span class="n">SCK5_C_MARK</span><span class="p">,</span> <span class="n">DU0_DB2_MARK</span><span class="p">,</span> <span class="n">LCDOUT18_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB3_MARK</span><span class="p">,</span> <span class="n">LCDOUT19_MARK</span><span class="p">,</span> <span class="n">DU0_DB4_MARK</span><span class="p">,</span> <span class="n">LCDOUT20_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB5_MARK</span><span class="p">,</span> <span class="n">LCDOUT21_MARK</span><span class="p">,</span> <span class="n">DU0_DB6_MARK</span><span class="p">,</span> <span class="n">LCDOUT22_MARK</span><span class="p">,</span>
	<span class="n">DU0_DB7_MARK</span><span class="p">,</span> <span class="n">LCDOUT23_MARK</span><span class="p">,</span> <span class="n">DU0_DOTCLKIN_MARK</span><span class="p">,</span> <span class="n">QSTVA_QVS_MARK</span><span class="p">,</span>
	<span class="n">TX3_D_IRDA_TX_D_MARK</span><span class="p">,</span> <span class="n">SCL3_B_MARK</span><span class="p">,</span> <span class="n">DU0_DOTCLKOUT0_MARK</span><span class="p">,</span> <span class="n">QCLK_MARK</span><span class="p">,</span>
	<span class="n">DU0_DOTCLKOUT1_MARK</span><span class="p">,</span> <span class="n">QSTVB_QVE_MARK</span><span class="p">,</span> <span class="n">RX3_D_IRDA_RX_D_MARK</span><span class="p">,</span> <span class="n">SDA3_B_MARK</span><span class="p">,</span>
	<span class="n">SDA2_C_MARK</span><span class="p">,</span> <span class="n">DACK0_B_MARK</span><span class="p">,</span> <span class="n">DRACK0_B_MARK</span><span class="p">,</span> <span class="n">DU0_EXHSYNC_DU0_HSYNC_MARK</span><span class="p">,</span>
	<span class="n">QSTH_QHS_MARK</span><span class="p">,</span> <span class="n">DU0_EXVSYNC_DU0_VSYNC_MARK</span><span class="p">,</span> <span class="n">QSTB_QHE_MARK</span><span class="p">,</span>
	<span class="n">DU0_EXODDF_DU0_ODDF_DISP_CDE_MARK</span><span class="p">,</span> <span class="n">QCPV_QDE_MARK</span><span class="p">,</span> <span class="n">CAN1_TX_MARK</span><span class="p">,</span>
	<span class="n">TX2_C_MARK</span><span class="p">,</span> <span class="n">SCL2_C_MARK</span><span class="p">,</span> <span class="n">REMOCON_MARK</span><span class="p">,</span>

	<span class="n">DU0_DISP_MARK</span><span class="p">,</span> <span class="n">QPOLA_MARK</span><span class="p">,</span> <span class="n">CAN_CLK_C_MARK</span><span class="p">,</span> <span class="n">SCK2_C_MARK</span><span class="p">,</span>
	<span class="n">DU0_CDE_MARK</span><span class="p">,</span> <span class="n">QPOLB_MARK</span><span class="p">,</span> <span class="n">CAN1_RX_MARK</span><span class="p">,</span> <span class="n">RX2_C_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_B_MARK</span><span class="p">,</span> <span class="n">SSI_SCK78_B_MARK</span><span class="p">,</span> <span class="n">SCK0_B_MARK</span><span class="p">,</span> <span class="n">DU1_DR0_MARK</span><span class="p">,</span>
	<span class="n">VI2_DATA0_VI2_B0_MARK</span><span class="p">,</span> <span class="n">PWM6_MARK</span><span class="p">,</span> <span class="n">SD3_CLK_MARK</span><span class="p">,</span> <span class="n">TX3_E_IRDA_TX_E_MARK</span><span class="p">,</span>
	<span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">PWMFSW0_B_MARK</span><span class="p">,</span> <span class="n">DU1_DR1_MARK</span><span class="p">,</span> <span class="n">VI2_DATA1_VI2_B1_MARK</span><span class="p">,</span>
	<span class="n">PWM0_MARK</span><span class="p">,</span> <span class="n">SD3_CMD_MARK</span><span class="p">,</span> <span class="n">RX3_E_IRDA_RX_E_MARK</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">,</span>
	<span class="n">CTS0_D_MARK</span><span class="p">,</span> <span class="n">DU1_DR2_MARK</span><span class="p">,</span> <span class="n">VI2_G0_MARK</span><span class="p">,</span> <span class="n">DU1_DR3_MARK</span><span class="p">,</span>
	<span class="n">VI2_G1_MARK</span><span class="p">,</span> <span class="n">DU1_DR4_MARK</span><span class="p">,</span> <span class="n">VI2_G2_MARK</span><span class="p">,</span> <span class="n">DU1_DR5_MARK</span><span class="p">,</span>
	<span class="n">VI2_G3_MARK</span><span class="p">,</span> <span class="n">DU1_DR6_MARK</span><span class="p">,</span> <span class="n">VI2_G4_MARK</span><span class="p">,</span> <span class="n">DU1_DR7_MARK</span><span class="p">,</span>
	<span class="n">VI2_G5_MARK</span><span class="p">,</span> <span class="n">DU1_DG0_MARK</span><span class="p">,</span> <span class="n">VI2_DATA2_VI2_B2_MARK</span><span class="p">,</span> <span class="n">SCL1_B_MARK</span><span class="p">,</span>
	<span class="n">SD3_DAT2_MARK</span><span class="p">,</span> <span class="n">SCK3_E_MARK</span><span class="p">,</span> <span class="n">AUDATA6_MARK</span><span class="p">,</span> <span class="n">TX0_D_MARK</span><span class="p">,</span>
	<span class="n">DU1_DG1_MARK</span><span class="p">,</span> <span class="n">VI2_DATA3_VI2_B3_MARK</span><span class="p">,</span> <span class="n">SDA1_B_MARK</span><span class="p">,</span> <span class="n">SD3_DAT3_MARK</span><span class="p">,</span>
	<span class="n">SCK5_MARK</span><span class="p">,</span> <span class="n">AUDATA7_MARK</span><span class="p">,</span> <span class="n">RX0_D_MARK</span><span class="p">,</span> <span class="n">DU1_DG2_MARK</span><span class="p">,</span>
	<span class="n">VI2_G6_MARK</span><span class="p">,</span> <span class="n">DU1_DG3_MARK</span><span class="p">,</span> <span class="n">VI2_G7_MARK</span><span class="p">,</span> <span class="n">DU1_DG4_MARK</span><span class="p">,</span>
	<span class="n">VI2_R0_MARK</span><span class="p">,</span> <span class="n">DU1_DG5_MARK</span><span class="p">,</span> <span class="n">VI2_R1_MARK</span><span class="p">,</span> <span class="n">DU1_DG6_MARK</span><span class="p">,</span>
	<span class="n">VI2_R2_MARK</span><span class="p">,</span> <span class="n">DU1_DG7_MARK</span><span class="p">,</span> <span class="n">VI2_R3_MARK</span><span class="p">,</span> <span class="n">DU1_DB0_MARK</span><span class="p">,</span>
	<span class="n">VI2_DATA4_VI2_B4_MARK</span><span class="p">,</span> <span class="n">SCL2_B_MARK</span><span class="p">,</span> <span class="n">SD3_DAT0_MARK</span><span class="p">,</span> <span class="n">TX5_MARK</span><span class="p">,</span>
	<span class="n">SCK0_D_MARK</span><span class="p">,</span>

	<span class="n">DU1_DB1_MARK</span><span class="p">,</span> <span class="n">VI2_DATA5_VI2_B5_MARK</span><span class="p">,</span> <span class="n">SDA2_B_MARK</span><span class="p">,</span> <span class="n">SD3_DAT1_MARK</span><span class="p">,</span>
	<span class="n">RX5_MARK</span><span class="p">,</span> <span class="n">RTS0_D_TANS_D_MARK</span><span class="p">,</span> <span class="n">DU1_DB2_MARK</span><span class="p">,</span> <span class="n">VI2_R4_MARK</span><span class="p">,</span>
	<span class="n">DU1_DB3_MARK</span><span class="p">,</span> <span class="n">VI2_R5_MARK</span><span class="p">,</span> <span class="n">DU1_DB4_MARK</span><span class="p">,</span> <span class="n">VI2_R6_MARK</span><span class="p">,</span>
	<span class="n">DU1_DB5_MARK</span><span class="p">,</span> <span class="n">VI2_R7_MARK</span><span class="p">,</span> <span class="n">DU1_DB6_MARK</span><span class="p">,</span> <span class="n">SCL2_D_MARK</span><span class="p">,</span>
	<span class="n">DU1_DB7_MARK</span><span class="p">,</span> <span class="n">SDA2_D_MARK</span><span class="p">,</span> <span class="n">DU1_DOTCLKIN_MARK</span><span class="p">,</span> <span class="n">VI2_CLKENB_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CS1_MARK</span><span class="p">,</span> <span class="n">SCL1_D_MARK</span><span class="p">,</span> <span class="n">DU1_DOTCLKOUT_MARK</span><span class="p">,</span> <span class="n">VI2_FIELD_MARK</span><span class="p">,</span>
	<span class="n">SDA1_D_MARK</span><span class="p">,</span> <span class="n">DU1_EXHSYNC_DU1_HSYNC_MARK</span><span class="p">,</span> <span class="n">VI2_HSYNC_MARK</span><span class="p">,</span>
	<span class="n">VI3_HSYNC_MARK</span><span class="p">,</span> <span class="n">DU1_EXVSYNC_DU1_VSYNC_MARK</span><span class="p">,</span> <span class="n">VI2_VSYNC_MARK</span><span class="p">,</span>
	<span class="n">VI3_VSYNC_MARK</span><span class="p">,</span> <span class="n">DU1_EXODDF_DU1_ODDF_DISP_CDE_MARK</span><span class="p">,</span> <span class="n">VI2_CLK_MARK</span><span class="p">,</span>
	<span class="n">TX3_B_IRDA_TX_B_MARK</span><span class="p">,</span> <span class="n">SD3_CD_MARK</span><span class="p">,</span> <span class="n">HSPI_TX1_MARK</span><span class="p">,</span> <span class="n">VI1_CLKENB_MARK</span><span class="p">,</span>
	<span class="n">VI3_CLKENB_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKC_MARK</span><span class="p">,</span> <span class="n">TX2_D_MARK</span><span class="p">,</span> <span class="n">SPEEDIN_MARK</span><span class="p">,</span>
	<span class="n">GPS_SIGN_D_MARK</span><span class="p">,</span> <span class="n">DU1_DISP_MARK</span><span class="p">,</span> <span class="n">VI2_DATA6_VI2_B6_MARK</span><span class="p">,</span> <span class="n">TCLK0_MARK</span><span class="p">,</span>
	<span class="n">QSTVA_B_QVS_B_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK1_MARK</span><span class="p">,</span> <span class="n">SCK2_D_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT_B_MARK</span><span class="p">,</span>
	<span class="n">GPS_MAG_D_MARK</span><span class="p">,</span> <span class="n">DU1_CDE_MARK</span><span class="p">,</span> <span class="n">VI2_DATA7_VI2_B7_MARK</span><span class="p">,</span>
	<span class="n">RX3_B_IRDA_RX_B_MARK</span><span class="p">,</span> <span class="n">SD3_WP_MARK</span><span class="p">,</span> <span class="n">HSPI_RX1_MARK</span><span class="p">,</span> <span class="n">VI1_FIELD_MARK</span><span class="p">,</span>
	<span class="n">VI3_FIELD_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT_MARK</span><span class="p">,</span> <span class="n">RX2_D_MARK</span><span class="p">,</span> <span class="n">GPS_CLK_C_MARK</span><span class="p">,</span>
	<span class="n">GPS_CLK_D_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKA_MARK</span><span class="p">,</span> <span class="n">CAN_TXCLK_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKB_MARK</span><span class="p">,</span>
	<span class="n">USB_OVC2_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT0_MARK</span><span class="p">,</span> <span class="n">MOUT0_MARK</span><span class="p">,</span>

	<span class="n">SSI_SCK0129_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT1_MARK</span><span class="p">,</span> <span class="n">MOUT1_MARK</span><span class="p">,</span> <span class="n">SSI_WS0129_MARK</span><span class="p">,</span>
	<span class="n">CAN_DEBUGOUT2_MARK</span><span class="p">,</span> <span class="n">MOUT2_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA0_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT3_MARK</span><span class="p">,</span>
	<span class="n">MOUT5_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA1_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT4_MARK</span><span class="p">,</span> <span class="n">MOUT6_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA2_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT5_MARK</span><span class="p">,</span> <span class="n">SSI_SCK34_MARK</span><span class="p">,</span>
	<span class="n">CAN_DEBUGOUT6_MARK</span><span class="p">,</span> <span class="n">CAN0_TX_B_MARK</span><span class="p">,</span> <span class="n">IERX_MARK</span><span class="p">,</span> <span class="n">SSI_SCK9_C_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS34_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT7_MARK</span><span class="p">,</span> <span class="n">CAN0_RX_B_MARK</span><span class="p">,</span> <span class="n">IETX_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS9_C_MARK</span><span class="p">,</span>	<span class="n">SSI_SDATA3_MARK</span><span class="p">,</span> <span class="n">PWM0_C_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT8_MARK</span><span class="p">,</span>
	<span class="n">CAN_CLK_B_MARK</span><span class="p">,</span>	<span class="n">IECLK_MARK</span><span class="p">,</span> <span class="n">SCIF_CLK_B_MARK</span><span class="p">,</span> <span class="n">TCLK0_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA4_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT9_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA9_C_MARK</span><span class="p">,</span> <span class="n">SSI_SCK5_MARK</span><span class="p">,</span>
	<span class="n">ADICLK_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT10_MARK</span><span class="p">,</span> <span class="n">SCK3_MARK</span><span class="p">,</span> <span class="n">TCLK0_D_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS5_MARK</span><span class="p">,</span> <span class="n">ADICS_SAMP_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT11_MARK</span><span class="p">,</span> <span class="n">TX3_IRDA_TX_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA5_MARK</span><span class="p">,</span> <span class="n">ADIDATA_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT12_MARK</span><span class="p">,</span> <span class="n">RX3_IRDA_RX_MARK</span><span class="p">,</span>
	<span class="n">SSI_SCK6_MARK</span><span class="p">,</span> <span class="n">ADICHS0_MARK</span><span class="p">,</span> <span class="n">CAN0_TX_MARK</span><span class="p">,</span> <span class="n">IERX_B_MARK</span><span class="p">,</span>

	<span class="n">SSI_WS6_MARK</span><span class="p">,</span> <span class="n">ADICHS1_MARK</span><span class="p">,</span> <span class="n">CAN0_RX_MARK</span><span class="p">,</span> <span class="n">IETX_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SDATA6_MARK</span><span class="p">,</span> <span class="n">ADICHS2_MARK</span><span class="p">,</span> <span class="n">CAN_CLK_MARK</span><span class="p">,</span> <span class="n">IECLK_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_SCK78_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT13_MARK</span><span class="p">,</span> <span class="n">IRQ0_B_MARK</span><span class="p">,</span> <span class="n">SSI_SCK9_B_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CLK1_C_MARK</span><span class="p">,</span> <span class="n">SSI_WS78_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT14_MARK</span><span class="p">,</span> <span class="n">IRQ1_B_MARK</span><span class="p">,</span>
	<span class="n">SSI_WS9_B_MARK</span><span class="p">,</span> <span class="n">HSPI_CS1_C_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA7_MARK</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT15_MARK</span><span class="p">,</span>
	<span class="n">IRQ2_B_MARK</span><span class="p">,</span> <span class="n">TCLK1_C_MARK</span><span class="p">,</span> <span class="n">HSPI_TX1_C_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA8_MARK</span><span class="p">,</span>
	<span class="n">VSP_MARK</span><span class="p">,</span> <span class="n">IRQ3_B_MARK</span><span class="p">,</span> <span class="n">HSPI_RX1_C_MARK</span><span class="p">,</span> <span class="n">SD0_CLK_MARK</span><span class="p">,</span>
	<span class="n">ATACS01_MARK</span><span class="p">,</span> <span class="n">SCK1_B_MARK</span><span class="p">,</span> <span class="n">SD0_CMD_MARK</span><span class="p">,</span> <span class="n">ATACS11_MARK</span><span class="p">,</span>
	<span class="n">TX1_B_MARK</span><span class="p">,</span> <span class="n">CC5_TDO_MARK</span><span class="p">,</span> <span class="n">SD0_DAT0_MARK</span><span class="p">,</span> <span class="n">ATADIR1_MARK</span><span class="p">,</span>
	<span class="n">RX1_B_MARK</span><span class="p">,</span> <span class="n">CC5_TRST_MARK</span><span class="p">,</span> <span class="n">SD0_DAT1_MARK</span><span class="p">,</span> <span class="n">ATAG1_MARK</span><span class="p">,</span>
	<span class="n">SCK2_B_MARK</span><span class="p">,</span> <span class="n">CC5_TMS_MARK</span><span class="p">,</span> <span class="n">SD0_DAT2_MARK</span><span class="p">,</span> <span class="n">ATARD1_MARK</span><span class="p">,</span>
	<span class="n">TX2_B_MARK</span><span class="p">,</span> <span class="n">CC5_TCK_MARK</span><span class="p">,</span> <span class="n">SD0_DAT3_MARK</span><span class="p">,</span> <span class="n">ATAWR1_MARK</span><span class="p">,</span>
	<span class="n">RX2_B_MARK</span><span class="p">,</span> <span class="n">CC5_TDI_MARK</span><span class="p">,</span> <span class="n">SD0_CD_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span>
	<span class="n">RTS1_B_TANS_B_MARK</span><span class="p">,</span> <span class="n">SD0_WP_MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">CTS1_B_MARK</span><span class="p">,</span>

	<span class="n">HSPI_CLK0_MARK</span><span class="p">,</span> <span class="n">CTS0_MARK</span><span class="p">,</span> <span class="n">USB_OVC0_MARK</span><span class="p">,</span> <span class="n">AD_CLK_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE4_MARK</span><span class="p">,</span> <span class="n">CC5_STATE12_MARK</span><span class="p">,</span> <span class="n">CC5_STATE20_MARK</span><span class="p">,</span> <span class="n">CC5_STATE28_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE36_MARK</span><span class="p">,</span> <span class="n">HSPI_CS0_MARK</span><span class="p">,</span> <span class="n">RTS0_TANS_MARK</span><span class="p">,</span> <span class="n">USB_OVC1_MARK</span><span class="p">,</span>
	<span class="n">AD_DI_MARK</span><span class="p">,</span> <span class="n">CC5_STATE5_MARK</span><span class="p">,</span> <span class="n">CC5_STATE13_MARK</span><span class="p">,</span> <span class="n">CC5_STATE21_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE29_MARK</span><span class="p">,</span> <span class="n">CC5_STATE37_MARK</span><span class="p">,</span> <span class="n">HSPI_TX0_MARK</span><span class="p">,</span> <span class="n">TX0_MARK</span><span class="p">,</span>
	<span class="n">CAN_DEBUG_HW_TRIGGER_MARK</span><span class="p">,</span> <span class="n">AD_DO_MARK</span><span class="p">,</span> <span class="n">CC5_STATE6_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE14_MARK</span><span class="p">,</span> <span class="n">CC5_STATE22_MARK</span><span class="p">,</span> <span class="n">CC5_STATE30_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE38_MARK</span><span class="p">,</span> <span class="n">HSPI_RX0_MARK</span><span class="p">,</span> <span class="n">RX0_MARK</span><span class="p">,</span> <span class="n">CAN_STEP0_MARK</span><span class="p">,</span>
	<span class="n">AD_NCS_MARK</span><span class="p">,</span> <span class="n">CC5_STATE7_MARK</span><span class="p">,</span> <span class="n">CC5_STATE15_MARK</span><span class="p">,</span> <span class="n">CC5_STATE23_MARK</span><span class="p">,</span>
	<span class="n">CC5_STATE31_MARK</span><span class="p">,</span> <span class="n">CC5_STATE39_MARK</span><span class="p">,</span> <span class="n">FMCLK_MARK</span><span class="p">,</span> <span class="n">RDS_CLK_MARK</span><span class="p">,</span>
	<span class="n">PCMOE_MARK</span><span class="p">,</span> <span class="n">BPFCLK_MARK</span><span class="p">,</span> <span class="n">PCMWE_MARK</span><span class="p">,</span> <span class="n">FMIN_MARK</span><span class="p">,</span> <span class="n">RDS_DATA_MARK</span><span class="p">,</span>
	<span class="n">VI0_CLK_MARK</span><span class="p">,</span> <span class="n">MMC1_CLK_MARK</span><span class="p">,</span> <span class="n">VI0_CLKENB_MARK</span><span class="p">,</span> <span class="n">TX1_C_MARK</span><span class="p">,</span> <span class="n">HTX1_B_MARK</span><span class="p">,</span>
	<span class="n">MT1_SYNC_MARK</span><span class="p">,</span> <span class="n">VI0_FIELD_MARK</span><span class="p">,</span> <span class="n">RX1_C_MARK</span><span class="p">,</span> <span class="n">HRX1_B_MARK</span><span class="p">,</span>
	<span class="n">VI0_HSYNC_MARK</span><span class="p">,</span> <span class="n">VI0_DATA0_B_VI0_B0_B_MARK</span><span class="p">,</span> <span class="n">CTS1_C_MARK</span><span class="p">,</span> <span class="n">TX4_D_MARK</span><span class="p">,</span>
	<span class="n">MMC1_CMD_MARK</span><span class="p">,</span> <span class="n">HSCK1_B_MARK</span><span class="p">,</span> <span class="n">VI0_VSYNC_MARK</span><span class="p">,</span> <span class="n">VI0_DATA1_B_VI0_B1_B_MARK</span><span class="p">,</span>
	<span class="n">RTS1_C_TANS_C_MARK</span><span class="p">,</span> <span class="n">RX4_D_MARK</span><span class="p">,</span> <span class="n">PWMFSW0_C_MARK</span><span class="p">,</span>

	<span class="n">VI0_DATA0_VI0_B0_MARK</span><span class="p">,</span> <span class="n">HRTS1_B_MARK</span><span class="p">,</span> <span class="n">MT1_VCXO_MARK</span><span class="p">,</span>
	<span class="n">VI0_DATA1_VI0_B1_MARK</span><span class="p">,</span> <span class="n">HCTS1_B_MARK</span><span class="p">,</span> <span class="n">MT1_PWM_MARK</span><span class="p">,</span>
	<span class="n">VI0_DATA2_VI0_B2_MARK</span><span class="p">,</span> <span class="n">MMC1_D0_MARK</span><span class="p">,</span> <span class="n">VI0_DATA3_VI0_B3_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D1_MARK</span><span class="p">,</span> <span class="n">VI0_DATA4_VI0_B4_MARK</span><span class="p">,</span> <span class="n">MMC1_D2_MARK</span><span class="p">,</span>
	<span class="n">VI0_DATA5_VI0_B5_MARK</span><span class="p">,</span> <span class="n">MMC1_D3_MARK</span><span class="p">,</span> <span class="n">VI0_DATA6_VI0_B6_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D4_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_0_MARK</span><span class="p">,</span> <span class="n">VI0_DATA7_VI0_B7_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D5_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_1_MARK</span><span class="p">,</span> <span class="n">VI0_G0_MARK</span><span class="p">,</span> <span class="n">SSI_SCK78_C_MARK</span><span class="p">,</span>
	<span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_2_MARK</span><span class="p">,</span> <span class="n">VI0_G1_MARK</span><span class="p">,</span> <span class="n">SSI_WS78_C_MARK</span><span class="p">,</span>
	<span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_3_MARK</span><span class="p">,</span> <span class="n">VI0_G2_MARK</span><span class="p">,</span> <span class="n">ETH_TXD1_MARK</span><span class="p">,</span>
	<span class="n">MMC1_D6_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_4_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC0_MARK</span><span class="p">,</span> <span class="n">VI0_G3_MARK</span><span class="p">,</span>
	<span class="n">ETH_CRS_DV_MARK</span><span class="p">,</span> <span class="n">MMC1_D7_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_5_MARK</span><span class="p">,</span> <span class="n">TS_SDAT0_MARK</span><span class="p">,</span>
	<span class="n">VI0_G4_MARK</span><span class="p">,</span> <span class="n">ETH_TX_EN_MARK</span><span class="p">,</span> <span class="n">SD2_DAT0_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_6_MARK</span><span class="p">,</span>
	<span class="n">VI0_G5_MARK</span><span class="p">,</span> <span class="n">ETH_RX_ER_MARK</span><span class="p">,</span> <span class="n">SD2_DAT1_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_7_MARK</span><span class="p">,</span>
	<span class="n">VI0_G6_MARK</span><span class="p">,</span> <span class="n">ETH_RXD0_MARK</span><span class="p">,</span> <span class="n">SD2_DAT2_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_8_MARK</span><span class="p">,</span>
	<span class="n">VI0_G7_MARK</span><span class="p">,</span> <span class="n">ETH_RXD1_MARK</span><span class="p">,</span> <span class="n">SD2_DAT3_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_9_MARK</span><span class="p">,</span>

	<span class="n">VI0_R0_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA7_C_MARK</span><span class="p">,</span> <span class="n">SCK1_C_MARK</span><span class="p">,</span> <span class="n">DREQ1_B_MARK</span><span class="p">,</span>
	<span class="n">ARM_TRACEDATA_10_MARK</span><span class="p">,</span> <span class="n">DREQ0_C_MARK</span><span class="p">,</span> <span class="n">VI0_R1_MARK</span><span class="p">,</span> <span class="n">SSI_SDATA8_C_MARK</span><span class="p">,</span>
	<span class="n">DACK1_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_11_MARK</span><span class="p">,</span> <span class="n">DACK0_C_MARK</span><span class="p">,</span> <span class="n">DRACK0_C_MARK</span><span class="p">,</span>
	<span class="n">VI0_R2_MARK</span><span class="p">,</span> <span class="n">ETH_LINK_MARK</span><span class="p">,</span> <span class="n">SD2_CLK_B_MARK</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">,</span>
	<span class="n">ARM_TRACEDATA_12_MARK</span><span class="p">,</span> <span class="n">VI0_R3_MARK</span><span class="p">,</span> <span class="n">ETH_MAGIC_MARK</span><span class="p">,</span> <span class="n">SD2_CMD_B_MARK</span><span class="p">,</span>
	<span class="n">IRQ3_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_13_MARK</span><span class="p">,</span> <span class="n">VI0_R4_MARK</span><span class="p">,</span> <span class="n">ETH_REFCLK_MARK</span><span class="p">,</span>
	<span class="n">SD2_CD_B_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK1_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_14_MARK</span><span class="p">,</span> <span class="n">MT1_CLK_MARK</span><span class="p">,</span>
	<span class="n">TS_SCK0_MARK</span><span class="p">,</span> <span class="n">VI0_R5_MARK</span><span class="p">,</span> <span class="n">ETH_TXD0_MARK</span><span class="p">,</span> <span class="n">SD2_WP_B_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CS1_B_MARK</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_15_MARK</span><span class="p">,</span> <span class="n">MT1_D_MARK</span><span class="p">,</span> <span class="n">TS_SDEN0_MARK</span><span class="p">,</span>
	<span class="n">VI0_R6_MARK</span><span class="p">,</span> <span class="n">ETH_MDC_MARK</span><span class="p">,</span> <span class="n">DREQ2_C_MARK</span><span class="p">,</span> <span class="n">HSPI_TX1_B_MARK</span><span class="p">,</span>
	<span class="n">TRACECLK_MARK</span><span class="p">,</span> <span class="n">MT1_BEN_MARK</span><span class="p">,</span> <span class="n">PWMFSW0_D_MARK</span><span class="p">,</span> <span class="n">VI0_R7_MARK</span><span class="p">,</span>
	<span class="n">ETH_MDIO_MARK</span><span class="p">,</span> <span class="n">DACK2_C_MARK</span><span class="p">,</span> <span class="n">HSPI_RX1_B_MARK</span><span class="p">,</span> <span class="n">SCIF_CLK_D_MARK</span><span class="p">,</span>
	<span class="n">TRACECTL_MARK</span><span class="p">,</span> <span class="n">MT1_PEN_MARK</span><span class="p">,</span> <span class="n">VI1_CLK_MARK</span><span class="p">,</span> <span class="n">SIM_D_MARK</span><span class="p">,</span> <span class="n">SDA3_MARK</span><span class="p">,</span>
	<span class="n">VI1_HSYNC_MARK</span><span class="p">,</span> <span class="n">VI3_CLK_MARK</span><span class="p">,</span> <span class="n">SSI_SCK4_MARK</span><span class="p">,</span> <span class="n">GPS_SIGN_C_MARK</span><span class="p">,</span>
	<span class="n">PWMFSW0_E_MARK</span><span class="p">,</span> <span class="n">VI1_VSYNC_MARK</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT_C_MARK</span><span class="p">,</span> <span class="n">SSI_WS4_MARK</span><span class="p">,</span>
	<span class="n">SIM_CLK_MARK</span><span class="p">,</span> <span class="n">GPS_MAG_C_MARK</span><span class="p">,</span> <span class="n">SPV_TRST_MARK</span><span class="p">,</span> <span class="n">SCL3_MARK</span><span class="p">,</span>

	<span class="n">VI1_DATA0_VI1_B0_MARK</span><span class="p">,</span> <span class="n">SD2_DAT0_MARK</span><span class="p">,</span> <span class="n">SIM_RST_MARK</span><span class="p">,</span> <span class="n">SPV_TCK_MARK</span><span class="p">,</span>
	<span class="n">ADICLK_B_MARK</span><span class="p">,</span> <span class="n">VI1_DATA1_VI1_B1_MARK</span><span class="p">,</span> <span class="n">SD2_DAT1_MARK</span><span class="p">,</span> <span class="n">MT0_CLK_MARK</span><span class="p">,</span>
	<span class="n">SPV_TMS_MARK</span><span class="p">,</span> <span class="n">ADICS_B_SAMP_B_MARK</span><span class="p">,</span> <span class="n">VI1_DATA2_VI1_B2_MARK</span><span class="p">,</span>
	<span class="n">SD2_DAT2_MARK</span><span class="p">,</span> <span class="n">MT0_D_MARK</span><span class="p">,</span> <span class="n">SPVTDI_MARK</span><span class="p">,</span> <span class="n">ADIDATA_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_DATA3_VI1_B3_MARK</span><span class="p">,</span> <span class="n">SD2_DAT3_MARK</span><span class="p">,</span> <span class="n">MT0_BEN_MARK</span><span class="p">,</span> <span class="n">SPV_TDO_MARK</span><span class="p">,</span>
	<span class="n">ADICHS0_B_MARK</span><span class="p">,</span>	<span class="n">VI1_DATA4_VI1_B4_MARK</span><span class="p">,</span> <span class="n">SD2_CLK_MARK</span><span class="p">,</span> <span class="n">MT0_PEN_MARK</span><span class="p">,</span>
	<span class="n">SPA_TRST_MARK</span><span class="p">,</span> <span class="n">HSPI_CLK1_D_MARK</span><span class="p">,</span> <span class="n">ADICHS1_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_DATA5_VI1_B5_MARK</span><span class="p">,</span> <span class="n">SD2_CMD_MARK</span><span class="p">,</span> <span class="n">MT0_SYNC_MARK</span><span class="p">,</span> <span class="n">SPA_TCK_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CS1_D_MARK</span><span class="p">,</span> <span class="n">ADICHS2_B_MARK</span><span class="p">,</span> <span class="n">VI1_DATA6_VI1_B6_MARK</span><span class="p">,</span> <span class="n">SD2_CD_MARK</span><span class="p">,</span>
	<span class="n">MT0_VCXO_MARK</span><span class="p">,</span> <span class="n">SPA_TMS_MARK</span><span class="p">,</span> <span class="n">HSPI_TX1_D_MARK</span><span class="p">,</span> <span class="n">VI1_DATA7_VI1_B7_MARK</span><span class="p">,</span>
	<span class="n">SD2_WP_MARK</span><span class="p">,</span> <span class="n">MT0_PWM_MARK</span><span class="p">,</span> <span class="n">SPA_TDI_MARK</span><span class="p">,</span> <span class="n">HSPI_RX1_D_MARK</span><span class="p">,</span>
	<span class="n">VI1_G0_MARK</span><span class="p">,</span> <span class="n">VI3_DATA0_MARK</span><span class="p">,</span> <span class="n">DU1_DOTCLKOUT1_MARK</span><span class="p">,</span> <span class="n">TS_SCK1_MARK</span><span class="p">,</span>
	<span class="n">DREQ2_B_MARK</span><span class="p">,</span> <span class="n">TX2_MARK</span><span class="p">,</span>	<span class="n">SPA_TDO_MARK</span><span class="p">,</span> <span class="n">HCTS0_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_G1_MARK</span><span class="p">,</span> <span class="n">VI3_DATA1_MARK</span><span class="p">,</span> <span class="n">SSI_SCK1_MARK</span><span class="p">,</span> <span class="n">TS_SDEN1_MARK</span><span class="p">,</span>
	<span class="n">DACK2_B_MARK</span><span class="p">,</span> <span class="n">RX2_MARK</span><span class="p">,</span> <span class="n">HRTS0_B_MARK</span><span class="p">,</span>

	<span class="n">VI1_G2_MARK</span><span class="p">,</span> <span class="n">VI3_DATA2_MARK</span><span class="p">,</span> <span class="n">SSI_WS1_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span>
	<span class="n">SCK2_MARK</span><span class="p">,</span> <span class="n">HSCK0_B_MARK</span><span class="p">,</span> <span class="n">VI1_G3_MARK</span><span class="p">,</span> <span class="n">VI3_DATA3_MARK</span><span class="p">,</span>
	<span class="n">SSI_SCK2_MARK</span><span class="p">,</span> <span class="n">TS_SDAT1_MARK</span><span class="p">,</span> <span class="n">SCL1_C_MARK</span><span class="p">,</span> <span class="n">HTX0_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_G4_MARK</span><span class="p">,</span> <span class="n">VI3_DATA4_MARK</span><span class="p">,</span> <span class="n">SSI_WS2_MARK</span><span class="p">,</span> <span class="n">SDA1_C_MARK</span><span class="p">,</span>
	<span class="n">SIM_RST_B_MARK</span><span class="p">,</span> <span class="n">HRX0_B_MARK</span><span class="p">,</span> <span class="n">VI1_G5_MARK</span><span class="p">,</span> <span class="n">VI3_DATA5_MARK</span><span class="p">,</span>
	<span class="n">GPS_CLK_MARK</span><span class="p">,</span> <span class="n">FSE_MARK</span><span class="p">,</span> <span class="n">TX4_B_MARK</span><span class="p">,</span> <span class="n">SIM_D_B_MARK</span><span class="p">,</span>
	<span class="n">VI1_G6_MARK</span><span class="p">,</span> <span class="n">VI3_DATA6_MARK</span><span class="p">,</span> <span class="n">GPS_SIGN_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span>
	<span class="n">RX4_B_MARK</span><span class="p">,</span> <span class="n">SIM_CLK_B_MARK</span><span class="p">,</span> <span class="n">VI1_G7_MARK</span><span class="p">,</span> <span class="n">VI3_DATA7_MARK</span><span class="p">,</span>
	<span class="n">GPS_MAG_MARK</span><span class="p">,</span> <span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">SCK4_B_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_DATA_GP_ALL</span><span class="p">(),</span> <span class="cm">/* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AVS1_MARK</span><span class="p">,</span> <span class="n">FN_AVS1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AVS1_MARK</span><span class="p">,</span> <span class="n">FN_AVS1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_MARK</span><span class="p">,</span> <span class="n">FN_A17</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_MARK</span><span class="p">,</span> <span class="n">FN_A18</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span> <span class="n">FN_A19</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">PENC2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">SCK0</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">PWM1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">PWMFSW0</span><span class="p">,</span> <span class="n">SEL_PWMFSW_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">SCIF_CLK</span><span class="p">,</span> <span class="n">SEL_SCIF_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_2_0</span><span class="p">,</span> <span class="n">TCLK0_C</span><span class="p">,</span> <span class="n">SEL_TMU0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">BS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">SD1_DAT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">MMC0_D2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">FD2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">ATADIR0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">SDSELF</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">HCTS1</span><span class="p">,</span> <span class="n">SEL_HSCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_5_3</span><span class="p">,</span> <span class="n">TX4_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">A0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">SD1_DAT3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">MMC0_D3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_7_6</span><span class="p">,</span> <span class="n">FD3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">A20</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">TX5_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_9_8</span><span class="p">,</span> <span class="n">HSPI_TX2_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">A21</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">SCK5_D</span><span class="p">,</span> <span class="n">SEL_SCIF5_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_11_10</span><span class="p">,</span> <span class="n">HSPI_CLK2_B</span><span class="p">,</span> <span class="n">SEL_HSPI2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">A22</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">RX5_D</span><span class="p">,</span> <span class="n">SEL_SCIF5_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">HSPI_RX2_B</span><span class="p">,</span> <span class="n">SEL_HSPI2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_13_12</span><span class="p">,</span> <span class="n">VI1_R0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">A23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">FCLE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">HSPI_CLK2</span><span class="p">,</span> <span class="n">SEL_HSPI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_15_14</span><span class="p">,</span> <span class="n">VI1_R1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">A24</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">SD1_CD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">MMC0_D4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">FD4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">HSPI_CS2</span><span class="p">,</span> <span class="n">SEL_HSPI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">VI1_R2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_18_16</span><span class="p">,</span> <span class="n">SSI_WS78_B</span><span class="p">,</span> <span class="n">SEL_SSI7_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">A25</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">SD1_WP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">MMC0_D5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">FD5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">HSPI_RX2</span><span class="p">,</span> <span class="n">SEL_HSPI2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">VI1_R3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">TX5_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">SSI_SDATA7_B</span><span class="p">,</span> <span class="n">SEL_SSI7_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_22_19</span><span class="p">,</span> <span class="n">CTS0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_24_23</span><span class="p">,</span> <span class="n">CLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_24_23</span><span class="p">,</span> <span class="n">TX3C_IRDA_TX_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_24_23</span><span class="p">,</span> <span class="n">PWM0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_25</span><span class="p">,</span> <span class="n">CS0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_25</span><span class="p">,</span> <span class="n">HSPI_CS2_B</span><span class="p">,</span> <span class="n">SEL_HSPI2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">CS1_A26</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">HSPI_TX2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_27_26</span><span class="p">,</span> <span class="n">SDSELF_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">RD_WR</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">FWE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">ATAG0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">VI1_R7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">HRTS1</span><span class="p">,</span> <span class="n">SEL_HSCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP0_30_28</span><span class="p">,</span> <span class="n">RX4_C</span><span class="p">,</span> <span class="n">SEL_SCIF4_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">EX_CS0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">RX3_C_IRDA_RX_C</span><span class="p">,</span> <span class="n">SEL_SCIF3_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">MMC0_D6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_1_0</span><span class="p">,</span> <span class="n">FD6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">EX_CS1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">MMC0_D7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_3_2</span><span class="p">,</span> <span class="n">FD7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_6_4</span><span class="p">,</span> <span class="n">EX_CS2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_6_4</span><span class="p">,</span> <span class="n">SD1_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_6_4</span><span class="p">,</span> <span class="n">MMC0_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_6_4</span><span class="p">,</span> <span class="n">FALE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_6_4</span><span class="p">,</span> <span class="n">ATACS00</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">EX_CS3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">SD1_CMD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">MMC0_CMD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">FRE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">ATACS10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">VI1_R4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">RX5_B</span><span class="p">,</span> <span class="n">SEL_SCIF5_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">HSCK1</span><span class="p">,</span> <span class="n">SEL_HSCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">SSI_SDATA8_B</span><span class="p">,</span> <span class="n">SEL_SSI8_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">RTS0_B_TANS_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_10_7</span><span class="p">,</span> <span class="n">SSI_SDATA9</span><span class="p">,</span> <span class="n">SEL_SSI9_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">EX_CS4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">SD1_DAT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">MMC0_D0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">FD0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">ATARD0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">VI1_R5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">SCK5_B</span><span class="p">,</span> <span class="n">SEL_SCIF5_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">HTX1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">TX2_E</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">TX0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_14_11</span><span class="p">,</span> <span class="n">SSI_SCK9</span><span class="p">,</span> <span class="n">SEL_SSI9_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">EX_CS5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">SD1_DAT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">MMC0_D1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">FD1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">ATAWR0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">VI1_R6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">HRX1</span><span class="p">,</span> <span class="n">SEL_HSCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">RX2_E</span><span class="p">,</span> <span class="n">SEL_SCIF2_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">RX0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_18_15</span><span class="p">,</span> <span class="n">SSI_WS9</span><span class="p">,</span> <span class="n">SEL_SSI9_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_20_19</span><span class="p">,</span> <span class="n">MLB_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_20_19</span><span class="p">,</span> <span class="n">PWM2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_20_19</span><span class="p">,</span> <span class="n">SCK4</span><span class="p">,</span> <span class="n">SEL_SCIF4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_22_21</span><span class="p">,</span> <span class="n">MLB_SIG</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_22_21</span><span class="p">,</span> <span class="n">PWM3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_22_21</span><span class="p">,</span> <span class="n">TX4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_24_23</span><span class="p">,</span> <span class="n">MLB_DAT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_24_23</span><span class="p">,</span> <span class="n">PWM4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_24_23</span><span class="p">,</span> <span class="n">RX4</span><span class="p">,</span> <span class="n">SEL_SCIF4_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">HTX0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">TX1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">SDATA</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CTS0_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">SUB_TCK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CC5_STATE2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CC5_STATE10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CC5_STATE18</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CC5_STATE26</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP1_28_25</span><span class="p">,</span> <span class="n">CC5_STATE34</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">HRX0</span><span class="p">,</span> <span class="n">SEL_HSCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">RX1</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">SCKZ</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">RTS0_C_TANS_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">SUB_TDI</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">CC5_STATE3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">CC5_STATE11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">CC5_STATE19</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">CC5_STATE27</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_3_0</span><span class="p">,</span> <span class="n">CC5_STATE35</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">HSCK0</span><span class="p">,</span> <span class="n">SEL_HSCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">SCK1</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">MTS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">PWM5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">SCK0_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">SSI_SDATA9_B</span><span class="p">,</span> <span class="n">SEL_SSI9_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">SUB_TDO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">CC5_STATE0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">CC5_STATE8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">CC5_STATE16</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">CC5_STATE24</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_7_4</span><span class="p">,</span> <span class="n">CC5_STATE32</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">HCTS0</span><span class="p">,</span> <span class="n">SEL_HSCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">CTS1</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">STM</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">PWM0_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">RX0_C</span><span class="p">,</span> <span class="n">SEL_SCIF0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">SCIF_CLK_C</span><span class="p">,</span> <span class="n">SEL_SCIF_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">SUB_TRST</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">TCLK1_B</span><span class="p">,</span> <span class="n">SEL_TMU1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_11_8</span><span class="p">,</span> <span class="n">CC5_OSCOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">HRTS0</span><span class="p">,</span> <span class="n">SEL_HSCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">RTS1_TANS</span><span class="p">,</span> <span class="n">SEL_SCIF1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">MDATA</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">TX0_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">SUB_TMS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">CC5_STATE1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">CC5_STATE9</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">CC5_STATE17</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">CC5_STATE25</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_15_12</span><span class="p">,</span> <span class="n">CC5_STATE33</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">DU0_DR0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">LCDOUT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">DREQ0</span><span class="p">,</span> <span class="n">SEL_EXBUS0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">GPS_CLK_B</span><span class="p">,</span> <span class="n">SEL_GPS_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">AUDATA0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_18_16</span><span class="p">,</span> <span class="n">TX5_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">DU0_DR1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">LCDOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">DACK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">DRACK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">GPS_SIGN_B</span><span class="p">,</span> <span class="n">SEL_GPS_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">AUDATA1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_21_19</span><span class="p">,</span> <span class="n">RX5_C</span><span class="p">,</span> <span class="n">SEL_SCIF5_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_22</span><span class="p">,</span> <span class="n">DU0_DR2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_22</span><span class="p">,</span> <span class="n">LCDOUT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_23</span><span class="p">,</span> <span class="n">DU0_DR3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_23</span><span class="p">,</span> <span class="n">LCDOUT3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_24</span><span class="p">,</span> <span class="n">DU0_DR4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_24</span><span class="p">,</span> <span class="n">LCDOUT4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_25</span><span class="p">,</span> <span class="n">DU0_DR5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_25</span><span class="p">,</span> <span class="n">LCDOUT5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_26</span><span class="p">,</span> <span class="n">DU0_DR6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_26</span><span class="p">,</span> <span class="n">LCDOUT6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_27</span><span class="p">,</span> <span class="n">DU0_DR7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_27</span><span class="p">,</span> <span class="n">LCDOUT7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">DU0_DG0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">LCDOUT8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">DREQ1</span><span class="p">,</span> <span class="n">SEL_EXBUS1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">SCL2</span><span class="p">,</span> <span class="n">SEL_I2C2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP2_30_28</span><span class="p">,</span> <span class="n">AUDATA2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_2_0</span><span class="p">,</span> <span class="n">DU0_DG1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_2_0</span><span class="p">,</span> <span class="n">LCDOUT9</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_2_0</span><span class="p">,</span> <span class="n">DACK1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_2_0</span><span class="p">,</span> <span class="n">SDA2</span><span class="p">,</span> <span class="n">SEL_I2C2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_2_0</span><span class="p">,</span> <span class="n">AUDATA3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_3</span><span class="p">,</span> <span class="n">DU0_DG2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_3</span><span class="p">,</span> <span class="n">LCDOUT10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_4</span><span class="p">,</span> <span class="n">DU0_DG3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_4</span><span class="p">,</span> <span class="n">LCDOUT11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_5</span><span class="p">,</span> <span class="n">DU0_DG4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_5</span><span class="p">,</span> <span class="n">LCDOUT12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_6</span><span class="p">,</span> <span class="n">DU0_DG5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_6</span><span class="p">,</span> <span class="n">LCDOUT13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_7</span><span class="p">,</span> <span class="n">DU0_DG6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_7</span><span class="p">,</span> <span class="n">LCDOUT14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_8</span><span class="p">,</span> <span class="n">DU0_DG7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_8</span><span class="p">,</span> <span class="n">LCDOUT15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">DU0_DB0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">LCDOUT16</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">EX_WAIT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">SCL1</span><span class="p">,</span> <span class="n">SEL_I2C1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">TCLK1</span><span class="p">,</span> <span class="n">SEL_TMU1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_11_9</span><span class="p">,</span> <span class="n">AUDATA4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">DU0_DB1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">LCDOUT17</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">EX_WAIT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">SDA1</span><span class="p">,</span> <span class="n">SEL_I2C1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">GPS_MAG_B</span><span class="p">,</span> <span class="n">SEL_GPS_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">AUDATA5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_14_12</span><span class="p">,</span> <span class="n">SCK5_C</span><span class="p">,</span> <span class="n">SEL_SCIF5_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_15</span><span class="p">,</span> <span class="n">DU0_DB2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_15</span><span class="p">,</span> <span class="n">LCDOUT18</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_16</span><span class="p">,</span> <span class="n">DU0_DB3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_16</span><span class="p">,</span> <span class="n">LCDOUT19</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_17</span><span class="p">,</span> <span class="n">DU0_DB4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_17</span><span class="p">,</span> <span class="n">LCDOUT20</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_18</span><span class="p">,</span> <span class="n">DU0_DB5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_18</span><span class="p">,</span> <span class="n">LCDOUT21</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_19</span><span class="p">,</span> <span class="n">DU0_DB6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_19</span><span class="p">,</span> <span class="n">LCDOUT22</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_20</span><span class="p">,</span> <span class="n">DU0_DB7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_20</span><span class="p">,</span> <span class="n">LCDOUT23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_22_21</span><span class="p">,</span> <span class="n">DU0_DOTCLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_22_21</span><span class="p">,</span> <span class="n">QSTVA_QVS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_22_21</span><span class="p">,</span> <span class="n">TX3_D_IRDA_TX_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_22_21</span><span class="p">,</span> <span class="n">SCL3_B</span><span class="p">,</span> <span class="n">SEL_I2C3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_23</span><span class="p">,</span> <span class="n">DU0_DOTCLKOUT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_23</span><span class="p">,</span> <span class="n">QCLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">DU0_DOTCLKOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">QSTVB_QVE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">RX3_D_IRDA_RX_D</span><span class="p">,</span> <span class="n">SEL_SCIF3_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">SDA3_B</span><span class="p">,</span> <span class="n">SEL_I2C3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">SDA2_C</span><span class="p">,</span> <span class="n">SEL_I2C2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">DACK0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_26_24</span><span class="p">,</span> <span class="n">DRACK0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_27</span><span class="p">,</span> <span class="n">DU0_EXHSYNC_DU0_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_27</span><span class="p">,</span> <span class="n">QSTH_QHS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_28</span><span class="p">,</span> <span class="n">DU0_EXVSYNC_DU0_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_28</span><span class="p">,</span> <span class="n">QSTB_QHE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">DU0_EXODDF_DU0_ODDF_DISP_CDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">QCPV_QDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">CAN1_TX</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">TX2_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">SCL2_C</span><span class="p">,</span> <span class="n">SEL_I2C2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP3_31_29</span><span class="p">,</span> <span class="n">REMOCON</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_1_0</span><span class="p">,</span> <span class="n">DU0_DISP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_1_0</span><span class="p">,</span> <span class="n">QPOLA</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_1_0</span><span class="p">,</span> <span class="n">CAN_CLK_C</span><span class="p">,</span> <span class="n">SEL_CANCLK_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_1_0</span><span class="p">,</span> <span class="n">SCK2_C</span><span class="p">,</span> <span class="n">SEL_SCIF2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">DU0_CDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">QPOLB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">CAN1_RX</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">RX2_C</span><span class="p">,</span> <span class="n">SEL_SCIF2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">DREQ0_B</span><span class="p">,</span> <span class="n">SEL_EXBUS0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">SSI_SCK78_B</span><span class="p">,</span> <span class="n">SEL_SSI7_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_4_2</span><span class="p">,</span> <span class="n">SCK0_B</span><span class="p">,</span> <span class="n">SEL_SCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">DU1_DR0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">VI2_DATA0_VI2_B0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">PWM6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">SD3_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">TX3_E_IRDA_TX_E</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">AUDCK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_7_5</span><span class="p">,</span> <span class="n">PWMFSW0_B</span><span class="p">,</span> <span class="n">SEL_PWMFSW_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">DU1_DR1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">VI2_DATA1_VI2_B1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">PWM0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">SD3_CMD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">RX3_E_IRDA_RX_E</span><span class="p">,</span> <span class="n">SEL_SCIF3_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">AUDSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_10_8</span><span class="p">,</span> <span class="n">CTS0_D</span><span class="p">,</span> <span class="n">SEL_SCIF0_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_11</span><span class="p">,</span> <span class="n">DU1_DR2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_11</span><span class="p">,</span> <span class="n">VI2_G0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_12</span><span class="p">,</span> <span class="n">DU1_DR3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_12</span><span class="p">,</span> <span class="n">VI2_G1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_13</span><span class="p">,</span> <span class="n">DU1_DR4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_13</span><span class="p">,</span> <span class="n">VI2_G2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_14</span><span class="p">,</span> <span class="n">DU1_DR5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_14</span><span class="p">,</span> <span class="n">VI2_G3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_15</span><span class="p">,</span> <span class="n">DU1_DR6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_15</span><span class="p">,</span> <span class="n">VI2_G4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_16</span><span class="p">,</span> <span class="n">DU1_DR7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_16</span><span class="p">,</span> <span class="n">VI2_G5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">DU1_DG0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">VI2_DATA2_VI2_B2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">SCL1_B</span><span class="p">,</span> <span class="n">SEL_I2C1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">SD3_DAT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">SCK3_E</span><span class="p">,</span> <span class="n">SEL_SCIF3_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">AUDATA6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_19_17</span><span class="p">,</span> <span class="n">TX0_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">DU1_DG1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">VI2_DATA3_VI2_B3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">SDA1_B</span><span class="p">,</span> <span class="n">SEL_I2C1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">SD3_DAT3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">SCK5</span><span class="p">,</span> <span class="n">SEL_SCIF5_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">AUDATA7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_22_20</span><span class="p">,</span> <span class="n">RX0_D</span><span class="p">,</span> <span class="n">SEL_SCIF0_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_23</span><span class="p">,</span> <span class="n">DU1_DG2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_23</span><span class="p">,</span> <span class="n">VI2_G6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_24</span><span class="p">,</span> <span class="n">DU1_DG3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_24</span><span class="p">,</span> <span class="n">VI2_G7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_25</span><span class="p">,</span> <span class="n">DU1_DG4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_25</span><span class="p">,</span> <span class="n">VI2_R0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_26</span><span class="p">,</span> <span class="n">DU1_DG5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_26</span><span class="p">,</span> <span class="n">VI2_R1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_27</span><span class="p">,</span> <span class="n">DU1_DG6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_27</span><span class="p">,</span> <span class="n">VI2_R2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_28</span><span class="p">,</span> <span class="n">DU1_DG7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_28</span><span class="p">,</span> <span class="n">VI2_R3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">DU1_DB0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">VI2_DATA4_VI2_B4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">SCL2_B</span><span class="p">,</span> <span class="n">SEL_I2C2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">SD3_DAT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">TX5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP4_31_29</span><span class="p">,</span> <span class="n">SCK0_D</span><span class="p">,</span> <span class="n">SEL_SCIF0_3</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">DU1_DB1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">VI2_DATA5_VI2_B5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">SDA2_B</span><span class="p">,</span> <span class="n">SEL_I2C2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">SD3_DAT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">RX5</span><span class="p">,</span> <span class="n">SEL_SCIF5_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_2_0</span><span class="p">,</span> <span class="n">RTS0_D_TANS_D</span><span class="p">,</span> <span class="n">SEL_SCIF0_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_3</span><span class="p">,</span> <span class="n">DU1_DB2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_3</span><span class="p">,</span> <span class="n">VI2_R4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_4</span><span class="p">,</span> <span class="n">DU1_DB3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_4</span><span class="p">,</span> <span class="n">VI2_R5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_5</span><span class="p">,</span> <span class="n">DU1_DB4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_5</span><span class="p">,</span> <span class="n">VI2_R6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_6</span><span class="p">,</span> <span class="n">DU1_DB5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_6</span><span class="p">,</span> <span class="n">VI2_R7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_7</span><span class="p">,</span> <span class="n">DU1_DB6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_7</span><span class="p">,</span> <span class="n">SCL2_D</span><span class="p">,</span> <span class="n">SEL_I2C2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_8</span><span class="p">,</span> <span class="n">DU1_DB7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_8</span><span class="p">,</span> <span class="n">SDA2_D</span><span class="p">,</span> <span class="n">SEL_I2C2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_10_9</span><span class="p">,</span> <span class="n">DU1_DOTCLKIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_10_9</span><span class="p">,</span> <span class="n">VI2_CLKENB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_10_9</span><span class="p">,</span> <span class="n">HSPI_CS1</span><span class="p">,</span> <span class="n">SEL_HSPI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_10_9</span><span class="p">,</span> <span class="n">SCL1_D</span><span class="p">,</span> <span class="n">SEL_I2C1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_12_11</span><span class="p">,</span> <span class="n">DU1_DOTCLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_12_11</span><span class="p">,</span> <span class="n">VI2_FIELD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_12_11</span><span class="p">,</span> <span class="n">SDA1_D</span><span class="p">,</span> <span class="n">SEL_I2C1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_14_13</span><span class="p">,</span> <span class="n">DU1_EXHSYNC_DU1_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_14_13</span><span class="p">,</span> <span class="n">VI2_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_14_13</span><span class="p">,</span> <span class="n">VI3_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_16_15</span><span class="p">,</span> <span class="n">DU1_EXVSYNC_DU1_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_16_15</span><span class="p">,</span> <span class="n">VI2_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_16_15</span><span class="p">,</span> <span class="n">VI3_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">DU1_EXODDF_DU1_ODDF_DISP_CDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">VI2_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">TX3_B_IRDA_TX_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">SD3_CD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">HSPI_TX1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">VI1_CLKENB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">VI3_CLKENB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">AUDIO_CLKC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">TX2_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">SPEEDIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_20_17</span><span class="p">,</span> <span class="n">GPS_SIGN_D</span><span class="p">,</span> <span class="n">SEL_GPS_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">DU1_DISP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">VI2_DATA6_VI2_B6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">TCLK0</span><span class="p">,</span> <span class="n">SEL_TMU0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">QSTVA_B_QVS_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">HSPI_CLK1</span><span class="p">,</span> <span class="n">SEL_HSPI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">SCK2_D</span><span class="p">,</span> <span class="n">SEL_SCIF2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_23_21</span><span class="p">,</span> <span class="n">GPS_MAG_D</span><span class="p">,</span> <span class="n">SEL_GPS_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">DU1_CDE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">VI2_DATA7_VI2_B7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">RX3_B_IRDA_RX_B</span><span class="p">,</span> <span class="n">SEL_SCIF3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">SD3_WP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">HSPI_RX1</span><span class="p">,</span> <span class="n">SEL_HSPI1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">VI1_FIELD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">VI3_FIELD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">RX2_D</span><span class="p">,</span> <span class="n">SEL_SCIF2_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">GPS_CLK_C</span><span class="p">,</span> <span class="n">SEL_GPS_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP5_27_24</span><span class="p">,</span> <span class="n">GPS_CLK_D</span><span class="p">,</span> <span class="n">SEL_GPS_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_28</span><span class="p">,</span> <span class="n">AUDIO_CLKA</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_28</span><span class="p">,</span> <span class="n">CAN_TXCLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_30_29</span><span class="p">,</span> <span class="n">AUDIO_CLKB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_30_29</span><span class="p">,</span> <span class="n">USB_OVC2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_30_29</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP5_30_29</span><span class="p">,</span> <span class="n">MOUT0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_1_0</span><span class="p">,</span> <span class="n">SSI_SCK0129</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_1_0</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_1_0</span><span class="p">,</span> <span class="n">MOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_3_2</span><span class="p">,</span> <span class="n">SSI_WS0129</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_3_2</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_3_2</span><span class="p">,</span> <span class="n">MOUT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_5_4</span><span class="p">,</span> <span class="n">SSI_SDATA0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_5_4</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_5_4</span><span class="p">,</span> <span class="n">MOUT5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">SSI_SDATA1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_7_6</span><span class="p">,</span> <span class="n">MOUT6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_8</span><span class="p">,</span> <span class="n">SSI_SDATA2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_8</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_11_9</span><span class="p">,</span> <span class="n">SSI_SCK34</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_11_9</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_11_9</span><span class="p">,</span> <span class="n">CAN0_TX_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_11_9</span><span class="p">,</span> <span class="n">IERX</span><span class="p">,</span> <span class="n">SEL_IE_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_11_9</span><span class="p">,</span> <span class="n">SSI_SCK9_C</span><span class="p">,</span> <span class="n">SEL_SSI9_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_14_12</span><span class="p">,</span> <span class="n">SSI_WS34</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_14_12</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_14_12</span><span class="p">,</span> <span class="n">CAN0_RX_B</span><span class="p">,</span> <span class="n">SEL_CAN0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_14_12</span><span class="p">,</span> <span class="n">IETX</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_14_12</span><span class="p">,</span> <span class="n">SSI_WS9_C</span><span class="p">,</span> <span class="n">SEL_SSI9_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">SSI_SDATA3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">PWM0_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">CAN_CLK_B</span><span class="p">,</span> <span class="n">SEL_CANCLK_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">IECLK</span><span class="p">,</span> <span class="n">SEL_IE_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">SCIF_CLK_B</span><span class="p">,</span> <span class="n">SEL_SCIF_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_17_15</span><span class="p">,</span> <span class="n">TCLK0_B</span><span class="p">,</span> <span class="n">SEL_TMU0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_19_18</span><span class="p">,</span> <span class="n">SSI_SDATA4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_19_18</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT9</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_19_18</span><span class="p">,</span> <span class="n">SSI_SDATA9_C</span><span class="p">,</span> <span class="n">SEL_SSI9_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_22_20</span><span class="p">,</span> <span class="n">SSI_SCK5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_22_20</span><span class="p">,</span> <span class="n">ADICLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_22_20</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_22_20</span><span class="p">,</span> <span class="n">SCK3</span><span class="p">,</span> <span class="n">SEL_SCIF3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_22_20</span><span class="p">,</span> <span class="n">TCLK0_D</span><span class="p">,</span> <span class="n">SEL_TMU0_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_24_23</span><span class="p">,</span> <span class="n">SSI_WS5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_24_23</span><span class="p">,</span> <span class="n">ADICS_SAMP</span><span class="p">,</span> <span class="n">SEL_ADI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_24_23</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_24_23</span><span class="p">,</span> <span class="n">TX3_IRDA_TX</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_26_25</span><span class="p">,</span> <span class="n">SSI_SDATA5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_26_25</span><span class="p">,</span> <span class="n">ADIDATA</span><span class="p">,</span> <span class="n">SEL_ADI_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_26_25</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_26_25</span><span class="p">,</span> <span class="n">RX3_IRDA_RX</span><span class="p">,</span> <span class="n">SEL_SCIF3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_30_29</span><span class="p">,</span> <span class="n">SSI_SCK6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_30_29</span><span class="p">,</span> <span class="n">ADICHS0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP6_30_29</span><span class="p">,</span> <span class="n">CAN0_TX</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP6_30_29</span><span class="p">,</span> <span class="n">IERX_B</span><span class="p">,</span> <span class="n">SEL_IE_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_1_0</span><span class="p">,</span> <span class="n">SSI_WS6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_1_0</span><span class="p">,</span> <span class="n">ADICHS1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_1_0</span><span class="p">,</span> <span class="n">CAN0_RX</span><span class="p">,</span> <span class="n">SEL_CAN0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_1_0</span><span class="p">,</span> <span class="n">IETX_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_3_2</span><span class="p">,</span> <span class="n">SSI_SDATA6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_3_2</span><span class="p">,</span> <span class="n">ADICHS2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_3_2</span><span class="p">,</span> <span class="n">CAN_CLK</span><span class="p">,</span> <span class="n">SEL_CANCLK_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_3_2</span><span class="p">,</span> <span class="n">IECLK_B</span><span class="p">,</span> <span class="n">SEL_IE_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_6_4</span><span class="p">,</span> <span class="n">SSI_SCK78</span><span class="p">,</span> <span class="n">SEL_SSI7_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_6_4</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_6_4</span><span class="p">,</span> <span class="n">IRQ0_B</span><span class="p">,</span> <span class="n">SEL_INT0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_6_4</span><span class="p">,</span> <span class="n">SSI_SCK9_B</span><span class="p">,</span> <span class="n">SEL_SSI9_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_6_4</span><span class="p">,</span> <span class="n">HSPI_CLK1_C</span><span class="p">,</span> <span class="n">SEL_HSPI1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_9_7</span><span class="p">,</span> <span class="n">SSI_WS78</span><span class="p">,</span> <span class="n">SEL_SSI7_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_9_7</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_9_7</span><span class="p">,</span> <span class="n">IRQ1_B</span><span class="p">,</span> <span class="n">SEL_INT1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_9_7</span><span class="p">,</span> <span class="n">SSI_WS9_B</span><span class="p">,</span> <span class="n">SEL_SSI9_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_9_7</span><span class="p">,</span> <span class="n">HSPI_CS1_C</span><span class="p">,</span> <span class="n">SEL_HSPI1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_12_10</span><span class="p">,</span> <span class="n">SSI_SDATA7</span><span class="p">,</span> <span class="n">SEL_SSI7_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_12_10</span><span class="p">,</span> <span class="n">CAN_DEBUGOUT15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_12_10</span><span class="p">,</span> <span class="n">IRQ2_B</span><span class="p">,</span> <span class="n">SEL_INT2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_12_10</span><span class="p">,</span> <span class="n">TCLK1_C</span><span class="p">,</span> <span class="n">SEL_TMU1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_12_10</span><span class="p">,</span> <span class="n">HSPI_TX1_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_13</span><span class="p">,</span> <span class="n">SSI_SDATA8</span><span class="p">,</span> <span class="n">SEL_SSI8_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_14_13</span><span class="p">,</span> <span class="n">VSP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_13</span><span class="p">,</span> <span class="n">IRQ3_B</span><span class="p">,</span> <span class="n">SEL_INT3_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_14_13</span><span class="p">,</span> <span class="n">HSPI_RX1_C</span><span class="p">,</span> <span class="n">SEL_HSPI1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_16_15</span><span class="p">,</span> <span class="n">SD0_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_16_15</span><span class="p">,</span> <span class="n">ATACS01</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_16_15</span><span class="p">,</span> <span class="n">SCK1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_18_17</span><span class="p">,</span> <span class="n">SD0_CMD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_18_17</span><span class="p">,</span> <span class="n">ATACS11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_18_17</span><span class="p">,</span> <span class="n">TX1_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_18_17</span><span class="p">,</span> <span class="n">CC5_TDO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_20_19</span><span class="p">,</span> <span class="n">SD0_DAT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_20_19</span><span class="p">,</span> <span class="n">ATADIR1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_20_19</span><span class="p">,</span> <span class="n">RX1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_20_19</span><span class="p">,</span> <span class="n">CC5_TRST</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_22_21</span><span class="p">,</span> <span class="n">SD0_DAT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_22_21</span><span class="p">,</span> <span class="n">ATAG1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_22_21</span><span class="p">,</span> <span class="n">SCK2_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_22_21</span><span class="p">,</span> <span class="n">CC5_TMS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_24_23</span><span class="p">,</span> <span class="n">SD0_DAT2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_24_23</span><span class="p">,</span> <span class="n">ATARD1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_24_23</span><span class="p">,</span> <span class="n">TX2_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_24_23</span><span class="p">,</span> <span class="n">CC5_TCK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_26_25</span><span class="p">,</span> <span class="n">SD0_DAT3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_26_25</span><span class="p">,</span> <span class="n">ATAWR1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_26_25</span><span class="p">,</span> <span class="n">RX2_B</span><span class="p">,</span> <span class="n">SEL_SCIF2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_26_25</span><span class="p">,</span> <span class="n">CC5_TDI</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">SD0_CD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">DREQ2</span><span class="p">,</span> <span class="n">SEL_EXBUS2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_28_27</span><span class="p">,</span> <span class="n">RTS1_B_TANS_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_30_29</span><span class="p">,</span> <span class="n">SD0_WP</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP7_30_29</span><span class="p">,</span> <span class="n">DACK2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP7_30_29</span><span class="p">,</span> <span class="n">CTS1_B</span><span class="p">,</span> <span class="n">SEL_SCIF1_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">HSPI_CLK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CTS0</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">USB_OVC0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">AD_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CC5_STATE4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CC5_STATE12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CC5_STATE20</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CC5_STATE28</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_3_0</span><span class="p">,</span> <span class="n">CC5_STATE36</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">HSPI_CS0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">RTS0_TANS</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">USB_OVC1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">AD_DI</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">CC5_STATE5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">CC5_STATE13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">CC5_STATE21</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">CC5_STATE29</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_7_4</span><span class="p">,</span> <span class="n">CC5_STATE37</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">HSPI_TX0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">TX0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CAN_DEBUG_HW_TRIGGER</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">AD_DO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CC5_STATE6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CC5_STATE14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CC5_STATE22</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CC5_STATE30</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_11_8</span><span class="p">,</span> <span class="n">CC5_STATE38</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">HSPI_RX0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">RX0</span><span class="p">,</span> <span class="n">SEL_SCIF0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CAN_STEP0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">AD_NCS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CC5_STATE7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CC5_STATE15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CC5_STATE23</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CC5_STATE31</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_15_12</span><span class="p">,</span> <span class="n">CC5_STATE39</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">FMCLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">RDS_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_17_16</span><span class="p">,</span> <span class="n">PCMOE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_18</span><span class="p">,</span> <span class="n">BPFCLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_18</span><span class="p">,</span> <span class="n">PCMWE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_19</span><span class="p">,</span> <span class="n">FMIN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_19</span><span class="p">,</span> <span class="n">RDS_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_20</span><span class="p">,</span> <span class="n">VI0_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_20</span><span class="p">,</span> <span class="n">MMC1_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_22_21</span><span class="p">,</span> <span class="n">VI0_CLKENB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_22_21</span><span class="p">,</span> <span class="n">TX1_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_22_21</span><span class="p">,</span> <span class="n">HTX1_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_22_21</span><span class="p">,</span> <span class="n">MT1_SYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_24_23</span><span class="p">,</span> <span class="n">VI0_FIELD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_24_23</span><span class="p">,</span> <span class="n">RX1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_24_23</span><span class="p">,</span> <span class="n">HRX1_B</span><span class="p">,</span> <span class="n">SEL_HSCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">VI0_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">VI0_DATA0_B_VI0_B0_B</span><span class="p">,</span> <span class="n">SEL_VI0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">CTS1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">TX4_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">MMC1_CMD</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_27_25</span><span class="p">,</span> <span class="n">HSCK1_B</span><span class="p">,</span> <span class="n">SEL_HSCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP8_30_28</span><span class="p">,</span> <span class="n">VI0_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_30_28</span><span class="p">,</span> <span class="n">VI0_DATA1_B_VI0_B1_B</span><span class="p">,</span> <span class="n">SEL_VI0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_30_28</span><span class="p">,</span> <span class="n">RTS1_C_TANS_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_30_28</span><span class="p">,</span> <span class="n">RX4_D</span><span class="p">,</span> <span class="n">SEL_SCIF4_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP8_30_28</span><span class="p">,</span> <span class="n">PWMFSW0_C</span><span class="p">,</span> <span class="n">SEL_PWMFSW_2</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">VI0_DATA0_VI0_B0</span><span class="p">,</span> <span class="n">SEL_VI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">HRTS1_B</span><span class="p">,</span> <span class="n">SEL_HSCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_1_0</span><span class="p">,</span> <span class="n">MT1_VCXO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">VI0_DATA1_VI0_B1</span><span class="p">,</span> <span class="n">SEL_VI0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">HCTS1_B</span><span class="p">,</span> <span class="n">SEL_HSCIF1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_3_2</span><span class="p">,</span> <span class="n">MT1_PWM</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_4</span><span class="p">,</span> <span class="n">VI0_DATA2_VI0_B2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_4</span><span class="p">,</span> <span class="n">MMC1_D0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_5</span><span class="p">,</span> <span class="n">VI0_DATA3_VI0_B3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_5</span><span class="p">,</span> <span class="n">MMC1_D1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_6</span><span class="p">,</span> <span class="n">VI0_DATA4_VI0_B4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_6</span><span class="p">,</span> <span class="n">MMC1_D2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_7</span><span class="p">,</span> <span class="n">VI0_DATA5_VI0_B5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_7</span><span class="p">,</span> <span class="n">MMC1_D3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">VI0_DATA6_VI0_B6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">MMC1_D4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_9_8</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">VI0_DATA7_VI0_B7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">MMC1_D5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_11_10</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">VI0_G0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">SSI_SCK78_C</span><span class="p">,</span> <span class="n">SEL_SSI7_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">SEL_INT0_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_13_12</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">VI0_G1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">SSI_WS78_C</span><span class="p">,</span> <span class="n">SEL_SSI7_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">SEL_INT1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_15_14</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_18_16</span><span class="p">,</span> <span class="n">VI0_G2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_18_16</span><span class="p">,</span> <span class="n">ETH_TXD1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_18_16</span><span class="p">,</span> <span class="n">MMC1_D6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_18_16</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_18_16</span><span class="p">,</span> <span class="n">TS_SPSYNC0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_21_19</span><span class="p">,</span> <span class="n">VI0_G3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_21_19</span><span class="p">,</span> <span class="n">ETH_CRS_DV</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_21_19</span><span class="p">,</span> <span class="n">MMC1_D7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_21_19</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_21_19</span><span class="p">,</span> <span class="n">TS_SDAT0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">VI0_G4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">ETH_TX_EN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">SD2_DAT0_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_23_22</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">VI0_G5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">ETH_RX_ER</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">SD2_DAT1_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_25_24</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">VI0_G6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">ETH_RXD0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">SD2_DAT2_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_27_26</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_8</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">VI0_G7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">ETH_RXD1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">SD2_DAT3_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP9_29_28</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_9</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">VI0_R0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">SSI_SDATA7_C</span><span class="p">,</span> <span class="n">SEL_SSI7_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">SCK1_C</span><span class="p">,</span> <span class="n">SEL_SCIF1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">DREQ1_B</span><span class="p">,</span> <span class="n">SEL_EXBUS1_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_10</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_2_0</span><span class="p">,</span> <span class="n">DREQ0_C</span><span class="p">,</span> <span class="n">SEL_EXBUS0_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">VI0_R1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">SSI_SDATA8_C</span><span class="p">,</span> <span class="n">SEL_SSI8_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">DACK1_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_11</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">DACK0_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_5_3</span><span class="p">,</span> <span class="n">DRACK0_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">VI0_R2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">ETH_LINK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">SD2_CLK_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">SEL_INT2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_8_6</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_12</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">VI0_R3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">ETH_MAGIC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">SD2_CMD_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">SEL_INT3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_11_9</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_13</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">VI0_R4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">ETH_REFCLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">SD2_CD_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">HSPI_CLK1_B</span><span class="p">,</span> <span class="n">SEL_HSPI1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_14</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">MT1_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_14_12</span><span class="p">,</span> <span class="n">TS_SCK0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">VI0_R5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">ETH_TXD0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">SD2_WP_B</span><span class="p">,</span> <span class="n">SEL_SD2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">HSPI_CS1_B</span><span class="p">,</span> <span class="n">SEL_HSPI1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">ARM_TRACEDATA_15</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">MT1_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_17_15</span><span class="p">,</span> <span class="n">TS_SDEN0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">VI0_R6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">ETH_MDC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">DREQ2_C</span><span class="p">,</span> <span class="n">SEL_EXBUS2_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">HSPI_TX1_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">TRACECLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">MT1_BEN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_20_18</span><span class="p">,</span> <span class="n">PWMFSW0_D</span><span class="p">,</span> <span class="n">SEL_PWMFSW_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">VI0_R7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">ETH_MDIO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">DACK2_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">HSPI_RX1_B</span><span class="p">,</span> <span class="n">SEL_HSPI1_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">SCIF_CLK_D</span><span class="p">,</span> <span class="n">SEL_SCIF_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">TRACECTL</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_23_21</span><span class="p">,</span> <span class="n">MT1_PEN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_25_24</span><span class="p">,</span> <span class="n">VI1_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_25_24</span><span class="p">,</span> <span class="n">SIM_D</span><span class="p">,</span> <span class="n">SEL_SIM_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_25_24</span><span class="p">,</span> <span class="n">SDA3</span><span class="p">,</span> <span class="n">SEL_I2C3_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_28_26</span><span class="p">,</span> <span class="n">VI1_HSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_28_26</span><span class="p">,</span> <span class="n">VI3_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_28_26</span><span class="p">,</span> <span class="n">SSI_SCK4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_28_26</span><span class="p">,</span> <span class="n">GPS_SIGN_C</span><span class="p">,</span> <span class="n">SEL_GPS_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_28_26</span><span class="p">,</span> <span class="n">PWMFSW0_E</span><span class="p">,</span> <span class="n">SEL_PWMFSW_4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">VI1_VSYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">AUDIO_CLKOUT_C</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">SSI_WS4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">SIM_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">GPS_MAG_C</span><span class="p">,</span> <span class="n">SEL_GPS_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">SPV_TRST</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP10_31_29</span><span class="p">,</span> <span class="n">SCL3</span><span class="p">,</span> <span class="n">SEL_I2C3_0</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_2_0</span><span class="p">,</span> <span class="n">VI1_DATA0_VI1_B0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_2_0</span><span class="p">,</span> <span class="n">SD2_DAT0</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_2_0</span><span class="p">,</span> <span class="n">SIM_RST</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_2_0</span><span class="p">,</span> <span class="n">SPV_TCK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_2_0</span><span class="p">,</span> <span class="n">ADICLK_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_5_3</span><span class="p">,</span> <span class="n">VI1_DATA1_VI1_B1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_5_3</span><span class="p">,</span> <span class="n">SD2_DAT1</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_5_3</span><span class="p">,</span> <span class="n">MT0_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_5_3</span><span class="p">,</span> <span class="n">SPV_TMS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_5_3</span><span class="p">,</span> <span class="n">ADICS_B_SAMP_B</span><span class="p">,</span> <span class="n">SEL_ADI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_8_6</span><span class="p">,</span> <span class="n">VI1_DATA2_VI1_B2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_8_6</span><span class="p">,</span> <span class="n">SD2_DAT2</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_8_6</span><span class="p">,</span> <span class="n">MT0_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_8_6</span><span class="p">,</span> <span class="n">SPVTDI</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_8_6</span><span class="p">,</span> <span class="n">ADIDATA_B</span><span class="p">,</span> <span class="n">SEL_ADI_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_11_9</span><span class="p">,</span> <span class="n">VI1_DATA3_VI1_B3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_11_9</span><span class="p">,</span> <span class="n">SD2_DAT3</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_11_9</span><span class="p">,</span> <span class="n">MT0_BEN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_11_9</span><span class="p">,</span> <span class="n">SPV_TDO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_11_9</span><span class="p">,</span> <span class="n">ADICHS0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">VI1_DATA4_VI1_B4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">SD2_CLK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">MT0_PEN</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">SPA_TRST</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">HSPI_CLK1_D</span><span class="p">,</span> <span class="n">SEL_HSPI1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_14_12</span><span class="p">,</span> <span class="n">ADICHS1_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">VI1_DATA5_VI1_B5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">SD2_CMD</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">MT0_SYNC</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">SPA_TCK</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">HSPI_CS1_D</span><span class="p">,</span> <span class="n">SEL_HSPI1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_17_15</span><span class="p">,</span> <span class="n">ADICHS2_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_18</span><span class="p">,</span> <span class="n">VI1_DATA6_VI1_B6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_20_18</span><span class="p">,</span> <span class="n">SD2_CD</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_18</span><span class="p">,</span> <span class="n">MT0_VCXO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_18</span><span class="p">,</span> <span class="n">SPA_TMS</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_20_18</span><span class="p">,</span> <span class="n">HSPI_TX1_D</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_23_21</span><span class="p">,</span> <span class="n">VI1_DATA7_VI1_B7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_23_21</span><span class="p">,</span> <span class="n">SD2_WP</span><span class="p">,</span> <span class="n">SEL_SD2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_23_21</span><span class="p">,</span> <span class="n">MT0_PWM</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_23_21</span><span class="p">,</span> <span class="n">SPA_TDI</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_23_21</span><span class="p">,</span> <span class="n">HSPI_RX1_D</span><span class="p">,</span> <span class="n">SEL_HSPI1_3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">VI1_G0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">VI3_DATA0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">DU1_DOTCLKOUT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">TS_SCK1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">DREQ2_B</span><span class="p">,</span> <span class="n">SEL_EXBUS2_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">TX2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">SPA_TDO</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_26_24</span><span class="p">,</span> <span class="n">HCTS0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">VI1_G1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">VI3_DATA1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">SSI_SCK1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">TS_SDEN1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">DACK2_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">RX2</span><span class="p">,</span> <span class="n">SEL_SCIF2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP11_29_27</span><span class="p">,</span> <span class="n">HRTS0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF0_1</span><span class="p">),</span>

	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">VI1_G2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">VI3_DATA2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">SSI_WS1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">TS_SPSYNC1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">SCK2</span><span class="p">,</span> <span class="n">SEL_SCIF2_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_2_0</span><span class="p">,</span> <span class="n">HSCK0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">VI1_G3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">VI3_DATA3</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">SSI_SCK2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">TS_SDAT1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">SCL1_C</span><span class="p">,</span> <span class="n">SEL_I2C1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_5_3</span><span class="p">,</span> <span class="n">HTX0_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">VI1_G4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">VI3_DATA4</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">SSI_WS2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">SDA1_C</span><span class="p">,</span> <span class="n">SEL_I2C1_2</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">SIM_RST_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_8_6</span><span class="p">,</span> <span class="n">HRX0_B</span><span class="p">,</span> <span class="n">SEL_HSCIF0_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">VI1_G5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">VI3_DATA5</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">GPS_CLK</span><span class="p">,</span> <span class="n">SEL_GPS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">FSE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">TX4_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_11_9</span><span class="p">,</span> <span class="n">SIM_D_B</span><span class="p">,</span> <span class="n">SEL_SIM_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">VI1_G6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">VI3_DATA6</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">GPS_SIGN</span><span class="p">,</span> <span class="n">SEL_GPS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">FRB</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">RX4_B</span><span class="p">,</span> <span class="n">SEL_SCIF4_1</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_14_12</span><span class="p">,</span> <span class="n">SIM_CLK_B</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_17_15</span><span class="p">,</span> <span class="n">VI1_G7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_17_15</span><span class="p">,</span> <span class="n">VI3_DATA7</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_17_15</span><span class="p">,</span> <span class="n">GPS_MAG</span><span class="p">,</span> <span class="n">SEL_GPS_0</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_DATA</span><span class="p">(</span><span class="n">IP12_17_15</span><span class="p">,</span> <span class="n">FCE</span><span class="p">),</span>
	<span class="n">PINMUX_IPSR_MODSEL_DATA</span><span class="p">(</span><span class="n">IP12_17_15</span><span class="p">,</span> <span class="n">SCK4_B</span><span class="p">,</span> <span class="n">SEL_SCIF4_1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_GPIO_GP_ALL</span><span class="p">(),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AVS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AVS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19</span><span class="p">),</span>

	<span class="cm">/* IPSR0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PENC2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWMFSW0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATADIR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDSELF</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK5_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCLE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS78_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_WP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA7_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CLKOUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3C_IRDA_TX_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS1_A26</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDSELF_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD_WR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FWE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAG0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_C</span><span class="p">),</span>

	<span class="cm">/* IPSR1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_C_IRDA_RX_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FALE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS00</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_CMD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_CMD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA8_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_B_TANS_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATARD0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK5_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_CS5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD1_DAT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC0_D1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAWR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_R6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_SIG</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MLB_DAT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDATA</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SUB_TCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE26</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE34</span><span class="p">),</span>

	<span class="cm">/* IPSR2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCKZ</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_C_TANS_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SUB_TDI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE27</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE35</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MTS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA9_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SUB_TDO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE24</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE32</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SUB_TRST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_OSCOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_TANS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MDATA</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SUB_TMS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE33</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DRACK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_SIGN_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DR7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA2</span><span class="p">),</span>

	<span class="cm">/* IPSR3 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DG7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_WAIT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EX_WAIT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_MAG_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK5_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DB7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDOUT23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DOTCLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSTVA_QVS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_D_IRDA_TX_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DOTCLKOUT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QCLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DOTCLKOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSTVB_QVE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_D_IRDA_RX_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DRACK0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXHSYNC_DU0_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSTH_QHS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXVSYNC_DU0_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSTB_QHE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_EXODDF_DU0_ODDF_DISP_CDE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QCPV_QDE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_TX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">REMOCON</span><span class="p">),</span>

	<span class="cm">/* IPSR4 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_DISP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QPOLA</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_CLK_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU0_CDE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QPOLB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN1_RX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK78_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA0_VI2_B0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_E_IRDA_TX_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWMFSW0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA1_VI2_B1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_CMD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_E_IRDA_RX_E</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DR7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA2_VI2_B2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_DAT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK3_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA3_VI2_B3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_DAT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDATA7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_G7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DG7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA4_VI2_B4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_DAT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK0_D</span><span class="p">),</span>

	<span class="cm">/* IPSR5 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA5_VI2_B5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA2_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_DAT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_D_TANS_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_R7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL2_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DB7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA2_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DOTCLKIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_CLKENB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DOTCLKOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_FIELD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_EXHSYNC_DU1_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_HSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_EXVSYNC_DU1_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_VSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_EXODDF_DU1_ODDF_DISP_CDE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_B_IRDA_TX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_CD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_CLKENB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_CLKENB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPEEDIN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_SIGN_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DISP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA6_VI2_B6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">QSTVA_B_QVS_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKOUT_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_MAG_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_CDE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI2_DATA7_VI2_B7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_B_IRDA_RX_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD3_WP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_FIELD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_FIELD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_CLK_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_CLK_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKA</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_TXCLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB_OVC2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MOUT0</span><span class="p">),</span>

	<span class="cm">/* IPSR6 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK0129</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MOUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS0129</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MOUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MOUT6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK34</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_TX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IERX</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK9_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS34</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_RX_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IETX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS9_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWM0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IECLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT9</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA9_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK0_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICS_SAMP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX3_IRDA_TX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADIDATA</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX3_IRDA_RX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_TX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IERX_B</span><span class="p">),</span>

	<span class="cm">/* IPSR7 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN0_RX</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IETX_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IECLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK78</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK9_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK1_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS78</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS9_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUGOUT15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCLK1_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VSP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS01</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CMD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATACS11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_TDO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATADIR1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_TRST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAG1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_TMS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATARD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_TCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_DAT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ATAWR1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_TDI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_CD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_B_TANS_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD0_WP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_B</span><span class="p">),</span>

	<span class="cm">/* IPSR8 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB_OVC0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AD_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE28</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE36</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS0_TANS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USB_OVC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AD_DI</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE29</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE37</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_DEBUG_HW_TRIGGER</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AD_DO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE30</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE38</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CAN_STEP0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AD_NCS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE31</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CC5_STATE39</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMCLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDS_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PCMOE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BPFCLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PCMWE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMIN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDS_DATA</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_CLKENB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_SYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_FIELD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA0_B_VI0_B0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CTS1_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_CMD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA1_B_VI0_B1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTS1_C_TANS_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWMFSW0_C</span><span class="p">),</span>

	<span class="cm">/* IPSR9 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA0_VI0_B0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_VCXO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA1_VI0_B1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_PWM</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA2_VI0_B2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA3_VI0_B3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA4_VI0_B4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA5_VI0_B5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA6_VI0_B6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_DATA7_VI0_B7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK78_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS78_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_TXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_CRS_DV</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMC1_D7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_TX_EN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_RX_ER</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_RXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_G7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_RXD1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT3_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_9</span><span class="p">),</span>

	<span class="cm">/* IPSR10 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA7_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK1_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SDATA8_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DRACK0_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_LINK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_MAGIC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CMD_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_REFCLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CD_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_CLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_TXD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_WP_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ARM_TRACEDATA_15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_MDC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRACECLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_BEN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWMFSW0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI0_R7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ETH_MDIO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX1_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIF_CLK_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRACECTL</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT1_PEN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_HSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_SIGN_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWMFSW0_E</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">AUDIO_CLKOUT_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_MAG_C</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPV_TRST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL3</span><span class="p">),</span>

	<span class="cm">/* IPSR11 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA0_VI1_B0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_RST</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPV_TCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA1_VI1_B1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPV_TMS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICS_B_SAMP_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA2_VI1_B2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPVTDI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADIDATA_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA3_VI1_B3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_DAT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_BEN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPV_TDO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA4_VI1_B4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_PEN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPA_TRST</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CLK1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS1_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA5_VI1_B5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CMD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_SYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPA_TCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_CS1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ADICHS2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA6_VI1_B6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_CD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_VCXO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPA_TMS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_TX1_D</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_DATA7_VI1_B7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SD2_WP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MT0_PWM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPA_TDI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSPI_RX1_D</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DU1_DOTCLKOUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SPA_TDO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HCTS0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRTS0_B</span><span class="p">),</span>

	<span class="cm">/* IPSR12 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSCK0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_SCK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCL1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HTX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SSI_WS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDA1_C</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_RST_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HRX0_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TX4_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D_B</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_SIGN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RX4_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_CLK_B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI1_G7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VI3_DATA7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_MAG</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCK4_B</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR0&quot;</span><span class="p">,</span> <span class="mh">0xfffc0004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_0_31_FN</span><span class="p">,</span> <span class="n">FN_IP3_31_29</span><span class="p">,</span>
		<span class="n">GP_0_30_FN</span><span class="p">,</span> <span class="n">FN_IP3_26_24</span><span class="p">,</span>
		<span class="n">GP_0_29_FN</span><span class="p">,</span> <span class="n">FN_IP3_22_21</span><span class="p">,</span>
		<span class="n">GP_0_28_FN</span><span class="p">,</span> <span class="n">FN_IP3_14_12</span><span class="p">,</span>
		<span class="n">GP_0_27_FN</span><span class="p">,</span> <span class="n">FN_IP3_11_9</span><span class="p">,</span>
		<span class="n">GP_0_26_FN</span><span class="p">,</span> <span class="n">FN_IP3_2_0</span><span class="p">,</span>
		<span class="n">GP_0_25_FN</span><span class="p">,</span> <span class="n">FN_IP2_30_28</span><span class="p">,</span>
		<span class="n">GP_0_24_FN</span><span class="p">,</span> <span class="n">FN_IP2_21_19</span><span class="p">,</span>
		<span class="n">GP_0_23_FN</span><span class="p">,</span> <span class="n">FN_IP2_18_16</span><span class="p">,</span>
		<span class="n">GP_0_22_FN</span><span class="p">,</span> <span class="n">FN_IP0_30_28</span><span class="p">,</span>
		<span class="n">GP_0_21_FN</span><span class="p">,</span> <span class="n">FN_IP0_5_3</span><span class="p">,</span>
		<span class="n">GP_0_20_FN</span><span class="p">,</span> <span class="n">FN_IP1_18_15</span><span class="p">,</span>
		<span class="n">GP_0_19_FN</span><span class="p">,</span> <span class="n">FN_IP1_14_11</span><span class="p">,</span>
		<span class="n">GP_0_18_FN</span><span class="p">,</span> <span class="n">FN_IP1_10_7</span><span class="p">,</span>
		<span class="n">GP_0_17_FN</span><span class="p">,</span> <span class="n">FN_IP1_6_4</span><span class="p">,</span>
		<span class="n">GP_0_16_FN</span><span class="p">,</span> <span class="n">FN_IP1_3_2</span><span class="p">,</span>
		<span class="n">GP_0_15_FN</span><span class="p">,</span> <span class="n">FN_IP1_1_0</span><span class="p">,</span>
		<span class="n">GP_0_14_FN</span><span class="p">,</span> <span class="n">FN_IP0_27_26</span><span class="p">,</span>
		<span class="n">GP_0_13_FN</span><span class="p">,</span> <span class="n">FN_IP0_25</span><span class="p">,</span>
		<span class="n">GP_0_12_FN</span><span class="p">,</span> <span class="n">FN_IP0_24_23</span><span class="p">,</span>
		<span class="n">GP_0_11_FN</span><span class="p">,</span> <span class="n">FN_IP0_22_19</span><span class="p">,</span>
		<span class="n">GP_0_10_FN</span><span class="p">,</span> <span class="n">FN_IP0_18_16</span><span class="p">,</span>
		<span class="n">GP_0_9_FN</span><span class="p">,</span> <span class="n">FN_IP0_15_14</span><span class="p">,</span>
		<span class="n">GP_0_8_FN</span><span class="p">,</span> <span class="n">FN_IP0_13_12</span><span class="p">,</span>
		<span class="n">GP_0_7_FN</span><span class="p">,</span> <span class="n">FN_IP0_11_10</span><span class="p">,</span>
		<span class="n">GP_0_6_FN</span><span class="p">,</span> <span class="n">FN_IP0_9_8</span><span class="p">,</span>
		<span class="n">GP_0_5_FN</span><span class="p">,</span> <span class="n">FN_A19</span><span class="p">,</span>
		<span class="n">GP_0_4_FN</span><span class="p">,</span> <span class="n">FN_A18</span><span class="p">,</span>
		<span class="n">GP_0_3_FN</span><span class="p">,</span> <span class="n">FN_A17</span><span class="p">,</span>
		<span class="n">GP_0_2_FN</span><span class="p">,</span> <span class="n">FN_IP0_7_6</span><span class="p">,</span>
		<span class="n">GP_0_1_FN</span><span class="p">,</span> <span class="n">FN_AVS2</span><span class="p">,</span>
		<span class="n">GP_0_0_FN</span><span class="p">,</span> <span class="n">FN_AVS1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR1&quot;</span><span class="p">,</span> <span class="mh">0xfffc0008</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_1_31_FN</span><span class="p">,</span> <span class="n">FN_IP5_23_21</span><span class="p">,</span>
		<span class="n">GP_1_30_FN</span><span class="p">,</span> <span class="n">FN_IP5_20_17</span><span class="p">,</span>
		<span class="n">GP_1_29_FN</span><span class="p">,</span> <span class="n">FN_IP5_16_15</span><span class="p">,</span>
		<span class="n">GP_1_28_FN</span><span class="p">,</span> <span class="n">FN_IP5_14_13</span><span class="p">,</span>
		<span class="n">GP_1_27_FN</span><span class="p">,</span> <span class="n">FN_IP5_12_11</span><span class="p">,</span>
		<span class="n">GP_1_26_FN</span><span class="p">,</span> <span class="n">FN_IP5_10_9</span><span class="p">,</span>
		<span class="n">GP_1_25_FN</span><span class="p">,</span> <span class="n">FN_IP5_8</span><span class="p">,</span>
		<span class="n">GP_1_24_FN</span><span class="p">,</span> <span class="n">FN_IP5_7</span><span class="p">,</span>
		<span class="n">GP_1_23_FN</span><span class="p">,</span> <span class="n">FN_IP5_6</span><span class="p">,</span>
		<span class="n">GP_1_22_FN</span><span class="p">,</span> <span class="n">FN_IP5_5</span><span class="p">,</span>
		<span class="n">GP_1_21_FN</span><span class="p">,</span> <span class="n">FN_IP5_4</span><span class="p">,</span>
		<span class="n">GP_1_20_FN</span><span class="p">,</span> <span class="n">FN_IP5_3</span><span class="p">,</span>
		<span class="n">GP_1_19_FN</span><span class="p">,</span> <span class="n">FN_IP5_2_0</span><span class="p">,</span>
		<span class="n">GP_1_18_FN</span><span class="p">,</span> <span class="n">FN_IP4_31_29</span><span class="p">,</span>
		<span class="n">GP_1_17_FN</span><span class="p">,</span> <span class="n">FN_IP4_28</span><span class="p">,</span>
		<span class="n">GP_1_16_FN</span><span class="p">,</span> <span class="n">FN_IP4_27</span><span class="p">,</span>
		<span class="n">GP_1_15_FN</span><span class="p">,</span> <span class="n">FN_IP4_26</span><span class="p">,</span>
		<span class="n">GP_1_14_FN</span><span class="p">,</span> <span class="n">FN_IP4_25</span><span class="p">,</span>
		<span class="n">GP_1_13_FN</span><span class="p">,</span> <span class="n">FN_IP4_24</span><span class="p">,</span>
		<span class="n">GP_1_12_FN</span><span class="p">,</span> <span class="n">FN_IP4_23</span><span class="p">,</span>
		<span class="n">GP_1_11_FN</span><span class="p">,</span> <span class="n">FN_IP4_22_20</span><span class="p">,</span>
		<span class="n">GP_1_10_FN</span><span class="p">,</span> <span class="n">FN_IP4_19_17</span><span class="p">,</span>
		<span class="n">GP_1_9_FN</span><span class="p">,</span> <span class="n">FN_IP4_16</span><span class="p">,</span>
		<span class="n">GP_1_8_FN</span><span class="p">,</span> <span class="n">FN_IP4_15</span><span class="p">,</span>
		<span class="n">GP_1_7_FN</span><span class="p">,</span> <span class="n">FN_IP4_14</span><span class="p">,</span>
		<span class="n">GP_1_6_FN</span><span class="p">,</span> <span class="n">FN_IP4_13</span><span class="p">,</span>
		<span class="n">GP_1_5_FN</span><span class="p">,</span> <span class="n">FN_IP4_12</span><span class="p">,</span>
		<span class="n">GP_1_4_FN</span><span class="p">,</span> <span class="n">FN_IP4_11</span><span class="p">,</span>
		<span class="n">GP_1_3_FN</span><span class="p">,</span> <span class="n">FN_IP4_10_8</span><span class="p">,</span>
		<span class="n">GP_1_2_FN</span><span class="p">,</span> <span class="n">FN_IP4_7_5</span><span class="p">,</span>
		<span class="n">GP_1_1_FN</span><span class="p">,</span> <span class="n">FN_IP4_4_2</span><span class="p">,</span>
		<span class="n">GP_1_0_FN</span><span class="p">,</span> <span class="n">FN_IP4_1_0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR2&quot;</span><span class="p">,</span> <span class="mh">0xfffc000c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_2_31_FN</span><span class="p">,</span> <span class="n">FN_IP10_28_26</span><span class="p">,</span>
		<span class="n">GP_2_30_FN</span><span class="p">,</span> <span class="n">FN_IP10_25_24</span><span class="p">,</span>
		<span class="n">GP_2_29_FN</span><span class="p">,</span> <span class="n">FN_IP10_23_21</span><span class="p">,</span>
		<span class="n">GP_2_28_FN</span><span class="p">,</span> <span class="n">FN_IP10_20_18</span><span class="p">,</span>
		<span class="n">GP_2_27_FN</span><span class="p">,</span> <span class="n">FN_IP10_17_15</span><span class="p">,</span>
		<span class="n">GP_2_26_FN</span><span class="p">,</span> <span class="n">FN_IP10_14_12</span><span class="p">,</span>
		<span class="n">GP_2_25_FN</span><span class="p">,</span> <span class="n">FN_IP10_11_9</span><span class="p">,</span>
		<span class="n">GP_2_24_FN</span><span class="p">,</span> <span class="n">FN_IP10_8_6</span><span class="p">,</span>
		<span class="n">GP_2_23_FN</span><span class="p">,</span> <span class="n">FN_IP10_5_3</span><span class="p">,</span>
		<span class="n">GP_2_22_FN</span><span class="p">,</span> <span class="n">FN_IP10_2_0</span><span class="p">,</span>
		<span class="n">GP_2_21_FN</span><span class="p">,</span> <span class="n">FN_IP9_29_28</span><span class="p">,</span>
		<span class="n">GP_2_20_FN</span><span class="p">,</span> <span class="n">FN_IP9_27_26</span><span class="p">,</span>
		<span class="n">GP_2_19_FN</span><span class="p">,</span> <span class="n">FN_IP9_25_24</span><span class="p">,</span>
		<span class="n">GP_2_18_FN</span><span class="p">,</span> <span class="n">FN_IP9_23_22</span><span class="p">,</span>
		<span class="n">GP_2_17_FN</span><span class="p">,</span> <span class="n">FN_IP9_21_19</span><span class="p">,</span>
		<span class="n">GP_2_16_FN</span><span class="p">,</span> <span class="n">FN_IP9_18_16</span><span class="p">,</span>
		<span class="n">GP_2_15_FN</span><span class="p">,</span> <span class="n">FN_IP9_15_14</span><span class="p">,</span>
		<span class="n">GP_2_14_FN</span><span class="p">,</span> <span class="n">FN_IP9_13_12</span><span class="p">,</span>
		<span class="n">GP_2_13_FN</span><span class="p">,</span> <span class="n">FN_IP9_11_10</span><span class="p">,</span>
		<span class="n">GP_2_12_FN</span><span class="p">,</span> <span class="n">FN_IP9_9_8</span><span class="p">,</span>
		<span class="n">GP_2_11_FN</span><span class="p">,</span> <span class="n">FN_IP9_7</span><span class="p">,</span>
		<span class="n">GP_2_10_FN</span><span class="p">,</span> <span class="n">FN_IP9_6</span><span class="p">,</span>
		<span class="n">GP_2_9_FN</span><span class="p">,</span> <span class="n">FN_IP9_5</span><span class="p">,</span>
		<span class="n">GP_2_8_FN</span><span class="p">,</span> <span class="n">FN_IP9_4</span><span class="p">,</span>
		<span class="n">GP_2_7_FN</span><span class="p">,</span> <span class="n">FN_IP9_3_2</span><span class="p">,</span>
		<span class="n">GP_2_6_FN</span><span class="p">,</span> <span class="n">FN_IP9_1_0</span><span class="p">,</span>
		<span class="n">GP_2_5_FN</span><span class="p">,</span> <span class="n">FN_IP8_30_28</span><span class="p">,</span>
		<span class="n">GP_2_4_FN</span><span class="p">,</span> <span class="n">FN_IP8_27_25</span><span class="p">,</span>
		<span class="n">GP_2_3_FN</span><span class="p">,</span> <span class="n">FN_IP8_24_23</span><span class="p">,</span>
		<span class="n">GP_2_2_FN</span><span class="p">,</span> <span class="n">FN_IP8_22_21</span><span class="p">,</span>
		<span class="n">GP_2_1_FN</span><span class="p">,</span> <span class="n">FN_IP8_20</span><span class="p">,</span>
		<span class="n">GP_2_0_FN</span><span class="p">,</span> <span class="n">FN_IP5_27_24</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR3&quot;</span><span class="p">,</span> <span class="mh">0xfffc0010</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_3_31_FN</span><span class="p">,</span> <span class="n">FN_IP6_3_2</span><span class="p">,</span>
		<span class="n">GP_3_30_FN</span><span class="p">,</span> <span class="n">FN_IP6_1_0</span><span class="p">,</span>
		<span class="n">GP_3_29_FN</span><span class="p">,</span> <span class="n">FN_IP5_30_29</span><span class="p">,</span>
		<span class="n">GP_3_28_FN</span><span class="p">,</span> <span class="n">FN_IP5_28</span><span class="p">,</span>
		<span class="n">GP_3_27_FN</span><span class="p">,</span> <span class="n">FN_IP1_24_23</span><span class="p">,</span>
		<span class="n">GP_3_26_FN</span><span class="p">,</span> <span class="n">FN_IP1_22_21</span><span class="p">,</span>
		<span class="n">GP_3_25_FN</span><span class="p">,</span> <span class="n">FN_IP1_20_19</span><span class="p">,</span>
		<span class="n">GP_3_24_FN</span><span class="p">,</span> <span class="n">FN_IP7_26_25</span><span class="p">,</span>
		<span class="n">GP_3_23_FN</span><span class="p">,</span> <span class="n">FN_IP7_24_23</span><span class="p">,</span>
		<span class="n">GP_3_22_FN</span><span class="p">,</span> <span class="n">FN_IP7_22_21</span><span class="p">,</span>
		<span class="n">GP_3_21_FN</span><span class="p">,</span> <span class="n">FN_IP7_20_19</span><span class="p">,</span>
		<span class="n">GP_3_20_FN</span><span class="p">,</span> <span class="n">FN_IP7_30_29</span><span class="p">,</span>
		<span class="n">GP_3_19_FN</span><span class="p">,</span> <span class="n">FN_IP7_28_27</span><span class="p">,</span>
		<span class="n">GP_3_18_FN</span><span class="p">,</span> <span class="n">FN_IP7_18_17</span><span class="p">,</span>
		<span class="n">GP_3_17_FN</span><span class="p">,</span> <span class="n">FN_IP7_16_15</span><span class="p">,</span>
		<span class="n">GP_3_16_FN</span><span class="p">,</span> <span class="n">FN_IP12_17_15</span><span class="p">,</span>
		<span class="n">GP_3_15_FN</span><span class="p">,</span> <span class="n">FN_IP12_14_12</span><span class="p">,</span>
		<span class="n">GP_3_14_FN</span><span class="p">,</span> <span class="n">FN_IP12_11_9</span><span class="p">,</span>
		<span class="n">GP_3_13_FN</span><span class="p">,</span> <span class="n">FN_IP12_8_6</span><span class="p">,</span>
		<span class="n">GP_3_12_FN</span><span class="p">,</span> <span class="n">FN_IP12_5_3</span><span class="p">,</span>
		<span class="n">GP_3_11_FN</span><span class="p">,</span> <span class="n">FN_IP12_2_0</span><span class="p">,</span>
		<span class="n">GP_3_10_FN</span><span class="p">,</span> <span class="n">FN_IP11_29_27</span><span class="p">,</span>
		<span class="n">GP_3_9_FN</span><span class="p">,</span> <span class="n">FN_IP11_26_24</span><span class="p">,</span>
		<span class="n">GP_3_8_FN</span><span class="p">,</span> <span class="n">FN_IP11_23_21</span><span class="p">,</span>
		<span class="n">GP_3_7_FN</span><span class="p">,</span> <span class="n">FN_IP11_20_18</span><span class="p">,</span>
		<span class="n">GP_3_6_FN</span><span class="p">,</span> <span class="n">FN_IP11_17_15</span><span class="p">,</span>
		<span class="n">GP_3_5_FN</span><span class="p">,</span> <span class="n">FN_IP11_14_12</span><span class="p">,</span>
		<span class="n">GP_3_4_FN</span><span class="p">,</span> <span class="n">FN_IP11_11_9</span><span class="p">,</span>
		<span class="n">GP_3_3_FN</span><span class="p">,</span> <span class="n">FN_IP11_8_6</span><span class="p">,</span>
		<span class="n">GP_3_2_FN</span><span class="p">,</span> <span class="n">FN_IP11_5_3</span><span class="p">,</span>
		<span class="n">GP_3_1_FN</span><span class="p">,</span> <span class="n">FN_IP11_2_0</span><span class="p">,</span>
		<span class="n">GP_3_0_FN</span><span class="p">,</span> <span class="n">FN_IP10_31_29</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR4&quot;</span><span class="p">,</span> <span class="mh">0xfffc0014</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_4_31_FN</span><span class="p">,</span> <span class="n">FN_IP8_19</span><span class="p">,</span>
		<span class="n">GP_4_30_FN</span><span class="p">,</span> <span class="n">FN_IP8_18</span><span class="p">,</span>
		<span class="n">GP_4_29_FN</span><span class="p">,</span> <span class="n">FN_IP8_17_16</span><span class="p">,</span>
		<span class="n">GP_4_28_FN</span><span class="p">,</span> <span class="n">FN_IP0_2_0</span><span class="p">,</span>
		<span class="n">GP_4_27_FN</span><span class="p">,</span> <span class="n">FN_PENC1</span><span class="p">,</span>
		<span class="n">GP_4_26_FN</span><span class="p">,</span> <span class="n">FN_PENC0</span><span class="p">,</span>
		<span class="n">GP_4_25_FN</span><span class="p">,</span> <span class="n">FN_IP8_15_12</span><span class="p">,</span>
		<span class="n">GP_4_24_FN</span><span class="p">,</span> <span class="n">FN_IP8_11_8</span><span class="p">,</span>
		<span class="n">GP_4_23_FN</span><span class="p">,</span> <span class="n">FN_IP8_7_4</span><span class="p">,</span>
		<span class="n">GP_4_22_FN</span><span class="p">,</span> <span class="n">FN_IP8_3_0</span><span class="p">,</span>
		<span class="n">GP_4_21_FN</span><span class="p">,</span> <span class="n">FN_IP2_3_0</span><span class="p">,</span>
		<span class="n">GP_4_20_FN</span><span class="p">,</span> <span class="n">FN_IP1_28_25</span><span class="p">,</span>
		<span class="n">GP_4_19_FN</span><span class="p">,</span> <span class="n">FN_IP2_15_12</span><span class="p">,</span>
		<span class="n">GP_4_18_FN</span><span class="p">,</span> <span class="n">FN_IP2_11_8</span><span class="p">,</span>
		<span class="n">GP_4_17_FN</span><span class="p">,</span> <span class="n">FN_IP2_7_4</span><span class="p">,</span>
		<span class="n">GP_4_16_FN</span><span class="p">,</span> <span class="n">FN_IP7_14_13</span><span class="p">,</span>
		<span class="n">GP_4_15_FN</span><span class="p">,</span> <span class="n">FN_IP7_12_10</span><span class="p">,</span>
		<span class="n">GP_4_14_FN</span><span class="p">,</span> <span class="n">FN_IP7_9_7</span><span class="p">,</span>
		<span class="n">GP_4_13_FN</span><span class="p">,</span> <span class="n">FN_IP7_6_4</span><span class="p">,</span>
		<span class="n">GP_4_12_FN</span><span class="p">,</span> <span class="n">FN_IP7_3_2</span><span class="p">,</span>
		<span class="n">GP_4_11_FN</span><span class="p">,</span> <span class="n">FN_IP7_1_0</span><span class="p">,</span>
		<span class="n">GP_4_10_FN</span><span class="p">,</span> <span class="n">FN_IP6_30_29</span><span class="p">,</span>
		<span class="n">GP_4_9_FN</span><span class="p">,</span> <span class="n">FN_IP6_26_25</span><span class="p">,</span>
		<span class="n">GP_4_8_FN</span><span class="p">,</span> <span class="n">FN_IP6_24_23</span><span class="p">,</span>
		<span class="n">GP_4_7_FN</span><span class="p">,</span> <span class="n">FN_IP6_22_20</span><span class="p">,</span>
		<span class="n">GP_4_6_FN</span><span class="p">,</span> <span class="n">FN_IP6_19_18</span><span class="p">,</span>
		<span class="n">GP_4_5_FN</span><span class="p">,</span> <span class="n">FN_IP6_17_15</span><span class="p">,</span>
		<span class="n">GP_4_4_FN</span><span class="p">,</span> <span class="n">FN_IP6_14_12</span><span class="p">,</span>
		<span class="n">GP_4_3_FN</span><span class="p">,</span> <span class="n">FN_IP6_11_9</span><span class="p">,</span>
		<span class="n">GP_4_2_FN</span><span class="p">,</span> <span class="n">FN_IP6_8</span><span class="p">,</span>
		<span class="n">GP_4_1_FN</span><span class="p">,</span> <span class="n">FN_IP6_7_6</span><span class="p">,</span>
		<span class="n">GP_4_0_FN</span><span class="p">,</span> <span class="n">FN_IP6_5_4</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR5&quot;</span><span class="p">,</span> <span class="mh">0xfffc0018</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GP_5_31_FN</span><span class="p">,</span> <span class="n">FN_IP3_5</span><span class="p">,</span>
		<span class="n">GP_5_30_FN</span><span class="p">,</span> <span class="n">FN_IP3_4</span><span class="p">,</span>
		<span class="n">GP_5_29_FN</span><span class="p">,</span> <span class="n">FN_IP3_3</span><span class="p">,</span>
		<span class="n">GP_5_28_FN</span><span class="p">,</span> <span class="n">FN_IP2_27</span><span class="p">,</span>
		<span class="n">GP_5_27_FN</span><span class="p">,</span> <span class="n">FN_IP2_26</span><span class="p">,</span>
		<span class="n">GP_5_26_FN</span><span class="p">,</span> <span class="n">FN_IP2_25</span><span class="p">,</span>
		<span class="n">GP_5_25_FN</span><span class="p">,</span> <span class="n">FN_IP2_24</span><span class="p">,</span>
		<span class="n">GP_5_24_FN</span><span class="p">,</span> <span class="n">FN_IP2_23</span><span class="p">,</span>
		<span class="n">GP_5_23_FN</span><span class="p">,</span> <span class="n">FN_IP2_22</span><span class="p">,</span>
		<span class="n">GP_5_22_FN</span><span class="p">,</span> <span class="n">FN_IP3_28</span><span class="p">,</span>
		<span class="n">GP_5_21_FN</span><span class="p">,</span> <span class="n">FN_IP3_27</span><span class="p">,</span>
		<span class="n">GP_5_20_FN</span><span class="p">,</span> <span class="n">FN_IP3_23</span><span class="p">,</span>
		<span class="n">GP_5_19_FN</span><span class="p">,</span> <span class="n">FN_EX_WAIT0</span><span class="p">,</span>
		<span class="n">GP_5_18_FN</span><span class="p">,</span> <span class="n">FN_WE1</span><span class="p">,</span>
		<span class="n">GP_5_17_FN</span><span class="p">,</span> <span class="n">FN_WE0</span><span class="p">,</span>
		<span class="n">GP_5_16_FN</span><span class="p">,</span> <span class="n">FN_RD</span><span class="p">,</span>
		<span class="n">GP_5_15_FN</span><span class="p">,</span> <span class="n">FN_A16</span><span class="p">,</span>
		<span class="n">GP_5_14_FN</span><span class="p">,</span> <span class="n">FN_A15</span><span class="p">,</span>
		<span class="n">GP_5_13_FN</span><span class="p">,</span> <span class="n">FN_A14</span><span class="p">,</span>
		<span class="n">GP_5_12_FN</span><span class="p">,</span> <span class="n">FN_A13</span><span class="p">,</span>
		<span class="n">GP_5_11_FN</span><span class="p">,</span> <span class="n">FN_A12</span><span class="p">,</span>
		<span class="n">GP_5_10_FN</span><span class="p">,</span> <span class="n">FN_A11</span><span class="p">,</span>
		<span class="n">GP_5_9_FN</span><span class="p">,</span> <span class="n">FN_A10</span><span class="p">,</span>
		<span class="n">GP_5_8_FN</span><span class="p">,</span> <span class="n">FN_A9</span><span class="p">,</span>
		<span class="n">GP_5_7_FN</span><span class="p">,</span> <span class="n">FN_A8</span><span class="p">,</span>
		<span class="n">GP_5_6_FN</span><span class="p">,</span> <span class="n">FN_A7</span><span class="p">,</span>
		<span class="n">GP_5_5_FN</span><span class="p">,</span> <span class="n">FN_A6</span><span class="p">,</span>
		<span class="n">GP_5_4_FN</span><span class="p">,</span> <span class="n">FN_A5</span><span class="p">,</span>
		<span class="n">GP_5_3_FN</span><span class="p">,</span> <span class="n">FN_A4</span><span class="p">,</span>
		<span class="n">GP_5_2_FN</span><span class="p">,</span> <span class="n">FN_A3</span><span class="p">,</span>
		<span class="n">GP_5_1_FN</span><span class="p">,</span> <span class="n">FN_A2</span><span class="p">,</span>
		<span class="n">GP_5_0_FN</span><span class="p">,</span> <span class="n">FN_A1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;GPSR6&quot;</span><span class="p">,</span> <span class="mh">0xfffc001c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">GP_6_8_FN</span><span class="p">,</span> <span class="n">FN_IP3_20</span><span class="p">,</span>
		<span class="n">GP_6_7_FN</span><span class="p">,</span> <span class="n">FN_IP3_19</span><span class="p">,</span>
		<span class="n">GP_6_6_FN</span><span class="p">,</span> <span class="n">FN_IP3_18</span><span class="p">,</span>
		<span class="n">GP_6_5_FN</span><span class="p">,</span> <span class="n">FN_IP3_17</span><span class="p">,</span>
		<span class="n">GP_6_4_FN</span><span class="p">,</span> <span class="n">FN_IP3_16</span><span class="p">,</span>
		<span class="n">GP_6_3_FN</span><span class="p">,</span> <span class="n">FN_IP3_15</span><span class="p">,</span>
		<span class="n">GP_6_2_FN</span><span class="p">,</span> <span class="n">FN_IP3_8</span><span class="p">,</span>
		<span class="n">GP_6_1_FN</span><span class="p">,</span> <span class="n">FN_IP3_7</span><span class="p">,</span>
		<span class="n">GP_6_0_FN</span><span class="p">,</span> <span class="n">FN_IP3_6</span> <span class="p">}</span>
	<span class="p">},</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR0&quot;</span><span class="p">,</span> <span class="mh">0xfffc0020</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP0_31 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_30_28 [3] */</span>
		<span class="n">FN_RD_WR</span><span class="p">,</span> <span class="n">FN_FWE</span><span class="p">,</span> <span class="n">FN_ATAG0</span><span class="p">,</span> <span class="n">FN_VI1_R7</span><span class="p">,</span>
		<span class="n">FN_HRTS1</span><span class="p">,</span> <span class="n">FN_RX4_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_27_26 [2] */</span>
		<span class="n">FN_CS1_A26</span><span class="p">,</span> <span class="n">FN_HSPI_TX2</span><span class="p">,</span> <span class="n">FN_SDSELF_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_25 [1] */</span>
		<span class="n">FN_CS0</span><span class="p">,</span> <span class="n">FN_HSPI_CS2_B</span><span class="p">,</span>
		<span class="cm">/* IP0_24_23 [2] */</span>
		<span class="n">FN_CLKOUT</span><span class="p">,</span> <span class="n">FN_TX3C_IRDA_TX_C</span><span class="p">,</span> <span class="n">FN_PWM0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_22_19 [4] */</span>
		<span class="n">FN_A25</span><span class="p">,</span> <span class="n">FN_SD1_WP</span><span class="p">,</span> <span class="n">FN_MMC0_D5</span><span class="p">,</span> <span class="n">FN_FD5</span><span class="p">,</span>
		<span class="n">FN_HSPI_RX2</span><span class="p">,</span> <span class="n">FN_VI1_R3</span><span class="p">,</span> <span class="n">FN_TX5_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA7_B</span><span class="p">,</span>
		<span class="n">FN_CTS0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_18_16 [3] */</span>
		<span class="n">FN_A24</span><span class="p">,</span> <span class="n">FN_SD1_CD</span><span class="p">,</span> <span class="n">FN_MMC0_D4</span><span class="p">,</span> <span class="n">FN_FD4</span><span class="p">,</span>
		<span class="n">FN_HSPI_CS2</span><span class="p">,</span> <span class="n">FN_VI1_R2</span><span class="p">,</span> <span class="n">FN_SSI_WS78_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_15_14 [2] */</span>
		<span class="n">FN_A23</span><span class="p">,</span> <span class="n">FN_FCLE</span><span class="p">,</span> <span class="n">FN_HSPI_CLK2</span><span class="p">,</span> <span class="n">FN_VI1_R1</span><span class="p">,</span>
		<span class="cm">/* IP0_13_12 [2] */</span>
		<span class="n">FN_A22</span><span class="p">,</span> <span class="n">FN_RX5_D</span><span class="p">,</span> <span class="n">FN_HSPI_RX2_B</span><span class="p">,</span> <span class="n">FN_VI1_R0</span><span class="p">,</span>
		<span class="cm">/* IP0_11_10 [2] */</span>
		<span class="n">FN_A21</span><span class="p">,</span> <span class="n">FN_SCK5_D</span><span class="p">,</span> <span class="n">FN_HSPI_CLK2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_9_8 [2] */</span>
		<span class="n">FN_A20</span><span class="p">,</span> <span class="n">FN_TX5_D</span><span class="p">,</span> <span class="n">FN_HSPI_TX2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP0_7_6 [2] */</span>
		<span class="n">FN_A0</span><span class="p">,</span> <span class="n">FN_SD1_DAT3</span><span class="p">,</span> <span class="n">FN_MMC0_D3</span><span class="p">,</span> <span class="n">FN_FD3</span><span class="p">,</span>
		<span class="cm">/* IP0_5_3 [3] */</span>
		<span class="n">FN_BS</span><span class="p">,</span> <span class="n">FN_SD1_DAT2</span><span class="p">,</span> <span class="n">FN_MMC0_D2</span><span class="p">,</span> <span class="n">FN_FD2</span><span class="p">,</span>
		<span class="n">FN_ATADIR0</span><span class="p">,</span> <span class="n">FN_SDSELF</span><span class="p">,</span> <span class="n">FN_HCTS1</span><span class="p">,</span> <span class="n">FN_TX4_C</span><span class="p">,</span>
		<span class="cm">/* IP0_2_0 [3] */</span>
		<span class="n">FN_PENC2</span><span class="p">,</span> <span class="n">FN_SCK0</span><span class="p">,</span> <span class="n">FN_PWM1</span><span class="p">,</span> <span class="n">FN_PWMFSW0</span><span class="p">,</span>
		<span class="n">FN_SCIF_CLK</span><span class="p">,</span> <span class="n">FN_TCLK0_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR1&quot;</span><span class="p">,</span> <span class="mh">0xfffc0024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP1_31_29 [3] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_28_25 [4] */</span>
		<span class="n">FN_HTX0</span><span class="p">,</span> <span class="n">FN_TX1</span><span class="p">,</span> <span class="n">FN_SDATA</span><span class="p">,</span> <span class="n">FN_CTS0_C</span><span class="p">,</span>
		<span class="n">FN_SUB_TCK</span><span class="p">,</span> <span class="n">FN_CC5_STATE2</span><span class="p">,</span> <span class="n">FN_CC5_STATE10</span><span class="p">,</span> <span class="n">FN_CC5_STATE18</span><span class="p">,</span>
		<span class="n">FN_CC5_STATE26</span><span class="p">,</span> <span class="n">FN_CC5_STATE34</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_24_23 [2] */</span>
		<span class="n">FN_MLB_DAT</span><span class="p">,</span> <span class="n">FN_PWM4</span><span class="p">,</span> <span class="n">FN_RX4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_22_21 [2] */</span>
		<span class="n">FN_MLB_SIG</span><span class="p">,</span> <span class="n">FN_PWM3</span><span class="p">,</span> <span class="n">FN_TX4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_20_19 [2] */</span>
		<span class="n">FN_MLB_CLK</span><span class="p">,</span> <span class="n">FN_PWM2</span><span class="p">,</span> <span class="n">FN_SCK4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_18_15 [4] */</span>
		<span class="n">FN_EX_CS5</span><span class="p">,</span> <span class="n">FN_SD1_DAT1</span><span class="p">,</span> <span class="n">FN_MMC0_D1</span><span class="p">,</span> <span class="n">FN_FD1</span><span class="p">,</span>
		<span class="n">FN_ATAWR0</span><span class="p">,</span> <span class="n">FN_VI1_R6</span><span class="p">,</span> <span class="n">FN_HRX1</span><span class="p">,</span> <span class="n">FN_RX2_E</span><span class="p">,</span>
		<span class="n">FN_RX0_B</span><span class="p">,</span> <span class="n">FN_SSI_WS9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_14_11 [4] */</span>
		<span class="n">FN_EX_CS4</span><span class="p">,</span> <span class="n">FN_SD1_DAT0</span><span class="p">,</span> <span class="n">FN_MMC0_D0</span><span class="p">,</span> <span class="n">FN_FD0</span><span class="p">,</span>
		<span class="n">FN_ATARD0</span><span class="p">,</span> <span class="n">FN_VI1_R5</span><span class="p">,</span> <span class="n">FN_SCK5_B</span><span class="p">,</span> <span class="n">FN_HTX1</span><span class="p">,</span>
		<span class="n">FN_TX2_E</span><span class="p">,</span> <span class="n">FN_TX0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_10_7 [4] */</span>
		<span class="n">FN_EX_CS3</span><span class="p">,</span> <span class="n">FN_SD1_CMD</span><span class="p">,</span> <span class="n">FN_MMC0_CMD</span><span class="p">,</span> <span class="n">FN_FRE</span><span class="p">,</span>
		<span class="n">FN_ATACS10</span><span class="p">,</span> <span class="n">FN_VI1_R4</span><span class="p">,</span> <span class="n">FN_RX5_B</span><span class="p">,</span> <span class="n">FN_HSCK1</span><span class="p">,</span>
		<span class="n">FN_SSI_SDATA8_B</span><span class="p">,</span> <span class="n">FN_RTS0_B_TANS_B</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_6_4 [3] */</span>
		<span class="n">FN_EX_CS2</span><span class="p">,</span> <span class="n">FN_SD1_CLK</span><span class="p">,</span> <span class="n">FN_MMC0_CLK</span><span class="p">,</span> <span class="n">FN_FALE</span><span class="p">,</span>
		<span class="n">FN_ATACS00</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_3_2 [2] */</span>
		<span class="n">FN_EX_CS1</span><span class="p">,</span> <span class="n">FN_MMC0_D7</span><span class="p">,</span> <span class="n">FN_FD7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP1_1_0 [2] */</span>
		<span class="n">FN_EX_CS0</span><span class="p">,</span> <span class="n">FN_RX3_C_IRDA_RX_C</span><span class="p">,</span> <span class="n">FN_MMC0_D6</span><span class="p">,</span> <span class="n">FN_FD6</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR2&quot;</span><span class="p">,</span> <span class="mh">0xfffc0028</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* IP2_31 [1] */</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_30_28 [3] */</span>
		<span class="n">FN_DU0_DG0</span><span class="p">,</span> <span class="n">FN_LCDOUT8</span><span class="p">,</span> <span class="n">FN_DREQ1</span><span class="p">,</span> <span class="n">FN_SCL2</span><span class="p">,</span>
		<span class="n">FN_AUDATA2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_27 [1] */</span>
		<span class="n">FN_DU0_DR7</span><span class="p">,</span> <span class="n">FN_LCDOUT7</span><span class="p">,</span>
		<span class="cm">/* IP2_26 [1] */</span>
		<span class="n">FN_DU0_DR6</span><span class="p">,</span> <span class="n">FN_LCDOUT6</span><span class="p">,</span>
		<span class="cm">/* IP2_25 [1] */</span>
		<span class="n">FN_DU0_DR5</span><span class="p">,</span> <span class="n">FN_LCDOUT5</span><span class="p">,</span>
		<span class="cm">/* IP2_24 [1] */</span>
		<span class="n">FN_DU0_DR4</span><span class="p">,</span> <span class="n">FN_LCDOUT4</span><span class="p">,</span>
		<span class="cm">/* IP2_23 [1] */</span>
		<span class="n">FN_DU0_DR3</span><span class="p">,</span> <span class="n">FN_LCDOUT3</span><span class="p">,</span>
		<span class="cm">/* IP2_22 [1] */</span>
		<span class="n">FN_DU0_DR2</span><span class="p">,</span> <span class="n">FN_LCDOUT2</span><span class="p">,</span>
		<span class="cm">/* IP2_21_19 [3] */</span>
		<span class="n">FN_DU0_DR1</span><span class="p">,</span> <span class="n">FN_LCDOUT1</span><span class="p">,</span> <span class="n">FN_DACK0</span><span class="p">,</span> <span class="n">FN_DRACK0</span><span class="p">,</span>
		<span class="n">FN_GPS_SIGN_B</span><span class="p">,</span> <span class="n">FN_AUDATA1</span><span class="p">,</span> <span class="n">FN_RX5_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_18_16 [3] */</span>
		<span class="n">FN_DU0_DR0</span><span class="p">,</span> <span class="n">FN_LCDOUT0</span><span class="p">,</span> <span class="n">FN_DREQ0</span><span class="p">,</span> <span class="n">FN_GPS_CLK_B</span><span class="p">,</span>
		<span class="n">FN_AUDATA0</span><span class="p">,</span> <span class="n">FN_TX5_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_15_12 [4] */</span>
		<span class="n">FN_HRTS0</span><span class="p">,</span> <span class="n">FN_RTS1_TANS</span><span class="p">,</span> <span class="n">FN_MDATA</span><span class="p">,</span> <span class="n">FN_TX0_C</span><span class="p">,</span>
		<span class="n">FN_SUB_TMS</span><span class="p">,</span> <span class="n">FN_CC5_STATE1</span><span class="p">,</span> <span class="n">FN_CC5_STATE9</span><span class="p">,</span> <span class="n">FN_CC5_STATE17</span><span class="p">,</span>
		<span class="n">FN_CC5_STATE25</span><span class="p">,</span> <span class="n">FN_CC5_STATE33</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_11_8 [4] */</span>
		<span class="n">FN_HCTS0</span><span class="p">,</span> <span class="n">FN_CTS1</span><span class="p">,</span> <span class="n">FN_STM</span><span class="p">,</span> <span class="n">FN_PWM0_D</span><span class="p">,</span>
		<span class="n">FN_RX0_C</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_C</span><span class="p">,</span> <span class="n">FN_SUB_TRST</span><span class="p">,</span> <span class="n">FN_TCLK1_B</span><span class="p">,</span>
		<span class="n">FN_CC5_OSCOUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_7_4 [4] */</span>
		<span class="n">FN_HSCK0</span><span class="p">,</span> <span class="n">FN_SCK1</span><span class="p">,</span> <span class="n">FN_MTS</span><span class="p">,</span> <span class="n">FN_PWM5</span><span class="p">,</span>
		<span class="n">FN_SCK0_C</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9_B</span><span class="p">,</span> <span class="n">FN_SUB_TDO</span><span class="p">,</span> <span class="n">FN_CC5_STATE0</span><span class="p">,</span>
		<span class="n">FN_CC5_STATE8</span><span class="p">,</span> <span class="n">FN_CC5_STATE16</span><span class="p">,</span> <span class="n">FN_CC5_STATE24</span><span class="p">,</span> <span class="n">FN_CC5_STATE32</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="cm">/* IP2_3_0 [4] */</span>
		<span class="n">FN_HRX0</span><span class="p">,</span> <span class="n">FN_RX1</span><span class="p">,</span> <span class="n">FN_SCKZ</span><span class="p">,</span> <span class="n">FN_RTS0_C_TANS_C</span><span class="p">,</span>
		<span class="n">FN_SUB_TDI</span><span class="p">,</span> <span class="n">FN_CC5_STATE3</span><span class="p">,</span> <span class="n">FN_CC5_STATE11</span><span class="p">,</span> <span class="n">FN_CC5_STATE19</span><span class="p">,</span>
		<span class="n">FN_CC5_STATE27</span><span class="p">,</span> <span class="n">FN_CC5_STATE35</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR3&quot;</span><span class="p">,</span> <span class="mh">0xfffc002c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP3_31_29 [3] */</span>
	    <span class="n">FN_DU0_EXODDF_DU0_ODDF_DISP_CDE</span><span class="p">,</span> <span class="n">FN_QCPV_QDE</span><span class="p">,</span> <span class="n">FN_CAN1_TX</span><span class="p">,</span> <span class="n">FN_TX2_C</span><span class="p">,</span>
	    <span class="n">FN_SCL2_C</span><span class="p">,</span> <span class="n">FN_REMOCON</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_28 [1] */</span>
	    <span class="n">FN_DU0_EXVSYNC_DU0_VSYNC</span><span class="p">,</span> <span class="n">FN_QSTB_QHE</span><span class="p">,</span>
	    <span class="cm">/* IP3_27 [1] */</span>
	    <span class="n">FN_DU0_EXHSYNC_DU0_HSYNC</span><span class="p">,</span> <span class="n">FN_QSTH_QHS</span><span class="p">,</span>
	    <span class="cm">/* IP3_26_24 [3] */</span>
	    <span class="n">FN_DU0_DOTCLKOUT1</span><span class="p">,</span> <span class="n">FN_QSTVB_QVE</span><span class="p">,</span> <span class="n">FN_RX3_D_IRDA_RX_D</span><span class="p">,</span> <span class="n">FN_SDA3_B</span><span class="p">,</span>
	    <span class="n">FN_SDA2_C</span><span class="p">,</span> <span class="n">FN_DACK0_B</span><span class="p">,</span> <span class="n">FN_DRACK0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_23 [1] */</span>
	    <span class="n">FN_DU0_DOTCLKOUT0</span><span class="p">,</span> <span class="n">FN_QCLK</span><span class="p">,</span>
	    <span class="cm">/* IP3_22_21 [2] */</span>
	    <span class="n">FN_DU0_DOTCLKIN</span><span class="p">,</span> <span class="n">FN_QSTVA_QVS</span><span class="p">,</span> <span class="n">FN_TX3_D_IRDA_TX_D</span><span class="p">,</span> <span class="n">FN_SCL3_B</span><span class="p">,</span>
	    <span class="cm">/* IP3_20 [1] */</span>
	    <span class="n">FN_DU0_DB7</span><span class="p">,</span> <span class="n">FN_LCDOUT23</span><span class="p">,</span>
	    <span class="cm">/* IP3_19 [1] */</span>
	    <span class="n">FN_DU0_DB6</span><span class="p">,</span> <span class="n">FN_LCDOUT22</span><span class="p">,</span>
	    <span class="cm">/* IP3_18 [1] */</span>
	    <span class="n">FN_DU0_DB5</span><span class="p">,</span> <span class="n">FN_LCDOUT21</span><span class="p">,</span>
	    <span class="cm">/* IP3_17 [1] */</span>
	    <span class="n">FN_DU0_DB4</span><span class="p">,</span> <span class="n">FN_LCDOUT20</span><span class="p">,</span>
	    <span class="cm">/* IP3_16 [1] */</span>
	    <span class="n">FN_DU0_DB3</span><span class="p">,</span> <span class="n">FN_LCDOUT19</span><span class="p">,</span>
	    <span class="cm">/* IP3_15 [1] */</span>
	    <span class="n">FN_DU0_DB2</span><span class="p">,</span> <span class="n">FN_LCDOUT18</span><span class="p">,</span>
	    <span class="cm">/* IP3_14_12 [3] */</span>
	    <span class="n">FN_DU0_DB1</span><span class="p">,</span> <span class="n">FN_LCDOUT17</span><span class="p">,</span> <span class="n">FN_EX_WAIT2</span><span class="p">,</span> <span class="n">FN_SDA1</span><span class="p">,</span>
	    <span class="n">FN_GPS_MAG_B</span><span class="p">,</span> <span class="n">FN_AUDATA5</span><span class="p">,</span> <span class="n">FN_SCK5_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_11_9 [3] */</span>
	    <span class="n">FN_DU0_DB0</span><span class="p">,</span> <span class="n">FN_LCDOUT16</span><span class="p">,</span> <span class="n">FN_EX_WAIT1</span><span class="p">,</span> <span class="n">FN_SCL1</span><span class="p">,</span>
	    <span class="n">FN_TCLK1</span><span class="p">,</span> <span class="n">FN_AUDATA4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP3_8 [1] */</span>
	    <span class="n">FN_DU0_DG7</span><span class="p">,</span> <span class="n">FN_LCDOUT15</span><span class="p">,</span>
	    <span class="cm">/* IP3_7 [1] */</span>
	    <span class="n">FN_DU0_DG6</span><span class="p">,</span> <span class="n">FN_LCDOUT14</span><span class="p">,</span>
	    <span class="cm">/* IP3_6 [1] */</span>
	    <span class="n">FN_DU0_DG5</span><span class="p">,</span> <span class="n">FN_LCDOUT13</span><span class="p">,</span>
	    <span class="cm">/* IP3_5 [1] */</span>
	    <span class="n">FN_DU0_DG4</span><span class="p">,</span> <span class="n">FN_LCDOUT12</span><span class="p">,</span>
	    <span class="cm">/* IP3_4 [1] */</span>
	    <span class="n">FN_DU0_DG3</span><span class="p">,</span> <span class="n">FN_LCDOUT11</span><span class="p">,</span>
	    <span class="cm">/* IP3_3 [1] */</span>
	    <span class="n">FN_DU0_DG2</span><span class="p">,</span> <span class="n">FN_LCDOUT10</span><span class="p">,</span>
	    <span class="cm">/* IP3_2_0 [3] */</span>
	    <span class="n">FN_DU0_DG1</span><span class="p">,</span> <span class="n">FN_LCDOUT9</span><span class="p">,</span> <span class="n">FN_DACK1</span><span class="p">,</span> <span class="n">FN_SDA2</span><span class="p">,</span>
	    <span class="n">FN_AUDATA3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR4&quot;</span><span class="p">,</span> <span class="mh">0xfffc0030</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP4_31_29 [3] */</span>
	    <span class="n">FN_DU1_DB0</span><span class="p">,</span> <span class="n">FN_VI2_DATA4_VI2_B4</span><span class="p">,</span> <span class="n">FN_SCL2_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT0</span><span class="p">,</span>
	    <span class="n">FN_TX5</span><span class="p">,</span> <span class="n">FN_SCK0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_28 [1] */</span>
	    <span class="n">FN_DU1_DG7</span><span class="p">,</span> <span class="n">FN_VI2_R3</span><span class="p">,</span>
	    <span class="cm">/* IP4_27 [1] */</span>
	    <span class="n">FN_DU1_DG6</span><span class="p">,</span> <span class="n">FN_VI2_R2</span><span class="p">,</span>
	    <span class="cm">/* IP4_26 [1] */</span>
	    <span class="n">FN_DU1_DG5</span><span class="p">,</span> <span class="n">FN_VI2_R1</span><span class="p">,</span>
	    <span class="cm">/* IP4_25 [1] */</span>
	    <span class="n">FN_DU1_DG4</span><span class="p">,</span> <span class="n">FN_VI2_R0</span><span class="p">,</span>
	    <span class="cm">/* IP4_24 [1] */</span>
	    <span class="n">FN_DU1_DG3</span><span class="p">,</span> <span class="n">FN_VI2_G7</span><span class="p">,</span>
	    <span class="cm">/* IP4_23 [1] */</span>
	    <span class="n">FN_DU1_DG2</span><span class="p">,</span> <span class="n">FN_VI2_G6</span><span class="p">,</span>
	    <span class="cm">/* IP4_22_20 [3] */</span>
	    <span class="n">FN_DU1_DG1</span><span class="p">,</span> <span class="n">FN_VI2_DATA3_VI2_B3</span><span class="p">,</span> <span class="n">FN_SDA1_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT3</span><span class="p">,</span>
	    <span class="n">FN_SCK5</span><span class="p">,</span> <span class="n">FN_AUDATA7</span><span class="p">,</span> <span class="n">FN_RX0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_19_17 [3] */</span>
	    <span class="n">FN_DU1_DG0</span><span class="p">,</span> <span class="n">FN_VI2_DATA2_VI2_B2</span><span class="p">,</span> <span class="n">FN_SCL1_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT2</span><span class="p">,</span>
	    <span class="n">FN_SCK3_E</span><span class="p">,</span> <span class="n">FN_AUDATA6</span><span class="p">,</span> <span class="n">FN_TX0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_16 [1] */</span>
	    <span class="n">FN_DU1_DR7</span><span class="p">,</span> <span class="n">FN_VI2_G5</span><span class="p">,</span>
	    <span class="cm">/* IP4_15 [1] */</span>
	    <span class="n">FN_DU1_DR6</span><span class="p">,</span> <span class="n">FN_VI2_G4</span><span class="p">,</span>
	    <span class="cm">/* IP4_14 [1] */</span>
	    <span class="n">FN_DU1_DR5</span><span class="p">,</span> <span class="n">FN_VI2_G3</span><span class="p">,</span>
	    <span class="cm">/* IP4_13 [1] */</span>
	    <span class="n">FN_DU1_DR4</span><span class="p">,</span> <span class="n">FN_VI2_G2</span><span class="p">,</span>
	    <span class="cm">/* IP4_12 [1] */</span>
	    <span class="n">FN_DU1_DR3</span><span class="p">,</span> <span class="n">FN_VI2_G1</span><span class="p">,</span>
	    <span class="cm">/* IP4_11 [1] */</span>
	    <span class="n">FN_DU1_DR2</span><span class="p">,</span> <span class="n">FN_VI2_G0</span><span class="p">,</span>
	    <span class="cm">/* IP4_10_8 [3] */</span>
	    <span class="n">FN_DU1_DR1</span><span class="p">,</span> <span class="n">FN_VI2_DATA1_VI2_B1</span><span class="p">,</span> <span class="n">FN_PWM0</span><span class="p">,</span> <span class="n">FN_SD3_CMD</span><span class="p">,</span>
	    <span class="n">FN_RX3_E_IRDA_RX_E</span><span class="p">,</span> <span class="n">FN_AUDSYNC</span><span class="p">,</span> <span class="n">FN_CTS0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_7_5 [3] */</span>
	    <span class="n">FN_DU1_DR0</span><span class="p">,</span> <span class="n">FN_VI2_DATA0_VI2_B0</span><span class="p">,</span> <span class="n">FN_PWM6</span><span class="p">,</span> <span class="n">FN_SD3_CLK</span><span class="p">,</span>
	    <span class="n">FN_TX3_E_IRDA_TX_E</span><span class="p">,</span> <span class="n">FN_AUDCK</span><span class="p">,</span> <span class="n">FN_PWMFSW0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_4_2 [3] */</span>
	    <span class="n">FN_DU0_CDE</span><span class="p">,</span> <span class="n">FN_QPOLB</span><span class="p">,</span> <span class="n">FN_CAN1_RX</span><span class="p">,</span> <span class="n">FN_RX2_C</span><span class="p">,</span>
	    <span class="n">FN_DREQ0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK78_B</span><span class="p">,</span> <span class="n">FN_SCK0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP4_1_0 [2] */</span>
	    <span class="n">FN_DU0_DISP</span><span class="p">,</span> <span class="n">FN_QPOLA</span><span class="p">,</span> <span class="n">FN_CAN_CLK_C</span><span class="p">,</span> <span class="n">FN_SCK2_C</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR5&quot;</span><span class="p">,</span> <span class="mh">0xfffc0034</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP5_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_30_29 [2] */</span>
	    <span class="n">FN_AUDIO_CLKB</span><span class="p">,</span> <span class="n">FN_USB_OVC2</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT0</span><span class="p">,</span> <span class="n">FN_MOUT0</span><span class="p">,</span>
	    <span class="cm">/* IP5_28 [1] */</span>
	    <span class="n">FN_AUDIO_CLKA</span><span class="p">,</span> <span class="n">FN_CAN_TXCLK</span><span class="p">,</span>
	    <span class="cm">/* IP5_27_24 [4] */</span>
	    <span class="n">FN_DU1_CDE</span><span class="p">,</span> <span class="n">FN_VI2_DATA7_VI2_B7</span><span class="p">,</span> <span class="n">FN_RX3_B_IRDA_RX_B</span><span class="p">,</span> <span class="n">FN_SD3_WP</span><span class="p">,</span>
	    <span class="n">FN_HSPI_RX1</span><span class="p">,</span> <span class="n">FN_VI1_FIELD</span><span class="p">,</span> <span class="n">FN_VI3_FIELD</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKOUT</span><span class="p">,</span>
	    <span class="n">FN_RX2_D</span><span class="p">,</span> <span class="n">FN_GPS_CLK_C</span><span class="p">,</span> <span class="n">FN_GPS_CLK_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_23_21 [3] */</span>
	    <span class="n">FN_DU1_DISP</span><span class="p">,</span> <span class="n">FN_VI2_DATA6_VI2_B6</span><span class="p">,</span> <span class="n">FN_TCLK0</span><span class="p">,</span> <span class="n">FN_QSTVA_B_QVS_B</span><span class="p">,</span>
	    <span class="n">FN_HSPI_CLK1</span><span class="p">,</span> <span class="n">FN_SCK2_D</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKOUT_B</span><span class="p">,</span> <span class="n">FN_GPS_MAG_D</span><span class="p">,</span>
	    <span class="cm">/* IP5_20_17 [4] */</span>
	    <span class="n">FN_DU1_EXODDF_DU1_ODDF_DISP_CDE</span><span class="p">,</span> <span class="n">FN_VI2_CLK</span><span class="p">,</span> <span class="n">FN_TX3_B_IRDA_TX_B</span><span class="p">,</span>
	    <span class="n">FN_SD3_CD</span><span class="p">,</span> <span class="n">FN_HSPI_TX1</span><span class="p">,</span> <span class="n">FN_VI1_CLKENB</span><span class="p">,</span> <span class="n">FN_VI3_CLKENB</span><span class="p">,</span>
	    <span class="n">FN_AUDIO_CLKC</span><span class="p">,</span> <span class="n">FN_TX2_D</span><span class="p">,</span> <span class="n">FN_SPEEDIN</span><span class="p">,</span> <span class="n">FN_GPS_SIGN_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_16_15 [2] */</span>
	    <span class="n">FN_DU1_EXVSYNC_DU1_VSYNC</span><span class="p">,</span> <span class="n">FN_VI2_VSYNC</span><span class="p">,</span> <span class="n">FN_VI3_VSYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_14_13 [2] */</span>
	    <span class="n">FN_DU1_EXHSYNC_DU1_HSYNC</span><span class="p">,</span> <span class="n">FN_VI2_HSYNC</span><span class="p">,</span> <span class="n">FN_VI3_HSYNC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_12_11 [2] */</span>
	    <span class="n">FN_DU1_DOTCLKOUT</span><span class="p">,</span> <span class="n">FN_VI2_FIELD</span><span class="p">,</span> <span class="n">FN_SDA1_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP5_10_9 [2] */</span>
	    <span class="n">FN_DU1_DOTCLKIN</span><span class="p">,</span> <span class="n">FN_VI2_CLKENB</span><span class="p">,</span> <span class="n">FN_HSPI_CS1</span><span class="p">,</span> <span class="n">FN_SCL1_D</span><span class="p">,</span>
	    <span class="cm">/* IP5_8 [1] */</span>
	    <span class="n">FN_DU1_DB7</span><span class="p">,</span> <span class="n">FN_SDA2_D</span><span class="p">,</span>
	    <span class="cm">/* IP5_7 [1] */</span>
	    <span class="n">FN_DU1_DB6</span><span class="p">,</span> <span class="n">FN_SCL2_D</span><span class="p">,</span>
	    <span class="cm">/* IP5_6 [1] */</span>
	    <span class="n">FN_DU1_DB5</span><span class="p">,</span> <span class="n">FN_VI2_R7</span><span class="p">,</span>
	    <span class="cm">/* IP5_5 [1] */</span>
	    <span class="n">FN_DU1_DB4</span><span class="p">,</span> <span class="n">FN_VI2_R6</span><span class="p">,</span>
	    <span class="cm">/* IP5_4 [1] */</span>
	    <span class="n">FN_DU1_DB3</span><span class="p">,</span> <span class="n">FN_VI2_R5</span><span class="p">,</span>
	    <span class="cm">/* IP5_3 [1] */</span>
	    <span class="n">FN_DU1_DB2</span><span class="p">,</span> <span class="n">FN_VI2_R4</span><span class="p">,</span>
	    <span class="cm">/* IP5_2_0 [3] */</span>
	    <span class="n">FN_DU1_DB1</span><span class="p">,</span> <span class="n">FN_VI2_DATA5_VI2_B5</span><span class="p">,</span> <span class="n">FN_SDA2_B</span><span class="p">,</span> <span class="n">FN_SD3_DAT1</span><span class="p">,</span>
	    <span class="n">FN_RX5</span><span class="p">,</span> <span class="n">FN_RTS0_D_TANS_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR6&quot;</span><span class="p">,</span> <span class="mh">0xfffc0038</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP6_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_30_29 [2] */</span>
	    <span class="n">FN_SSI_SCK6</span><span class="p">,</span> <span class="n">FN_ADICHS0</span><span class="p">,</span> <span class="n">FN_CAN0_TX</span><span class="p">,</span> <span class="n">FN_IERX_B</span><span class="p">,</span>
	    <span class="cm">/* IP_28_27 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_26_25 [2] */</span>
	    <span class="n">FN_SSI_SDATA5</span><span class="p">,</span> <span class="n">FN_ADIDATA</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT12</span><span class="p">,</span> <span class="n">FN_RX3_IRDA_RX</span><span class="p">,</span>
	    <span class="cm">/* IP6_24_23 [2] */</span>
	    <span class="n">FN_SSI_WS5</span><span class="p">,</span> <span class="n">FN_ADICS_SAMP</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT11</span><span class="p">,</span> <span class="n">FN_TX3_IRDA_TX</span><span class="p">,</span>
	    <span class="cm">/* IP6_22_20 [3] */</span>
	    <span class="n">FN_SSI_SCK5</span><span class="p">,</span> <span class="n">FN_ADICLK</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT10</span><span class="p">,</span> <span class="n">FN_SCK3</span><span class="p">,</span>
	    <span class="n">FN_TCLK0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_19_18 [2] */</span>
	    <span class="n">FN_SSI_SDATA4</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT9</span><span class="p">,</span> <span class="n">FN_SSI_SDATA9_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_17_15 [3] */</span>
	    <span class="n">FN_SSI_SDATA3</span><span class="p">,</span> <span class="n">FN_PWM0_C</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT8</span><span class="p">,</span> <span class="n">FN_CAN_CLK_B</span><span class="p">,</span>
	    <span class="n">FN_IECLK</span><span class="p">,</span> <span class="n">FN_SCIF_CLK_B</span><span class="p">,</span> <span class="n">FN_TCLK0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_14_12 [3] */</span>
	    <span class="n">FN_SSI_WS34</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT7</span><span class="p">,</span> <span class="n">FN_CAN0_RX_B</span><span class="p">,</span> <span class="n">FN_IETX</span><span class="p">,</span>
	    <span class="n">FN_SSI_WS9_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_11_9 [3] */</span>
	    <span class="n">FN_SSI_SCK34</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT6</span><span class="p">,</span> <span class="n">FN_CAN0_TX_B</span><span class="p">,</span> <span class="n">FN_IERX</span><span class="p">,</span>
	    <span class="n">FN_SSI_SCK9_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_8 [1] */</span>
	    <span class="n">FN_SSI_SDATA2</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT5</span><span class="p">,</span>
	    <span class="cm">/* IP6_7_6 [2] */</span>
	    <span class="n">FN_SSI_SDATA1</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT4</span><span class="p">,</span> <span class="n">FN_MOUT6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_5_4 [2] */</span>
	    <span class="n">FN_SSI_SDATA0</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT3</span><span class="p">,</span> <span class="n">FN_MOUT5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_3_2 [2] */</span>
	    <span class="n">FN_SSI_WS0129</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT2</span><span class="p">,</span> <span class="n">FN_MOUT2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP6_1_0 [2] */</span>
	    <span class="n">FN_SSI_SCK0129</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT1</span><span class="p">,</span> <span class="n">FN_MOUT1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR7&quot;</span><span class="p">,</span> <span class="mh">0xfffc003c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP7_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_30_29 [2] */</span>
	    <span class="n">FN_SD0_WP</span><span class="p">,</span> <span class="n">FN_DACK2</span><span class="p">,</span> <span class="n">FN_CTS1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_28_27 [2] */</span>
	    <span class="n">FN_SD0_CD</span><span class="p">,</span> <span class="n">FN_DREQ2</span><span class="p">,</span> <span class="n">FN_RTS1_B_TANS_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_26_25 [2] */</span>
	    <span class="n">FN_SD0_DAT3</span><span class="p">,</span> <span class="n">FN_ATAWR1</span><span class="p">,</span> <span class="n">FN_RX2_B</span><span class="p">,</span> <span class="n">FN_CC5_TDI</span><span class="p">,</span>
	    <span class="cm">/* IP7_24_23 [2] */</span>
	    <span class="n">FN_SD0_DAT2</span><span class="p">,</span> <span class="n">FN_ATARD1</span><span class="p">,</span> <span class="n">FN_TX2_B</span><span class="p">,</span> <span class="n">FN_CC5_TCK</span><span class="p">,</span>
	    <span class="cm">/* IP7_22_21 [2] */</span>
	    <span class="n">FN_SD0_DAT1</span><span class="p">,</span> <span class="n">FN_ATAG1</span><span class="p">,</span> <span class="n">FN_SCK2_B</span><span class="p">,</span> <span class="n">FN_CC5_TMS</span><span class="p">,</span>
	    <span class="cm">/* IP7_20_19 [2] */</span>
	    <span class="n">FN_SD0_DAT0</span><span class="p">,</span> <span class="n">FN_ATADIR1</span><span class="p">,</span> <span class="n">FN_RX1_B</span><span class="p">,</span> <span class="n">FN_CC5_TRST</span><span class="p">,</span>
	    <span class="cm">/* IP7_18_17 [2] */</span>
	    <span class="n">FN_SD0_CMD</span><span class="p">,</span> <span class="n">FN_ATACS11</span><span class="p">,</span> <span class="n">FN_TX1_B</span><span class="p">,</span> <span class="n">FN_CC5_TDO</span><span class="p">,</span>
	    <span class="cm">/* IP7_16_15 [2] */</span>
	    <span class="n">FN_SD0_CLK</span><span class="p">,</span> <span class="n">FN_ATACS01</span><span class="p">,</span> <span class="n">FN_SCK1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_14_13 [2] */</span>
	    <span class="n">FN_SSI_SDATA8</span><span class="p">,</span> <span class="n">FN_VSP</span><span class="p">,</span> <span class="n">FN_IRQ3_B</span><span class="p">,</span> <span class="n">FN_HSPI_RX1_C</span><span class="p">,</span>
	    <span class="cm">/* IP7_12_10 [3] */</span>
	    <span class="n">FN_SSI_SDATA7</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT15</span><span class="p">,</span> <span class="n">FN_IRQ2_B</span><span class="p">,</span> <span class="n">FN_TCLK1_C</span><span class="p">,</span>
	    <span class="n">FN_HSPI_TX1_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_9_7 [3] */</span>
	    <span class="n">FN_SSI_WS78</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT14</span><span class="p">,</span> <span class="n">FN_IRQ1_B</span><span class="p">,</span> <span class="n">FN_SSI_WS9_B</span><span class="p">,</span>
	    <span class="n">FN_HSPI_CS1_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_6_4 [3] */</span>
	    <span class="n">FN_SSI_SCK78</span><span class="p">,</span> <span class="n">FN_CAN_DEBUGOUT13</span><span class="p">,</span> <span class="n">FN_IRQ0_B</span><span class="p">,</span> <span class="n">FN_SSI_SCK9_B</span><span class="p">,</span>
	    <span class="n">FN_HSPI_CLK1_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP7_3_2 [2] */</span>
	    <span class="n">FN_SSI_SDATA6</span><span class="p">,</span> <span class="n">FN_ADICHS2</span><span class="p">,</span> <span class="n">FN_CAN_CLK</span><span class="p">,</span> <span class="n">FN_IECLK_B</span><span class="p">,</span>
	    <span class="cm">/* IP7_1_0 [2] */</span>
	    <span class="n">FN_SSI_WS6</span><span class="p">,</span> <span class="n">FN_ADICHS1</span><span class="p">,</span> <span class="n">FN_CAN0_RX</span><span class="p">,</span> <span class="n">FN_IETX_B</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR8&quot;</span><span class="p">,</span> <span class="mh">0xfffc0040</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP8_31 [1] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_30_28 [3] */</span>
	    <span class="n">FN_VI0_VSYNC</span><span class="p">,</span> <span class="n">FN_VI0_DATA1_B_VI0_B1_B</span><span class="p">,</span> <span class="n">FN_RTS1_C_TANS_C</span><span class="p">,</span> <span class="n">FN_RX4_D</span><span class="p">,</span>
	    <span class="n">FN_PWMFSW0_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_27_25 [3] */</span>
	    <span class="n">FN_VI0_HSYNC</span><span class="p">,</span> <span class="n">FN_VI0_DATA0_B_VI0_B0_B</span><span class="p">,</span> <span class="n">FN_CTS1_C</span><span class="p">,</span> <span class="n">FN_TX4_D</span><span class="p">,</span>
	    <span class="n">FN_MMC1_CMD</span><span class="p">,</span> <span class="n">FN_HSCK1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_24_23 [2] */</span>
	    <span class="n">FN_VI0_FIELD</span><span class="p">,</span> <span class="n">FN_RX1_C</span><span class="p">,</span> <span class="n">FN_HRX1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_22_21 [2] */</span>
	    <span class="n">FN_VI0_CLKENB</span><span class="p">,</span> <span class="n">FN_TX1_C</span><span class="p">,</span> <span class="n">FN_HTX1_B</span><span class="p">,</span> <span class="n">FN_MT1_SYNC</span><span class="p">,</span>
	    <span class="cm">/* IP8_20 [1] */</span>
	    <span class="n">FN_VI0_CLK</span><span class="p">,</span> <span class="n">FN_MMC1_CLK</span><span class="p">,</span>
	    <span class="cm">/* IP8_19 [1] */</span>
	    <span class="n">FN_FMIN</span><span class="p">,</span> <span class="n">FN_RDS_DATA</span><span class="p">,</span>
	    <span class="cm">/* IP8_18 [1] */</span>
	    <span class="n">FN_BPFCLK</span><span class="p">,</span> <span class="n">FN_PCMWE</span><span class="p">,</span>
	    <span class="cm">/* IP8_17_16 [2] */</span>
	    <span class="n">FN_FMCLK</span><span class="p">,</span> <span class="n">FN_RDS_CLK</span><span class="p">,</span> <span class="n">FN_PCMOE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_15_12 [4] */</span>
	    <span class="n">FN_HSPI_RX0</span><span class="p">,</span> <span class="n">FN_RX0</span><span class="p">,</span> <span class="n">FN_CAN_STEP0</span><span class="p">,</span> <span class="n">FN_AD_NCS</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE7</span><span class="p">,</span> <span class="n">FN_CC5_STATE15</span><span class="p">,</span> <span class="n">FN_CC5_STATE23</span><span class="p">,</span> <span class="n">FN_CC5_STATE31</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE39</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_11_8 [4] */</span>
	    <span class="n">FN_HSPI_TX0</span><span class="p">,</span> <span class="n">FN_TX0</span><span class="p">,</span> <span class="n">FN_CAN_DEBUG_HW_TRIGGER</span><span class="p">,</span> <span class="n">FN_AD_DO</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE6</span><span class="p">,</span> <span class="n">FN_CC5_STATE14</span><span class="p">,</span> <span class="n">FN_CC5_STATE22</span><span class="p">,</span> <span class="n">FN_CC5_STATE30</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE38</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_7_4 [4] */</span>
	    <span class="n">FN_HSPI_CS0</span><span class="p">,</span> <span class="n">FN_RTS0_TANS</span><span class="p">,</span> <span class="n">FN_USB_OVC1</span><span class="p">,</span> <span class="n">FN_AD_DI</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE5</span><span class="p">,</span> <span class="n">FN_CC5_STATE13</span><span class="p">,</span> <span class="n">FN_CC5_STATE21</span><span class="p">,</span> <span class="n">FN_CC5_STATE29</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE37</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP8_3_0 [4] */</span>
	    <span class="n">FN_HSPI_CLK0</span><span class="p">,</span> <span class="n">FN_CTS0</span><span class="p">,</span> <span class="n">FN_USB_OVC0</span><span class="p">,</span> <span class="n">FN_AD_CLK</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE4</span><span class="p">,</span> <span class="n">FN_CC5_STATE12</span><span class="p">,</span> <span class="n">FN_CC5_STATE20</span><span class="p">,</span> <span class="n">FN_CC5_STATE28</span><span class="p">,</span>
	    <span class="n">FN_CC5_STATE36</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR9&quot;</span><span class="p">,</span> <span class="mh">0xfffc0044</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP9_31_30 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_29_28 [2] */</span>
	    <span class="n">FN_VI0_G7</span><span class="p">,</span> <span class="n">FN_ETH_RXD1</span><span class="p">,</span> <span class="n">FN_SD2_DAT3_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_9</span><span class="p">,</span>
	    <span class="cm">/* IP9_27_26 [2] */</span>
	    <span class="n">FN_VI0_G6</span><span class="p">,</span> <span class="n">FN_ETH_RXD0</span><span class="p">,</span> <span class="n">FN_SD2_DAT2_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_8</span><span class="p">,</span>
	    <span class="cm">/* IP9_25_24 [2] */</span>
	    <span class="n">FN_VI0_G5</span><span class="p">,</span> <span class="n">FN_ETH_RX_ER</span><span class="p">,</span> <span class="n">FN_SD2_DAT1_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_7</span><span class="p">,</span>
	    <span class="cm">/* IP9_23_22 [2] */</span>
	    <span class="n">FN_VI0_G4</span><span class="p">,</span> <span class="n">FN_ETH_TX_EN</span><span class="p">,</span> <span class="n">FN_SD2_DAT0_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_6</span><span class="p">,</span>
	    <span class="cm">/* IP9_21_19 [3] */</span>
	    <span class="n">FN_VI0_G3</span><span class="p">,</span> <span class="n">FN_ETH_CRS_DV</span><span class="p">,</span> <span class="n">FN_MMC1_D7</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_5</span><span class="p">,</span>
	    <span class="n">FN_TS_SDAT0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_18_16 [3] */</span>
	    <span class="n">FN_VI0_G2</span><span class="p">,</span> <span class="n">FN_ETH_TXD1</span><span class="p">,</span> <span class="n">FN_MMC1_D6</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_4</span><span class="p">,</span>
	    <span class="n">FN_TS_SPSYNC0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_15_14 [2] */</span>
	    <span class="n">FN_VI0_G1</span><span class="p">,</span> <span class="n">FN_SSI_WS78_C</span><span class="p">,</span> <span class="n">FN_IRQ1</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_3</span><span class="p">,</span>
	    <span class="cm">/* IP9_13_12 [2] */</span>
	    <span class="n">FN_VI0_G0</span><span class="p">,</span> <span class="n">FN_SSI_SCK78_C</span><span class="p">,</span> <span class="n">FN_IRQ0</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_2</span><span class="p">,</span>
	    <span class="cm">/* IP9_11_10 [2] */</span>
	    <span class="n">FN_VI0_DATA7_VI0_B7</span><span class="p">,</span> <span class="n">FN_MMC1_D5</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_9_8 [2] */</span>
	    <span class="n">FN_VI0_DATA6_VI0_B6</span><span class="p">,</span> <span class="n">FN_MMC1_D4</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_7 [1] */</span>
	    <span class="n">FN_VI0_DATA5_VI0_B5</span><span class="p">,</span> <span class="n">FN_MMC1_D3</span><span class="p">,</span>
	    <span class="cm">/* IP9_6 [1] */</span>
	    <span class="n">FN_VI0_DATA4_VI0_B4</span><span class="p">,</span> <span class="n">FN_MMC1_D2</span><span class="p">,</span>
	    <span class="cm">/* IP9_5 [1] */</span>
	    <span class="n">FN_VI0_DATA3_VI0_B3</span><span class="p">,</span> <span class="n">FN_MMC1_D1</span><span class="p">,</span>
	    <span class="cm">/* IP9_4 [1] */</span>
	    <span class="n">FN_VI0_DATA2_VI0_B2</span><span class="p">,</span> <span class="n">FN_MMC1_D0</span><span class="p">,</span>
	    <span class="cm">/* IP9_3_2 [2] */</span>
	    <span class="n">FN_VI0_DATA1_VI0_B1</span><span class="p">,</span> <span class="n">FN_HCTS1_B</span><span class="p">,</span> <span class="n">FN_MT1_PWM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP9_1_0 [2] */</span>
	    <span class="n">FN_VI0_DATA0_VI0_B0</span><span class="p">,</span> <span class="n">FN_HRTS1_B</span><span class="p">,</span> <span class="n">FN_MT1_VCXO</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR10&quot;</span><span class="p">,</span> <span class="mh">0xfffc0048</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP10_31_29 [3] */</span>
	    <span class="n">FN_VI1_VSYNC</span><span class="p">,</span> <span class="n">FN_AUDIO_CLKOUT_C</span><span class="p">,</span> <span class="n">FN_SSI_WS4</span><span class="p">,</span> <span class="n">FN_SIM_CLK</span><span class="p">,</span>
	    <span class="n">FN_GPS_MAG_C</span><span class="p">,</span> <span class="n">FN_SPV_TRST</span><span class="p">,</span> <span class="n">FN_SCL3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_28_26 [3] */</span>
	    <span class="n">FN_VI1_HSYNC</span><span class="p">,</span> <span class="n">FN_VI3_CLK</span><span class="p">,</span> <span class="n">FN_SSI_SCK4</span><span class="p">,</span> <span class="n">FN_GPS_SIGN_C</span><span class="p">,</span>
	    <span class="n">FN_PWMFSW0_E</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_25_24 [2] */</span>
	    <span class="n">FN_VI1_CLK</span><span class="p">,</span> <span class="n">FN_SIM_D</span><span class="p">,</span> <span class="n">FN_SDA3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_23_21 [3] */</span>
	    <span class="n">FN_VI0_R7</span><span class="p">,</span> <span class="n">FN_ETH_MDIO</span><span class="p">,</span> <span class="n">FN_DACK2_C</span><span class="p">,</span> <span class="n">FN_HSPI_RX1_B</span><span class="p">,</span>
	    <span class="n">FN_SCIF_CLK_D</span><span class="p">,</span> <span class="n">FN_TRACECTL</span><span class="p">,</span> <span class="n">FN_MT1_PEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_20_18 [3] */</span>
	    <span class="n">FN_VI0_R6</span><span class="p">,</span> <span class="n">FN_ETH_MDC</span><span class="p">,</span> <span class="n">FN_DREQ2_C</span><span class="p">,</span> <span class="n">FN_HSPI_TX1_B</span><span class="p">,</span>
	    <span class="n">FN_TRACECLK</span><span class="p">,</span> <span class="n">FN_MT1_BEN</span><span class="p">,</span> <span class="n">FN_PWMFSW0_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_17_15 [3] */</span>
	    <span class="n">FN_VI0_R5</span><span class="p">,</span> <span class="n">FN_ETH_TXD0</span><span class="p">,</span> <span class="n">FN_SD2_WP_B</span><span class="p">,</span> <span class="n">FN_HSPI_CS1_B</span><span class="p">,</span>
	    <span class="n">FN_ARM_TRACEDATA_15</span><span class="p">,</span> <span class="n">FN_MT1_D</span><span class="p">,</span> <span class="n">FN_TS_SDEN0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_14_12 [3] */</span>
	    <span class="n">FN_VI0_R4</span><span class="p">,</span> <span class="n">FN_ETH_REFCLK</span><span class="p">,</span> <span class="n">FN_SD2_CD_B</span><span class="p">,</span> <span class="n">FN_HSPI_CLK1_B</span><span class="p">,</span>
	    <span class="n">FN_ARM_TRACEDATA_14</span><span class="p">,</span> <span class="n">FN_MT1_CLK</span><span class="p">,</span> <span class="n">FN_TS_SCK0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_11_9 [3] */</span>
	    <span class="n">FN_VI0_R3</span><span class="p">,</span> <span class="n">FN_ETH_MAGIC</span><span class="p">,</span> <span class="n">FN_SD2_CMD_B</span><span class="p">,</span> <span class="n">FN_IRQ3</span><span class="p">,</span>
	    <span class="n">FN_ARM_TRACEDATA_13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_8_6 [3] */</span>
	    <span class="n">FN_VI0_R2</span><span class="p">,</span> <span class="n">FN_ETH_LINK</span><span class="p">,</span> <span class="n">FN_SD2_CLK_B</span><span class="p">,</span> <span class="n">FN_IRQ2</span><span class="p">,</span>
	    <span class="n">FN_ARM_TRACEDATA_12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_5_3 [3] */</span>
	    <span class="n">FN_VI0_R1</span><span class="p">,</span> <span class="n">FN_SSI_SDATA8_C</span><span class="p">,</span> <span class="n">FN_DACK1_B</span><span class="p">,</span> <span class="n">FN_ARM_TRACEDATA_11</span><span class="p">,</span>
	    <span class="n">FN_DACK0_C</span><span class="p">,</span> <span class="n">FN_DRACK0_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP10_2_0 [3] */</span>
	    <span class="n">FN_VI0_R0</span><span class="p">,</span> <span class="n">FN_SSI_SDATA7_C</span><span class="p">,</span> <span class="n">FN_SCK1_C</span><span class="p">,</span> <span class="n">FN_DREQ1_B</span><span class="p">,</span>
	    <span class="n">FN_ARM_TRACEDATA_10</span><span class="p">,</span> <span class="n">FN_DREQ0_C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR11&quot;</span><span class="p">,</span> <span class="mh">0xfffc004c</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP11_31_30 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_29_27 [3] */</span>
	    <span class="n">FN_VI1_G1</span><span class="p">,</span> <span class="n">FN_VI3_DATA1</span><span class="p">,</span> <span class="n">FN_SSI_SCK1</span><span class="p">,</span> <span class="n">FN_TS_SDEN1</span><span class="p">,</span>
	    <span class="n">FN_DACK2_B</span><span class="p">,</span> <span class="n">FN_RX2</span><span class="p">,</span> <span class="n">FN_HRTS0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_26_24 [3] */</span>
	    <span class="n">FN_VI1_G0</span><span class="p">,</span> <span class="n">FN_VI3_DATA0</span><span class="p">,</span> <span class="n">FN_DU1_DOTCLKOUT1</span><span class="p">,</span> <span class="n">FN_TS_SCK1</span><span class="p">,</span>
	    <span class="n">FN_DREQ2_B</span><span class="p">,</span> <span class="n">FN_TX2</span><span class="p">,</span> <span class="n">FN_SPA_TDO</span><span class="p">,</span> <span class="n">FN_HCTS0_B</span><span class="p">,</span>
	    <span class="cm">/* IP11_23_21 [3] */</span>
	    <span class="n">FN_VI1_DATA7_VI1_B7</span><span class="p">,</span> <span class="n">FN_SD2_WP</span><span class="p">,</span> <span class="n">FN_MT0_PWM</span><span class="p">,</span> <span class="n">FN_SPA_TDI</span><span class="p">,</span>
	    <span class="n">FN_HSPI_RX1_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_20_18 [3] */</span>
	    <span class="n">FN_VI1_DATA6_VI1_B6</span><span class="p">,</span> <span class="n">FN_SD2_CD</span><span class="p">,</span> <span class="n">FN_MT0_VCXO</span><span class="p">,</span> <span class="n">FN_SPA_TMS</span><span class="p">,</span>
	    <span class="n">FN_HSPI_TX1_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_17_15 [3] */</span>
	    <span class="n">FN_VI1_DATA5_VI1_B5</span><span class="p">,</span> <span class="n">FN_SD2_CMD</span><span class="p">,</span> <span class="n">FN_MT0_SYNC</span><span class="p">,</span> <span class="n">FN_SPA_TCK</span><span class="p">,</span>
	    <span class="n">FN_HSPI_CS1_D</span><span class="p">,</span> <span class="n">FN_ADICHS2_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_14_12 [3] */</span>
	    <span class="n">FN_VI1_DATA4_VI1_B4</span><span class="p">,</span> <span class="n">FN_SD2_CLK</span><span class="p">,</span> <span class="n">FN_MT0_PEN</span><span class="p">,</span> <span class="n">FN_SPA_TRST</span><span class="p">,</span>
	    <span class="n">FN_HSPI_CLK1_D</span><span class="p">,</span> <span class="n">FN_ADICHS1_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_11_9 [3] */</span>
	    <span class="n">FN_VI1_DATA3_VI1_B3</span><span class="p">,</span> <span class="n">FN_SD2_DAT3</span><span class="p">,</span> <span class="n">FN_MT0_BEN</span><span class="p">,</span> <span class="n">FN_SPV_TDO</span><span class="p">,</span>
	    <span class="n">FN_ADICHS0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_8_6 [3] */</span>
	    <span class="n">FN_VI1_DATA2_VI1_B2</span><span class="p">,</span> <span class="n">FN_SD2_DAT2</span><span class="p">,</span> <span class="n">FN_MT0_D</span><span class="p">,</span> <span class="n">FN_SPVTDI</span><span class="p">,</span>
	    <span class="n">FN_ADIDATA_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_5_3 [3] */</span>
	    <span class="n">FN_VI1_DATA1_VI1_B1</span><span class="p">,</span> <span class="n">FN_SD2_DAT1</span><span class="p">,</span> <span class="n">FN_MT0_CLK</span><span class="p">,</span> <span class="n">FN_SPV_TMS</span><span class="p">,</span>
	    <span class="n">FN_ADICS_B_SAMP_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP11_2_0 [3] */</span>
	    <span class="n">FN_VI1_DATA0_VI1_B0</span><span class="p">,</span> <span class="n">FN_SD2_DAT0</span><span class="p">,</span> <span class="n">FN_SIM_RST</span><span class="p">,</span> <span class="n">FN_SPV_TCK</span><span class="p">,</span>
	    <span class="n">FN_ADICLK_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;IPSR12&quot;</span><span class="p">,</span> <span class="mh">0xfffc0050</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* IP12_31_28 [4] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_27_24 [4] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_23_20 [4] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_19_18 [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_17_15 [3] */</span>
	    <span class="n">FN_VI1_G7</span><span class="p">,</span> <span class="n">FN_VI3_DATA7</span><span class="p">,</span> <span class="n">FN_GPS_MAG</span><span class="p">,</span> <span class="n">FN_FCE</span><span class="p">,</span>
	    <span class="n">FN_SCK4_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_14_12 [3] */</span>
	    <span class="n">FN_VI1_G6</span><span class="p">,</span> <span class="n">FN_VI3_DATA6</span><span class="p">,</span> <span class="n">FN_GPS_SIGN</span><span class="p">,</span> <span class="n">FN_FRB</span><span class="p">,</span>
	    <span class="n">FN_RX4_B</span><span class="p">,</span> <span class="n">FN_SIM_CLK_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_11_9 [3] */</span>
	    <span class="n">FN_VI1_G5</span><span class="p">,</span> <span class="n">FN_VI3_DATA5</span><span class="p">,</span> <span class="n">FN_GPS_CLK</span><span class="p">,</span> <span class="n">FN_FSE</span><span class="p">,</span>
	    <span class="n">FN_TX4_B</span><span class="p">,</span> <span class="n">FN_SIM_D_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_8_6 [3] */</span>
	    <span class="n">FN_VI1_G4</span><span class="p">,</span> <span class="n">FN_VI3_DATA4</span><span class="p">,</span> <span class="n">FN_SSI_WS2</span><span class="p">,</span> <span class="n">FN_SDA1_C</span><span class="p">,</span>
	    <span class="n">FN_SIM_RST_B</span><span class="p">,</span> <span class="n">FN_HRX0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_5_3 [3] */</span>
	    <span class="n">FN_VI1_G3</span><span class="p">,</span> <span class="n">FN_VI3_DATA3</span><span class="p">,</span> <span class="n">FN_SSI_SCK2</span><span class="p">,</span> <span class="n">FN_TS_SDAT1</span><span class="p">,</span>
	    <span class="n">FN_SCL1_C</span><span class="p">,</span> <span class="n">FN_HTX0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* IP12_2_0 [3] */</span>
	    <span class="n">FN_VI1_G2</span><span class="p">,</span> <span class="n">FN_VI3_DATA2</span><span class="p">,</span> <span class="n">FN_SSI_WS1</span><span class="p">,</span> <span class="n">FN_TS_SPSYNC1</span><span class="p">,</span>
	    <span class="n">FN_SCK2</span><span class="p">,</span> <span class="n">FN_HSCK0_B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;MOD_SEL&quot;</span><span class="p">,</span> <span class="mh">0xfffc0090</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
			     <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* SEL_SCIF5 [2] */</span>
	    <span class="n">FN_SEL_SCIF5_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF5_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF4 [2] */</span>
	    <span class="n">FN_SEL_SCIF4_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF4_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF3 [3] */</span>
	    <span class="n">FN_SEL_SCIF3_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF3_3</span><span class="p">,</span>
	    <span class="n">FN_SEL_SCIF3_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF2 [3] */</span>
	    <span class="n">FN_SEL_SCIF2_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF2_3</span><span class="p">,</span>
	    <span class="n">FN_SEL_SCIF2_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF1 [2] */</span>
	    <span class="n">FN_SEL_SCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF0 [2] */</span>
	    <span class="n">FN_SEL_SCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF0_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_SSI9 [2] */</span>
	    <span class="n">FN_SEL_SSI9_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI9_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI9_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_SSI8 [2] */</span>
	    <span class="n">FN_SEL_SSI8_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI8_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI8_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_SSI7 [2] */</span>
	    <span class="n">FN_SEL_SSI7_0</span><span class="p">,</span> <span class="n">FN_SEL_SSI7_1</span><span class="p">,</span> <span class="n">FN_SEL_SSI7_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_VI0 [1] */</span>
	    <span class="n">FN_SEL_VI0_0</span><span class="p">,</span> <span class="n">FN_SEL_VI0_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_SD2 [1] */</span>
	    <span class="n">FN_SEL_SD2_0</span><span class="p">,</span> <span class="n">FN_SEL_SD2_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_INT3 [1] */</span>
	    <span class="n">FN_SEL_INT3_0</span><span class="p">,</span> <span class="n">FN_SEL_INT3_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_INT2 [1] */</span>
	    <span class="n">FN_SEL_INT2_0</span><span class="p">,</span> <span class="n">FN_SEL_INT2_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_INT1 [1] */</span>
	    <span class="n">FN_SEL_INT1_0</span><span class="p">,</span> <span class="n">FN_SEL_INT1_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_INT0 [1] */</span>
	    <span class="n">FN_SEL_INT0_0</span><span class="p">,</span> <span class="n">FN_SEL_INT0_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_IE [1] */</span>
	    <span class="n">FN_SEL_IE_0</span><span class="p">,</span> <span class="n">FN_SEL_IE_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_EXBUS2 [2] */</span>
	    <span class="n">FN_SEL_EXBUS2_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS2_1</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS2_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_EXBUS1 [1] */</span>
	    <span class="n">FN_SEL_EXBUS1_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS1_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_EXBUS0 [2] */</span>
	    <span class="n">FN_SEL_EXBUS0_0</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS0_1</span><span class="p">,</span> <span class="n">FN_SEL_EXBUS0_2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG_VAR</span><span class="p">(</span><span class="s">&quot;MOD_SEL2&quot;</span><span class="p">,</span> <span class="mh">0xfffc0094</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
			     <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
	    <span class="cm">/* SEL_TMU1 [2] */</span>
	    <span class="n">FN_SEL_TMU1_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU1_1</span><span class="p">,</span> <span class="n">FN_SEL_TMU1_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_TMU0 [2] */</span>
	    <span class="n">FN_SEL_TMU0_0</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_1</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_2</span><span class="p">,</span> <span class="n">FN_SEL_TMU0_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_SCIF [2] */</span>
	    <span class="n">FN_SEL_SCIF_0</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_1</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_2</span><span class="p">,</span> <span class="n">FN_SEL_SCIF_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_CANCLK [2] */</span>
	    <span class="n">FN_SEL_CANCLK_0</span><span class="p">,</span> <span class="n">FN_SEL_CANCLK_1</span><span class="p">,</span> <span class="n">FN_SEL_CANCLK_2</span><span class="p">,</span>
	    <span class="cm">/* SEL_CAN0 [1] */</span>
	    <span class="n">FN_SEL_CAN0_0</span><span class="p">,</span> <span class="n">FN_SEL_CAN0_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_HSCIF1 [1] */</span>
	    <span class="n">FN_SEL_HSCIF1_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF1_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_HSCIF0 [1] */</span>
	    <span class="n">FN_SEL_HSCIF0_0</span><span class="p">,</span> <span class="n">FN_SEL_HSCIF0_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_PWMFSW [3] */</span>
	    <span class="n">FN_SEL_PWMFSW_0</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_1</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_2</span><span class="p">,</span>
	    <span class="n">FN_SEL_PWMFSW_3</span><span class="p">,</span> <span class="n">FN_SEL_PWMFSW_4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_ADI [1] */</span>
	    <span class="n">FN_SEL_ADI_0</span><span class="p">,</span> <span class="n">FN_SEL_ADI_1</span><span class="p">,</span>
	    <span class="cm">/* [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* [2] */</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="cm">/* SEL_GPS [2] */</span>
	    <span class="n">FN_SEL_GPS_0</span><span class="p">,</span> <span class="n">FN_SEL_GPS_1</span><span class="p">,</span> <span class="n">FN_SEL_GPS_2</span><span class="p">,</span> <span class="n">FN_SEL_GPS_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_SIM [1] */</span>
	    <span class="n">FN_SEL_SIM_0</span><span class="p">,</span> <span class="n">FN_SEL_SIM_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_HSPI2 [1] */</span>
	    <span class="n">FN_SEL_HSPI2_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI2_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_HSPI1 [2] */</span>
	    <span class="n">FN_SEL_HSPI1_0</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_1</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_2</span><span class="p">,</span> <span class="n">FN_SEL_HSPI1_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_I2C3 [1] */</span>
	    <span class="n">FN_SEL_I2C3_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C3_1</span><span class="p">,</span>
	    <span class="cm">/* SEL_I2C2 [2] */</span>
	    <span class="n">FN_SEL_I2C2_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_1</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_2</span><span class="p">,</span> <span class="n">FN_SEL_I2C2_3</span><span class="p">,</span>
	    <span class="cm">/* SEL_I2C1 [2] */</span>
	    <span class="n">FN_SEL_I2C1_0</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_1</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_2</span><span class="p">,</span> <span class="n">FN_SEL_I2C1_3</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL0&quot;</span><span class="p">,</span> <span class="mh">0xffc40004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL1&quot;</span><span class="p">,</span> <span class="mh">0xffc41004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL2&quot;</span><span class="p">,</span> <span class="mh">0xffc42004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL3&quot;</span><span class="p">,</span> <span class="mh">0xffc43004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL4&quot;</span><span class="p">,</span> <span class="mh">0xffc44004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL5&quot;</span><span class="p">,</span> <span class="mh">0xffc45004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INOUTSEL</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;INOUTSEL6&quot;</span><span class="p">,</span> <span class="mh">0xffc46004</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">GP_6_8_IN</span><span class="p">,</span> <span class="n">GP_6_8_OUT</span><span class="p">,</span>
		<span class="n">GP_6_7_IN</span><span class="p">,</span> <span class="n">GP_6_7_OUT</span><span class="p">,</span>
		<span class="n">GP_6_6_IN</span><span class="p">,</span> <span class="n">GP_6_6_OUT</span><span class="p">,</span>
		<span class="n">GP_6_5_IN</span><span class="p">,</span> <span class="n">GP_6_5_OUT</span><span class="p">,</span>
		<span class="n">GP_6_4_IN</span><span class="p">,</span> <span class="n">GP_6_4_OUT</span><span class="p">,</span>
		<span class="n">GP_6_3_IN</span><span class="p">,</span> <span class="n">GP_6_3_OUT</span><span class="p">,</span>
		<span class="n">GP_6_2_IN</span><span class="p">,</span> <span class="n">GP_6_2_OUT</span><span class="p">,</span>
		<span class="n">GP_6_1_IN</span><span class="p">,</span> <span class="n">GP_6_1_OUT</span><span class="p">,</span>
		<span class="n">GP_6_0_IN</span><span class="p">,</span> <span class="n">GP_6_0_OUT</span><span class="p">,</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT0&quot;</span><span class="p">,</span> <span class="mh">0xffc40008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT1&quot;</span><span class="p">,</span> <span class="mh">0xffc41008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT2&quot;</span><span class="p">,</span> <span class="mh">0xffc42008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT3&quot;</span><span class="p">,</span> <span class="mh">0xffc43008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT4&quot;</span><span class="p">,</span> <span class="mh">0xffc44008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT5&quot;</span><span class="p">,</span> <span class="mh">0xffc45008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span> <span class="n">GP_INDT</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;INDT6&quot;</span><span class="p">,</span> <span class="mh">0xffc46008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">GP_6_8_DATA</span><span class="p">,</span>
		<span class="n">GP_6_7_DATA</span><span class="p">,</span> <span class="n">GP_6_6_DATA</span><span class="p">,</span> <span class="n">GP_6_5_DATA</span><span class="p">,</span> <span class="n">GP_6_4_DATA</span><span class="p">,</span>
		<span class="n">GP_6_3_DATA</span><span class="p">,</span> <span class="n">GP_6_2_DATA</span><span class="p">,</span> <span class="n">GP_6_1_DATA</span><span class="p">,</span> <span class="n">GP_6_0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">r8a7779_pfc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfffc0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfffc023b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc40000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc46fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">r8a7779_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;r8a7779_pfc&quot;</span><span class="p">,</span>

	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">r8a7779_pfc_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r8a7779_pfc_resources</span><span class="p">),</span>

	<span class="p">.</span><span class="n">unlock_reg</span> <span class="o">=</span> <span class="mh">0xfffc0000</span><span class="p">,</span> <span class="cm">/* PMMR */</span>

	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_GP_0_0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_SCK4_B</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">r8a7779_pinmux_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r8a7779_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
