

================================================================
== Vivado HLS Report for 'SubBytes62'
================================================================
* Date:           Sun Jan  2 15:59:52 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   49|   49|   49|   49|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        -|      -|      20|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      20|     73|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------+---------+---+----+------+-----+------+-------------+
    |sbox_V84_U  |SubBytes46_sbox_V88  |        1|  0|   0|   256|    8|     1|         2048|
    +------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                     |        1|  0|   0|   256|    8|     1|         2048|
    +------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_V_fu_75_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_69_p2     |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  28|          11|           8|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |ap_done     |   9|          2|    1|          2|
    |t_V_reg_58  |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    7|         17|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  4|   0|    4|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |i_V_reg_94    |  5|   0|    5|          0|
    |t_V_reg_58    |  5|   0|    5|          0|
    |tmp_1_reg_99  |  5|   0|   64|         59|
    +--------------+---+----+-----+-----------+
    |Total         | 20|   0|   79|         59|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  SubBytes62  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  SubBytes62  | return value |
|in_V_address0   | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0        | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0         |  in |    8|  ap_memory |     in_V     |     array    |
|out_V_address0  | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |    8|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [../src/AES_encrypt.cpp:9]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %0 ], [ %i_V, %2 ]"   --->   Operation 6 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%tmp = icmp eq i5 %t_V, -16" [../src/AES_encrypt.cpp:9]   --->   Operation 7 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%i_V = add i5 %t_V, 1" [../src/AES_encrypt.cpp:9]   --->   Operation 9 'add' 'i_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../src/AES_encrypt.cpp:9]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = zext i5 %t_V to i64" [../src/AES_encrypt.cpp:10]   --->   Operation 11 'zext' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_1" [../src/AES_encrypt.cpp:10]   --->   Operation 12 'getelementptr' 'in_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%in_V_load = load i8* %in_V_addr, align 1" [../src/AES_encrypt.cpp:10]   --->   Operation 13 'load' 'in_V_load' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [../src/AES_encrypt.cpp:12]   --->   Operation 14 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 15 [1/2] (2.32ns)   --->   "%in_V_load = load i8* %in_V_addr, align 1" [../src/AES_encrypt.cpp:10]   --->   Operation 15 'load' 'in_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %in_V_load to i64" [../src/AES_encrypt.cpp:10]   --->   Operation 16 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sbox_V84_addr = getelementptr [256 x i8]* @sbox_V84, i64 0, i64 %tmp_2" [../src/AES_encrypt.cpp:10]   --->   Operation 17 'getelementptr' 'sbox_V84_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (3.25ns)   --->   "%sbox_V84_load = load i8* %sbox_V84_addr, align 1" [../src/AES_encrypt.cpp:10]   --->   Operation 18 'load' 'sbox_V84_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 19 [1/2] (3.25ns)   --->   "%sbox_V84_load = load i8* %sbox_V84_addr, align 1" [../src/AES_encrypt.cpp:10]   --->   Operation 19 'load' 'sbox_V84_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_1" [../src/AES_encrypt.cpp:10]   --->   Operation 20 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.32ns)   --->   "store i8 %sbox_V84_load, i8* %out_V_addr, align 1" [../src/AES_encrypt.cpp:10]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [../src/AES_encrypt.cpp:9]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sbox_V84]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5    (br               ) [ 01111]
t_V           (phi              ) [ 00100]
tmp           (icmp             ) [ 00111]
empty         (speclooptripcount) [ 00000]
i_V           (add              ) [ 01111]
StgValue_10   (br               ) [ 00000]
tmp_1         (zext             ) [ 00011]
in_V_addr     (getelementptr    ) [ 00010]
StgValue_14   (ret              ) [ 00000]
in_V_load     (load             ) [ 00000]
tmp_2         (zext             ) [ 00000]
sbox_V84_addr (getelementptr    ) [ 00001]
sbox_V84_load (load             ) [ 00000]
out_V_addr    (getelementptr    ) [ 00000]
StgValue_21   (store            ) [ 00000]
StgValue_22   (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox_V84">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_V84"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="in_V_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="5" slack="0"/>
<pin id="22" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="25" class="1004" name="grp_access_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="4" slack="0"/>
<pin id="27" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="28" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="29" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_V_load/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="sbox_V84_addr_gep_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="8" slack="0"/>
<pin id="33" dir="0" index="1" bw="1" slack="0"/>
<pin id="34" dir="0" index="2" bw="8" slack="0"/>
<pin id="35" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_V84_addr/3 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_V84_load/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="out_V_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="2"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="StgValue_21_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/4 "/>
</bind>
</comp>

<comp id="58" class="1005" name="t_V_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="1"/>
<pin id="60" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="t_V_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="5" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_V_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="99" class="1005" name="tmp_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="2"/>
<pin id="101" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="104" class="1005" name="in_V_addr_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="109" class="1005" name="sbox_V84_addr_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="1"/>
<pin id="111" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_V84_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="16" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="30"><net_src comp="18" pin="3"/><net_sink comp="25" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="31" pin=0"/></net>

<net id="37"><net_src comp="16" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="43"><net_src comp="31" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="38" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="62" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="62" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="62" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="18" pin=2"/></net>

<net id="89"><net_src comp="25" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="31" pin=2"/></net>

<net id="97"><net_src comp="75" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="102"><net_src comp="81" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="107"><net_src comp="18" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="25" pin=0"/></net>

<net id="112"><net_src comp="31" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="38" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {4 }
	Port: sbox_V84 | {}
 - Input state : 
	Port: SubBytes62 : in_V | {2 3 }
	Port: SubBytes62 : sbox_V84 | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_V : 1
		StgValue_10 : 2
		tmp_1 : 1
		in_V_addr : 2
		in_V_load : 3
	State 3
		tmp_2 : 1
		sbox_V84_addr : 2
		sbox_V84_load : 3
	State 4
		StgValue_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_V_fu_75   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   |    tmp_fu_69   |    0    |    11   |
|----------|----------------|---------|---------|
|   zext   |   tmp_1_fu_81  |    0    |    0    |
|          |   tmp_2_fu_86  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    26   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_V_reg_94     |    5   |
|  in_V_addr_reg_104  |    4   |
|sbox_V84_addr_reg_109|    8   |
|      t_V_reg_58     |    5   |
|     tmp_1_reg_99    |   64   |
+---------------------+--------+
|        Total        |   86   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_25 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_38 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   86   |   44   |
+-----------+--------+--------+--------+
