// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "05/22/2022 02:27:18"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NuCore (
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	result,
	Data_A,
	Data_B,
	LEDR);
input 	[1:0] KEY;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[31:0] result;
output 	[31:0] Data_A;
output 	[31:0] Data_B;
output 	[0:0] LEDR;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \Data_A[0]~output_o ;
wire \Data_A[1]~output_o ;
wire \Data_A[2]~output_o ;
wire \Data_A[3]~output_o ;
wire \Data_A[4]~output_o ;
wire \Data_A[5]~output_o ;
wire \Data_A[6]~output_o ;
wire \Data_A[7]~output_o ;
wire \Data_A[8]~output_o ;
wire \Data_A[9]~output_o ;
wire \Data_A[10]~output_o ;
wire \Data_A[11]~output_o ;
wire \Data_A[12]~output_o ;
wire \Data_A[13]~output_o ;
wire \Data_A[14]~output_o ;
wire \Data_A[15]~output_o ;
wire \Data_A[16]~output_o ;
wire \Data_A[17]~output_o ;
wire \Data_A[18]~output_o ;
wire \Data_A[19]~output_o ;
wire \Data_A[20]~output_o ;
wire \Data_A[21]~output_o ;
wire \Data_A[22]~output_o ;
wire \Data_A[23]~output_o ;
wire \Data_A[24]~output_o ;
wire \Data_A[25]~output_o ;
wire \Data_A[26]~output_o ;
wire \Data_A[27]~output_o ;
wire \Data_A[28]~output_o ;
wire \Data_A[29]~output_o ;
wire \Data_A[30]~output_o ;
wire \Data_A[31]~output_o ;
wire \Data_B[0]~output_o ;
wire \Data_B[1]~output_o ;
wire \Data_B[2]~output_o ;
wire \Data_B[3]~output_o ;
wire \Data_B[4]~output_o ;
wire \Data_B[5]~output_o ;
wire \Data_B[6]~output_o ;
wire \Data_B[7]~output_o ;
wire \Data_B[8]~output_o ;
wire \Data_B[9]~output_o ;
wire \Data_B[10]~output_o ;
wire \Data_B[11]~output_o ;
wire \Data_B[12]~output_o ;
wire \Data_B[13]~output_o ;
wire \Data_B[14]~output_o ;
wire \Data_B[15]~output_o ;
wire \Data_B[16]~output_o ;
wire \Data_B[17]~output_o ;
wire \Data_B[18]~output_o ;
wire \Data_B[19]~output_o ;
wire \Data_B[20]~output_o ;
wire \Data_B[21]~output_o ;
wire \Data_B[22]~output_o ;
wire \Data_B[23]~output_o ;
wire \Data_B[24]~output_o ;
wire \Data_B[25]~output_o ;
wire \Data_B[26]~output_o ;
wire \Data_B[27]~output_o ;
wire \Data_B[28]~output_o ;
wire \Data_B[29]~output_o ;
wire \Data_B[30]~output_o ;
wire \Data_B[31]~output_o ;
wire \LEDR[0]~output_o ;
wire \KEY[0]~input_o ;
wire \P0|Count[0]~3_combout ;
wire \KEY[1]~input_o ;
wire \P0|Add0~1_combout ;
wire \P0|Add0~0_combout ;
wire \P0|Count[3]~0_combout ;
wire \P0|Count[4]~1_combout ;
wire \P0|Count[5]~2_combout ;
wire \I0|memory~11_combout ;
wire \I0|memory~0_combout ;
wire \I0|memory~2_combout ;
wire \U0|Mux59~3_combout ;
wire \I0|memory~1_combout ;
wire \I1|reset_A~0_combout ;
wire \I0|memory~3_combout ;
wire \I1|Decoder0~0_combout ;
wire \I0|memory~4_combout ;
wire \I0|memory~5_combout ;
wire \I0|memory~6_combout ;
wire \A0|Reg[0][28]~0_combout ;
wire \I1|Decoder0~1_combout ;
wire \I1|write_A~combout ;
wire \A0|Reg[0][28]~31_combout ;
wire \A0|Reg[0][0]~q ;
wire \A0|Reg[1][0]~1_combout ;
wire \A0|Reg[1][0]~30_combout ;
wire \A0|Reg[1][0]~q ;
wire \A0|Reg[2][29]~2_combout ;
wire \A0|Reg[2][29]~29_combout ;
wire \A0|Reg[2][0]~q ;
wire \A0|Reg[3][3]~3_combout ;
wire \A0|Reg[3][3]~28_combout ;
wire \A0|Reg[3][0]~q ;
wire \A0|Mux31~0_combout ;
wire \A0|Reg[4][30]~4_combout ;
wire \A0|Reg[4][30]~27_combout ;
wire \A0|Reg[4][0]~q ;
wire \A0|Reg[5][29]~5_combout ;
wire \A0|Reg[5][29]~26_combout ;
wire \A0|Reg[5][0]~q ;
wire \A0|Reg[6][29]~6_combout ;
wire \A0|Reg[6][29]~25_combout ;
wire \A0|Reg[6][0]~q ;
wire \A0|Reg[7][30]~7_combout ;
wire \A0|Reg[7][30]~24_combout ;
wire \A0|Reg[7][0]~q ;
wire \A0|Mux31~1_combout ;
wire \A0|Reg[8][0]~8_combout ;
wire \A0|Reg[8][0]~23_combout ;
wire \A0|Reg[8][0]~q ;
wire \A0|Reg[9][29]~9_combout ;
wire \A0|Reg[9][29]~22_combout ;
wire \A0|Reg[9][0]~q ;
wire \A0|Reg[10][28]~10_combout ;
wire \A0|Reg[10][28]~21_combout ;
wire \A0|Reg[10][0]~q ;
wire \A0|Reg[11][29]~11_combout ;
wire \A0|Reg[11][29]~20_combout ;
wire \A0|Reg[11][0]~q ;
wire \A0|Mux31~2_combout ;
wire \A0|Reg[12][30]~12_combout ;
wire \A0|Reg[12][30]~19_combout ;
wire \A0|Reg[12][0]~q ;
wire \A0|Reg[13][31]~13_combout ;
wire \A0|Reg[13][31]~18_combout ;
wire \A0|Reg[13][0]~q ;
wire \A0|Reg[14][0]~14_combout ;
wire \A0|Reg[14][0]~17_combout ;
wire \A0|Reg[14][0]~q ;
wire \A0|Reg[15][29]~15_combout ;
wire \A0|Reg[15][29]~16_combout ;
wire \A0|Reg[15][0]~q ;
wire \A0|Mux31~3_combout ;
wire \A0|Mux31~4_combout ;
wire \I1|WideOr0~0_combout ;
wire \I1|read_A~combout ;
wire \A0|data_out[0]~0_combout ;
wire \I0|memory~12_combout ;
wire \A0|Reg[0][1]~q ;
wire \A0|Reg[4][1]~q ;
wire \A0|Reg[8][1]~q ;
wire \A0|Reg[12][1]~q ;
wire \A0|Mux30~0_combout ;
wire \A0|Reg[1][1]~q ;
wire \A0|Reg[5][1]~q ;
wire \A0|Reg[9][1]~q ;
wire \A0|Reg[13][1]~q ;
wire \A0|Mux30~1_combout ;
wire \A0|Reg[2][1]~q ;
wire \A0|Reg[6][1]~q ;
wire \A0|Reg[10][1]~q ;
wire \A0|Reg[14][1]~q ;
wire \A0|Mux30~2_combout ;
wire \A0|Reg[3][1]~q ;
wire \A0|Reg[7][1]~q ;
wire \A0|Reg[11][1]~q ;
wire \A0|Reg[15][1]~q ;
wire \A0|Mux30~3_combout ;
wire \A0|Mux30~4_combout ;
wire \I0|memory~13_combout ;
wire \A0|Reg[0][2]~q ;
wire \A0|Reg[1][2]~q ;
wire \A0|Reg[2][2]~q ;
wire \A0|Reg[3][2]~q ;
wire \A0|Mux29~0_combout ;
wire \A0|Reg[4][2]~q ;
wire \A0|Reg[5][2]~q ;
wire \A0|Reg[6][2]~q ;
wire \A0|Reg[7][2]~q ;
wire \A0|Mux29~1_combout ;
wire \A0|Reg[8][2]~q ;
wire \A0|Reg[9][2]~q ;
wire \A0|Reg[10][2]~q ;
wire \A0|Reg[11][2]~q ;
wire \A0|Mux29~2_combout ;
wire \A0|Reg[12][2]~q ;
wire \A0|Reg[13][2]~q ;
wire \A0|Reg[14][2]~q ;
wire \A0|Reg[15][2]~q ;
wire \A0|Mux29~3_combout ;
wire \A0|Mux29~4_combout ;
wire \I0|memory~14_combout ;
wire \A0|Reg[0][3]~q ;
wire \A0|Reg[4][3]~q ;
wire \A0|Reg[8][3]~q ;
wire \A0|Reg[12][3]~q ;
wire \A0|Mux28~0_combout ;
wire \A0|Reg[1][3]~q ;
wire \A0|Reg[5][3]~q ;
wire \A0|Reg[9][3]~q ;
wire \A0|Reg[13][3]~q ;
wire \A0|Mux28~1_combout ;
wire \A0|Reg[2][3]~q ;
wire \A0|Reg[6][3]~q ;
wire \A0|Reg[10][3]~q ;
wire \A0|Reg[14][3]~q ;
wire \A0|Mux28~2_combout ;
wire \A0|Reg[3][3]~q ;
wire \A0|Reg[7][3]~q ;
wire \A0|Reg[11][3]~q ;
wire \A0|Reg[15][3]~q ;
wire \A0|Mux28~3_combout ;
wire \A0|Mux28~4_combout ;
wire \s0|WideOr6~0_combout ;
wire \s0|WideOr5~0_combout ;
wire \s0|WideOr4~0_combout ;
wire \s0|WideOr3~0_combout ;
wire \s0|WideOr2~0_combout ;
wire \s0|WideOr1~0_combout ;
wire \s0|WideOr0~0_combout ;
wire \I0|memory~7_combout ;
wire \D0|Mux3~0_combout ;
wire \I0|memory~8_combout ;
wire \D0|Mux2~0_combout ;
wire \I0|memory~9_combout ;
wire \D0|Mux1~0_combout ;
wire \I0|memory~10_combout ;
wire \D0|Mux0~0_combout ;
wire \B0|Reg[0][3]~0_combout ;
wire \U0|Mux59~4_combout ;
wire \I1|write_B~combout ;
wire \B0|Reg[0][3]~31_combout ;
wire \B0|Reg[0][0]~q ;
wire \B0|Reg[1][2]~1_combout ;
wire \B0|Reg[1][2]~30_combout ;
wire \B0|Reg[1][0]~q ;
wire \B0|Reg[2][2]~2_combout ;
wire \B0|Reg[2][2]~29_combout ;
wire \B0|Reg[2][0]~q ;
wire \B0|Reg[3][30]~3_combout ;
wire \B0|Reg[3][30]~28_combout ;
wire \B0|Reg[3][0]~q ;
wire \B0|Mux31~0_combout ;
wire \B0|Reg[4][30]~4_combout ;
wire \B0|Reg[4][30]~27_combout ;
wire \B0|Reg[4][0]~q ;
wire \B0|Reg[5][1]~5_combout ;
wire \B0|Reg[5][1]~26_combout ;
wire \B0|Reg[5][0]~q ;
wire \B0|Reg[6][3]~6_combout ;
wire \B0|Reg[6][3]~25_combout ;
wire \B0|Reg[6][0]~q ;
wire \B0|Reg[7][30]~7_combout ;
wire \B0|Reg[7][30]~24_combout ;
wire \B0|Reg[7][0]~q ;
wire \B0|Mux31~1_combout ;
wire \B0|Reg[8][2]~8_combout ;
wire \B0|Reg[8][2]~23_combout ;
wire \B0|Reg[8][0]~q ;
wire \B0|Reg[9][2]~9_combout ;
wire \B0|Reg[9][2]~22_combout ;
wire \B0|Reg[9][0]~q ;
wire \B0|Reg[10][2]~10_combout ;
wire \B0|Reg[10][2]~21_combout ;
wire \B0|Reg[10][0]~q ;
wire \B0|Reg[11][2]~11_combout ;
wire \B0|Reg[11][2]~20_combout ;
wire \B0|Reg[11][0]~q ;
wire \B0|Mux31~2_combout ;
wire \B0|Reg[12][2]~12_combout ;
wire \B0|Reg[12][2]~19_combout ;
wire \B0|Reg[12][0]~q ;
wire \B0|Reg[13][2]~13_combout ;
wire \B0|Reg[13][2]~18_combout ;
wire \B0|Reg[13][0]~q ;
wire \B0|Reg[14][28]~14_combout ;
wire \B0|Reg[14][28]~17_combout ;
wire \B0|Reg[14][0]~q ;
wire \B0|Reg[15][1]~15_combout ;
wire \B0|Reg[15][1]~16_combout ;
wire \B0|Reg[15][0]~q ;
wire \B0|Mux31~3_combout ;
wire \B0|Mux31~4_combout ;
wire \B0|data_out[0]~0_combout ;
wire \B0|Reg[0][1]~q ;
wire \B0|Reg[4][1]~q ;
wire \B0|Reg[8][1]~q ;
wire \B0|Reg[12][1]~q ;
wire \B0|Mux30~0_combout ;
wire \B0|Reg[1][1]~q ;
wire \B0|Reg[5][1]~q ;
wire \B0|Reg[9][1]~q ;
wire \B0|Reg[13][1]~q ;
wire \B0|Mux30~1_combout ;
wire \B0|Reg[2][1]~q ;
wire \B0|Reg[6][1]~q ;
wire \B0|Reg[10][1]~q ;
wire \B0|Reg[14][1]~q ;
wire \B0|Mux30~2_combout ;
wire \B0|Reg[3][1]~q ;
wire \B0|Reg[7][1]~q ;
wire \B0|Reg[11][1]~q ;
wire \B0|Reg[15][1]~q ;
wire \B0|Mux30~3_combout ;
wire \B0|Mux30~4_combout ;
wire \B0|Reg[0][2]~q ;
wire \B0|Reg[1][2]~q ;
wire \B0|Reg[2][2]~q ;
wire \B0|Reg[3][2]~q ;
wire \B0|Mux29~0_combout ;
wire \B0|Reg[4][2]~q ;
wire \B0|Reg[5][2]~q ;
wire \B0|Reg[6][2]~q ;
wire \B0|Reg[7][2]~q ;
wire \B0|Mux29~1_combout ;
wire \B0|Reg[8][2]~q ;
wire \B0|Reg[9][2]~q ;
wire \B0|Reg[10][2]~q ;
wire \B0|Reg[11][2]~q ;
wire \B0|Mux29~2_combout ;
wire \B0|Reg[12][2]~q ;
wire \B0|Reg[13][2]~q ;
wire \B0|Reg[14][2]~q ;
wire \B0|Reg[15][2]~q ;
wire \B0|Mux29~3_combout ;
wire \B0|Mux29~4_combout ;
wire \B0|Reg[0][3]~q ;
wire \B0|Reg[4][3]~q ;
wire \B0|Reg[8][3]~q ;
wire \B0|Reg[12][3]~q ;
wire \B0|Mux28~0_combout ;
wire \B0|Reg[1][3]~q ;
wire \B0|Reg[5][3]~q ;
wire \B0|Reg[9][3]~q ;
wire \B0|Reg[13][3]~q ;
wire \B0|Mux28~1_combout ;
wire \B0|Reg[2][3]~q ;
wire \B0|Reg[6][3]~q ;
wire \B0|Reg[10][3]~q ;
wire \B0|Reg[14][3]~q ;
wire \B0|Mux28~2_combout ;
wire \B0|Reg[3][3]~q ;
wire \B0|Reg[7][3]~q ;
wire \B0|Reg[11][3]~q ;
wire \B0|Reg[15][3]~q ;
wire \B0|Mux28~3_combout ;
wire \B0|Mux28~4_combout ;
wire \s2|WideOr6~0_combout ;
wire \s2|WideOr5~0_combout ;
wire \s2|WideOr4~0_combout ;
wire \s2|WideOr3~0_combout ;
wire \s2|WideOr2~0_combout ;
wire \s2|WideOr1~0_combout ;
wire \s2|WideOr0~0_combout ;
wire \B0|Reg[0][31]~q ;
wire \B0|Reg[1][31]~q ;
wire \B0|Reg[2][31]~q ;
wire \B0|Reg[3][31]~q ;
wire \B0|Mux0~0_combout ;
wire \B0|Reg[4][31]~q ;
wire \B0|Reg[5][31]~q ;
wire \B0|Reg[6][31]~q ;
wire \B0|Reg[7][31]~q ;
wire \B0|Mux0~1_combout ;
wire \B0|Reg[8][31]~q ;
wire \B0|Reg[9][31]~q ;
wire \B0|Reg[10][31]~q ;
wire \B0|Reg[11][31]~q ;
wire \B0|Mux0~2_combout ;
wire \B0|Reg[12][31]~q ;
wire \B0|Reg[13][31]~q ;
wire \B0|Reg[14][31]~q ;
wire \B0|Reg[15][31]~q ;
wire \B0|Mux0~3_combout ;
wire \B0|Mux0~4_combout ;
wire \B0|Reg[0][30]~q ;
wire \B0|Reg[4][30]~q ;
wire \B0|Reg[8][30]~q ;
wire \B0|Reg[12][30]~q ;
wire \B0|Mux1~0_combout ;
wire \B0|Reg[1][30]~q ;
wire \B0|Reg[5][30]~q ;
wire \B0|Reg[9][30]~q ;
wire \B0|Reg[13][30]~q ;
wire \B0|Mux1~1_combout ;
wire \B0|Reg[2][30]~q ;
wire \B0|Reg[6][30]~q ;
wire \B0|Reg[10][30]~q ;
wire \B0|Reg[14][30]~q ;
wire \B0|Mux1~2_combout ;
wire \B0|Reg[3][30]~q ;
wire \B0|Reg[7][30]~q ;
wire \B0|Reg[11][30]~q ;
wire \B0|Reg[15][30]~q ;
wire \B0|Mux1~3_combout ;
wire \B0|Mux1~4_combout ;
wire \B0|Reg[0][29]~q ;
wire \B0|Reg[1][29]~q ;
wire \B0|Reg[2][29]~q ;
wire \B0|Reg[3][29]~q ;
wire \B0|Mux2~0_combout ;
wire \B0|Reg[4][29]~q ;
wire \B0|Reg[5][29]~q ;
wire \B0|Reg[6][29]~q ;
wire \B0|Reg[7][29]~q ;
wire \B0|Mux2~1_combout ;
wire \B0|Reg[8][29]~q ;
wire \B0|Reg[9][29]~q ;
wire \B0|Reg[10][29]~q ;
wire \B0|Reg[11][29]~q ;
wire \B0|Mux2~2_combout ;
wire \B0|Reg[12][29]~q ;
wire \B0|Reg[13][29]~q ;
wire \B0|Reg[14][29]~q ;
wire \B0|Reg[15][29]~q ;
wire \B0|Mux2~3_combout ;
wire \B0|Mux2~4_combout ;
wire \B0|Reg[0][28]~q ;
wire \B0|Reg[4][28]~q ;
wire \B0|Reg[8][28]~q ;
wire \B0|Reg[12][28]~q ;
wire \B0|Mux3~0_combout ;
wire \B0|Reg[1][28]~q ;
wire \B0|Reg[5][28]~q ;
wire \B0|Reg[9][28]~q ;
wire \B0|Reg[13][28]~q ;
wire \B0|Mux3~1_combout ;
wire \B0|Reg[2][28]~q ;
wire \B0|Reg[6][28]~q ;
wire \B0|Reg[10][28]~q ;
wire \B0|Reg[14][28]~q ;
wire \B0|Mux3~2_combout ;
wire \B0|Reg[3][28]~q ;
wire \B0|Reg[7][28]~q ;
wire \B0|Reg[11][28]~q ;
wire \B0|Reg[15][28]~q ;
wire \B0|Mux3~3_combout ;
wire \B0|Mux3~4_combout ;
wire \U0|ShiftLeft0~0_combout ;
wire \U0|Mux63~0_combout ;
wire \U0|ShiftLeft0~1_combout ;
wire \U0|Mux63~1_combout ;
wire \U0|Mux63~2_combout ;
wire \U0|Mux63~3_combout ;
wire \U0|Add0~1_sumout ;
wire \U0|Add1~1_sumout ;
wire \U0|Mux63~4_combout ;
wire \U0|Mux63~5_combout ;
wire \U0|ShiftLeft0~2_combout ;
wire \U0|Mux62~0_combout ;
wire \U0|Mux62~1_combout ;
wire \U0|Add0~2 ;
wire \U0|Add0~5_sumout ;
wire \U0|Add1~2 ;
wire \U0|Add1~3 ;
wire \U0|Add1~5_sumout ;
wire \U0|Mux62~2_combout ;
wire \U0|Mux62~3_combout ;
wire \U0|Mux63~6_combout ;
wire \U0|Mux63~7_combout ;
wire \U0|ShiftLeft0~3_combout ;
wire \U0|Mux61~0_combout ;
wire \U0|Mux61~1_combout ;
wire \U0|Add0~6 ;
wire \U0|Add0~9_sumout ;
wire \U0|Add1~6 ;
wire \U0|Add1~7 ;
wire \U0|Add1~9_sumout ;
wire \U0|Mux61~2_combout ;
wire \U0|ShiftLeft0~4_combout ;
wire \U0|Mux60~0_combout ;
wire \U0|Mux60~1_combout ;
wire \U0|Add0~10 ;
wire \U0|Add0~13_sumout ;
wire \U0|Add1~10 ;
wire \U0|Add1~11 ;
wire \U0|Add1~13_sumout ;
wire \U0|Mux60~2_combout ;
wire \s4|WideOr6~0_combout ;
wire \s4|WideOr5~0_combout ;
wire \s4|WideOr4~0_combout ;
wire \s4|WideOr3~0_combout ;
wire \s4|WideOr2~0_combout ;
wire \s4|WideOr1~0_combout ;
wire \s4|WideOr0~0_combout ;
wire \U0|Add1~14 ;
wire \U0|Add1~15 ;
wire \U0|Add1~17_sumout ;
wire \U0|Mux47~2_combout ;
wire \U0|Mux59~0_combout ;
wire \U0|Add0~14 ;
wire \U0|Add0~17_sumout ;
wire \U0|ShiftLeft0~5_combout ;
wire \U0|ShiftLeft0~6_combout ;
wire \U0|Mux59~1_combout ;
wire \U0|Add1~18 ;
wire \U0|Add1~19 ;
wire \U0|Add1~21_sumout ;
wire \U0|Add0~18 ;
wire \U0|Add0~21_sumout ;
wire \U0|ShiftLeft0~7_combout ;
wire \U0|ShiftLeft0~8_combout ;
wire \U0|Mux58~0_combout ;
wire \U0|Add1~22 ;
wire \U0|Add1~23 ;
wire \U0|Add1~25_sumout ;
wire \U0|Add0~22 ;
wire \U0|Add0~25_sumout ;
wire \U0|Mux45~0_combout ;
wire \U0|ShiftLeft0~9_combout ;
wire \U0|Mux57~0_combout ;
wire \U0|Mux0~0_combout ;
wire \U0|Mux54~0_combout ;
wire \U0|Add0~26 ;
wire \U0|Add0~29_sumout ;
wire \U0|Add1~26 ;
wire \U0|Add1~27 ;
wire \U0|Add1~29_sumout ;
wire \U0|Mux56~0_combout ;
wire \U0|Mux56~1_combout ;
wire \U0|Mux56~2_combout ;
wire \s5|WideOr6~0_combout ;
wire \s5|WideOr5~0_combout ;
wire \s5|WideOr4~0_combout ;
wire \s5|WideOr3~0_combout ;
wire \s5|WideOr2~0_combout ;
wire \s5|WideOr1~0_combout ;
wire \s5|WideOr0~0_combout ;
wire \U0|Add0~30 ;
wire \U0|Add0~33_sumout ;
wire \U0|Mux55~0_combout ;
wire \U0|Add0~34 ;
wire \U0|Add0~37_sumout ;
wire \U0|Mux54~1_combout ;
wire \U0|Add0~38 ;
wire \U0|Add0~41_sumout ;
wire \U0|Mux53~0_combout ;
wire \U0|Add0~42 ;
wire \U0|Add0~45_sumout ;
wire \U0|Add1~30 ;
wire \U0|Add1~31 ;
wire \U0|Add1~34_cout ;
wire \U0|Add1~35 ;
wire \U0|Add1~38_cout ;
wire \U0|Add1~39 ;
wire \U0|Add1~42_cout ;
wire \U0|Add1~43 ;
wire \U0|Add1~45_sumout ;
wire \U0|Mux52~0_combout ;
wire \U0|Mux52~1_combout ;
wire \U0|Mux52~2_combout ;
wire \U0|Add1~46 ;
wire \U0|Add1~47 ;
wire \U0|Add1~49_sumout ;
wire \U0|Add0~46 ;
wire \U0|Add0~49_sumout ;
wire \U0|Mux51~0_combout ;
wire \U0|Add0~50 ;
wire \U0|Add0~53_sumout ;
wire \U0|Add1~50 ;
wire \U0|Add1~51 ;
wire \U0|Add1~53_sumout ;
wire \U0|Mux50~0_combout ;
wire \U0|Add0~54 ;
wire \U0|Add0~57_sumout ;
wire \U0|Add1~54 ;
wire \U0|Add1~55 ;
wire \U0|Add1~57_sumout ;
wire \U0|Mux49~0_combout ;
wire \U0|Add0~58 ;
wire \U0|Add0~61_sumout ;
wire \U0|Mux47~0_combout ;
wire \U0|Add1~58 ;
wire \U0|Add1~59 ;
wire \U0|Add1~61_sumout ;
wire \U0|Mux48~0_combout ;
wire \U0|Add0~62 ;
wire \U0|Add0~65_sumout ;
wire \U0|Add1~62 ;
wire \U0|Add1~63 ;
wire \U0|Add1~65_sumout ;
wire \U0|Mux47~1_combout ;
wire \U0|Add0~66 ;
wire \U0|Add0~69_sumout ;
wire \U0|Add1~66 ;
wire \U0|Add1~67 ;
wire \U0|Add1~69_sumout ;
wire \U0|Mux46~0_combout ;
wire \U0|Add0~70 ;
wire \U0|Add0~73_sumout ;
wire \U0|Add1~70 ;
wire \U0|Add1~71 ;
wire \U0|Add1~73_sumout ;
wire \U0|Mux45~1_combout ;
wire \U0|Add1~74 ;
wire \U0|Add1~75 ;
wire \U0|Add1~77_sumout ;
wire \U0|Add0~74 ;
wire \U0|Add0~77_sumout ;
wire \U0|Mux44~0_combout ;
wire \U0|Add1~78 ;
wire \U0|Add1~79 ;
wire \U0|Add1~81_sumout ;
wire \U0|Add0~78 ;
wire \U0|Add0~81_sumout ;
wire \U0|Mux43~0_combout ;
wire \U0|Mux43~1_combout ;
wire \U0|Add1~82 ;
wire \U0|Add1~83 ;
wire \U0|Add1~85_sumout ;
wire \U0|Add0~82 ;
wire \U0|Add0~85_sumout ;
wire \U0|Mux42~0_combout ;
wire \U0|Add1~86 ;
wire \U0|Add1~87 ;
wire \U0|Add1~89_sumout ;
wire \U0|Add0~86 ;
wire \U0|Add0~89_sumout ;
wire \U0|Mux41~0_combout ;
wire \U0|Add1~90 ;
wire \U0|Add1~91 ;
wire \U0|Add1~93_sumout ;
wire \U0|Add0~90 ;
wire \U0|Add0~93_sumout ;
wire \U0|Mux40~0_combout ;
wire \U0|Add1~94 ;
wire \U0|Add1~95 ;
wire \U0|Add1~97_sumout ;
wire \U0|Add0~94 ;
wire \U0|Add0~97_sumout ;
wire \U0|Mux39~0_combout ;
wire \U0|Add1~98 ;
wire \U0|Add1~99 ;
wire \U0|Add1~101_sumout ;
wire \U0|Add0~98 ;
wire \U0|Add0~101_sumout ;
wire \U0|Mux38~0_combout ;
wire \U0|Add1~102 ;
wire \U0|Add1~103 ;
wire \U0|Add1~105_sumout ;
wire \U0|Add0~102 ;
wire \U0|Add0~105_sumout ;
wire \U0|Mux37~0_combout ;
wire \U0|Add1~106 ;
wire \U0|Add1~107 ;
wire \U0|Add1~109_sumout ;
wire \U0|Add0~106 ;
wire \U0|Add0~109_sumout ;
wire \U0|Mux36~0_combout ;
wire \A0|Reg[0][28]~q ;
wire \A0|Reg[4][28]~q ;
wire \A0|Reg[8][28]~q ;
wire \A0|Reg[12][28]~q ;
wire \A0|Mux3~0_combout ;
wire \A0|Reg[1][28]~q ;
wire \A0|Reg[5][28]~q ;
wire \A0|Reg[9][28]~q ;
wire \A0|Reg[13][28]~q ;
wire \A0|Mux3~1_combout ;
wire \A0|Reg[2][28]~q ;
wire \A0|Reg[6][28]~q ;
wire \A0|Reg[10][28]~q ;
wire \A0|Reg[14][28]~q ;
wire \A0|Mux3~2_combout ;
wire \A0|Reg[3][28]~q ;
wire \A0|Reg[7][28]~q ;
wire \A0|Reg[11][28]~q ;
wire \A0|Reg[15][28]~q ;
wire \A0|Mux3~3_combout ;
wire \A0|Mux3~4_combout ;
wire \U0|Add0~110 ;
wire \U0|Add0~113_sumout ;
wire \U0|Add1~110 ;
wire \U0|Add1~111 ;
wire \U0|Add1~113_sumout ;
wire \U0|Mux63~8_combout ;
wire \U0|Mux35~0_combout ;
wire \U0|Mux35~1_combout ;
wire \A0|Reg[0][29]~q ;
wire \A0|Reg[1][29]~q ;
wire \A0|Reg[2][29]~q ;
wire \A0|Reg[3][29]~q ;
wire \A0|Mux2~0_combout ;
wire \A0|Reg[4][29]~q ;
wire \A0|Reg[5][29]~q ;
wire \A0|Reg[6][29]~q ;
wire \A0|Reg[7][29]~q ;
wire \A0|Mux2~1_combout ;
wire \A0|Reg[8][29]~q ;
wire \A0|Reg[9][29]~q ;
wire \A0|Reg[10][29]~q ;
wire \A0|Reg[11][29]~q ;
wire \A0|Mux2~2_combout ;
wire \A0|Reg[12][29]~q ;
wire \A0|Reg[13][29]~q ;
wire \A0|Reg[14][29]~q ;
wire \A0|Reg[15][29]~q ;
wire \A0|Mux2~3_combout ;
wire \A0|Mux2~4_combout ;
wire \U0|Add0~114 ;
wire \U0|Add0~117_sumout ;
wire \U0|Add1~114 ;
wire \U0|Add1~115 ;
wire \U0|Add1~117_sumout ;
wire \U0|ShiftLeft0~10_combout ;
wire \U0|Mux34~0_combout ;
wire \U0|Mux34~1_combout ;
wire \A0|Reg[0][30]~q ;
wire \A0|Reg[4][30]~q ;
wire \A0|Reg[8][30]~q ;
wire \A0|Reg[12][30]~q ;
wire \A0|Mux1~0_combout ;
wire \A0|Reg[1][30]~q ;
wire \A0|Reg[5][30]~q ;
wire \A0|Reg[9][30]~q ;
wire \A0|Reg[13][30]~q ;
wire \A0|Mux1~1_combout ;
wire \A0|Reg[2][30]~q ;
wire \A0|Reg[6][30]~q ;
wire \A0|Reg[10][30]~q ;
wire \A0|Reg[14][30]~q ;
wire \A0|Mux1~2_combout ;
wire \A0|Reg[3][30]~q ;
wire \A0|Reg[7][30]~q ;
wire \A0|Reg[11][30]~q ;
wire \A0|Reg[15][30]~q ;
wire \A0|Mux1~3_combout ;
wire \A0|Mux1~4_combout ;
wire \U0|Add0~118 ;
wire \U0|Add0~121_sumout ;
wire \U0|Add1~118 ;
wire \U0|Add1~119 ;
wire \U0|Add1~121_sumout ;
wire \U0|ShiftLeft0~11_combout ;
wire \U0|Mux33~0_combout ;
wire \U0|Mux33~1_combout ;
wire \A0|Reg[0][31]~q ;
wire \A0|Reg[1][31]~q ;
wire \A0|Reg[2][31]~q ;
wire \A0|Reg[3][31]~q ;
wire \A0|Mux0~0_combout ;
wire \A0|Reg[4][31]~q ;
wire \A0|Reg[5][31]~q ;
wire \A0|Reg[6][31]~q ;
wire \A0|Reg[7][31]~q ;
wire \A0|Mux0~1_combout ;
wire \A0|Reg[8][31]~q ;
wire \A0|Reg[9][31]~q ;
wire \A0|Reg[10][31]~q ;
wire \A0|Reg[11][31]~q ;
wire \A0|Mux0~2_combout ;
wire \A0|Reg[12][31]~q ;
wire \A0|Reg[13][31]~q ;
wire \A0|Reg[14][31]~q ;
wire \A0|Reg[15][31]~q ;
wire \A0|Mux0~3_combout ;
wire \A0|Mux0~4_combout ;
wire \U0|Add0~122 ;
wire \U0|Add0~125_sumout ;
wire \U0|Add1~122 ;
wire \U0|Add1~123 ;
wire \U0|Add1~125_sumout ;
wire \U0|ShiftLeft0~12_combout ;
wire \U0|Mux32~0_combout ;
wire \U0|Mux32~1_combout ;
wire \U0|Mux59~2_combout ;
wire \U0|Add1~126 ;
wire \U0|Add1~127 ;
wire \U0|Add1~129_sumout ;
wire \U0|Mux23~0_combout ;
wire \U0|ShiftLeft0~13_combout ;
wire \U0|Mux22~0_combout ;
wire \U0|Equal0~0_combout ;
wire \U0|Equal0~1_combout ;
wire \U0|Mux25~0_combout ;
wire \U0|Mux21~0_combout ;
wire \U0|Mux30~0_combout ;
wire \U0|Equal0~2_combout ;
wire \U0|Add0~126 ;
wire \U0|Add0~129_sumout ;
wire \U0|Equal0~3_combout ;
wire \U0|Equal0~16_combout ;
wire \U0|ShiftLeft0~14_combout ;
wire \U0|ShiftLeft0~15_combout ;
wire \U0|Mux31~0_combout ;
wire \U0|Mux28~0_combout ;
wire \U0|Equal0~4_combout ;
wire \U0|Equal0~5_combout ;
wire \U0|Equal0~6_combout ;
wire \U0|Equal0~7_combout ;
wire \U0|Equal0~8_combout ;
wire \U0|Mux35~2_combout ;
wire \U0|Mux32~2_combout ;
wire \U0|Equal0~9_combout ;
wire \U0|Equal0~10_combout ;
wire \U0|Equal0~11_combout ;
wire \U0|Equal0~12_combout ;
wire \U0|Equal0~13_combout ;
wire \U0|Equal0~14_combout ;
wire \U0|Equal0~15_combout ;
wire [5:0] \P0|Count ;
wire [31:0] \A0|data_out ;
wire [31:0] \B0|data_out ;
wire [3:0] \D0|address_A ;
wire [3:0] \D0|address_B ;
wire [31:0] \D0|value_A ;
wire [31:0] \D0|value_B ;


cyclonev_io_obuf \HEX0[6]~output (
	.i(!\s0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[5]~output (
	.i(\s0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[4]~output (
	.i(\s0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[3]~output (
	.i(\s0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[2]~output (
	.i(\s0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[1]~output (
	.i(\s0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[0]~output (
	.i(\s0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[6]~output (
	.i(!\s2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[5]~output (
	.i(\s2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[4]~output (
	.i(\s2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[3]~output (
	.i(\s2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[2]~output (
	.i(\s2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[1]~output (
	.i(\s2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[0]~output (
	.i(\s2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[6]~output (
	.i(!\s4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[5]~output (
	.i(\s4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[4]~output (
	.i(\s4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[3]~output (
	.i(\s4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[2]~output (
	.i(\s4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[1]~output (
	.i(\s4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX4[0]~output (
	.i(\s4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[6]~output (
	.i(!\s5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[5]~output (
	.i(\s5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[4]~output (
	.i(\s5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[3]~output (
	.i(\s5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[2]~output (
	.i(\s5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[1]~output (
	.i(\s5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX5[0]~output (
	.i(\s5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[0]~output (
	.i(\U0|Mux63~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
defparam \result[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[1]~output (
	.i(\U0|Mux62~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
defparam \result[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[2]~output (
	.i(\U0|Mux61~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
defparam \result[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[3]~output (
	.i(\U0|Mux60~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
defparam \result[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[4]~output (
	.i(\U0|Mux59~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
defparam \result[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[5]~output (
	.i(\U0|Mux58~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
defparam \result[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[6]~output (
	.i(\U0|Mux57~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
defparam \result[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[7]~output (
	.i(\U0|Mux56~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
defparam \result[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[8]~output (
	.i(\U0|Mux55~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
defparam \result[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[9]~output (
	.i(\U0|Mux54~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
defparam \result[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[10]~output (
	.i(\U0|Mux53~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
defparam \result[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[11]~output (
	.i(\U0|Mux52~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
defparam \result[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[12]~output (
	.i(\U0|Mux51~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
defparam \result[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[13]~output (
	.i(\U0|Mux50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
defparam \result[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[14]~output (
	.i(\U0|Mux49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
defparam \result[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[15]~output (
	.i(\U0|Mux48~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
defparam \result[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[16]~output (
	.i(\U0|Mux47~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
defparam \result[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[17]~output (
	.i(\U0|Mux46~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
defparam \result[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[18]~output (
	.i(\U0|Mux45~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
defparam \result[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[19]~output (
	.i(\U0|Mux44~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
defparam \result[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[20]~output (
	.i(\U0|Mux43~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
defparam \result[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[21]~output (
	.i(\U0|Mux42~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
defparam \result[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[22]~output (
	.i(\U0|Mux41~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
defparam \result[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[23]~output (
	.i(\U0|Mux40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
defparam \result[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[24]~output (
	.i(\U0|Mux39~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
defparam \result[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[25]~output (
	.i(\U0|Mux38~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
defparam \result[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[26]~output (
	.i(\U0|Mux37~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
defparam \result[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[27]~output (
	.i(\U0|Mux36~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
defparam \result[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[28]~output (
	.i(\U0|Mux35~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
defparam \result[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[29]~output (
	.i(\U0|Mux34~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
defparam \result[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[30]~output (
	.i(\U0|Mux33~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
defparam \result[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \result[31]~output (
	.i(\U0|Mux32~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
defparam \result[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[0]~output (
	.i(\A0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[0]~output .bus_hold = "false";
defparam \Data_A[0]~output .open_drain_output = "false";
defparam \Data_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[1]~output (
	.i(\A0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[1]~output .bus_hold = "false";
defparam \Data_A[1]~output .open_drain_output = "false";
defparam \Data_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[2]~output (
	.i(\A0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[2]~output .bus_hold = "false";
defparam \Data_A[2]~output .open_drain_output = "false";
defparam \Data_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[3]~output (
	.i(\A0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[3]~output .bus_hold = "false";
defparam \Data_A[3]~output .open_drain_output = "false";
defparam \Data_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[4]~output .bus_hold = "false";
defparam \Data_A[4]~output .open_drain_output = "false";
defparam \Data_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[5]~output .bus_hold = "false";
defparam \Data_A[5]~output .open_drain_output = "false";
defparam \Data_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[6]~output .bus_hold = "false";
defparam \Data_A[6]~output .open_drain_output = "false";
defparam \Data_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[7]~output .bus_hold = "false";
defparam \Data_A[7]~output .open_drain_output = "false";
defparam \Data_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[8]~output .bus_hold = "false";
defparam \Data_A[8]~output .open_drain_output = "false";
defparam \Data_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[9]~output .bus_hold = "false";
defparam \Data_A[9]~output .open_drain_output = "false";
defparam \Data_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[10]~output .bus_hold = "false";
defparam \Data_A[10]~output .open_drain_output = "false";
defparam \Data_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[11]~output .bus_hold = "false";
defparam \Data_A[11]~output .open_drain_output = "false";
defparam \Data_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[12]~output .bus_hold = "false";
defparam \Data_A[12]~output .open_drain_output = "false";
defparam \Data_A[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[13]~output .bus_hold = "false";
defparam \Data_A[13]~output .open_drain_output = "false";
defparam \Data_A[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[14]~output .bus_hold = "false";
defparam \Data_A[14]~output .open_drain_output = "false";
defparam \Data_A[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[15]~output .bus_hold = "false";
defparam \Data_A[15]~output .open_drain_output = "false";
defparam \Data_A[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[16]~output .bus_hold = "false";
defparam \Data_A[16]~output .open_drain_output = "false";
defparam \Data_A[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[17]~output .bus_hold = "false";
defparam \Data_A[17]~output .open_drain_output = "false";
defparam \Data_A[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[18]~output .bus_hold = "false";
defparam \Data_A[18]~output .open_drain_output = "false";
defparam \Data_A[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[19]~output .bus_hold = "false";
defparam \Data_A[19]~output .open_drain_output = "false";
defparam \Data_A[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[20]~output .bus_hold = "false";
defparam \Data_A[20]~output .open_drain_output = "false";
defparam \Data_A[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[21]~output .bus_hold = "false";
defparam \Data_A[21]~output .open_drain_output = "false";
defparam \Data_A[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[22]~output .bus_hold = "false";
defparam \Data_A[22]~output .open_drain_output = "false";
defparam \Data_A[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[23]~output .bus_hold = "false";
defparam \Data_A[23]~output .open_drain_output = "false";
defparam \Data_A[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[24]~output .bus_hold = "false";
defparam \Data_A[24]~output .open_drain_output = "false";
defparam \Data_A[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[25]~output .bus_hold = "false";
defparam \Data_A[25]~output .open_drain_output = "false";
defparam \Data_A[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[26]~output .bus_hold = "false";
defparam \Data_A[26]~output .open_drain_output = "false";
defparam \Data_A[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[27]~output .bus_hold = "false";
defparam \Data_A[27]~output .open_drain_output = "false";
defparam \Data_A[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[28]~output (
	.i(\A0|data_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[28]~output .bus_hold = "false";
defparam \Data_A[28]~output .open_drain_output = "false";
defparam \Data_A[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[29]~output (
	.i(\A0|data_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[29]~output .bus_hold = "false";
defparam \Data_A[29]~output .open_drain_output = "false";
defparam \Data_A[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[30]~output (
	.i(\A0|data_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[30]~output .bus_hold = "false";
defparam \Data_A[30]~output .open_drain_output = "false";
defparam \Data_A[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_A[31]~output (
	.i(\A0|data_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_A[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_A[31]~output .bus_hold = "false";
defparam \Data_A[31]~output .open_drain_output = "false";
defparam \Data_A[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[0]~output (
	.i(\B0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[0]~output .bus_hold = "false";
defparam \Data_B[0]~output .open_drain_output = "false";
defparam \Data_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[1]~output (
	.i(\B0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[1]~output .bus_hold = "false";
defparam \Data_B[1]~output .open_drain_output = "false";
defparam \Data_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[2]~output (
	.i(\B0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[2]~output .bus_hold = "false";
defparam \Data_B[2]~output .open_drain_output = "false";
defparam \Data_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[3]~output (
	.i(\B0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[3]~output .bus_hold = "false";
defparam \Data_B[3]~output .open_drain_output = "false";
defparam \Data_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[4]~output .bus_hold = "false";
defparam \Data_B[4]~output .open_drain_output = "false";
defparam \Data_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[5]~output .bus_hold = "false";
defparam \Data_B[5]~output .open_drain_output = "false";
defparam \Data_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[6]~output .bus_hold = "false";
defparam \Data_B[6]~output .open_drain_output = "false";
defparam \Data_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[7]~output .bus_hold = "false";
defparam \Data_B[7]~output .open_drain_output = "false";
defparam \Data_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[8]~output .bus_hold = "false";
defparam \Data_B[8]~output .open_drain_output = "false";
defparam \Data_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[9]~output .bus_hold = "false";
defparam \Data_B[9]~output .open_drain_output = "false";
defparam \Data_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[10]~output .bus_hold = "false";
defparam \Data_B[10]~output .open_drain_output = "false";
defparam \Data_B[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[11]~output .bus_hold = "false";
defparam \Data_B[11]~output .open_drain_output = "false";
defparam \Data_B[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[12]~output .bus_hold = "false";
defparam \Data_B[12]~output .open_drain_output = "false";
defparam \Data_B[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[13]~output .bus_hold = "false";
defparam \Data_B[13]~output .open_drain_output = "false";
defparam \Data_B[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[14]~output .bus_hold = "false";
defparam \Data_B[14]~output .open_drain_output = "false";
defparam \Data_B[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[15]~output .bus_hold = "false";
defparam \Data_B[15]~output .open_drain_output = "false";
defparam \Data_B[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[16]~output .bus_hold = "false";
defparam \Data_B[16]~output .open_drain_output = "false";
defparam \Data_B[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[17]~output .bus_hold = "false";
defparam \Data_B[17]~output .open_drain_output = "false";
defparam \Data_B[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[18]~output .bus_hold = "false";
defparam \Data_B[18]~output .open_drain_output = "false";
defparam \Data_B[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[19]~output .bus_hold = "false";
defparam \Data_B[19]~output .open_drain_output = "false";
defparam \Data_B[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[20]~output .bus_hold = "false";
defparam \Data_B[20]~output .open_drain_output = "false";
defparam \Data_B[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[21]~output .bus_hold = "false";
defparam \Data_B[21]~output .open_drain_output = "false";
defparam \Data_B[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[22]~output .bus_hold = "false";
defparam \Data_B[22]~output .open_drain_output = "false";
defparam \Data_B[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[23]~output .bus_hold = "false";
defparam \Data_B[23]~output .open_drain_output = "false";
defparam \Data_B[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[24]~output .bus_hold = "false";
defparam \Data_B[24]~output .open_drain_output = "false";
defparam \Data_B[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[25]~output .bus_hold = "false";
defparam \Data_B[25]~output .open_drain_output = "false";
defparam \Data_B[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[26]~output .bus_hold = "false";
defparam \Data_B[26]~output .open_drain_output = "false";
defparam \Data_B[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[27]~output .bus_hold = "false";
defparam \Data_B[27]~output .open_drain_output = "false";
defparam \Data_B[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[28]~output (
	.i(\B0|data_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[28]~output .bus_hold = "false";
defparam \Data_B[28]~output .open_drain_output = "false";
defparam \Data_B[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[29]~output (
	.i(\B0|data_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[29]~output .bus_hold = "false";
defparam \Data_B[29]~output .open_drain_output = "false";
defparam \Data_B[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[30]~output (
	.i(\B0|data_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[30]~output .bus_hold = "false";
defparam \Data_B[30]~output .open_drain_output = "false";
defparam \Data_B[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Data_B[31]~output (
	.i(\B0|data_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data_B[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data_B[31]~output .bus_hold = "false";
defparam \Data_B[31]~output .open_drain_output = "false";
defparam \Data_B[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LEDR[0]~output (
	.i(\U0|Equal0~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \P0|Count[0]~3 (
// Equation(s):
// \P0|Count[0]~3_combout  = !\P0|Count [0]

	.dataa(!\P0|Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Count[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Count[0]~3 .extended_lut = "off";
defparam \P0|Count[0]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \P0|Count[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \P0|Count[0] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Count[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[0] .is_wysiwyg = "true";
defparam \P0|Count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \P0|Add0~1 (
// Equation(s):
// \P0|Add0~1_combout  = !\P0|Count [0] $ (!\P0|Count [1])

	.dataa(!\P0|Count [0]),
	.datab(!\P0|Count [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Add0~1 .extended_lut = "off";
defparam \P0|Add0~1 .lut_mask = 64'h6666666666666666;
defparam \P0|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \P0|Count[1] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[1] .is_wysiwyg = "true";
defparam \P0|Count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \P0|Add0~0 (
// Equation(s):
// \P0|Add0~0_combout  = !\P0|Count [2] $ (((!\P0|Count [0]) # (!\P0|Count [1])))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [0]),
	.datac(!\P0|Count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Add0~0 .extended_lut = "off";
defparam \P0|Add0~0 .lut_mask = 64'h5656565656565656;
defparam \P0|Add0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \P0|Count[2] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[2] .is_wysiwyg = "true";
defparam \P0|Count[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \P0|Count[3]~0 (
// Equation(s):
// \P0|Count[3]~0_combout  = !\P0|Count [3] $ (((!\P0|Count [2]) # ((!\P0|Count [0]) # (!\P0|Count [1]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [0]),
	.datad(!\P0|Count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Count[3]~0 .extended_lut = "off";
defparam \P0|Count[3]~0 .lut_mask = 64'h3336333633363336;
defparam \P0|Count[3]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \P0|Count[3] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Count[3]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[3] .is_wysiwyg = "true";
defparam \P0|Count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \P0|Count[4]~1 (
// Equation(s):
// \P0|Count[4]~1_combout  = ( \P0|Count [1] & ( !\P0|Count [4] $ (((!\P0|Count [2]) # ((!\P0|Count [3]) # (!\P0|Count [0])))) ) ) # ( !\P0|Count [1] & ( \P0|Count [4] ) )

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [0]),
	.datae(!\P0|Count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Count[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Count[4]~1 .extended_lut = "off";
defparam \P0|Count[4]~1 .lut_mask = 64'h0F0F0F1E0F0F0F1E;
defparam \P0|Count[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \P0|Count[4] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Count[4]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[4] .is_wysiwyg = "true";
defparam \P0|Count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \P0|Count[5]~2 (
// Equation(s):
// \P0|Count[5]~2_combout  = ( \P0|Count [0] & ( \P0|Count [1] & ( !\P0|Count [5] $ (((!\P0|Count [2]) # ((!\P0|Count [3]) # (!\P0|Count [4])))) ) ) ) # ( !\P0|Count [0] & ( \P0|Count [1] & ( \P0|Count [5] ) ) ) # ( \P0|Count [0] & ( !\P0|Count [1] & ( 
// \P0|Count [5] ) ) ) # ( !\P0|Count [0] & ( !\P0|Count [1] & ( \P0|Count [5] ) ) )

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(!\P0|Count [0]),
	.dataf(!\P0|Count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\P0|Count[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \P0|Count[5]~2 .extended_lut = "off";
defparam \P0|Count[5]~2 .lut_mask = 64'h00FF00FF00FF01FE;
defparam \P0|Count[5]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \P0|Count[5] (
	.clk(\KEY[0]~input_o ),
	.d(\P0|Count[5]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P0|Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \P0|Count[5] .is_wysiwyg = "true";
defparam \P0|Count[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~11 (
// Equation(s):
// \I0|memory~11_combout  = ( \P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [5] & ((!\P0|Count [2] & (!\P0|Count [3] & \P0|Count [4])) # (\P0|Count [2] & (\P0|Count [3] & !\P0|Count [4])))) ) ) ) # ( !\P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [3] & 
// (!\P0|Count [4] & !\P0|Count [5])) ) ) ) # ( \P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count [5] & ((!\P0|Count [3] & ((\P0|Count [4]))) # (\P0|Count [3] & (\P0|Count [2] & !\P0|Count [4])))) ) ) ) # ( !\P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count 
// [4] & (!\P0|Count [5] & ((!\P0|Count [2]) # (!\P0|Count [3])))) ) ) )

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(!\P0|Count [0]),
	.dataf(!\P0|Count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~11 .extended_lut = "off";
defparam \I0|memory~11 .lut_mask = 64'hE0001C00C0001800;
defparam \I0|memory~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~0 (
// Equation(s):
// \I0|memory~0_combout  = (!\P0|Count [4] & (!\P0|Count [5] & ((!\P0|Count [2]) # (!\P0|Count [3])))) # (\P0|Count [4] & (((\P0|Count [5]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~0 .extended_lut = "off";
defparam \I0|memory~0 .lut_mask = 64'hE00FE00FE00FE00F;
defparam \I0|memory~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~2 (
// Equation(s):
// \I0|memory~2_combout  = (!\P0|Count [4] & (\P0|Count [5] & ((\P0|Count [3]) # (\P0|Count [2]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~2 .extended_lut = "off";
defparam \I0|memory~2 .lut_mask = 64'h0070007000700070;
defparam \I0|memory~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux59~3 (
// Equation(s):
// \U0|Mux59~3_combout  = (!\I0|memory~0_combout ) # (\I0|memory~2_combout )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux59~3 .extended_lut = "off";
defparam \U0|Mux59~3 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \U0|Mux59~3 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[0] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[0] .is_wysiwyg = "true";
defparam \D0|value_A[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~1 (
// Equation(s):
// \I0|memory~1_combout  = (!\P0|Count [2] & ((!\P0|Count [3] & (!\P0|Count [4])) # (\P0|Count [3] & ((!\P0|Count [5]))))) # (\P0|Count [2] & (!\P0|Count [5] & (!\P0|Count [3] $ (\P0|Count [4]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~1 .extended_lut = "off";
defparam \I0|memory~1 .lut_mask = 64'hE380E380E380E380;
defparam \I0|memory~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|reset_A~0 (
// Equation(s):
// \I1|reset_A~0_combout  = (!\KEY[1]~input_o ) # ((\I0|memory~0_combout  & (!\I0|memory~1_combout  & !\I0|memory~2_combout )))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|reset_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|reset_A~0 .extended_lut = "off";
defparam \I1|reset_A~0 .lut_mask = 64'hFF40FF40FF40FF40;
defparam \I1|reset_A~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~3 (
// Equation(s):
// \I0|memory~3_combout  = (\P0|Count [0] & ((!\P0|Count [4]) # (!\P0|Count [5])))

	.dataa(!\P0|Count [4]),
	.datab(!\P0|Count [5]),
	.datac(!\P0|Count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~3 .extended_lut = "off";
defparam \I0|memory~3 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \I0|memory~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|Decoder0~0 (
// Equation(s):
// \I1|Decoder0~0_combout  = (!\I0|memory~1_combout  & !\I0|memory~2_combout )

	.dataa(!\I0|memory~1_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|Decoder0~0 .extended_lut = "off";
defparam \I1|Decoder0~0 .lut_mask = 64'h8888888888888888;
defparam \I1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_A[0] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_A[0] .is_wysiwyg = "true";
defparam \D0|address_A[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~4 (
// Equation(s):
// \I0|memory~4_combout  = (\P0|Count [1] & ((!\P0|Count [4]) # (!\P0|Count [5])))

	.dataa(!\P0|Count [4]),
	.datab(!\P0|Count [5]),
	.datac(!\P0|Count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~4 .extended_lut = "off";
defparam \I0|memory~4 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \I0|memory~4 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_A[1] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_A[1] .is_wysiwyg = "true";
defparam \D0|address_A[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~5 (
// Equation(s):
// \I0|memory~5_combout  = (!\P0|Count [2] & ((!\P0|Count [3] & (\P0|Count [4] & !\P0|Count [5])) # (\P0|Count [3] & (!\P0|Count [4] & \P0|Count [5])))) # (\P0|Count [2] & (!\P0|Count [5] & (!\P0|Count [3] $ (\P0|Count [4]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~5 .extended_lut = "off";
defparam \I0|memory~5 .lut_mask = 64'h4920492049204920;
defparam \I0|memory~5 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_A[2] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_A[2] .is_wysiwyg = "true";
defparam \D0|address_A[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~6 (
// Equation(s):
// \I0|memory~6_combout  = (!\P0|Count [2] & (!\P0|Count [4] & (!\P0|Count [3] $ (!\P0|Count [5])))) # (\P0|Count [2] & ((!\P0|Count [3] & (\P0|Count [4] & !\P0|Count [5])) # (\P0|Count [3] & (!\P0|Count [4] & \P0|Count [5]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~6 .extended_lut = "off";
defparam \I0|memory~6 .lut_mask = 64'h2490249024902490;
defparam \I0|memory~6 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_A[3] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_A[3] .is_wysiwyg = "true";
defparam \D0|address_A[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[0][28]~0 (
// Equation(s):
// \A0|Reg[0][28]~0_combout  = (!\D0|address_A [0] & (!\D0|address_A [1] & (!\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[0][28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[0][28]~0 .extended_lut = "off";
defparam \A0|Reg[0][28]~0 .lut_mask = 64'h8000800080008000;
defparam \A0|Reg[0][28]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|Decoder0~1 (
// Equation(s):
// \I1|Decoder0~1_combout  = (!\P0|Count [4] & (!\P0|Count [5] & ((!\P0|Count [2]) # (!\P0|Count [3]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|Decoder0~1 .extended_lut = "off";
defparam \I1|Decoder0~1 .lut_mask = 64'hE000E000E000E000;
defparam \I1|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|write_A (
// Equation(s):
// \I1|write_A~combout  = ( \I1|write_A~combout  & ( \KEY[1]~input_o  & ( \I1|Decoder0~1_combout  ) ) ) # ( !\I1|write_A~combout  & ( \KEY[1]~input_o  & ( \I1|Decoder0~1_combout  ) ) ) # ( \I1|write_A~combout  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\I1|Decoder0~1_combout ),
	.datae(!\I1|write_A~combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|write_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|write_A .extended_lut = "off";
defparam \I1|write_A .lut_mask = 64'h0000FFFF00FF00FF;
defparam \I1|write_A .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[0][28]~31 (
// Equation(s):
// \A0|Reg[0][28]~31_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[0][28]~0_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[0][28]~0_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[0][28]~0_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[0][28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[0][28]~31 .extended_lut = "off";
defparam \A0|Reg[0][28]~31 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[0][28]~31 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[0][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][0] .is_wysiwyg = "true";
defparam \A0|Reg[0][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[1][0]~1 (
// Equation(s):
// \A0|Reg[1][0]~1_combout  = (\D0|address_A [0] & (!\D0|address_A [1] & (!\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[1][0]~1 .extended_lut = "off";
defparam \A0|Reg[1][0]~1 .lut_mask = 64'h4000400040004000;
defparam \A0|Reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[1][0]~30 (
// Equation(s):
// \A0|Reg[1][0]~30_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[1][0]~1_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[1][0]~1_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[1][0]~1_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[1][0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[1][0]~30 .extended_lut = "off";
defparam \A0|Reg[1][0]~30 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[1][0]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[1][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][0] .is_wysiwyg = "true";
defparam \A0|Reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[2][29]~2 (
// Equation(s):
// \A0|Reg[2][29]~2_combout  = (!\D0|address_A [0] & (\D0|address_A [1] & (!\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[2][29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[2][29]~2 .extended_lut = "off";
defparam \A0|Reg[2][29]~2 .lut_mask = 64'h2000200020002000;
defparam \A0|Reg[2][29]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[2][29]~29 (
// Equation(s):
// \A0|Reg[2][29]~29_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[2][29]~2_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[2][29]~2_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[2][29]~2_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[2][29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[2][29]~29 .extended_lut = "off";
defparam \A0|Reg[2][29]~29 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[2][29]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[2][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][0] .is_wysiwyg = "true";
defparam \A0|Reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[3][3]~3 (
// Equation(s):
// \A0|Reg[3][3]~3_combout  = (\D0|address_A [0] & (\D0|address_A [1] & (!\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[3][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[3][3]~3 .extended_lut = "off";
defparam \A0|Reg[3][3]~3 .lut_mask = 64'h1000100010001000;
defparam \A0|Reg[3][3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[3][3]~28 (
// Equation(s):
// \A0|Reg[3][3]~28_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[3][3]~3_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[3][3]~3_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[3][3]~3_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[3][3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[3][3]~28 .extended_lut = "off";
defparam \A0|Reg[3][3]~28 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[3][3]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[3][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][0] .is_wysiwyg = "true";
defparam \A0|Reg[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux31~0 (
// Equation(s):
// \A0|Mux31~0_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[3][0]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[2][0]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[1][0]~q  ) ) ) # ( !\D0|address_A 
// [0] & ( !\D0|address_A [1] & ( \A0|Reg[0][0]~q  ) ) )

	.dataa(!\A0|Reg[0][0]~q ),
	.datab(!\A0|Reg[1][0]~q ),
	.datac(!\A0|Reg[2][0]~q ),
	.datad(!\A0|Reg[3][0]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux31~0 .extended_lut = "off";
defparam \A0|Mux31~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[4][30]~4 (
// Equation(s):
// \A0|Reg[4][30]~4_combout  = (!\D0|address_A [0] & (!\D0|address_A [1] & (\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[4][30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[4][30]~4 .extended_lut = "off";
defparam \A0|Reg[4][30]~4 .lut_mask = 64'h0800080008000800;
defparam \A0|Reg[4][30]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[4][30]~27 (
// Equation(s):
// \A0|Reg[4][30]~27_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[4][30]~4_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[4][30]~4_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[4][30]~4_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[4][30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[4][30]~27 .extended_lut = "off";
defparam \A0|Reg[4][30]~27 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[4][30]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[4][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][0] .is_wysiwyg = "true";
defparam \A0|Reg[4][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[5][29]~5 (
// Equation(s):
// \A0|Reg[5][29]~5_combout  = (\D0|address_A [0] & (!\D0|address_A [1] & (\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[5][29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[5][29]~5 .extended_lut = "off";
defparam \A0|Reg[5][29]~5 .lut_mask = 64'h0400040004000400;
defparam \A0|Reg[5][29]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[5][29]~26 (
// Equation(s):
// \A0|Reg[5][29]~26_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[5][29]~5_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[5][29]~5_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[5][29]~5_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[5][29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[5][29]~26 .extended_lut = "off";
defparam \A0|Reg[5][29]~26 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[5][29]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[5][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][0] .is_wysiwyg = "true";
defparam \A0|Reg[5][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[6][29]~6 (
// Equation(s):
// \A0|Reg[6][29]~6_combout  = (!\D0|address_A [0] & (\D0|address_A [1] & (\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[6][29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[6][29]~6 .extended_lut = "off";
defparam \A0|Reg[6][29]~6 .lut_mask = 64'h0200020002000200;
defparam \A0|Reg[6][29]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[6][29]~25 (
// Equation(s):
// \A0|Reg[6][29]~25_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[6][29]~6_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[6][29]~6_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[6][29]~6_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[6][29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[6][29]~25 .extended_lut = "off";
defparam \A0|Reg[6][29]~25 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[6][29]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[6][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][0] .is_wysiwyg = "true";
defparam \A0|Reg[6][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[7][30]~7 (
// Equation(s):
// \A0|Reg[7][30]~7_combout  = (\D0|address_A [0] & (\D0|address_A [1] & (\D0|address_A [2] & !\D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[7][30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[7][30]~7 .extended_lut = "off";
defparam \A0|Reg[7][30]~7 .lut_mask = 64'h0100010001000100;
defparam \A0|Reg[7][30]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[7][30]~24 (
// Equation(s):
// \A0|Reg[7][30]~24_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[7][30]~7_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[7][30]~7_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[7][30]~7_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[7][30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[7][30]~24 .extended_lut = "off";
defparam \A0|Reg[7][30]~24 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[7][30]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[7][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][0] .is_wysiwyg = "true";
defparam \A0|Reg[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux31~1 (
// Equation(s):
// \A0|Mux31~1_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[7][0]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[6][0]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[5][0]~q  ) ) ) # ( !\D0|address_A 
// [0] & ( !\D0|address_A [1] & ( \A0|Reg[4][0]~q  ) ) )

	.dataa(!\A0|Reg[4][0]~q ),
	.datab(!\A0|Reg[5][0]~q ),
	.datac(!\A0|Reg[6][0]~q ),
	.datad(!\A0|Reg[7][0]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux31~1 .extended_lut = "off";
defparam \A0|Mux31~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[8][0]~8 (
// Equation(s):
// \A0|Reg[8][0]~8_combout  = (!\D0|address_A [0] & (!\D0|address_A [1] & (!\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[8][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[8][0]~8 .extended_lut = "off";
defparam \A0|Reg[8][0]~8 .lut_mask = 64'h0080008000800080;
defparam \A0|Reg[8][0]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[8][0]~23 (
// Equation(s):
// \A0|Reg[8][0]~23_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[8][0]~8_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[8][0]~8_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[8][0]~8_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[8][0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[8][0]~23 .extended_lut = "off";
defparam \A0|Reg[8][0]~23 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[8][0]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[8][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][0] .is_wysiwyg = "true";
defparam \A0|Reg[8][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[9][29]~9 (
// Equation(s):
// \A0|Reg[9][29]~9_combout  = (\D0|address_A [0] & (!\D0|address_A [1] & (!\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[9][29]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[9][29]~9 .extended_lut = "off";
defparam \A0|Reg[9][29]~9 .lut_mask = 64'h0040004000400040;
defparam \A0|Reg[9][29]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[9][29]~22 (
// Equation(s):
// \A0|Reg[9][29]~22_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[9][29]~9_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[9][29]~9_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[9][29]~9_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[9][29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[9][29]~22 .extended_lut = "off";
defparam \A0|Reg[9][29]~22 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[9][29]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[9][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][0] .is_wysiwyg = "true";
defparam \A0|Reg[9][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[10][28]~10 (
// Equation(s):
// \A0|Reg[10][28]~10_combout  = (!\D0|address_A [0] & (\D0|address_A [1] & (!\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[10][28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[10][28]~10 .extended_lut = "off";
defparam \A0|Reg[10][28]~10 .lut_mask = 64'h0020002000200020;
defparam \A0|Reg[10][28]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[10][28]~21 (
// Equation(s):
// \A0|Reg[10][28]~21_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[10][28]~10_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[10][28]~10_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[10][28]~10_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[10][28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[10][28]~21 .extended_lut = "off";
defparam \A0|Reg[10][28]~21 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[10][28]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[10][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][0] .is_wysiwyg = "true";
defparam \A0|Reg[10][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[11][29]~11 (
// Equation(s):
// \A0|Reg[11][29]~11_combout  = (\D0|address_A [0] & (\D0|address_A [1] & (!\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[11][29]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[11][29]~11 .extended_lut = "off";
defparam \A0|Reg[11][29]~11 .lut_mask = 64'h0010001000100010;
defparam \A0|Reg[11][29]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[11][29]~20 (
// Equation(s):
// \A0|Reg[11][29]~20_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[11][29]~11_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[11][29]~11_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[11][29]~11_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[11][29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[11][29]~20 .extended_lut = "off";
defparam \A0|Reg[11][29]~20 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[11][29]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[11][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][0] .is_wysiwyg = "true";
defparam \A0|Reg[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux31~2 (
// Equation(s):
// \A0|Mux31~2_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[11][0]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[10][0]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[9][0]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[8][0]~q  ) ) )

	.dataa(!\A0|Reg[8][0]~q ),
	.datab(!\A0|Reg[9][0]~q ),
	.datac(!\A0|Reg[10][0]~q ),
	.datad(!\A0|Reg[11][0]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux31~2 .extended_lut = "off";
defparam \A0|Mux31~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[12][30]~12 (
// Equation(s):
// \A0|Reg[12][30]~12_combout  = (!\D0|address_A [0] & (!\D0|address_A [1] & (\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[12][30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[12][30]~12 .extended_lut = "off";
defparam \A0|Reg[12][30]~12 .lut_mask = 64'h0008000800080008;
defparam \A0|Reg[12][30]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[12][30]~19 (
// Equation(s):
// \A0|Reg[12][30]~19_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[12][30]~12_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[12][30]~12_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[12][30]~12_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[12][30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[12][30]~19 .extended_lut = "off";
defparam \A0|Reg[12][30]~19 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[12][30]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[12][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][0] .is_wysiwyg = "true";
defparam \A0|Reg[12][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[13][31]~13 (
// Equation(s):
// \A0|Reg[13][31]~13_combout  = (\D0|address_A [0] & (!\D0|address_A [1] & (\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[13][31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[13][31]~13 .extended_lut = "off";
defparam \A0|Reg[13][31]~13 .lut_mask = 64'h0004000400040004;
defparam \A0|Reg[13][31]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[13][31]~18 (
// Equation(s):
// \A0|Reg[13][31]~18_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[13][31]~13_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[13][31]~13_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[13][31]~13_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[13][31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[13][31]~18 .extended_lut = "off";
defparam \A0|Reg[13][31]~18 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[13][31]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[13][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][0] .is_wysiwyg = "true";
defparam \A0|Reg[13][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[14][0]~14 (
// Equation(s):
// \A0|Reg[14][0]~14_combout  = (!\D0|address_A [0] & (\D0|address_A [1] & (\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[14][0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[14][0]~14 .extended_lut = "off";
defparam \A0|Reg[14][0]~14 .lut_mask = 64'h0002000200020002;
defparam \A0|Reg[14][0]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[14][0]~17 (
// Equation(s):
// \A0|Reg[14][0]~17_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[14][0]~14_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[14][0]~14_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[14][0]~14_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[14][0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[14][0]~17 .extended_lut = "off";
defparam \A0|Reg[14][0]~17 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[14][0]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[14][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][0] .is_wysiwyg = "true";
defparam \A0|Reg[14][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[15][29]~15 (
// Equation(s):
// \A0|Reg[15][29]~15_combout  = (\D0|address_A [0] & (\D0|address_A [1] & (\D0|address_A [2] & \D0|address_A [3])))

	.dataa(!\D0|address_A [0]),
	.datab(!\D0|address_A [1]),
	.datac(!\D0|address_A [2]),
	.datad(!\D0|address_A [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[15][29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[15][29]~15 .extended_lut = "off";
defparam \A0|Reg[15][29]~15 .lut_mask = 64'h0001000100010001;
defparam \A0|Reg[15][29]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Reg[15][29]~16 (
// Equation(s):
// \A0|Reg[15][29]~16_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\A0|Reg[15][29]~15_combout  & \I1|write_A~combout )))) # (\P0|Count [5] & (((\A0|Reg[15][29]~15_combout  & \I1|write_A~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\A0|Reg[15][29]~15_combout ),
	.datad(!\I1|write_A~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Reg[15][29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Reg[15][29]~16 .extended_lut = "off";
defparam \A0|Reg[15][29]~16 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \A0|Reg[15][29]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[15][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][0] .is_wysiwyg = "true";
defparam \A0|Reg[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux31~3 (
// Equation(s):
// \A0|Mux31~3_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[15][0]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[14][0]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[13][0]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[12][0]~q  ) ) )

	.dataa(!\A0|Reg[12][0]~q ),
	.datab(!\A0|Reg[13][0]~q ),
	.datac(!\A0|Reg[14][0]~q ),
	.datad(!\A0|Reg[15][0]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux31~3 .extended_lut = "off";
defparam \A0|Mux31~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux31~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux31~4 (
// Equation(s):
// \A0|Mux31~4_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux31~3_combout  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux31~2_combout  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux31~1_combout  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux31~0_combout  ) ) )

	.dataa(!\A0|Mux31~0_combout ),
	.datab(!\A0|Mux31~1_combout ),
	.datac(!\A0|Mux31~2_combout ),
	.datad(!\A0|Mux31~3_combout ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux31~4 .extended_lut = "off";
defparam \A0|Mux31~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux31~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|WideOr0~0 (
// Equation(s):
// \I1|WideOr0~0_combout  = (!\P0|Count [4] & ((\P0|Count [5]))) # (\P0|Count [4] & (\P0|Count [3] & !\P0|Count [5]))

	.dataa(!\P0|Count [3]),
	.datab(!\P0|Count [4]),
	.datac(!\P0|Count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|WideOr0~0 .extended_lut = "off";
defparam \I1|WideOr0~0 .lut_mask = 64'h1C1C1C1C1C1C1C1C;
defparam \I1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|read_A (
// Equation(s):
// \I1|read_A~combout  = ( \I1|read_A~combout  & ( \KEY[1]~input_o  & ( \I1|WideOr0~0_combout  ) ) ) # ( !\I1|read_A~combout  & ( \KEY[1]~input_o  & ( \I1|WideOr0~0_combout  ) ) ) # ( \I1|read_A~combout  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\I1|WideOr0~0_combout ),
	.datae(!\I1|read_A~combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|read_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|read_A .extended_lut = "off";
defparam \I1|read_A .lut_mask = 64'h0000FFFF00FF00FF;
defparam \I1|read_A .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|data_out[0]~0 (
// Equation(s):
// \A0|data_out[0]~0_combout  = ( !\I1|write_A~combout  & ( (\KEY[1]~input_o  & (\I1|read_A~combout  & ((!\P0|Count [5]) # (!\P0|Count [4])))) ) )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\KEY[1]~input_o ),
	.datad(!\I1|read_A~combout ),
	.datae(!\I1|write_A~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|data_out[0]~0 .extended_lut = "off";
defparam \A0|data_out[0]~0 .lut_mask = 64'h000E0000000E0000;
defparam \A0|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[0] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[0] .is_wysiwyg = "true";
defparam \A0|data_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~12 (
// Equation(s):
// \I0|memory~12_combout  = ( \P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [5] & ((!\P0|Count [2] & (!\P0|Count [3] & \P0|Count [4])) # (\P0|Count [2] & (\P0|Count [3] & !\P0|Count [4])))) ) ) ) # ( !\P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [3] & 
// (!\P0|Count [4] & !\P0|Count [5])) ) ) ) # ( \P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count [4] & (!\P0|Count [5] & ((!\P0|Count [2]) # (!\P0|Count [3])))) ) ) ) # ( !\P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count [5] & ((!\P0|Count [3] & ((\P0|Count 
// [4]))) # (\P0|Count [3] & (\P0|Count [2] & !\P0|Count [4])))) ) ) )

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(!\P0|Count [0]),
	.dataf(!\P0|Count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~12 .extended_lut = "off";
defparam \I0|memory~12 .lut_mask = 64'h1C00E000C0001800;
defparam \I0|memory~12 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[1] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[1] .is_wysiwyg = "true";
defparam \D0|value_A[1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][1] .is_wysiwyg = "true";
defparam \A0|Reg[0][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[4][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][1] .is_wysiwyg = "true";
defparam \A0|Reg[4][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[8][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][1] .is_wysiwyg = "true";
defparam \A0|Reg[8][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[12][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][1] .is_wysiwyg = "true";
defparam \A0|Reg[12][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux30~0 (
// Equation(s):
// \A0|Mux30~0_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[12][1]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[8][1]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[4][1]~q  ) ) ) # ( !\D0|address_A 
// [2] & ( !\D0|address_A [3] & ( \A0|Reg[0][1]~q  ) ) )

	.dataa(!\A0|Reg[0][1]~q ),
	.datab(!\A0|Reg[4][1]~q ),
	.datac(!\A0|Reg[8][1]~q ),
	.datad(!\A0|Reg[12][1]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux30~0 .extended_lut = "off";
defparam \A0|Mux30~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[1][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][1] .is_wysiwyg = "true";
defparam \A0|Reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][1] .is_wysiwyg = "true";
defparam \A0|Reg[5][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][1] .is_wysiwyg = "true";
defparam \A0|Reg[9][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][1] .is_wysiwyg = "true";
defparam \A0|Reg[13][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux30~1 (
// Equation(s):
// \A0|Mux30~1_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[13][1]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[9][1]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[5][1]~q  ) ) ) # ( !\D0|address_A 
// [2] & ( !\D0|address_A [3] & ( \A0|Reg[1][1]~q  ) ) )

	.dataa(!\A0|Reg[1][1]~q ),
	.datab(!\A0|Reg[5][1]~q ),
	.datac(!\A0|Reg[9][1]~q ),
	.datad(!\A0|Reg[13][1]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux30~1 .extended_lut = "off";
defparam \A0|Mux30~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[2][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][1] .is_wysiwyg = "true";
defparam \A0|Reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][1] .is_wysiwyg = "true";
defparam \A0|Reg[6][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][1] .is_wysiwyg = "true";
defparam \A0|Reg[10][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][1] .is_wysiwyg = "true";
defparam \A0|Reg[14][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux30~2 (
// Equation(s):
// \A0|Mux30~2_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[14][1]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[10][1]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[6][1]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[2][1]~q  ) ) )

	.dataa(!\A0|Reg[2][1]~q ),
	.datab(!\A0|Reg[6][1]~q ),
	.datac(!\A0|Reg[10][1]~q ),
	.datad(!\A0|Reg[14][1]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux30~2 .extended_lut = "off";
defparam \A0|Mux30~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux30~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[3][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][1] .is_wysiwyg = "true";
defparam \A0|Reg[3][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][1] .is_wysiwyg = "true";
defparam \A0|Reg[7][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][1] .is_wysiwyg = "true";
defparam \A0|Reg[11][1] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][1] .is_wysiwyg = "true";
defparam \A0|Reg[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux30~3 (
// Equation(s):
// \A0|Mux30~3_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[15][1]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[11][1]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[7][1]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[3][1]~q  ) ) )

	.dataa(!\A0|Reg[3][1]~q ),
	.datab(!\A0|Reg[7][1]~q ),
	.datac(!\A0|Reg[11][1]~q ),
	.datad(!\A0|Reg[15][1]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux30~3 .extended_lut = "off";
defparam \A0|Mux30~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux30~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux30~4 (
// Equation(s):
// \A0|Mux30~4_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux30~3_combout  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux30~2_combout  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux30~1_combout  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux30~0_combout  ) ) )

	.dataa(!\A0|Mux30~0_combout ),
	.datab(!\A0|Mux30~1_combout ),
	.datac(!\A0|Mux30~2_combout ),
	.datad(!\A0|Mux30~3_combout ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux30~4 .extended_lut = "off";
defparam \A0|Mux30~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux30~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[1] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[1] .is_wysiwyg = "true";
defparam \A0|data_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~13 (
// Equation(s):
// \I0|memory~13_combout  = ( \P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [4] & (!\P0|Count [5] & (!\P0|Count [2] $ (\P0|Count [3])))) ) ) ) # ( !\P0|Count [0] & ( \P0|Count [1] & ( (!\P0|Count [3] & (!\P0|Count [5] & (!\P0|Count [2] $ (!\P0|Count 
// [4])))) ) ) ) # ( \P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count [3] & (!\P0|Count [5] & (!\P0|Count [2] $ (!\P0|Count [4])))) ) ) ) # ( !\P0|Count [0] & ( !\P0|Count [1] & ( (!\P0|Count [3] & (!\P0|Count [5] & (!\P0|Count [2] $ (!\P0|Count [4])))) ) ) 
// )

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(!\P0|Count [0]),
	.dataf(!\P0|Count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~13 .extended_lut = "off";
defparam \I0|memory~13 .lut_mask = 64'h4800480048009000;
defparam \I0|memory~13 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[2] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[2] .is_wysiwyg = "true";
defparam \D0|value_A[2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][2] .is_wysiwyg = "true";
defparam \A0|Reg[0][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[1][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][2] .is_wysiwyg = "true";
defparam \A0|Reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[2][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][2] .is_wysiwyg = "true";
defparam \A0|Reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[3][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][2] .is_wysiwyg = "true";
defparam \A0|Reg[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux29~0 (
// Equation(s):
// \A0|Mux29~0_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[3][2]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[2][2]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[1][2]~q  ) ) ) # ( !\D0|address_A 
// [0] & ( !\D0|address_A [1] & ( \A0|Reg[0][2]~q  ) ) )

	.dataa(!\A0|Reg[0][2]~q ),
	.datab(!\A0|Reg[1][2]~q ),
	.datac(!\A0|Reg[2][2]~q ),
	.datad(!\A0|Reg[3][2]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux29~0 .extended_lut = "off";
defparam \A0|Mux29~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[4][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][2] .is_wysiwyg = "true";
defparam \A0|Reg[4][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][2] .is_wysiwyg = "true";
defparam \A0|Reg[5][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][2] .is_wysiwyg = "true";
defparam \A0|Reg[6][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][2] .is_wysiwyg = "true";
defparam \A0|Reg[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux29~1 (
// Equation(s):
// \A0|Mux29~1_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[7][2]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[6][2]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[5][2]~q  ) ) ) # ( !\D0|address_A 
// [0] & ( !\D0|address_A [1] & ( \A0|Reg[4][2]~q  ) ) )

	.dataa(!\A0|Reg[4][2]~q ),
	.datab(!\A0|Reg[5][2]~q ),
	.datac(!\A0|Reg[6][2]~q ),
	.datad(!\A0|Reg[7][2]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux29~1 .extended_lut = "off";
defparam \A0|Mux29~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux29~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[8][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][2] .is_wysiwyg = "true";
defparam \A0|Reg[8][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][2] .is_wysiwyg = "true";
defparam \A0|Reg[9][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][2] .is_wysiwyg = "true";
defparam \A0|Reg[10][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][2] .is_wysiwyg = "true";
defparam \A0|Reg[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux29~2 (
// Equation(s):
// \A0|Mux29~2_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[11][2]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[10][2]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[9][2]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[8][2]~q  ) ) )

	.dataa(!\A0|Reg[8][2]~q ),
	.datab(!\A0|Reg[9][2]~q ),
	.datac(!\A0|Reg[10][2]~q ),
	.datad(!\A0|Reg[11][2]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux29~2 .extended_lut = "off";
defparam \A0|Mux29~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux29~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[12][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][2] .is_wysiwyg = "true";
defparam \A0|Reg[12][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][2] .is_wysiwyg = "true";
defparam \A0|Reg[13][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][2] .is_wysiwyg = "true";
defparam \A0|Reg[14][2] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][2] .is_wysiwyg = "true";
defparam \A0|Reg[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux29~3 (
// Equation(s):
// \A0|Mux29~3_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[15][2]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[14][2]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[13][2]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[12][2]~q  ) ) )

	.dataa(!\A0|Reg[12][2]~q ),
	.datab(!\A0|Reg[13][2]~q ),
	.datac(!\A0|Reg[14][2]~q ),
	.datad(!\A0|Reg[15][2]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux29~3 .extended_lut = "off";
defparam \A0|Mux29~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux29~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux29~4 (
// Equation(s):
// \A0|Mux29~4_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux29~3_combout  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux29~2_combout  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux29~1_combout  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux29~0_combout  ) ) )

	.dataa(!\A0|Mux29~0_combout ),
	.datab(!\A0|Mux29~1_combout ),
	.datac(!\A0|Mux29~2_combout ),
	.datad(!\A0|Mux29~3_combout ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux29~4 .extended_lut = "off";
defparam \A0|Mux29~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux29~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[2] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[2] .is_wysiwyg = "true";
defparam \A0|data_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~14 (
// Equation(s):
// \I0|memory~14_combout  = ( !\P0|Count [4] & ( !\P0|Count [5] & ( (!\P0|Count [1] & (((\P0|Count [3])))) # (\P0|Count [1] & (\P0|Count [2] & (!\P0|Count [0] $ (!\P0|Count [3])))) ) ) )

	.dataa(!\P0|Count [0]),
	.datab(!\P0|Count [1]),
	.datac(!\P0|Count [2]),
	.datad(!\P0|Count [3]),
	.datae(!\P0|Count [4]),
	.dataf(!\P0|Count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~14 .extended_lut = "off";
defparam \I0|memory~14 .lut_mask = 64'h01CE000000000000;
defparam \I0|memory~14 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[3] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[3] .is_wysiwyg = "true";
defparam \D0|value_A[3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][3] .is_wysiwyg = "true";
defparam \A0|Reg[0][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[4][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][3] .is_wysiwyg = "true";
defparam \A0|Reg[4][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[8][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][3] .is_wysiwyg = "true";
defparam \A0|Reg[8][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[12][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][3] .is_wysiwyg = "true";
defparam \A0|Reg[12][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux28~0 (
// Equation(s):
// \A0|Mux28~0_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[12][3]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[8][3]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[4][3]~q  ) ) ) # ( !\D0|address_A 
// [2] & ( !\D0|address_A [3] & ( \A0|Reg[0][3]~q  ) ) )

	.dataa(!\A0|Reg[0][3]~q ),
	.datab(!\A0|Reg[4][3]~q ),
	.datac(!\A0|Reg[8][3]~q ),
	.datad(!\A0|Reg[12][3]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux28~0 .extended_lut = "off";
defparam \A0|Mux28~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[1][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][3] .is_wysiwyg = "true";
defparam \A0|Reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][3] .is_wysiwyg = "true";
defparam \A0|Reg[5][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][3] .is_wysiwyg = "true";
defparam \A0|Reg[9][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][3] .is_wysiwyg = "true";
defparam \A0|Reg[13][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux28~1 (
// Equation(s):
// \A0|Mux28~1_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[13][3]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[9][3]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[5][3]~q  ) ) ) # ( !\D0|address_A 
// [2] & ( !\D0|address_A [3] & ( \A0|Reg[1][3]~q  ) ) )

	.dataa(!\A0|Reg[1][3]~q ),
	.datab(!\A0|Reg[5][3]~q ),
	.datac(!\A0|Reg[9][3]~q ),
	.datad(!\A0|Reg[13][3]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux28~1 .extended_lut = "off";
defparam \A0|Mux28~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[2][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][3] .is_wysiwyg = "true";
defparam \A0|Reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][3] .is_wysiwyg = "true";
defparam \A0|Reg[6][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][3] .is_wysiwyg = "true";
defparam \A0|Reg[10][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][3] .is_wysiwyg = "true";
defparam \A0|Reg[14][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux28~2 (
// Equation(s):
// \A0|Mux28~2_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[14][3]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[10][3]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[6][3]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[2][3]~q  ) ) )

	.dataa(!\A0|Reg[2][3]~q ),
	.datab(!\A0|Reg[6][3]~q ),
	.datac(!\A0|Reg[10][3]~q ),
	.datad(!\A0|Reg[14][3]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux28~2 .extended_lut = "off";
defparam \A0|Mux28~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux28~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[3][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][3] .is_wysiwyg = "true";
defparam \A0|Reg[3][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][3] .is_wysiwyg = "true";
defparam \A0|Reg[7][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][3] .is_wysiwyg = "true";
defparam \A0|Reg[11][3] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][3] .is_wysiwyg = "true";
defparam \A0|Reg[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux28~3 (
// Equation(s):
// \A0|Mux28~3_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[15][3]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[11][3]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[7][3]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[3][3]~q  ) ) )

	.dataa(!\A0|Reg[3][3]~q ),
	.datab(!\A0|Reg[7][3]~q ),
	.datac(!\A0|Reg[11][3]~q ),
	.datad(!\A0|Reg[15][3]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux28~3 .extended_lut = "off";
defparam \A0|Mux28~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux28~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux28~4 (
// Equation(s):
// \A0|Mux28~4_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux28~3_combout  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux28~2_combout  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux28~1_combout  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux28~0_combout  ) ) )

	.dataa(!\A0|Mux28~0_combout ),
	.datab(!\A0|Mux28~1_combout ),
	.datac(!\A0|Mux28~2_combout ),
	.datad(!\A0|Mux28~3_combout ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux28~4 .extended_lut = "off";
defparam \A0|Mux28~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux28~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[3] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[3] .is_wysiwyg = "true";
defparam \A0|data_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr6~0 (
// Equation(s):
// \s0|WideOr6~0_combout  = (!\A0|data_out [0] & ((!\A0|data_out [2] $ (!\A0|data_out [3])) # (\A0|data_out [1]))) # (\A0|data_out [0] & ((!\A0|data_out [1] $ (!\A0|data_out [2])) # (\A0|data_out [3])))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr6~0 .extended_lut = "off";
defparam \s0|WideOr6~0 .lut_mask = 64'h3EF73EF73EF73EF7;
defparam \s0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr5~0 (
// Equation(s):
// \s0|WideOr5~0_combout  = (!\A0|data_out [0] & (\A0|data_out [1] & (!\A0|data_out [2] & !\A0|data_out [3]))) # (\A0|data_out [0] & (!\A0|data_out [3] $ (((!\A0|data_out [1] & \A0|data_out [2])))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr5~0 .extended_lut = "off";
defparam \s0|WideOr5~0 .lut_mask = 64'h7104710471047104;
defparam \s0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr4~0 (
// Equation(s):
// \s0|WideOr4~0_combout  = (!\A0|data_out [1] & ((!\A0|data_out [2] & (\A0|data_out [0])) # (\A0|data_out [2] & ((!\A0|data_out [3]))))) # (\A0|data_out [1] & (\A0|data_out [0] & ((!\A0|data_out [3]))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr4~0 .extended_lut = "off";
defparam \s0|WideOr4~0 .lut_mask = 64'h5D405D405D405D40;
defparam \s0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr3~0 (
// Equation(s):
// \s0|WideOr3~0_combout  = (!\A0|data_out [0] & ((!\A0|data_out [1] & (\A0|data_out [2] & !\A0|data_out [3])) # (\A0|data_out [1] & (!\A0|data_out [2] & \A0|data_out [3])))) # (\A0|data_out [0] & (!\A0|data_out [1] $ ((\A0|data_out [2]))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr3~0 .extended_lut = "off";
defparam \s0|WideOr3~0 .lut_mask = 64'h4961496149614961;
defparam \s0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr2~0 (
// Equation(s):
// \s0|WideOr2~0_combout  = (!\A0|data_out [2] & (!\A0|data_out [0] & (\A0|data_out [1] & !\A0|data_out [3]))) # (\A0|data_out [2] & (\A0|data_out [3] & ((!\A0|data_out [0]) # (\A0|data_out [1]))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr2~0 .extended_lut = "off";
defparam \s0|WideOr2~0 .lut_mask = 64'h200B200B200B200B;
defparam \s0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr1~0 (
// Equation(s):
// \s0|WideOr1~0_combout  = (!\A0|data_out [1] & (\A0|data_out [2] & (!\A0|data_out [0] $ (!\A0|data_out [3])))) # (\A0|data_out [1] & ((!\A0|data_out [0] & (\A0|data_out [2])) # (\A0|data_out [0] & ((\A0|data_out [3])))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr1~0 .extended_lut = "off";
defparam \s0|WideOr1~0 .lut_mask = 64'h061B061B061B061B;
defparam \s0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s0|WideOr0~0 (
// Equation(s):
// \s0|WideOr0~0_combout  = (!\A0|data_out [2] & (\A0|data_out [0] & (!\A0|data_out [1] $ (\A0|data_out [3])))) # (\A0|data_out [2] & (!\A0|data_out [1] & (!\A0|data_out [0] $ (\A0|data_out [3]))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\A0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr0~0 .extended_lut = "off";
defparam \s0|WideOr0~0 .lut_mask = 64'h4814481448144814;
defparam \s0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_B[0] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[0] .is_wysiwyg = "true";
defparam \D0|value_B[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~7 (
// Equation(s):
// \I0|memory~7_combout  = (\P0|Count [0] & ((!\P0|Count [4] & ((\P0|Count [5]))) # (\P0|Count [4] & (\P0|Count [3] & !\P0|Count [5]))))

	.dataa(!\P0|Count [3]),
	.datab(!\P0|Count [4]),
	.datac(!\P0|Count [5]),
	.datad(!\P0|Count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~7 .extended_lut = "off";
defparam \I0|memory~7 .lut_mask = 64'h001C001C001C001C;
defparam \I0|memory~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \D0|Mux3~0 (
// Equation(s):
// \D0|Mux3~0_combout  = (!\I0|memory~1_combout  & ((!\I0|memory~2_combout  & (\I0|memory~3_combout )) # (\I0|memory~2_combout  & ((\I0|memory~7_combout ))))) # (\I0|memory~1_combout  & (((\I0|memory~7_combout ))))

	.dataa(!\I0|memory~1_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(!\I0|memory~3_combout ),
	.datad(!\I0|memory~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mux3~0 .extended_lut = "off";
defparam \D0|Mux3~0 .lut_mask = 64'h087F087F087F087F;
defparam \D0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_B[0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_B[0] .is_wysiwyg = "true";
defparam \D0|address_B[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~8 (
// Equation(s):
// \I0|memory~8_combout  = (\P0|Count [1] & ((!\P0|Count [4] & ((\P0|Count [5]))) # (\P0|Count [4] & (\P0|Count [3] & !\P0|Count [5]))))

	.dataa(!\P0|Count [3]),
	.datab(!\P0|Count [4]),
	.datac(!\P0|Count [5]),
	.datad(!\P0|Count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~8 .extended_lut = "off";
defparam \I0|memory~8 .lut_mask = 64'h001C001C001C001C;
defparam \I0|memory~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \D0|Mux2~0 (
// Equation(s):
// \D0|Mux2~0_combout  = (!\I0|memory~1_combout  & ((!\I0|memory~2_combout  & (\I0|memory~4_combout )) # (\I0|memory~2_combout  & ((\I0|memory~8_combout ))))) # (\I0|memory~1_combout  & (((\I0|memory~8_combout ))))

	.dataa(!\I0|memory~1_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(!\I0|memory~4_combout ),
	.datad(!\I0|memory~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mux2~0 .extended_lut = "off";
defparam \D0|Mux2~0 .lut_mask = 64'h087F087F087F087F;
defparam \D0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_B[1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_B[1] .is_wysiwyg = "true";
defparam \D0|address_B[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~9 (
// Equation(s):
// \I0|memory~9_combout  = (\P0|Count [3] & ((!\P0|Count [2] & (!\P0|Count [4] & \P0|Count [5])) # (\P0|Count [2] & (\P0|Count [4] & !\P0|Count [5]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~9 .extended_lut = "off";
defparam \I0|memory~9 .lut_mask = 64'h0120012001200120;
defparam \I0|memory~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \D0|Mux1~0 (
// Equation(s):
// \D0|Mux1~0_combout  = (!\I0|memory~1_combout  & ((!\I0|memory~2_combout  & (\I0|memory~5_combout )) # (\I0|memory~2_combout  & ((\I0|memory~9_combout ))))) # (\I0|memory~1_combout  & (((\I0|memory~9_combout ))))

	.dataa(!\I0|memory~1_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(!\I0|memory~5_combout ),
	.datad(!\I0|memory~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mux1~0 .extended_lut = "off";
defparam \D0|Mux1~0 .lut_mask = 64'h087F087F087F087F;
defparam \D0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_B[2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_B[2] .is_wysiwyg = "true";
defparam \D0|address_B[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \I0|memory~10 (
// Equation(s):
// \I0|memory~10_combout  = (!\P0|Count [4] & (\P0|Count [5] & (!\P0|Count [2] $ (\P0|Count [3]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I0|memory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I0|memory~10 .extended_lut = "off";
defparam \I0|memory~10 .lut_mask = 64'h0090009000900090;
defparam \I0|memory~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \D0|Mux0~0 (
// Equation(s):
// \D0|Mux0~0_combout  = (!\I0|memory~1_combout  & ((!\I0|memory~2_combout  & (\I0|memory~6_combout )) # (\I0|memory~2_combout  & ((\I0|memory~10_combout ))))) # (\I0|memory~1_combout  & (((\I0|memory~10_combout ))))

	.dataa(!\I0|memory~1_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(!\I0|memory~6_combout ),
	.datad(!\I0|memory~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D0|Mux0~0 .extended_lut = "off";
defparam \D0|Mux0~0 .lut_mask = 64'h087F087F087F087F;
defparam \D0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|address_B[3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|address_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|address_B[3] .is_wysiwyg = "true";
defparam \D0|address_B[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[0][3]~0 (
// Equation(s):
// \B0|Reg[0][3]~0_combout  = (!\D0|address_B [0] & (!\D0|address_B [1] & (!\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[0][3]~0 .extended_lut = "off";
defparam \B0|Reg[0][3]~0 .lut_mask = 64'h8000800080008000;
defparam \B0|Reg[0][3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux59~4 (
// Equation(s):
// \U0|Mux59~4_combout  = (!\P0|Count [5] & ((!\P0|Count [3] & ((\P0|Count [4]))) # (\P0|Count [3] & (\P0|Count [2] & !\P0|Count [4]))))

	.dataa(!\P0|Count [2]),
	.datab(!\P0|Count [3]),
	.datac(!\P0|Count [4]),
	.datad(!\P0|Count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux59~4 .extended_lut = "off";
defparam \U0|Mux59~4 .lut_mask = 64'h1C001C001C001C00;
defparam \U0|Mux59~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \I1|write_B (
// Equation(s):
// \I1|write_B~combout  = ( \I1|write_B~combout  & ( \KEY[1]~input_o  & ( \U0|Mux59~4_combout  ) ) ) # ( !\I1|write_B~combout  & ( \KEY[1]~input_o  & ( \U0|Mux59~4_combout  ) ) ) # ( \I1|write_B~combout  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U0|Mux59~4_combout ),
	.datae(!\I1|write_B~combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I1|write_B~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I1|write_B .extended_lut = "off";
defparam \I1|write_B .lut_mask = 64'h0000FFFF00FF00FF;
defparam \I1|write_B .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[0][3]~31 (
// Equation(s):
// \B0|Reg[0][3]~31_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[0][3]~0_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[0][3]~0_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[0][3]~0_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[0][3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[0][3]~31 .extended_lut = "off";
defparam \B0|Reg[0][3]~31 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[0][3]~31 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[0][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][0] .is_wysiwyg = "true";
defparam \B0|Reg[0][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[1][2]~1 (
// Equation(s):
// \B0|Reg[1][2]~1_combout  = (\D0|address_B [0] & (!\D0|address_B [1] & (!\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[1][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[1][2]~1 .extended_lut = "off";
defparam \B0|Reg[1][2]~1 .lut_mask = 64'h4000400040004000;
defparam \B0|Reg[1][2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[1][2]~30 (
// Equation(s):
// \B0|Reg[1][2]~30_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[1][2]~1_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[1][2]~1_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[1][2]~1_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[1][2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[1][2]~30 .extended_lut = "off";
defparam \B0|Reg[1][2]~30 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[1][2]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[1][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][0] .is_wysiwyg = "true";
defparam \B0|Reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[2][2]~2 (
// Equation(s):
// \B0|Reg[2][2]~2_combout  = (!\D0|address_B [0] & (\D0|address_B [1] & (!\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[2][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[2][2]~2 .extended_lut = "off";
defparam \B0|Reg[2][2]~2 .lut_mask = 64'h2000200020002000;
defparam \B0|Reg[2][2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[2][2]~29 (
// Equation(s):
// \B0|Reg[2][2]~29_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[2][2]~2_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[2][2]~2_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[2][2]~2_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[2][2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[2][2]~29 .extended_lut = "off";
defparam \B0|Reg[2][2]~29 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[2][2]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[2][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][0] .is_wysiwyg = "true";
defparam \B0|Reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[3][30]~3 (
// Equation(s):
// \B0|Reg[3][30]~3_combout  = (\D0|address_B [0] & (\D0|address_B [1] & (!\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[3][30]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[3][30]~3 .extended_lut = "off";
defparam \B0|Reg[3][30]~3 .lut_mask = 64'h1000100010001000;
defparam \B0|Reg[3][30]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[3][30]~28 (
// Equation(s):
// \B0|Reg[3][30]~28_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[3][30]~3_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[3][30]~3_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[3][30]~3_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[3][30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[3][30]~28 .extended_lut = "off";
defparam \B0|Reg[3][30]~28 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[3][30]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[3][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][0] .is_wysiwyg = "true";
defparam \B0|Reg[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux31~0 (
// Equation(s):
// \B0|Mux31~0_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[3][0]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[2][0]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[1][0]~q  ) ) ) # ( !\D0|address_B 
// [0] & ( !\D0|address_B [1] & ( \B0|Reg[0][0]~q  ) ) )

	.dataa(!\B0|Reg[0][0]~q ),
	.datab(!\B0|Reg[1][0]~q ),
	.datac(!\B0|Reg[2][0]~q ),
	.datad(!\B0|Reg[3][0]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux31~0 .extended_lut = "off";
defparam \B0|Mux31~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[4][30]~4 (
// Equation(s):
// \B0|Reg[4][30]~4_combout  = (!\D0|address_B [0] & (!\D0|address_B [1] & (\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[4][30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[4][30]~4 .extended_lut = "off";
defparam \B0|Reg[4][30]~4 .lut_mask = 64'h0800080008000800;
defparam \B0|Reg[4][30]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[4][30]~27 (
// Equation(s):
// \B0|Reg[4][30]~27_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[4][30]~4_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[4][30]~4_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[4][30]~4_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[4][30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[4][30]~27 .extended_lut = "off";
defparam \B0|Reg[4][30]~27 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[4][30]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[4][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][0] .is_wysiwyg = "true";
defparam \B0|Reg[4][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[5][1]~5 (
// Equation(s):
// \B0|Reg[5][1]~5_combout  = (\D0|address_B [0] & (!\D0|address_B [1] & (\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[5][1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[5][1]~5 .extended_lut = "off";
defparam \B0|Reg[5][1]~5 .lut_mask = 64'h0400040004000400;
defparam \B0|Reg[5][1]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[5][1]~26 (
// Equation(s):
// \B0|Reg[5][1]~26_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[5][1]~5_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[5][1]~5_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[5][1]~5_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[5][1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[5][1]~26 .extended_lut = "off";
defparam \B0|Reg[5][1]~26 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[5][1]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[5][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][0] .is_wysiwyg = "true";
defparam \B0|Reg[5][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[6][3]~6 (
// Equation(s):
// \B0|Reg[6][3]~6_combout  = (!\D0|address_B [0] & (\D0|address_B [1] & (\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[6][3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[6][3]~6 .extended_lut = "off";
defparam \B0|Reg[6][3]~6 .lut_mask = 64'h0200020002000200;
defparam \B0|Reg[6][3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[6][3]~25 (
// Equation(s):
// \B0|Reg[6][3]~25_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[6][3]~6_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[6][3]~6_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[6][3]~6_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[6][3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[6][3]~25 .extended_lut = "off";
defparam \B0|Reg[6][3]~25 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[6][3]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[6][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][0] .is_wysiwyg = "true";
defparam \B0|Reg[6][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[7][30]~7 (
// Equation(s):
// \B0|Reg[7][30]~7_combout  = (\D0|address_B [0] & (\D0|address_B [1] & (\D0|address_B [2] & !\D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[7][30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[7][30]~7 .extended_lut = "off";
defparam \B0|Reg[7][30]~7 .lut_mask = 64'h0100010001000100;
defparam \B0|Reg[7][30]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[7][30]~24 (
// Equation(s):
// \B0|Reg[7][30]~24_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[7][30]~7_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[7][30]~7_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[7][30]~7_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[7][30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[7][30]~24 .extended_lut = "off";
defparam \B0|Reg[7][30]~24 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[7][30]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[7][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][0] .is_wysiwyg = "true";
defparam \B0|Reg[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux31~1 (
// Equation(s):
// \B0|Mux31~1_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[7][0]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[6][0]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[5][0]~q  ) ) ) # ( !\D0|address_B 
// [0] & ( !\D0|address_B [1] & ( \B0|Reg[4][0]~q  ) ) )

	.dataa(!\B0|Reg[4][0]~q ),
	.datab(!\B0|Reg[5][0]~q ),
	.datac(!\B0|Reg[6][0]~q ),
	.datad(!\B0|Reg[7][0]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux31~1 .extended_lut = "off";
defparam \B0|Mux31~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[8][2]~8 (
// Equation(s):
// \B0|Reg[8][2]~8_combout  = (!\D0|address_B [0] & (!\D0|address_B [1] & (!\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[8][2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[8][2]~8 .extended_lut = "off";
defparam \B0|Reg[8][2]~8 .lut_mask = 64'h0080008000800080;
defparam \B0|Reg[8][2]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[8][2]~23 (
// Equation(s):
// \B0|Reg[8][2]~23_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[8][2]~8_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[8][2]~8_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[8][2]~8_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[8][2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[8][2]~23 .extended_lut = "off";
defparam \B0|Reg[8][2]~23 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[8][2]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[8][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][0] .is_wysiwyg = "true";
defparam \B0|Reg[8][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[9][2]~9 (
// Equation(s):
// \B0|Reg[9][2]~9_combout  = (\D0|address_B [0] & (!\D0|address_B [1] & (!\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[9][2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[9][2]~9 .extended_lut = "off";
defparam \B0|Reg[9][2]~9 .lut_mask = 64'h0040004000400040;
defparam \B0|Reg[9][2]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[9][2]~22 (
// Equation(s):
// \B0|Reg[9][2]~22_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[9][2]~9_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[9][2]~9_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[9][2]~9_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[9][2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[9][2]~22 .extended_lut = "off";
defparam \B0|Reg[9][2]~22 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[9][2]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[9][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][0] .is_wysiwyg = "true";
defparam \B0|Reg[9][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[10][2]~10 (
// Equation(s):
// \B0|Reg[10][2]~10_combout  = (!\D0|address_B [0] & (\D0|address_B [1] & (!\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[10][2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[10][2]~10 .extended_lut = "off";
defparam \B0|Reg[10][2]~10 .lut_mask = 64'h0020002000200020;
defparam \B0|Reg[10][2]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[10][2]~21 (
// Equation(s):
// \B0|Reg[10][2]~21_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[10][2]~10_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[10][2]~10_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[10][2]~10_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[10][2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[10][2]~21 .extended_lut = "off";
defparam \B0|Reg[10][2]~21 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[10][2]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[10][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][0] .is_wysiwyg = "true";
defparam \B0|Reg[10][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[11][2]~11 (
// Equation(s):
// \B0|Reg[11][2]~11_combout  = (\D0|address_B [0] & (\D0|address_B [1] & (!\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[11][2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[11][2]~11 .extended_lut = "off";
defparam \B0|Reg[11][2]~11 .lut_mask = 64'h0010001000100010;
defparam \B0|Reg[11][2]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[11][2]~20 (
// Equation(s):
// \B0|Reg[11][2]~20_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[11][2]~11_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[11][2]~11_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[11][2]~11_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[11][2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[11][2]~20 .extended_lut = "off";
defparam \B0|Reg[11][2]~20 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[11][2]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[11][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][0] .is_wysiwyg = "true";
defparam \B0|Reg[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux31~2 (
// Equation(s):
// \B0|Mux31~2_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[11][0]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[10][0]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[9][0]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[8][0]~q  ) ) )

	.dataa(!\B0|Reg[8][0]~q ),
	.datab(!\B0|Reg[9][0]~q ),
	.datac(!\B0|Reg[10][0]~q ),
	.datad(!\B0|Reg[11][0]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux31~2 .extended_lut = "off";
defparam \B0|Mux31~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[12][2]~12 (
// Equation(s):
// \B0|Reg[12][2]~12_combout  = (!\D0|address_B [0] & (!\D0|address_B [1] & (\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[12][2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[12][2]~12 .extended_lut = "off";
defparam \B0|Reg[12][2]~12 .lut_mask = 64'h0008000800080008;
defparam \B0|Reg[12][2]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[12][2]~19 (
// Equation(s):
// \B0|Reg[12][2]~19_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[12][2]~12_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[12][2]~12_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[12][2]~12_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[12][2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[12][2]~19 .extended_lut = "off";
defparam \B0|Reg[12][2]~19 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[12][2]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[12][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][0] .is_wysiwyg = "true";
defparam \B0|Reg[12][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[13][2]~13 (
// Equation(s):
// \B0|Reg[13][2]~13_combout  = (\D0|address_B [0] & (!\D0|address_B [1] & (\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[13][2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[13][2]~13 .extended_lut = "off";
defparam \B0|Reg[13][2]~13 .lut_mask = 64'h0004000400040004;
defparam \B0|Reg[13][2]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[13][2]~18 (
// Equation(s):
// \B0|Reg[13][2]~18_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[13][2]~13_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[13][2]~13_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[13][2]~13_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[13][2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[13][2]~18 .extended_lut = "off";
defparam \B0|Reg[13][2]~18 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[13][2]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[13][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][0] .is_wysiwyg = "true";
defparam \B0|Reg[13][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[14][28]~14 (
// Equation(s):
// \B0|Reg[14][28]~14_combout  = (!\D0|address_B [0] & (\D0|address_B [1] & (\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[14][28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[14][28]~14 .extended_lut = "off";
defparam \B0|Reg[14][28]~14 .lut_mask = 64'h0002000200020002;
defparam \B0|Reg[14][28]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[14][28]~17 (
// Equation(s):
// \B0|Reg[14][28]~17_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[14][28]~14_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[14][28]~14_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[14][28]~14_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[14][28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[14][28]~17 .extended_lut = "off";
defparam \B0|Reg[14][28]~17 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[14][28]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[14][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][0] .is_wysiwyg = "true";
defparam \B0|Reg[14][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[15][1]~15 (
// Equation(s):
// \B0|Reg[15][1]~15_combout  = (\D0|address_B [0] & (\D0|address_B [1] & (\D0|address_B [2] & \D0|address_B [3])))

	.dataa(!\D0|address_B [0]),
	.datab(!\D0|address_B [1]),
	.datac(!\D0|address_B [2]),
	.datad(!\D0|address_B [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[15][1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[15][1]~15 .extended_lut = "off";
defparam \B0|Reg[15][1]~15 .lut_mask = 64'h0001000100010001;
defparam \B0|Reg[15][1]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Reg[15][1]~16 (
// Equation(s):
// \B0|Reg[15][1]~16_combout  = ( \KEY[1]~input_o  & ( (!\P0|Count [5] & (((\B0|Reg[15][1]~15_combout  & \I1|write_B~combout )))) # (\P0|Count [5] & (((\B0|Reg[15][1]~15_combout  & \I1|write_B~combout )) # (\P0|Count [4]))) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\B0|Reg[15][1]~15_combout ),
	.datad(!\I1|write_B~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Reg[15][1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Reg[15][1]~16 .extended_lut = "off";
defparam \B0|Reg[15][1]~16 .lut_mask = 64'hFFFF111FFFFF111F;
defparam \B0|Reg[15][1]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[15][0] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][0] .is_wysiwyg = "true";
defparam \B0|Reg[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux31~3 (
// Equation(s):
// \B0|Mux31~3_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[15][0]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[14][0]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[13][0]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[12][0]~q  ) ) )

	.dataa(!\B0|Reg[12][0]~q ),
	.datab(!\B0|Reg[13][0]~q ),
	.datac(!\B0|Reg[14][0]~q ),
	.datad(!\B0|Reg[15][0]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux31~3 .extended_lut = "off";
defparam \B0|Mux31~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux31~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux31~4 (
// Equation(s):
// \B0|Mux31~4_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux31~3_combout  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux31~2_combout  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux31~1_combout  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux31~0_combout  ) ) )

	.dataa(!\B0|Mux31~0_combout ),
	.datab(!\B0|Mux31~1_combout ),
	.datac(!\B0|Mux31~2_combout ),
	.datad(!\B0|Mux31~3_combout ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux31~4 .extended_lut = "off";
defparam \B0|Mux31~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux31~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|data_out[0]~0 (
// Equation(s):
// \B0|data_out[0]~0_combout  = ( \I1|read_A~combout  & ( (!\I1|write_B~combout  & (\KEY[1]~input_o  & ((!\P0|Count [5]) # (!\P0|Count [4])))) ) )

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\I1|write_B~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\I1|read_A~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|data_out[0]~0 .extended_lut = "off";
defparam \B0|data_out[0]~0 .lut_mask = 64'h000000E0000000E0;
defparam \B0|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[0] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[0] .is_wysiwyg = "true";
defparam \B0|data_out[0] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[1] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[1] .is_wysiwyg = "true";
defparam \D0|value_B[1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][1] .is_wysiwyg = "true";
defparam \B0|Reg[0][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[4][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][1] .is_wysiwyg = "true";
defparam \B0|Reg[4][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[8][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][1] .is_wysiwyg = "true";
defparam \B0|Reg[8][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[12][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][1] .is_wysiwyg = "true";
defparam \B0|Reg[12][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux30~0 (
// Equation(s):
// \B0|Mux30~0_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[12][1]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[8][1]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[4][1]~q  ) ) ) # ( !\D0|address_B 
// [2] & ( !\D0|address_B [3] & ( \B0|Reg[0][1]~q  ) ) )

	.dataa(!\B0|Reg[0][1]~q ),
	.datab(!\B0|Reg[4][1]~q ),
	.datac(!\B0|Reg[8][1]~q ),
	.datad(!\B0|Reg[12][1]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux30~0 .extended_lut = "off";
defparam \B0|Mux30~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[1][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][1] .is_wysiwyg = "true";
defparam \B0|Reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][1] .is_wysiwyg = "true";
defparam \B0|Reg[5][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][1] .is_wysiwyg = "true";
defparam \B0|Reg[9][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][1] .is_wysiwyg = "true";
defparam \B0|Reg[13][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux30~1 (
// Equation(s):
// \B0|Mux30~1_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[13][1]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[9][1]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[5][1]~q  ) ) ) # ( !\D0|address_B 
// [2] & ( !\D0|address_B [3] & ( \B0|Reg[1][1]~q  ) ) )

	.dataa(!\B0|Reg[1][1]~q ),
	.datab(!\B0|Reg[5][1]~q ),
	.datac(!\B0|Reg[9][1]~q ),
	.datad(!\B0|Reg[13][1]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux30~1 .extended_lut = "off";
defparam \B0|Mux30~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[2][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][1] .is_wysiwyg = "true";
defparam \B0|Reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][1] .is_wysiwyg = "true";
defparam \B0|Reg[6][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][1] .is_wysiwyg = "true";
defparam \B0|Reg[10][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][1] .is_wysiwyg = "true";
defparam \B0|Reg[14][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux30~2 (
// Equation(s):
// \B0|Mux30~2_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[14][1]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[10][1]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[6][1]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[2][1]~q  ) ) )

	.dataa(!\B0|Reg[2][1]~q ),
	.datab(!\B0|Reg[6][1]~q ),
	.datac(!\B0|Reg[10][1]~q ),
	.datad(!\B0|Reg[14][1]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux30~2 .extended_lut = "off";
defparam \B0|Mux30~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux30~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[3][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][1] .is_wysiwyg = "true";
defparam \B0|Reg[3][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][1] .is_wysiwyg = "true";
defparam \B0|Reg[7][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][1] .is_wysiwyg = "true";
defparam \B0|Reg[11][1] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][1] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][1] .is_wysiwyg = "true";
defparam \B0|Reg[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux30~3 (
// Equation(s):
// \B0|Mux30~3_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[15][1]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[11][1]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[7][1]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[3][1]~q  ) ) )

	.dataa(!\B0|Reg[3][1]~q ),
	.datab(!\B0|Reg[7][1]~q ),
	.datac(!\B0|Reg[11][1]~q ),
	.datad(!\B0|Reg[15][1]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux30~3 .extended_lut = "off";
defparam \B0|Mux30~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux30~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux30~4 (
// Equation(s):
// \B0|Mux30~4_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux30~3_combout  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux30~2_combout  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux30~1_combout  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux30~0_combout  ) ) )

	.dataa(!\B0|Mux30~0_combout ),
	.datab(!\B0|Mux30~1_combout ),
	.datac(!\B0|Mux30~2_combout ),
	.datad(!\B0|Mux30~3_combout ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux30~4 .extended_lut = "off";
defparam \B0|Mux30~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux30~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[1] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[1] .is_wysiwyg = "true";
defparam \B0|data_out[1] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[2] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[2] .is_wysiwyg = "true";
defparam \D0|value_B[2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][2] .is_wysiwyg = "true";
defparam \B0|Reg[0][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[1][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][2] .is_wysiwyg = "true";
defparam \B0|Reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[2][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][2] .is_wysiwyg = "true";
defparam \B0|Reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[3][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][2] .is_wysiwyg = "true";
defparam \B0|Reg[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux29~0 (
// Equation(s):
// \B0|Mux29~0_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[3][2]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[2][2]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[1][2]~q  ) ) ) # ( !\D0|address_B 
// [0] & ( !\D0|address_B [1] & ( \B0|Reg[0][2]~q  ) ) )

	.dataa(!\B0|Reg[0][2]~q ),
	.datab(!\B0|Reg[1][2]~q ),
	.datac(!\B0|Reg[2][2]~q ),
	.datad(!\B0|Reg[3][2]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux29~0 .extended_lut = "off";
defparam \B0|Mux29~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[4][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][2] .is_wysiwyg = "true";
defparam \B0|Reg[4][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][2] .is_wysiwyg = "true";
defparam \B0|Reg[5][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][2] .is_wysiwyg = "true";
defparam \B0|Reg[6][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][2] .is_wysiwyg = "true";
defparam \B0|Reg[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux29~1 (
// Equation(s):
// \B0|Mux29~1_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[7][2]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[6][2]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[5][2]~q  ) ) ) # ( !\D0|address_B 
// [0] & ( !\D0|address_B [1] & ( \B0|Reg[4][2]~q  ) ) )

	.dataa(!\B0|Reg[4][2]~q ),
	.datab(!\B0|Reg[5][2]~q ),
	.datac(!\B0|Reg[6][2]~q ),
	.datad(!\B0|Reg[7][2]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux29~1 .extended_lut = "off";
defparam \B0|Mux29~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux29~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[8][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][2] .is_wysiwyg = "true";
defparam \B0|Reg[8][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][2] .is_wysiwyg = "true";
defparam \B0|Reg[9][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][2] .is_wysiwyg = "true";
defparam \B0|Reg[10][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][2] .is_wysiwyg = "true";
defparam \B0|Reg[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux29~2 (
// Equation(s):
// \B0|Mux29~2_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[11][2]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[10][2]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[9][2]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[8][2]~q  ) ) )

	.dataa(!\B0|Reg[8][2]~q ),
	.datab(!\B0|Reg[9][2]~q ),
	.datac(!\B0|Reg[10][2]~q ),
	.datad(!\B0|Reg[11][2]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux29~2 .extended_lut = "off";
defparam \B0|Mux29~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux29~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[12][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][2] .is_wysiwyg = "true";
defparam \B0|Reg[12][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][2] .is_wysiwyg = "true";
defparam \B0|Reg[13][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][2] .is_wysiwyg = "true";
defparam \B0|Reg[14][2] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][2] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][2] .is_wysiwyg = "true";
defparam \B0|Reg[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux29~3 (
// Equation(s):
// \B0|Mux29~3_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[15][2]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[14][2]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[13][2]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[12][2]~q  ) ) )

	.dataa(!\B0|Reg[12][2]~q ),
	.datab(!\B0|Reg[13][2]~q ),
	.datac(!\B0|Reg[14][2]~q ),
	.datad(!\B0|Reg[15][2]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux29~3 .extended_lut = "off";
defparam \B0|Mux29~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux29~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux29~4 (
// Equation(s):
// \B0|Mux29~4_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux29~3_combout  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux29~2_combout  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux29~1_combout  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux29~0_combout  ) ) )

	.dataa(!\B0|Mux29~0_combout ),
	.datab(!\B0|Mux29~1_combout ),
	.datac(!\B0|Mux29~2_combout ),
	.datad(!\B0|Mux29~3_combout ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux29~4 .extended_lut = "off";
defparam \B0|Mux29~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux29~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[2] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[2] .is_wysiwyg = "true";
defparam \B0|data_out[2] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[3] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[3] .is_wysiwyg = "true";
defparam \D0|value_B[3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][3] .is_wysiwyg = "true";
defparam \B0|Reg[0][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[4][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][3] .is_wysiwyg = "true";
defparam \B0|Reg[4][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[8][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][3] .is_wysiwyg = "true";
defparam \B0|Reg[8][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[12][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][3] .is_wysiwyg = "true";
defparam \B0|Reg[12][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux28~0 (
// Equation(s):
// \B0|Mux28~0_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[12][3]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[8][3]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[4][3]~q  ) ) ) # ( !\D0|address_B 
// [2] & ( !\D0|address_B [3] & ( \B0|Reg[0][3]~q  ) ) )

	.dataa(!\B0|Reg[0][3]~q ),
	.datab(!\B0|Reg[4][3]~q ),
	.datac(!\B0|Reg[8][3]~q ),
	.datad(!\B0|Reg[12][3]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux28~0 .extended_lut = "off";
defparam \B0|Mux28~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[1][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][3] .is_wysiwyg = "true";
defparam \B0|Reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][3] .is_wysiwyg = "true";
defparam \B0|Reg[5][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][3] .is_wysiwyg = "true";
defparam \B0|Reg[9][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][3] .is_wysiwyg = "true";
defparam \B0|Reg[13][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux28~1 (
// Equation(s):
// \B0|Mux28~1_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[13][3]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[9][3]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[5][3]~q  ) ) ) # ( !\D0|address_B 
// [2] & ( !\D0|address_B [3] & ( \B0|Reg[1][3]~q  ) ) )

	.dataa(!\B0|Reg[1][3]~q ),
	.datab(!\B0|Reg[5][3]~q ),
	.datac(!\B0|Reg[9][3]~q ),
	.datad(!\B0|Reg[13][3]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux28~1 .extended_lut = "off";
defparam \B0|Mux28~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[2][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][3] .is_wysiwyg = "true";
defparam \B0|Reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][3] .is_wysiwyg = "true";
defparam \B0|Reg[6][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][3] .is_wysiwyg = "true";
defparam \B0|Reg[10][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][3] .is_wysiwyg = "true";
defparam \B0|Reg[14][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux28~2 (
// Equation(s):
// \B0|Mux28~2_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[14][3]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[10][3]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[6][3]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[2][3]~q  ) ) )

	.dataa(!\B0|Reg[2][3]~q ),
	.datab(!\B0|Reg[6][3]~q ),
	.datac(!\B0|Reg[10][3]~q ),
	.datad(!\B0|Reg[14][3]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux28~2 .extended_lut = "off";
defparam \B0|Mux28~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux28~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[3][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][3] .is_wysiwyg = "true";
defparam \B0|Reg[3][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][3] .is_wysiwyg = "true";
defparam \B0|Reg[7][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][3] .is_wysiwyg = "true";
defparam \B0|Reg[11][3] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][3] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][3] .is_wysiwyg = "true";
defparam \B0|Reg[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux28~3 (
// Equation(s):
// \B0|Mux28~3_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[15][3]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[11][3]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[7][3]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[3][3]~q  ) ) )

	.dataa(!\B0|Reg[3][3]~q ),
	.datab(!\B0|Reg[7][3]~q ),
	.datac(!\B0|Reg[11][3]~q ),
	.datad(!\B0|Reg[15][3]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux28~3 .extended_lut = "off";
defparam \B0|Mux28~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux28~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux28~4 (
// Equation(s):
// \B0|Mux28~4_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux28~3_combout  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux28~2_combout  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux28~1_combout  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux28~0_combout  ) ) )

	.dataa(!\B0|Mux28~0_combout ),
	.datab(!\B0|Mux28~1_combout ),
	.datac(!\B0|Mux28~2_combout ),
	.datad(!\B0|Mux28~3_combout ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux28~4 .extended_lut = "off";
defparam \B0|Mux28~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux28~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[3] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[3] .is_wysiwyg = "true";
defparam \B0|data_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr6~0 (
// Equation(s):
// \s2|WideOr6~0_combout  = (!\B0|data_out [0] & ((!\B0|data_out [2] $ (!\B0|data_out [3])) # (\B0|data_out [1]))) # (\B0|data_out [0] & ((!\B0|data_out [1] $ (!\B0|data_out [2])) # (\B0|data_out [3])))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr6~0 .extended_lut = "off";
defparam \s2|WideOr6~0 .lut_mask = 64'h3EF73EF73EF73EF7;
defparam \s2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr5~0 (
// Equation(s):
// \s2|WideOr5~0_combout  = (!\B0|data_out [0] & (\B0|data_out [1] & (!\B0|data_out [2] & !\B0|data_out [3]))) # (\B0|data_out [0] & (!\B0|data_out [3] $ (((!\B0|data_out [1] & \B0|data_out [2])))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr5~0 .extended_lut = "off";
defparam \s2|WideOr5~0 .lut_mask = 64'h7104710471047104;
defparam \s2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr4~0 (
// Equation(s):
// \s2|WideOr4~0_combout  = (!\B0|data_out [1] & ((!\B0|data_out [2] & (\B0|data_out [0])) # (\B0|data_out [2] & ((!\B0|data_out [3]))))) # (\B0|data_out [1] & (\B0|data_out [0] & ((!\B0|data_out [3]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr4~0 .extended_lut = "off";
defparam \s2|WideOr4~0 .lut_mask = 64'h5D405D405D405D40;
defparam \s2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr3~0 (
// Equation(s):
// \s2|WideOr3~0_combout  = (!\B0|data_out [0] & ((!\B0|data_out [1] & (\B0|data_out [2] & !\B0|data_out [3])) # (\B0|data_out [1] & (!\B0|data_out [2] & \B0|data_out [3])))) # (\B0|data_out [0] & (!\B0|data_out [1] $ ((\B0|data_out [2]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr3~0 .extended_lut = "off";
defparam \s2|WideOr3~0 .lut_mask = 64'h4961496149614961;
defparam \s2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr2~0 (
// Equation(s):
// \s2|WideOr2~0_combout  = (!\B0|data_out [2] & (!\B0|data_out [0] & (\B0|data_out [1] & !\B0|data_out [3]))) # (\B0|data_out [2] & (\B0|data_out [3] & ((!\B0|data_out [0]) # (\B0|data_out [1]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr2~0 .extended_lut = "off";
defparam \s2|WideOr2~0 .lut_mask = 64'h200B200B200B200B;
defparam \s2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr1~0 (
// Equation(s):
// \s2|WideOr1~0_combout  = (!\B0|data_out [1] & (\B0|data_out [2] & (!\B0|data_out [0] $ (!\B0|data_out [3])))) # (\B0|data_out [1] & ((!\B0|data_out [0] & (\B0|data_out [2])) # (\B0|data_out [0] & ((\B0|data_out [3])))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr1~0 .extended_lut = "off";
defparam \s2|WideOr1~0 .lut_mask = 64'h061B061B061B061B;
defparam \s2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s2|WideOr0~0 (
// Equation(s):
// \s2|WideOr0~0_combout  = (!\B0|data_out [2] & (\B0|data_out [0] & (!\B0|data_out [1] $ (\B0|data_out [3])))) # (\B0|data_out [2] & (!\B0|data_out [1] & (!\B0|data_out [0] $ (\B0|data_out [3]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\B0|data_out [2]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s2|WideOr0~0 .extended_lut = "off";
defparam \s2|WideOr0~0 .lut_mask = 64'h4814481448144814;
defparam \s2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_B[31] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[31] .is_wysiwyg = "true";
defparam \D0|value_B[31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][31] .is_wysiwyg = "true";
defparam \B0|Reg[0][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[1][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][31] .is_wysiwyg = "true";
defparam \B0|Reg[1][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[2][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][31] .is_wysiwyg = "true";
defparam \B0|Reg[2][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[3][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][31] .is_wysiwyg = "true";
defparam \B0|Reg[3][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux0~0 (
// Equation(s):
// \B0|Mux0~0_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[3][31]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[2][31]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[1][31]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[0][31]~q  ) ) )

	.dataa(!\B0|Reg[0][31]~q ),
	.datab(!\B0|Reg[1][31]~q ),
	.datac(!\B0|Reg[2][31]~q ),
	.datad(!\B0|Reg[3][31]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux0~0 .extended_lut = "off";
defparam \B0|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[4][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][31] .is_wysiwyg = "true";
defparam \B0|Reg[4][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][31] .is_wysiwyg = "true";
defparam \B0|Reg[5][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][31] .is_wysiwyg = "true";
defparam \B0|Reg[6][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][31] .is_wysiwyg = "true";
defparam \B0|Reg[7][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux0~1 (
// Equation(s):
// \B0|Mux0~1_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[7][31]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[6][31]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[5][31]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[4][31]~q  ) ) )

	.dataa(!\B0|Reg[4][31]~q ),
	.datab(!\B0|Reg[5][31]~q ),
	.datac(!\B0|Reg[6][31]~q ),
	.datad(!\B0|Reg[7][31]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux0~1 .extended_lut = "off";
defparam \B0|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[8][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][31] .is_wysiwyg = "true";
defparam \B0|Reg[8][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][31] .is_wysiwyg = "true";
defparam \B0|Reg[9][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][31] .is_wysiwyg = "true";
defparam \B0|Reg[10][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][31] .is_wysiwyg = "true";
defparam \B0|Reg[11][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux0~2 (
// Equation(s):
// \B0|Mux0~2_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[11][31]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[10][31]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[9][31]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[8][31]~q  ) ) )

	.dataa(!\B0|Reg[8][31]~q ),
	.datab(!\B0|Reg[9][31]~q ),
	.datac(!\B0|Reg[10][31]~q ),
	.datad(!\B0|Reg[11][31]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux0~2 .extended_lut = "off";
defparam \B0|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[12][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][31] .is_wysiwyg = "true";
defparam \B0|Reg[12][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][31] .is_wysiwyg = "true";
defparam \B0|Reg[13][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][31] .is_wysiwyg = "true";
defparam \B0|Reg[14][31] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][31] .is_wysiwyg = "true";
defparam \B0|Reg[15][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux0~3 (
// Equation(s):
// \B0|Mux0~3_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[15][31]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[14][31]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[13][31]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[12][31]~q  ) ) )

	.dataa(!\B0|Reg[12][31]~q ),
	.datab(!\B0|Reg[13][31]~q ),
	.datac(!\B0|Reg[14][31]~q ),
	.datad(!\B0|Reg[15][31]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux0~3 .extended_lut = "off";
defparam \B0|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux0~4 (
// Equation(s):
// \B0|Mux0~4_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux0~3_combout  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux0~2_combout  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux0~1_combout  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux0~0_combout  ) ) )

	.dataa(!\B0|Mux0~0_combout ),
	.datab(!\B0|Mux0~1_combout ),
	.datac(!\B0|Mux0~2_combout ),
	.datad(!\B0|Mux0~3_combout ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux0~4 .extended_lut = "off";
defparam \B0|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[31] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[31] .is_wysiwyg = "true";
defparam \B0|data_out[31] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[30] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[30] .is_wysiwyg = "true";
defparam \D0|value_B[30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][30] .is_wysiwyg = "true";
defparam \B0|Reg[0][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[4][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][30] .is_wysiwyg = "true";
defparam \B0|Reg[4][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[8][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][30] .is_wysiwyg = "true";
defparam \B0|Reg[8][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[12][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][30] .is_wysiwyg = "true";
defparam \B0|Reg[12][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux1~0 (
// Equation(s):
// \B0|Mux1~0_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[12][30]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[8][30]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[4][30]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[0][30]~q  ) ) )

	.dataa(!\B0|Reg[0][30]~q ),
	.datab(!\B0|Reg[4][30]~q ),
	.datac(!\B0|Reg[8][30]~q ),
	.datad(!\B0|Reg[12][30]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux1~0 .extended_lut = "off";
defparam \B0|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[1][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][30] .is_wysiwyg = "true";
defparam \B0|Reg[1][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][30] .is_wysiwyg = "true";
defparam \B0|Reg[5][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][30] .is_wysiwyg = "true";
defparam \B0|Reg[9][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][30] .is_wysiwyg = "true";
defparam \B0|Reg[13][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux1~1 (
// Equation(s):
// \B0|Mux1~1_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[13][30]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[9][30]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[5][30]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[1][30]~q  ) ) )

	.dataa(!\B0|Reg[1][30]~q ),
	.datab(!\B0|Reg[5][30]~q ),
	.datac(!\B0|Reg[9][30]~q ),
	.datad(!\B0|Reg[13][30]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux1~1 .extended_lut = "off";
defparam \B0|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[2][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][30] .is_wysiwyg = "true";
defparam \B0|Reg[2][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][30] .is_wysiwyg = "true";
defparam \B0|Reg[6][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][30] .is_wysiwyg = "true";
defparam \B0|Reg[10][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][30] .is_wysiwyg = "true";
defparam \B0|Reg[14][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux1~2 (
// Equation(s):
// \B0|Mux1~2_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[14][30]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[10][30]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[6][30]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[2][30]~q  ) ) )

	.dataa(!\B0|Reg[2][30]~q ),
	.datab(!\B0|Reg[6][30]~q ),
	.datac(!\B0|Reg[10][30]~q ),
	.datad(!\B0|Reg[14][30]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux1~2 .extended_lut = "off";
defparam \B0|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[3][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][30] .is_wysiwyg = "true";
defparam \B0|Reg[3][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][30] .is_wysiwyg = "true";
defparam \B0|Reg[7][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][30] .is_wysiwyg = "true";
defparam \B0|Reg[11][30] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][30] .is_wysiwyg = "true";
defparam \B0|Reg[15][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux1~3 (
// Equation(s):
// \B0|Mux1~3_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[15][30]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[11][30]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[7][30]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[3][30]~q  ) ) )

	.dataa(!\B0|Reg[3][30]~q ),
	.datab(!\B0|Reg[7][30]~q ),
	.datac(!\B0|Reg[11][30]~q ),
	.datad(!\B0|Reg[15][30]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux1~3 .extended_lut = "off";
defparam \B0|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux1~4 (
// Equation(s):
// \B0|Mux1~4_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux1~3_combout  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux1~2_combout  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux1~1_combout  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux1~0_combout  ) ) )

	.dataa(!\B0|Mux1~0_combout ),
	.datab(!\B0|Mux1~1_combout ),
	.datac(!\B0|Mux1~2_combout ),
	.datad(!\B0|Mux1~3_combout ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux1~4 .extended_lut = "off";
defparam \B0|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[30] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[30] .is_wysiwyg = "true";
defparam \B0|data_out[30] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[29] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[29] .is_wysiwyg = "true";
defparam \D0|value_B[29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][29] .is_wysiwyg = "true";
defparam \B0|Reg[0][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[1][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][29] .is_wysiwyg = "true";
defparam \B0|Reg[1][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[2][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][29] .is_wysiwyg = "true";
defparam \B0|Reg[2][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[3][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][29] .is_wysiwyg = "true";
defparam \B0|Reg[3][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux2~0 (
// Equation(s):
// \B0|Mux2~0_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[3][29]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[2][29]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[1][29]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[0][29]~q  ) ) )

	.dataa(!\B0|Reg[0][29]~q ),
	.datab(!\B0|Reg[1][29]~q ),
	.datac(!\B0|Reg[2][29]~q ),
	.datad(!\B0|Reg[3][29]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux2~0 .extended_lut = "off";
defparam \B0|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[4][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][29] .is_wysiwyg = "true";
defparam \B0|Reg[4][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][29] .is_wysiwyg = "true";
defparam \B0|Reg[5][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][29] .is_wysiwyg = "true";
defparam \B0|Reg[6][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][29] .is_wysiwyg = "true";
defparam \B0|Reg[7][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux2~1 (
// Equation(s):
// \B0|Mux2~1_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[7][29]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[6][29]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[5][29]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[4][29]~q  ) ) )

	.dataa(!\B0|Reg[4][29]~q ),
	.datab(!\B0|Reg[5][29]~q ),
	.datac(!\B0|Reg[6][29]~q ),
	.datad(!\B0|Reg[7][29]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux2~1 .extended_lut = "off";
defparam \B0|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[8][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][29] .is_wysiwyg = "true";
defparam \B0|Reg[8][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][29] .is_wysiwyg = "true";
defparam \B0|Reg[9][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][29] .is_wysiwyg = "true";
defparam \B0|Reg[10][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][29] .is_wysiwyg = "true";
defparam \B0|Reg[11][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux2~2 (
// Equation(s):
// \B0|Mux2~2_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[11][29]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[10][29]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[9][29]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[8][29]~q  ) ) )

	.dataa(!\B0|Reg[8][29]~q ),
	.datab(!\B0|Reg[9][29]~q ),
	.datac(!\B0|Reg[10][29]~q ),
	.datad(!\B0|Reg[11][29]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux2~2 .extended_lut = "off";
defparam \B0|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[12][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][29] .is_wysiwyg = "true";
defparam \B0|Reg[12][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][29] .is_wysiwyg = "true";
defparam \B0|Reg[13][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][29] .is_wysiwyg = "true";
defparam \B0|Reg[14][29] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][29] .is_wysiwyg = "true";
defparam \B0|Reg[15][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux2~3 (
// Equation(s):
// \B0|Mux2~3_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[15][29]~q  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Reg[14][29]~q  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[13][29]~q  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Reg[12][29]~q  ) ) )

	.dataa(!\B0|Reg[12][29]~q ),
	.datab(!\B0|Reg[13][29]~q ),
	.datac(!\B0|Reg[14][29]~q ),
	.datad(!\B0|Reg[15][29]~q ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux2~3 .extended_lut = "off";
defparam \B0|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux2~4 (
// Equation(s):
// \B0|Mux2~4_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux2~3_combout  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Mux2~2_combout  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux2~1_combout  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Mux2~0_combout  ) ) )

	.dataa(!\B0|Mux2~0_combout ),
	.datab(!\B0|Mux2~1_combout ),
	.datac(!\B0|Mux2~2_combout ),
	.datad(!\B0|Mux2~3_combout ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux2~4 .extended_lut = "off";
defparam \B0|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[29] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[29] .is_wysiwyg = "true";
defparam \B0|data_out[29] .power_up = "low";
// synopsys translate_on

dffeas \D0|value_B[28] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_B [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_B[28] .is_wysiwyg = "true";
defparam \D0|value_B[28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[0][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[0][3]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[0][28] .is_wysiwyg = "true";
defparam \B0|Reg[0][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[4][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[4][28] .is_wysiwyg = "true";
defparam \B0|Reg[4][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[8][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[8][2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[8][28] .is_wysiwyg = "true";
defparam \B0|Reg[8][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[12][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[12][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[12][28] .is_wysiwyg = "true";
defparam \B0|Reg[12][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux3~0 (
// Equation(s):
// \B0|Mux3~0_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[12][28]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[8][28]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[4][28]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[0][28]~q  ) ) )

	.dataa(!\B0|Reg[0][28]~q ),
	.datab(!\B0|Reg[4][28]~q ),
	.datac(!\B0|Reg[8][28]~q ),
	.datad(!\B0|Reg[12][28]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux3~0 .extended_lut = "off";
defparam \B0|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[1][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[1][2]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[1][28] .is_wysiwyg = "true";
defparam \B0|Reg[1][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[5][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[5][1]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[5][28] .is_wysiwyg = "true";
defparam \B0|Reg[5][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[9][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[9][2]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[9][28] .is_wysiwyg = "true";
defparam \B0|Reg[9][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[13][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[13][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[13][28] .is_wysiwyg = "true";
defparam \B0|Reg[13][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux3~1 (
// Equation(s):
// \B0|Mux3~1_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[13][28]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[9][28]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[5][28]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[1][28]~q  ) ) )

	.dataa(!\B0|Reg[1][28]~q ),
	.datab(!\B0|Reg[5][28]~q ),
	.datac(!\B0|Reg[9][28]~q ),
	.datad(!\B0|Reg[13][28]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux3~1 .extended_lut = "off";
defparam \B0|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[2][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[2][2]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[2][28] .is_wysiwyg = "true";
defparam \B0|Reg[2][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[6][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[6][3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[6][28] .is_wysiwyg = "true";
defparam \B0|Reg[6][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[10][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[10][2]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[10][28] .is_wysiwyg = "true";
defparam \B0|Reg[10][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[14][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[14][28]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[14][28] .is_wysiwyg = "true";
defparam \B0|Reg[14][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux3~2 (
// Equation(s):
// \B0|Mux3~2_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[14][28]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[10][28]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[6][28]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[2][28]~q  ) ) )

	.dataa(!\B0|Reg[2][28]~q ),
	.datab(!\B0|Reg[6][28]~q ),
	.datac(!\B0|Reg[10][28]~q ),
	.datad(!\B0|Reg[14][28]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux3~2 .extended_lut = "off";
defparam \B0|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|Reg[3][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[3][30]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[3][28] .is_wysiwyg = "true";
defparam \B0|Reg[3][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[7][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[7][28] .is_wysiwyg = "true";
defparam \B0|Reg[7][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[11][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[11][2]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[11][28] .is_wysiwyg = "true";
defparam \B0|Reg[11][28] .power_up = "low";
// synopsys translate_on

dffeas \B0|Reg[15][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_B [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\B0|Reg[15][1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|Reg[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B0|Reg[15][28] .is_wysiwyg = "true";
defparam \B0|Reg[15][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux3~3 (
// Equation(s):
// \B0|Mux3~3_combout  = ( \D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[15][28]~q  ) ) ) # ( !\D0|address_B [2] & ( \D0|address_B [3] & ( \B0|Reg[11][28]~q  ) ) ) # ( \D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[7][28]~q  ) ) ) # ( 
// !\D0|address_B [2] & ( !\D0|address_B [3] & ( \B0|Reg[3][28]~q  ) ) )

	.dataa(!\B0|Reg[3][28]~q ),
	.datab(!\B0|Reg[7][28]~q ),
	.datac(!\B0|Reg[11][28]~q ),
	.datad(!\B0|Reg[15][28]~q ),
	.datae(!\D0|address_B [2]),
	.dataf(!\D0|address_B [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux3~3 .extended_lut = "off";
defparam \B0|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \B0|Mux3~4 (
// Equation(s):
// \B0|Mux3~4_combout  = ( \D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux3~3_combout  ) ) ) # ( !\D0|address_B [0] & ( \D0|address_B [1] & ( \B0|Mux3~2_combout  ) ) ) # ( \D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux3~1_combout  ) ) ) # ( 
// !\D0|address_B [0] & ( !\D0|address_B [1] & ( \B0|Mux3~0_combout  ) ) )

	.dataa(!\B0|Mux3~0_combout ),
	.datab(!\B0|Mux3~1_combout ),
	.datac(!\B0|Mux3~2_combout ),
	.datad(!\B0|Mux3~3_combout ),
	.datae(!\D0|address_B [0]),
	.dataf(!\D0|address_B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B0|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B0|Mux3~4 .extended_lut = "off";
defparam \B0|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \B0|Mux3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \B0|data_out[28] (
	.clk(\KEY[0]~input_o ),
	.d(\B0|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B0|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \B0|data_out[28] .is_wysiwyg = "true";
defparam \B0|data_out[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~0 (
// Equation(s):
// \U0|ShiftLeft0~0_combout  = (!\B0|data_out [31] & (!\B0|data_out [30] & (!\B0|data_out [29] & !\B0|data_out [28])))

	.dataa(!\B0|data_out [31]),
	.datab(!\B0|data_out [30]),
	.datac(!\B0|data_out [29]),
	.datad(!\B0|data_out [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~0 .extended_lut = "off";
defparam \U0|ShiftLeft0~0 .lut_mask = 64'h8000800080008000;
defparam \U0|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~0 (
// Equation(s):
// \U0|Mux63~0_combout  = ( \U0|ShiftLeft0~0_combout  & ( (!\I0|memory~0_combout  & (((!\I0|memory~1_combout ) # (\B0|data_out [3])) # (\B0|data_out [2]))) ) ) # ( !\U0|ShiftLeft0~0_combout  & ( !\I0|memory~0_combout  ) )

	.dataa(!\B0|data_out [2]),
	.datab(!\B0|data_out [3]),
	.datac(!\I0|memory~0_combout ),
	.datad(!\I0|memory~1_combout ),
	.datae(!\U0|ShiftLeft0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~0 .extended_lut = "off";
defparam \U0|Mux63~0 .lut_mask = 64'hF0F0F070F0F0F070;
defparam \U0|Mux63~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~1 (
// Equation(s):
// \U0|ShiftLeft0~1_combout  = (!\B0|data_out [0] & !\B0|data_out [1])

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~1 .extended_lut = "off";
defparam \U0|ShiftLeft0~1 .lut_mask = 64'h8888888888888888;
defparam \U0|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~1 (
// Equation(s):
// \U0|Mux63~1_combout  = (!\I0|memory~0_combout  & (\I0|memory~1_combout  & !\U0|ShiftLeft0~1_combout ))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\U0|ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~1 .extended_lut = "off";
defparam \U0|Mux63~1 .lut_mask = 64'h2020202020202020;
defparam \U0|Mux63~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~2 (
// Equation(s):
// \U0|Mux63~2_combout  = (\B0|data_out [0] & ((!\I0|memory~1_combout ) # (\I0|memory~0_combout )))

	.dataa(!\B0|data_out [0]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~2 .extended_lut = "off";
defparam \U0|Mux63~2 .lut_mask = 64'h5151515151515151;
defparam \U0|Mux63~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~3 (
// Equation(s):
// \U0|Mux63~3_combout  = (\I0|memory~2_combout  & ((!\I0|memory~0_combout ) # (\I0|memory~1_combout )))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~3 .extended_lut = "off";
defparam \U0|Mux63~3 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \U0|Mux63~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~1 (
// Equation(s):
// \U0|Add0~1_sumout  = SUM(( \B0|data_out [0] ) + ( \A0|data_out [0] ) + ( !VCC ))
// \U0|Add0~2  = CARRY(( \B0|data_out [0] ) + ( \A0|data_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [0]),
	.datae(gnd),
	.dataf(!\A0|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~1_sumout ),
	.cout(\U0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~1 .extended_lut = "off";
defparam \U0|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~1 (
// Equation(s):
// \U0|Add1~1_sumout  = SUM(( !\A0|data_out [0] $ (!\B0|data_out [0]) ) + ( !VCC ) + ( !VCC ))
// \U0|Add1~2  = CARRY(( !\A0|data_out [0] $ (!\B0|data_out [0]) ) + ( !VCC ) + ( !VCC ))
// \U0|Add1~3  = SHARE((!\B0|data_out [0]) # (\A0|data_out [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [0]),
	.datad(!\B0|data_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add1~1_sumout ),
	.cout(\U0|Add1~2 ),
	.shareout(\U0|Add1~3 ));
// synopsys translate_off
defparam \U0|Add1~1 .extended_lut = "off";
defparam \U0|Add1~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \U0|Add1~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~4 (
// Equation(s):
// \U0|Mux63~4_combout  = ( \U0|Add1~1_sumout  & ( (!\I0|memory~0_combout  & (\I0|memory~1_combout  & (!\I0|memory~2_combout  & \U0|Add0~1_sumout ))) # (\I0|memory~0_combout  & (!\I0|memory~1_combout  & (\I0|memory~2_combout ))) ) ) # ( !\U0|Add1~1_sumout  & 
// ( (!\I0|memory~0_combout  & (\I0|memory~1_combout  & (!\I0|memory~2_combout  & \U0|Add0~1_sumout ))) ) )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(!\U0|Add0~1_sumout ),
	.datae(!\U0|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~4 .extended_lut = "off";
defparam \U0|Mux63~4 .lut_mask = 64'h0020042400200424;
defparam \U0|Mux63~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~5 (
// Equation(s):
// \U0|Mux63~5_combout  = ( \U0|Mux63~3_combout  & ( \U0|Mux63~4_combout  ) ) # ( !\U0|Mux63~3_combout  & ( \U0|Mux63~4_combout  ) ) # ( \U0|Mux63~3_combout  & ( !\U0|Mux63~4_combout  & ( (!\A0|data_out [0] & (!\U0|Mux63~0_combout  & ((\U0|Mux63~2_combout 
// )))) # (\A0|data_out [0] & (((!\U0|Mux63~0_combout  & !\U0|Mux63~1_combout )) # (\U0|Mux63~2_combout ))) ) ) )

	.dataa(!\A0|data_out [0]),
	.datab(!\U0|Mux63~0_combout ),
	.datac(!\U0|Mux63~1_combout ),
	.datad(!\U0|Mux63~2_combout ),
	.datae(!\U0|Mux63~3_combout ),
	.dataf(!\U0|Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~5 .extended_lut = "off";
defparam \U0|Mux63~5 .lut_mask = 64'h000040DDFFFFFFFF;
defparam \U0|Mux63~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~2 (
// Equation(s):
// \U0|ShiftLeft0~2_combout  = (!\B0|data_out [1] & ((!\B0|data_out [0] & ((\A0|data_out [1]))) # (\B0|data_out [0] & (\A0|data_out [0]))))

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\B0|data_out [0]),
	.datad(!\B0|data_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~2 .extended_lut = "off";
defparam \U0|ShiftLeft0~2 .lut_mask = 64'h3500350035003500;
defparam \U0|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux62~0 (
// Equation(s):
// \U0|Mux62~0_combout  = (!\I0|memory~0_combout  & ((!\I0|memory~1_combout  & (\B0|data_out [1])) # (\I0|memory~1_combout  & ((\U0|ShiftLeft0~2_combout ))))) # (\I0|memory~0_combout  & (\B0|data_out [1]))

	.dataa(!\B0|data_out [1]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(!\U0|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux62~0 .extended_lut = "off";
defparam \U0|Mux62~0 .lut_mask = 64'h515D515D515D515D;
defparam \U0|Mux62~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux62~1 (
// Equation(s):
// \U0|Mux62~1_combout  = (\A0|data_out [1] & ((!\I0|memory~1_combout ) # (\I0|memory~0_combout )))

	.dataa(!\A0|data_out [1]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux62~1 .extended_lut = "off";
defparam \U0|Mux62~1 .lut_mask = 64'h5151515151515151;
defparam \U0|Mux62~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~5 (
// Equation(s):
// \U0|Add0~5_sumout  = SUM(( \B0|data_out [1] ) + ( \A0|data_out [1] ) + ( \U0|Add0~2  ))
// \U0|Add0~6  = CARRY(( \B0|data_out [1] ) + ( \A0|data_out [1] ) + ( \U0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [1]),
	.datae(gnd),
	.dataf(!\A0|data_out [1]),
	.datag(gnd),
	.cin(\U0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~5_sumout ),
	.cout(\U0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~5 .extended_lut = "off";
defparam \U0|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~5 (
// Equation(s):
// \U0|Add1~5_sumout  = SUM(( !\A0|data_out [1] $ (\B0|data_out [1]) ) + ( \U0|Add1~3  ) + ( \U0|Add1~2  ))
// \U0|Add1~6  = CARRY(( !\A0|data_out [1] $ (\B0|data_out [1]) ) + ( \U0|Add1~3  ) + ( \U0|Add1~2  ))
// \U0|Add1~7  = SHARE((\A0|data_out [1] & !\B0|data_out [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [1]),
	.datad(!\B0|data_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~2 ),
	.sharein(\U0|Add1~3 ),
	.combout(),
	.sumout(\U0|Add1~5_sumout ),
	.cout(\U0|Add1~6 ),
	.shareout(\U0|Add1~7 ));
// synopsys translate_off
defparam \U0|Add1~5 .extended_lut = "off";
defparam \U0|Add1~5 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux62~2 (
// Equation(s):
// \U0|Mux62~2_combout  = ( \U0|Add1~5_sumout  & ( (!\I0|memory~0_combout  & (\I0|memory~1_combout  & (!\I0|memory~2_combout  & \U0|Add0~5_sumout ))) # (\I0|memory~0_combout  & (!\I0|memory~1_combout  & (\I0|memory~2_combout ))) ) ) # ( !\U0|Add1~5_sumout  & 
// ( (!\I0|memory~0_combout  & (\I0|memory~1_combout  & (!\I0|memory~2_combout  & \U0|Add0~5_sumout ))) ) )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(!\U0|Add0~5_sumout ),
	.datae(!\U0|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux62~2 .extended_lut = "off";
defparam \U0|Mux62~2 .lut_mask = 64'h0020042400200424;
defparam \U0|Mux62~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux62~3 (
// Equation(s):
// \U0|Mux62~3_combout  = ( \U0|Mux62~1_combout  & ( \U0|Mux62~2_combout  ) ) # ( !\U0|Mux62~1_combout  & ( \U0|Mux62~2_combout  ) ) # ( \U0|Mux62~1_combout  & ( !\U0|Mux62~2_combout  & ( (\U0|Mux63~3_combout  & ((!\U0|Mux63~0_combout ) # (\B0|data_out 
// [1]))) ) ) ) # ( !\U0|Mux62~1_combout  & ( !\U0|Mux62~2_combout  & ( (!\U0|Mux63~0_combout  & (\U0|Mux63~3_combout  & \U0|Mux62~0_combout )) ) ) )

	.dataa(!\B0|data_out [1]),
	.datab(!\U0|Mux63~0_combout ),
	.datac(!\U0|Mux63~3_combout ),
	.datad(!\U0|Mux62~0_combout ),
	.datae(!\U0|Mux62~1_combout ),
	.dataf(!\U0|Mux62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux62~3 .extended_lut = "off";
defparam \U0|Mux62~3 .lut_mask = 64'h000C0D0DFFFFFFFF;
defparam \U0|Mux62~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~6 (
// Equation(s):
// \U0|Mux63~6_combout  = (!\I0|memory~0_combout  & (!\I0|memory~1_combout  & !\I0|memory~2_combout )) # (\I0|memory~0_combout  & ((!\I0|memory~1_combout ) # (!\I0|memory~2_combout )))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~6 .extended_lut = "off";
defparam \U0|Mux63~6 .lut_mask = 64'hD4D4D4D4D4D4D4D4;
defparam \U0|Mux63~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~7 (
// Equation(s):
// \U0|Mux63~7_combout  = (!\I0|memory~0_combout  & (\I0|memory~1_combout  & !\I0|memory~2_combout )) # (\I0|memory~0_combout  & (!\I0|memory~1_combout  & \I0|memory~2_combout ))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~7 .extended_lut = "off";
defparam \U0|Mux63~7 .lut_mask = 64'h2424242424242424;
defparam \U0|Mux63~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~3 (
// Equation(s):
// \U0|ShiftLeft0~3_combout  = ( \B0|data_out [1] & ( (\A0|data_out [0] & !\B0|data_out [0]) ) ) # ( !\B0|data_out [1] & ( (!\B0|data_out [0] & ((\A0|data_out [2]))) # (\B0|data_out [0] & (\A0|data_out [1])) ) )

	.dataa(!\A0|data_out [0]),
	.datab(!\A0|data_out [1]),
	.datac(!\A0|data_out [2]),
	.datad(!\B0|data_out [0]),
	.datae(!\B0|data_out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~3 .extended_lut = "off";
defparam \U0|ShiftLeft0~3 .lut_mask = 64'h0F3355000F335500;
defparam \U0|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux61~0 (
// Equation(s):
// \U0|Mux61~0_combout  = ( \U0|ShiftLeft0~0_combout  & ( \U0|ShiftLeft0~3_combout  & ( (!\B0|data_out [2] & (!\B0|data_out [3] & (!\I0|memory~0_combout  & \I0|memory~1_combout ))) ) ) )

	.dataa(!\B0|data_out [2]),
	.datab(!\B0|data_out [3]),
	.datac(!\I0|memory~0_combout ),
	.datad(!\I0|memory~1_combout ),
	.datae(!\U0|ShiftLeft0~0_combout ),
	.dataf(!\U0|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux61~0 .extended_lut = "off";
defparam \U0|Mux61~0 .lut_mask = 64'h0000000000000080;
defparam \U0|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux61~1 (
// Equation(s):
// \U0|Mux61~1_combout  = (!\A0|data_out [2] & (\B0|data_out [2] & (\I0|memory~0_combout ))) # (\A0|data_out [2] & (((\B0|data_out [2] & !\I0|memory~1_combout )) # (\I0|memory~0_combout )))

	.dataa(!\A0|data_out [2]),
	.datab(!\B0|data_out [2]),
	.datac(!\I0|memory~0_combout ),
	.datad(!\I0|memory~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux61~1 .extended_lut = "off";
defparam \U0|Mux61~1 .lut_mask = 64'h1707170717071707;
defparam \U0|Mux61~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~9 (
// Equation(s):
// \U0|Add0~9_sumout  = SUM(( \B0|data_out [2] ) + ( \A0|data_out [2] ) + ( \U0|Add0~6  ))
// \U0|Add0~10  = CARRY(( \B0|data_out [2] ) + ( \A0|data_out [2] ) + ( \U0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [2]),
	.datae(gnd),
	.dataf(!\A0|data_out [2]),
	.datag(gnd),
	.cin(\U0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~9_sumout ),
	.cout(\U0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~9 .extended_lut = "off";
defparam \U0|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~9 (
// Equation(s):
// \U0|Add1~9_sumout  = SUM(( !\A0|data_out [2] $ (\B0|data_out [2]) ) + ( \U0|Add1~7  ) + ( \U0|Add1~6  ))
// \U0|Add1~10  = CARRY(( !\A0|data_out [2] $ (\B0|data_out [2]) ) + ( \U0|Add1~7  ) + ( \U0|Add1~6  ))
// \U0|Add1~11  = SHARE((\A0|data_out [2] & !\B0|data_out [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [2]),
	.datad(!\B0|data_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~6 ),
	.sharein(\U0|Add1~7 ),
	.combout(),
	.sumout(\U0|Add1~9_sumout ),
	.cout(\U0|Add1~10 ),
	.shareout(\U0|Add1~11 ));
// synopsys translate_off
defparam \U0|Add1~9 .extended_lut = "off";
defparam \U0|Add1~9 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux61~2 (
// Equation(s):
// \U0|Mux61~2_combout  = ( \U0|Add0~9_sumout  & ( \U0|Add1~9_sumout  & ( ((!\U0|Mux63~6_combout  & ((\U0|Mux61~1_combout ) # (\U0|Mux61~0_combout )))) # (\U0|Mux63~7_combout ) ) ) ) # ( !\U0|Add0~9_sumout  & ( \U0|Add1~9_sumout  & ( (!\U0|Mux63~6_combout  & 
// (!\U0|Mux63~7_combout  & ((\U0|Mux61~1_combout ) # (\U0|Mux61~0_combout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout )) ) ) ) # ( \U0|Add0~9_sumout  & ( !\U0|Add1~9_sumout  & ( (!\U0|Mux63~6_combout  & (((\U0|Mux61~1_combout ) # 
// (\U0|Mux61~0_combout )) # (\U0|Mux63~7_combout ))) ) ) ) # ( !\U0|Add0~9_sumout  & ( !\U0|Add1~9_sumout  & ( (!\U0|Mux63~6_combout  & (!\U0|Mux63~7_combout  & ((\U0|Mux61~1_combout ) # (\U0|Mux61~0_combout )))) ) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Mux61~0_combout ),
	.datad(!\U0|Mux61~1_combout ),
	.datae(!\U0|Add0~9_sumout ),
	.dataf(!\U0|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux61~2 .extended_lut = "off";
defparam \U0|Mux61~2 .lut_mask = 64'h08882AAA19993BBB;
defparam \U0|Mux61~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~4 (
// Equation(s):
// \U0|ShiftLeft0~4_combout  = ( \B0|data_out [0] & ( \B0|data_out [1] & ( \A0|data_out [0] ) ) ) # ( !\B0|data_out [0] & ( \B0|data_out [1] & ( \A0|data_out [1] ) ) ) # ( \B0|data_out [0] & ( !\B0|data_out [1] & ( \A0|data_out [2] ) ) ) # ( !\B0|data_out 
// [0] & ( !\B0|data_out [1] & ( \A0|data_out [3] ) ) )

	.dataa(!\A0|data_out [3]),
	.datab(!\A0|data_out [2]),
	.datac(!\A0|data_out [1]),
	.datad(!\A0|data_out [0]),
	.datae(!\B0|data_out [0]),
	.dataf(!\B0|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~4 .extended_lut = "off";
defparam \U0|ShiftLeft0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \U0|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux60~0 (
// Equation(s):
// \U0|Mux60~0_combout  = ( \U0|ShiftLeft0~0_combout  & ( \U0|ShiftLeft0~4_combout  & ( (!\B0|data_out [3] & (!\B0|data_out [2] & (!\I0|memory~0_combout  & \I0|memory~1_combout ))) # (\B0|data_out [3] & (((\I0|memory~0_combout )))) ) ) ) # ( 
// !\U0|ShiftLeft0~0_combout  & ( \U0|ShiftLeft0~4_combout  & ( (\B0|data_out [3] & \I0|memory~0_combout ) ) ) ) # ( \U0|ShiftLeft0~0_combout  & ( !\U0|ShiftLeft0~4_combout  & ( (\B0|data_out [3] & \I0|memory~0_combout ) ) ) ) # ( !\U0|ShiftLeft0~0_combout  
// & ( !\U0|ShiftLeft0~4_combout  & ( (\B0|data_out [3] & \I0|memory~0_combout ) ) ) )

	.dataa(!\B0|data_out [2]),
	.datab(!\B0|data_out [3]),
	.datac(!\I0|memory~0_combout ),
	.datad(!\I0|memory~1_combout ),
	.datae(!\U0|ShiftLeft0~0_combout ),
	.dataf(!\U0|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux60~0 .extended_lut = "off";
defparam \U0|Mux60~0 .lut_mask = 64'h0303030303030383;
defparam \U0|Mux60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux60~1 (
// Equation(s):
// \U0|Mux60~1_combout  = ( \I0|memory~1_combout  & ( (\A0|data_out [3] & \I0|memory~0_combout ) ) ) # ( !\I0|memory~1_combout  & ( (\A0|data_out [3] & ((\I0|memory~0_combout ) # (\B0|data_out [3]))) ) )

	.dataa(!\A0|data_out [3]),
	.datab(gnd),
	.datac(!\B0|data_out [3]),
	.datad(!\I0|memory~0_combout ),
	.datae(!\I0|memory~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux60~1 .extended_lut = "off";
defparam \U0|Mux60~1 .lut_mask = 64'h0555005505550055;
defparam \U0|Mux60~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~13 (
// Equation(s):
// \U0|Add0~13_sumout  = SUM(( \B0|data_out [3] ) + ( \A0|data_out [3] ) + ( \U0|Add0~10  ))
// \U0|Add0~14  = CARRY(( \B0|data_out [3] ) + ( \A0|data_out [3] ) + ( \U0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(!\A0|data_out [3]),
	.datag(gnd),
	.cin(\U0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~13_sumout ),
	.cout(\U0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~13 .extended_lut = "off";
defparam \U0|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~13 (
// Equation(s):
// \U0|Add1~13_sumout  = SUM(( !\A0|data_out [3] $ (\B0|data_out [3]) ) + ( \U0|Add1~11  ) + ( \U0|Add1~10  ))
// \U0|Add1~14  = CARRY(( !\A0|data_out [3] $ (\B0|data_out [3]) ) + ( \U0|Add1~11  ) + ( \U0|Add1~10  ))
// \U0|Add1~15  = SHARE((\A0|data_out [3] & !\B0|data_out [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [3]),
	.datad(!\B0|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~10 ),
	.sharein(\U0|Add1~11 ),
	.combout(),
	.sumout(\U0|Add1~13_sumout ),
	.cout(\U0|Add1~14 ),
	.shareout(\U0|Add1~15 ));
// synopsys translate_off
defparam \U0|Add1~13 .extended_lut = "off";
defparam \U0|Add1~13 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux60~2 (
// Equation(s):
// \U0|Mux60~2_combout  = ( \U0|Add0~13_sumout  & ( \U0|Add1~13_sumout  & ( ((!\U0|Mux63~6_combout  & ((\U0|Mux60~1_combout ) # (\U0|Mux60~0_combout )))) # (\U0|Mux63~7_combout ) ) ) ) # ( !\U0|Add0~13_sumout  & ( \U0|Add1~13_sumout  & ( 
// (!\U0|Mux63~6_combout  & (!\U0|Mux63~7_combout  & ((\U0|Mux60~1_combout ) # (\U0|Mux60~0_combout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout )) ) ) ) # ( \U0|Add0~13_sumout  & ( !\U0|Add1~13_sumout  & ( (!\U0|Mux63~6_combout  & 
// (((\U0|Mux60~1_combout ) # (\U0|Mux60~0_combout )) # (\U0|Mux63~7_combout ))) ) ) ) # ( !\U0|Add0~13_sumout  & ( !\U0|Add1~13_sumout  & ( (!\U0|Mux63~6_combout  & (!\U0|Mux63~7_combout  & ((\U0|Mux60~1_combout ) # (\U0|Mux60~0_combout )))) ) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Mux60~0_combout ),
	.datad(!\U0|Mux60~1_combout ),
	.datae(!\U0|Add0~13_sumout ),
	.dataf(!\U0|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux60~2 .extended_lut = "off";
defparam \U0|Mux60~2 .lut_mask = 64'h08882AAA19993BBB;
defparam \U0|Mux60~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr6~0 (
// Equation(s):
// \s4|WideOr6~0_combout  = (!\U0|Mux63~5_combout  & ((!\U0|Mux61~2_combout  $ (!\U0|Mux60~2_combout )) # (\U0|Mux62~3_combout ))) # (\U0|Mux63~5_combout  & ((!\U0|Mux62~3_combout  $ (!\U0|Mux61~2_combout )) # (\U0|Mux60~2_combout )))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr6~0 .extended_lut = "off";
defparam \s4|WideOr6~0 .lut_mask = 64'h3EF73EF73EF73EF7;
defparam \s4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr5~0 (
// Equation(s):
// \s4|WideOr5~0_combout  = (!\U0|Mux63~5_combout  & (\U0|Mux62~3_combout  & (!\U0|Mux61~2_combout  & !\U0|Mux60~2_combout ))) # (\U0|Mux63~5_combout  & (!\U0|Mux60~2_combout  $ (((!\U0|Mux62~3_combout  & \U0|Mux61~2_combout )))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr5~0 .extended_lut = "off";
defparam \s4|WideOr5~0 .lut_mask = 64'h7104710471047104;
defparam \s4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr4~0 (
// Equation(s):
// \s4|WideOr4~0_combout  = (!\U0|Mux62~3_combout  & ((!\U0|Mux61~2_combout  & (\U0|Mux63~5_combout )) # (\U0|Mux61~2_combout  & ((!\U0|Mux60~2_combout ))))) # (\U0|Mux62~3_combout  & (\U0|Mux63~5_combout  & ((!\U0|Mux60~2_combout ))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr4~0 .extended_lut = "off";
defparam \s4|WideOr4~0 .lut_mask = 64'h5D405D405D405D40;
defparam \s4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr3~0 (
// Equation(s):
// \s4|WideOr3~0_combout  = (!\U0|Mux63~5_combout  & ((!\U0|Mux62~3_combout  & (\U0|Mux61~2_combout  & !\U0|Mux60~2_combout )) # (\U0|Mux62~3_combout  & (!\U0|Mux61~2_combout  & \U0|Mux60~2_combout )))) # (\U0|Mux63~5_combout  & (!\U0|Mux62~3_combout  $ 
// ((\U0|Mux61~2_combout ))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr3~0 .extended_lut = "off";
defparam \s4|WideOr3~0 .lut_mask = 64'h4961496149614961;
defparam \s4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr2~0 (
// Equation(s):
// \s4|WideOr2~0_combout  = (!\U0|Mux61~2_combout  & (!\U0|Mux63~5_combout  & (\U0|Mux62~3_combout  & !\U0|Mux60~2_combout ))) # (\U0|Mux61~2_combout  & (\U0|Mux60~2_combout  & ((!\U0|Mux63~5_combout ) # (\U0|Mux62~3_combout ))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr2~0 .extended_lut = "off";
defparam \s4|WideOr2~0 .lut_mask = 64'h200B200B200B200B;
defparam \s4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr1~0 (
// Equation(s):
// \s4|WideOr1~0_combout  = (!\U0|Mux62~3_combout  & (\U0|Mux61~2_combout  & (!\U0|Mux63~5_combout  $ (!\U0|Mux60~2_combout )))) # (\U0|Mux62~3_combout  & ((!\U0|Mux63~5_combout  & (\U0|Mux61~2_combout )) # (\U0|Mux63~5_combout  & ((\U0|Mux60~2_combout )))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr1~0 .extended_lut = "off";
defparam \s4|WideOr1~0 .lut_mask = 64'h061B061B061B061B;
defparam \s4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s4|WideOr0~0 (
// Equation(s):
// \s4|WideOr0~0_combout  = (!\U0|Mux61~2_combout  & (\U0|Mux63~5_combout  & (!\U0|Mux62~3_combout  $ (\U0|Mux60~2_combout )))) # (\U0|Mux61~2_combout  & (!\U0|Mux62~3_combout  & (!\U0|Mux63~5_combout  $ (\U0|Mux60~2_combout ))))

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|Mux62~3_combout ),
	.datac(!\U0|Mux61~2_combout ),
	.datad(!\U0|Mux60~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr0~0 .extended_lut = "off";
defparam \s4|WideOr0~0 .lut_mask = 64'h4814481448144814;
defparam \s4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~17 (
// Equation(s):
// \U0|Add1~17_sumout  = SUM(( VCC ) + ( \U0|Add1~15  ) + ( \U0|Add1~14  ))
// \U0|Add1~18  = CARRY(( VCC ) + ( \U0|Add1~15  ) + ( \U0|Add1~14  ))
// \U0|Add1~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~14 ),
	.sharein(\U0|Add1~15 ),
	.combout(),
	.sumout(\U0|Add1~17_sumout ),
	.cout(\U0|Add1~18 ),
	.shareout(\U0|Add1~19 ));
// synopsys translate_off
defparam \U0|Add1~17 .extended_lut = "off";
defparam \U0|Add1~17 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux47~2 (
// Equation(s):
// \U0|Mux47~2_combout  = (!\P0|Count [5] & (\P0|Count [4] & (\P0|Count [3]))) # (\P0|Count [5] & (!\P0|Count [4] & (!\P0|Count [3] & !\P0|Count [2])))

	.dataa(!\P0|Count [5]),
	.datab(!\P0|Count [4]),
	.datac(!\P0|Count [3]),
	.datad(!\P0|Count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux47~2 .extended_lut = "off";
defparam \U0|Mux47~2 .lut_mask = 64'h4202420242024202;
defparam \U0|Mux47~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux59~0 (
// Equation(s):
// \U0|Mux59~0_combout  = ( \I0|memory~2_combout  & ( (\I0|memory~0_combout  & !\I0|memory~1_combout ) ) ) # ( !\I0|memory~2_combout  & ( (!\I0|memory~0_combout  & \I0|memory~1_combout ) ) )

	.dataa(gnd),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(gnd),
	.datae(!\I0|memory~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux59~0 .extended_lut = "off";
defparam \U0|Mux59~0 .lut_mask = 64'h0C0C30300C0C3030;
defparam \U0|Mux59~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~17 (
// Equation(s):
// \U0|Add0~17_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~14  ))
// \U0|Add0~18  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~17_sumout ),
	.cout(\U0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~17 .extended_lut = "off";
defparam \U0|Add0~17 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~5 (
// Equation(s):
// \U0|ShiftLeft0~5_combout  = ( \B0|data_out [1] & ( (!\B0|data_out [0] & ((\A0|data_out [2]))) # (\B0|data_out [0] & (\A0|data_out [1])) ) ) # ( !\B0|data_out [1] & ( (\A0|data_out [3] & \B0|data_out [0]) ) )

	.dataa(!\A0|data_out [1]),
	.datab(!\A0|data_out [2]),
	.datac(!\A0|data_out [3]),
	.datad(!\B0|data_out [0]),
	.datae(!\B0|data_out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~5 .extended_lut = "off";
defparam \U0|ShiftLeft0~5 .lut_mask = 64'h000F3355000F3355;
defparam \U0|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~6 (
// Equation(s):
// \U0|ShiftLeft0~6_combout  = (!\B0|data_out [2] & (((\U0|ShiftLeft0~5_combout )))) # (\B0|data_out [2] & (\A0|data_out [0] & (\U0|ShiftLeft0~1_combout )))

	.dataa(!\A0|data_out [0]),
	.datab(!\B0|data_out [2]),
	.datac(!\U0|ShiftLeft0~1_combout ),
	.datad(!\U0|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~6 .extended_lut = "off";
defparam \U0|ShiftLeft0~6 .lut_mask = 64'h01CD01CD01CD01CD;
defparam \U0|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux59~1 (
// Equation(s):
// \U0|Mux59~1_combout  = ( \U0|ShiftLeft0~6_combout  & ( (!\U0|Mux47~2_combout  & (\U0|Add1~17_sumout  & (\U0|Mux59~0_combout ))) # (\U0|Mux47~2_combout  & (((!\U0|Mux59~0_combout ) # (\U0|Add0~17_sumout )))) ) ) # ( !\U0|ShiftLeft0~6_combout  & ( 
// (\U0|Mux59~0_combout  & ((!\U0|Mux47~2_combout  & (\U0|Add1~17_sumout )) # (\U0|Mux47~2_combout  & ((\U0|Add0~17_sumout ))))) ) )

	.dataa(!\U0|Add1~17_sumout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux59~0_combout ),
	.datad(!\U0|Add0~17_sumout ),
	.datae(!\U0|ShiftLeft0~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux59~1 .extended_lut = "off";
defparam \U0|Mux59~1 .lut_mask = 64'h0407343704073437;
defparam \U0|Mux59~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~21 (
// Equation(s):
// \U0|Add1~21_sumout  = SUM(( VCC ) + ( \U0|Add1~19  ) + ( \U0|Add1~18  ))
// \U0|Add1~22  = CARRY(( VCC ) + ( \U0|Add1~19  ) + ( \U0|Add1~18  ))
// \U0|Add1~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~18 ),
	.sharein(\U0|Add1~19 ),
	.combout(),
	.sumout(\U0|Add1~21_sumout ),
	.cout(\U0|Add1~22 ),
	.shareout(\U0|Add1~23 ));
// synopsys translate_off
defparam \U0|Add1~21 .extended_lut = "off";
defparam \U0|Add1~21 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~21 (
// Equation(s):
// \U0|Add0~21_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~18  ))
// \U0|Add0~22  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~21_sumout ),
	.cout(\U0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~21 .extended_lut = "off";
defparam \U0|Add0~21 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~7 (
// Equation(s):
// \U0|ShiftLeft0~7_combout  = (\B0|data_out [1] & ((!\B0|data_out [0] & ((\A0|data_out [3]))) # (\B0|data_out [0] & (\A0|data_out [2]))))

	.dataa(!\A0|data_out [2]),
	.datab(!\A0|data_out [3]),
	.datac(!\B0|data_out [0]),
	.datad(!\B0|data_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~7 .extended_lut = "off";
defparam \U0|ShiftLeft0~7 .lut_mask = 64'h0035003500350035;
defparam \U0|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~8 (
// Equation(s):
// \U0|ShiftLeft0~8_combout  = (!\B0|data_out [2] & ((\U0|ShiftLeft0~7_combout ))) # (\B0|data_out [2] & (\U0|ShiftLeft0~2_combout ))

	.dataa(!\B0|data_out [2]),
	.datab(!\U0|ShiftLeft0~2_combout ),
	.datac(!\U0|ShiftLeft0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~8 .extended_lut = "off";
defparam \U0|ShiftLeft0~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \U0|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux58~0 (
// Equation(s):
// \U0|Mux58~0_combout  = ( \U0|ShiftLeft0~8_combout  & ( (!\U0|Mux47~2_combout  & (\U0|Mux59~0_combout  & (\U0|Add1~21_sumout ))) # (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout ) # ((\U0|Add0~21_sumout )))) ) ) # ( !\U0|ShiftLeft0~8_combout  & ( 
// (\U0|Mux59~0_combout  & ((!\U0|Mux47~2_combout  & (\U0|Add1~21_sumout )) # (\U0|Mux47~2_combout  & ((\U0|Add0~21_sumout ))))) ) )

	.dataa(!\U0|Mux47~2_combout ),
	.datab(!\U0|Mux59~0_combout ),
	.datac(!\U0|Add1~21_sumout ),
	.datad(!\U0|Add0~21_sumout ),
	.datae(!\U0|ShiftLeft0~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux58~0 .extended_lut = "off";
defparam \U0|Mux58~0 .lut_mask = 64'h0213465702134657;
defparam \U0|Mux58~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~25 (
// Equation(s):
// \U0|Add1~25_sumout  = SUM(( VCC ) + ( \U0|Add1~23  ) + ( \U0|Add1~22  ))
// \U0|Add1~26  = CARRY(( VCC ) + ( \U0|Add1~23  ) + ( \U0|Add1~22  ))
// \U0|Add1~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~22 ),
	.sharein(\U0|Add1~23 ),
	.combout(),
	.sumout(\U0|Add1~25_sumout ),
	.cout(\U0|Add1~26 ),
	.shareout(\U0|Add1~27 ));
// synopsys translate_off
defparam \U0|Add1~25 .extended_lut = "off";
defparam \U0|Add1~25 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~25 (
// Equation(s):
// \U0|Add0~25_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~22  ))
// \U0|Add0~26  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~25_sumout ),
	.cout(\U0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~25 .extended_lut = "off";
defparam \U0|Add0~25 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux45~0 (
// Equation(s):
// \U0|Mux45~0_combout  = (\A0|data_out [3] & (\B0|data_out [0] & \B0|data_out [1]))

	.dataa(!\A0|data_out [3]),
	.datab(!\B0|data_out [0]),
	.datac(!\B0|data_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux45~0 .extended_lut = "off";
defparam \U0|Mux45~0 .lut_mask = 64'h0101010101010101;
defparam \U0|Mux45~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~9 (
// Equation(s):
// \U0|ShiftLeft0~9_combout  = (!\B0|data_out [2] & ((\U0|Mux45~0_combout ))) # (\B0|data_out [2] & (\U0|ShiftLeft0~3_combout ))

	.dataa(!\B0|data_out [2]),
	.datab(!\U0|ShiftLeft0~3_combout ),
	.datac(!\U0|Mux45~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~9 .extended_lut = "off";
defparam \U0|ShiftLeft0~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \U0|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux57~0 (
// Equation(s):
// \U0|Mux57~0_combout  = ( \U0|ShiftLeft0~9_combout  & ( (!\U0|Mux47~2_combout  & (\U0|Mux59~0_combout  & (\U0|Add1~25_sumout ))) # (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout ) # ((\U0|Add0~25_sumout )))) ) ) # ( !\U0|ShiftLeft0~9_combout  & ( 
// (\U0|Mux59~0_combout  & ((!\U0|Mux47~2_combout  & (\U0|Add1~25_sumout )) # (\U0|Mux47~2_combout  & ((\U0|Add0~25_sumout ))))) ) )

	.dataa(!\U0|Mux47~2_combout ),
	.datab(!\U0|Mux59~0_combout ),
	.datac(!\U0|Add1~25_sumout ),
	.datad(!\U0|Add0~25_sumout ),
	.datae(!\U0|ShiftLeft0~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux57~0 .extended_lut = "off";
defparam \U0|Mux57~0 .lut_mask = 64'h0213465702134657;
defparam \U0|Mux57~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux0~0 (
// Equation(s):
// \U0|Mux0~0_combout  = (\I0|memory~0_combout  & (!\I0|memory~1_combout  & \I0|memory~2_combout ))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux0~0 .extended_lut = "off";
defparam \U0|Mux0~0 .lut_mask = 64'h0404040404040404;
defparam \U0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux54~0 (
// Equation(s):
// \U0|Mux54~0_combout  = (!\I0|memory~0_combout  & (\I0|memory~1_combout  & !\I0|memory~2_combout ))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux54~0 .extended_lut = "off";
defparam \U0|Mux54~0 .lut_mask = 64'h2020202020202020;
defparam \U0|Mux54~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~29 (
// Equation(s):
// \U0|Add0~29_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~26  ))
// \U0|Add0~30  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~29_sumout ),
	.cout(\U0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~29 .extended_lut = "off";
defparam \U0|Add0~29 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~29 (
// Equation(s):
// \U0|Add1~29_sumout  = SUM(( VCC ) + ( \U0|Add1~27  ) + ( \U0|Add1~26  ))
// \U0|Add1~30  = CARRY(( VCC ) + ( \U0|Add1~27  ) + ( \U0|Add1~26  ))
// \U0|Add1~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~26 ),
	.sharein(\U0|Add1~27 ),
	.combout(),
	.sumout(\U0|Add1~29_sumout ),
	.cout(\U0|Add1~30 ),
	.shareout(\U0|Add1~31 ));
// synopsys translate_off
defparam \U0|Add1~29 .extended_lut = "off";
defparam \U0|Add1~29 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux56~0 (
// Equation(s):
// \U0|Mux56~0_combout  = (\I0|memory~1_combout  & (\U0|ShiftLeft0~0_combout  & \I0|memory~2_combout ))

	.dataa(!\I0|memory~1_combout ),
	.datab(!\U0|ShiftLeft0~0_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux56~0 .extended_lut = "off";
defparam \U0|Mux56~0 .lut_mask = 64'h0101010101010101;
defparam \U0|Mux56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux56~1 (
// Equation(s):
// \U0|Mux56~1_combout  = (\B0|data_out [2] & (!\B0|data_out [3] & (!\I0|memory~0_combout  & \U0|ShiftLeft0~4_combout )))

	.dataa(!\B0|data_out [2]),
	.datab(!\B0|data_out [3]),
	.datac(!\I0|memory~0_combout ),
	.datad(!\U0|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux56~1 .extended_lut = "off";
defparam \U0|Mux56~1 .lut_mask = 64'h0040004000400040;
defparam \U0|Mux56~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux56~2 (
// Equation(s):
// \U0|Mux56~2_combout  = ( \U0|Mux56~0_combout  & ( \U0|Mux56~1_combout  ) ) # ( !\U0|Mux56~0_combout  & ( \U0|Mux56~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~29_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & 
// \U0|Add0~29_sumout )) # (\U0|Add1~29_sumout ))) ) ) ) # ( \U0|Mux56~0_combout  & ( !\U0|Mux56~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~29_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & \U0|Add0~29_sumout )) # 
// (\U0|Add1~29_sumout ))) ) ) ) # ( !\U0|Mux56~0_combout  & ( !\U0|Mux56~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~29_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & \U0|Add0~29_sumout )) # (\U0|Add1~29_sumout 
// ))) ) ) )

	.dataa(!\U0|Mux0~0_combout ),
	.datab(!\U0|Mux54~0_combout ),
	.datac(!\U0|Add0~29_sumout ),
	.datad(!\U0|Add1~29_sumout ),
	.datae(!\U0|Mux56~0_combout ),
	.dataf(!\U0|Mux56~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux56~2 .extended_lut = "off";
defparam \U0|Mux56~2 .lut_mask = 64'h035703570357FFFF;
defparam \U0|Mux56~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr6~0 (
// Equation(s):
// \s5|WideOr6~0_combout  = (!\U0|Mux59~1_combout  & ((!\U0|Mux57~0_combout  $ (!\U0|Mux56~2_combout )) # (\U0|Mux58~0_combout ))) # (\U0|Mux59~1_combout  & ((!\U0|Mux58~0_combout  $ (!\U0|Mux57~0_combout )) # (\U0|Mux56~2_combout )))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr6~0 .extended_lut = "off";
defparam \s5|WideOr6~0 .lut_mask = 64'h3EF73EF73EF73EF7;
defparam \s5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr5~0 (
// Equation(s):
// \s5|WideOr5~0_combout  = (!\U0|Mux59~1_combout  & (\U0|Mux58~0_combout  & (!\U0|Mux57~0_combout  & !\U0|Mux56~2_combout ))) # (\U0|Mux59~1_combout  & (!\U0|Mux56~2_combout  $ (((!\U0|Mux58~0_combout  & \U0|Mux57~0_combout )))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr5~0 .extended_lut = "off";
defparam \s5|WideOr5~0 .lut_mask = 64'h7104710471047104;
defparam \s5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr4~0 (
// Equation(s):
// \s5|WideOr4~0_combout  = (!\U0|Mux58~0_combout  & ((!\U0|Mux57~0_combout  & (\U0|Mux59~1_combout )) # (\U0|Mux57~0_combout  & ((!\U0|Mux56~2_combout ))))) # (\U0|Mux58~0_combout  & (\U0|Mux59~1_combout  & ((!\U0|Mux56~2_combout ))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr4~0 .extended_lut = "off";
defparam \s5|WideOr4~0 .lut_mask = 64'h5D405D405D405D40;
defparam \s5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr3~0 (
// Equation(s):
// \s5|WideOr3~0_combout  = (!\U0|Mux59~1_combout  & ((!\U0|Mux58~0_combout  & (\U0|Mux57~0_combout  & !\U0|Mux56~2_combout )) # (\U0|Mux58~0_combout  & (!\U0|Mux57~0_combout  & \U0|Mux56~2_combout )))) # (\U0|Mux59~1_combout  & (!\U0|Mux58~0_combout  $ 
// ((\U0|Mux57~0_combout ))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr3~0 .extended_lut = "off";
defparam \s5|WideOr3~0 .lut_mask = 64'h4961496149614961;
defparam \s5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr2~0 (
// Equation(s):
// \s5|WideOr2~0_combout  = (!\U0|Mux57~0_combout  & (!\U0|Mux59~1_combout  & (\U0|Mux58~0_combout  & !\U0|Mux56~2_combout ))) # (\U0|Mux57~0_combout  & (\U0|Mux56~2_combout  & ((!\U0|Mux59~1_combout ) # (\U0|Mux58~0_combout ))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr2~0 .extended_lut = "off";
defparam \s5|WideOr2~0 .lut_mask = 64'h200B200B200B200B;
defparam \s5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr1~0 (
// Equation(s):
// \s5|WideOr1~0_combout  = (!\U0|Mux58~0_combout  & (\U0|Mux57~0_combout  & (!\U0|Mux59~1_combout  $ (!\U0|Mux56~2_combout )))) # (\U0|Mux58~0_combout  & ((!\U0|Mux59~1_combout  & (\U0|Mux57~0_combout )) # (\U0|Mux59~1_combout  & ((\U0|Mux56~2_combout )))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr1~0 .extended_lut = "off";
defparam \s5|WideOr1~0 .lut_mask = 64'h061B061B061B061B;
defparam \s5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \s5|WideOr0~0 (
// Equation(s):
// \s5|WideOr0~0_combout  = (!\U0|Mux57~0_combout  & (\U0|Mux59~1_combout  & (!\U0|Mux58~0_combout  $ (\U0|Mux56~2_combout )))) # (\U0|Mux57~0_combout  & (!\U0|Mux58~0_combout  & (!\U0|Mux59~1_combout  $ (\U0|Mux56~2_combout ))))

	.dataa(!\U0|Mux59~1_combout ),
	.datab(!\U0|Mux58~0_combout ),
	.datac(!\U0|Mux57~0_combout ),
	.datad(!\U0|Mux56~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|WideOr0~0 .extended_lut = "off";
defparam \s5|WideOr0~0 .lut_mask = 64'h4814481448144814;
defparam \s5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~33 (
// Equation(s):
// \U0|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~30  ))
// \U0|Add0~34  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~33_sumout ),
	.cout(\U0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~33 .extended_lut = "off";
defparam \U0|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux55~0 (
// Equation(s):
// \U0|Mux55~0_combout  = (\U0|Mux54~0_combout  & \U0|Add0~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U0|Mux54~0_combout ),
	.datad(!\U0|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux55~0 .extended_lut = "off";
defparam \U0|Mux55~0 .lut_mask = 64'h000F000F000F000F;
defparam \U0|Mux55~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~37 (
// Equation(s):
// \U0|Add0~37_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~34  ))
// \U0|Add0~38  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~37_sumout ),
	.cout(\U0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~37 .extended_lut = "off";
defparam \U0|Add0~37 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux54~1 (
// Equation(s):
// \U0|Mux54~1_combout  = (\U0|Mux54~0_combout  & \U0|Add0~37_sumout )

	.dataa(!\U0|Mux54~0_combout ),
	.datab(gnd),
	.datac(!\U0|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux54~1 .extended_lut = "off";
defparam \U0|Mux54~1 .lut_mask = 64'h0505050505050505;
defparam \U0|Mux54~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~41 (
// Equation(s):
// \U0|Add0~41_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~38  ))
// \U0|Add0~42  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~41_sumout ),
	.cout(\U0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~41 .extended_lut = "off";
defparam \U0|Add0~41 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux53~0 (
// Equation(s):
// \U0|Mux53~0_combout  = (\U0|Mux54~0_combout  & \U0|Add0~41_sumout )

	.dataa(!\U0|Mux54~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U0|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux53~0 .extended_lut = "off";
defparam \U0|Mux53~0 .lut_mask = 64'h0055005500550055;
defparam \U0|Mux53~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~45 (
// Equation(s):
// \U0|Add0~45_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~42  ))
// \U0|Add0~46  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~45_sumout ),
	.cout(\U0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~45 .extended_lut = "off";
defparam \U0|Add0~45 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~34 (
// Equation(s):
// \U0|Add1~34_cout  = CARRY(( VCC ) + ( \U0|Add1~31  ) + ( \U0|Add1~30  ))
// \U0|Add1~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~30 ),
	.sharein(\U0|Add1~31 ),
	.combout(),
	.sumout(),
	.cout(\U0|Add1~34_cout ),
	.shareout(\U0|Add1~35 ));
// synopsys translate_off
defparam \U0|Add1~34 .extended_lut = "off";
defparam \U0|Add1~34 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~34 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~38 (
// Equation(s):
// \U0|Add1~38_cout  = CARRY(( VCC ) + ( \U0|Add1~35  ) + ( \U0|Add1~34_cout  ))
// \U0|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~34_cout ),
	.sharein(\U0|Add1~35 ),
	.combout(),
	.sumout(),
	.cout(\U0|Add1~38_cout ),
	.shareout(\U0|Add1~39 ));
// synopsys translate_off
defparam \U0|Add1~38 .extended_lut = "off";
defparam \U0|Add1~38 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~38 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~42 (
// Equation(s):
// \U0|Add1~42_cout  = CARRY(( VCC ) + ( \U0|Add1~39  ) + ( \U0|Add1~38_cout  ))
// \U0|Add1~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~38_cout ),
	.sharein(\U0|Add1~39 ),
	.combout(),
	.sumout(),
	.cout(\U0|Add1~42_cout ),
	.shareout(\U0|Add1~43 ));
// synopsys translate_off
defparam \U0|Add1~42 .extended_lut = "off";
defparam \U0|Add1~42 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~42 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~45 (
// Equation(s):
// \U0|Add1~45_sumout  = SUM(( VCC ) + ( \U0|Add1~43  ) + ( \U0|Add1~42_cout  ))
// \U0|Add1~46  = CARRY(( VCC ) + ( \U0|Add1~43  ) + ( \U0|Add1~42_cout  ))
// \U0|Add1~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~42_cout ),
	.sharein(\U0|Add1~43 ),
	.combout(),
	.sumout(\U0|Add1~45_sumout ),
	.cout(\U0|Add1~46 ),
	.shareout(\U0|Add1~47 ));
// synopsys translate_off
defparam \U0|Add1~45 .extended_lut = "off";
defparam \U0|Add1~45 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~45 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux52~0 (
// Equation(s):
// \U0|Mux52~0_combout  = (\B0|data_out [3] & (\I0|memory~1_combout  & (\U0|ShiftLeft0~0_combout  & \I0|memory~2_combout )))

	.dataa(!\B0|data_out [3]),
	.datab(!\I0|memory~1_combout ),
	.datac(!\U0|ShiftLeft0~0_combout ),
	.datad(!\I0|memory~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux52~0 .extended_lut = "off";
defparam \U0|Mux52~0 .lut_mask = 64'h0001000100010001;
defparam \U0|Mux52~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux52~1 (
// Equation(s):
// \U0|Mux52~1_combout  = (!\B0|data_out [2] & (!\I0|memory~0_combout  & \U0|ShiftLeft0~4_combout ))

	.dataa(!\B0|data_out [2]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\U0|ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux52~1 .extended_lut = "off";
defparam \U0|Mux52~1 .lut_mask = 64'h0808080808080808;
defparam \U0|Mux52~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux52~2 (
// Equation(s):
// \U0|Mux52~2_combout  = ( \U0|Mux52~0_combout  & ( \U0|Mux52~1_combout  ) ) # ( !\U0|Mux52~0_combout  & ( \U0|Mux52~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~45_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & 
// \U0|Add0~45_sumout )) # (\U0|Add1~45_sumout ))) ) ) ) # ( \U0|Mux52~0_combout  & ( !\U0|Mux52~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~45_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & \U0|Add0~45_sumout )) # 
// (\U0|Add1~45_sumout ))) ) ) ) # ( !\U0|Mux52~0_combout  & ( !\U0|Mux52~1_combout  & ( (!\U0|Mux0~0_combout  & (\U0|Mux54~0_combout  & (\U0|Add0~45_sumout ))) # (\U0|Mux0~0_combout  & (((\U0|Mux54~0_combout  & \U0|Add0~45_sumout )) # (\U0|Add1~45_sumout 
// ))) ) ) )

	.dataa(!\U0|Mux0~0_combout ),
	.datab(!\U0|Mux54~0_combout ),
	.datac(!\U0|Add0~45_sumout ),
	.datad(!\U0|Add1~45_sumout ),
	.datae(!\U0|Mux52~0_combout ),
	.dataf(!\U0|Mux52~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux52~2 .extended_lut = "off";
defparam \U0|Mux52~2 .lut_mask = 64'h035703570357FFFF;
defparam \U0|Mux52~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~49 (
// Equation(s):
// \U0|Add1~49_sumout  = SUM(( VCC ) + ( \U0|Add1~47  ) + ( \U0|Add1~46  ))
// \U0|Add1~50  = CARRY(( VCC ) + ( \U0|Add1~47  ) + ( \U0|Add1~46  ))
// \U0|Add1~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~46 ),
	.sharein(\U0|Add1~47 ),
	.combout(),
	.sumout(\U0|Add1~49_sumout ),
	.cout(\U0|Add1~50 ),
	.shareout(\U0|Add1~51 ));
// synopsys translate_off
defparam \U0|Add1~49 .extended_lut = "off";
defparam \U0|Add1~49 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~49 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~49 (
// Equation(s):
// \U0|Add0~49_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~46  ))
// \U0|Add0~50  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~49_sumout ),
	.cout(\U0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~49 .extended_lut = "off";
defparam \U0|Add0~49 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux51~0 (
// Equation(s):
// \U0|Mux51~0_combout  = ( \U0|Add0~49_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Add1~49_sumout  & \U0|Mux59~0_combout )))) # (\U0|Mux47~2_combout  & (((\U0|Mux59~0_combout )) # (\U0|ShiftLeft0~6_combout ))) ) ) # ( !\U0|Add0~49_sumout  & ( 
// (!\U0|Mux47~2_combout  & (((\U0|Add1~49_sumout  & \U0|Mux59~0_combout )))) # (\U0|Mux47~2_combout  & (\U0|ShiftLeft0~6_combout  & ((!\U0|Mux59~0_combout )))) ) )

	.dataa(!\U0|ShiftLeft0~6_combout ),
	.datab(!\U0|Add1~49_sumout ),
	.datac(!\U0|Mux47~2_combout ),
	.datad(!\U0|Mux59~0_combout ),
	.datae(!\U0|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux51~0 .extended_lut = "off";
defparam \U0|Mux51~0 .lut_mask = 64'h0530053F0530053F;
defparam \U0|Mux51~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~53 (
// Equation(s):
// \U0|Add0~53_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~50  ))
// \U0|Add0~54  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~53_sumout ),
	.cout(\U0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~53 .extended_lut = "off";
defparam \U0|Add0~53 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~53 (
// Equation(s):
// \U0|Add1~53_sumout  = SUM(( VCC ) + ( \U0|Add1~51  ) + ( \U0|Add1~50  ))
// \U0|Add1~54  = CARRY(( VCC ) + ( \U0|Add1~51  ) + ( \U0|Add1~50  ))
// \U0|Add1~55  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~50 ),
	.sharein(\U0|Add1~51 ),
	.combout(),
	.sumout(\U0|Add1~53_sumout ),
	.cout(\U0|Add1~54 ),
	.shareout(\U0|Add1~55 ));
// synopsys translate_off
defparam \U0|Add1~53 .extended_lut = "off";
defparam \U0|Add1~53 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~53 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux50~0 (
// Equation(s):
// \U0|Mux50~0_combout  = ( \U0|Add1~53_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux59~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout  & (\U0|ShiftLeft0~8_combout )) # (\U0|Mux59~0_combout  & ((\U0|Add0~53_sumout ))))) ) ) # ( 
// !\U0|Add1~53_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout  & (\U0|ShiftLeft0~8_combout )) # (\U0|Mux59~0_combout  & ((\U0|Add0~53_sumout ))))) ) )

	.dataa(!\U0|ShiftLeft0~8_combout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux59~0_combout ),
	.datad(!\U0|Add0~53_sumout ),
	.datae(!\U0|Add1~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux50~0 .extended_lut = "off";
defparam \U0|Mux50~0 .lut_mask = 64'h10131C1F10131C1F;
defparam \U0|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~57 (
// Equation(s):
// \U0|Add0~57_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~54  ))
// \U0|Add0~58  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~57_sumout ),
	.cout(\U0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~57 .extended_lut = "off";
defparam \U0|Add0~57 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~57 (
// Equation(s):
// \U0|Add1~57_sumout  = SUM(( VCC ) + ( \U0|Add1~55  ) + ( \U0|Add1~54  ))
// \U0|Add1~58  = CARRY(( VCC ) + ( \U0|Add1~55  ) + ( \U0|Add1~54  ))
// \U0|Add1~59  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~54 ),
	.sharein(\U0|Add1~55 ),
	.combout(),
	.sumout(\U0|Add1~57_sumout ),
	.cout(\U0|Add1~58 ),
	.shareout(\U0|Add1~59 ));
// synopsys translate_off
defparam \U0|Add1~57 .extended_lut = "off";
defparam \U0|Add1~57 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~57 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux49~0 (
// Equation(s):
// \U0|Mux49~0_combout  = ( \U0|Add1~57_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux59~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout  & (\U0|ShiftLeft0~9_combout )) # (\U0|Mux59~0_combout  & ((\U0|Add0~57_sumout ))))) ) ) # ( 
// !\U0|Add1~57_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux59~0_combout  & (\U0|ShiftLeft0~9_combout )) # (\U0|Mux59~0_combout  & ((\U0|Add0~57_sumout ))))) ) )

	.dataa(!\U0|ShiftLeft0~9_combout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux59~0_combout ),
	.datad(!\U0|Add0~57_sumout ),
	.datae(!\U0|Add1~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux49~0 .extended_lut = "off";
defparam \U0|Mux49~0 .lut_mask = 64'h10131C1F10131C1F;
defparam \U0|Mux49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~61 (
// Equation(s):
// \U0|Add0~61_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~58  ))
// \U0|Add0~62  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~61_sumout ),
	.cout(\U0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~61 .extended_lut = "off";
defparam \U0|Add0~61 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux47~0 (
// Equation(s):
// \U0|Mux47~0_combout  = ( \I0|memory~2_combout  & ( (\I0|memory~0_combout  & !\I0|memory~1_combout ) ) ) # ( !\I0|memory~2_combout  & ( (!\I0|memory~0_combout  & \I0|memory~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I0|memory~0_combout ),
	.datad(!\I0|memory~1_combout ),
	.datae(gnd),
	.dataf(!\I0|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux47~0 .extended_lut = "off";
defparam \U0|Mux47~0 .lut_mask = 64'h00F000F00F000F00;
defparam \U0|Mux47~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~61 (
// Equation(s):
// \U0|Add1~61_sumout  = SUM(( VCC ) + ( \U0|Add1~59  ) + ( \U0|Add1~58  ))
// \U0|Add1~62  = CARRY(( VCC ) + ( \U0|Add1~59  ) + ( \U0|Add1~58  ))
// \U0|Add1~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~58 ),
	.sharein(\U0|Add1~59 ),
	.combout(),
	.sumout(\U0|Add1~61_sumout ),
	.cout(\U0|Add1~62 ),
	.shareout(\U0|Add1~63 ));
// synopsys translate_off
defparam \U0|Add1~61 .extended_lut = "off";
defparam \U0|Add1~61 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~61 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux48~0 (
// Equation(s):
// \U0|Mux48~0_combout  = ( \U0|Add1~61_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux47~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~4_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~61_sumout ))))) ) ) # ( 
// !\U0|Add1~61_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~4_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~61_sumout ))))) ) )

	.dataa(!\U0|ShiftLeft0~4_combout ),
	.datab(!\U0|Add0~61_sumout ),
	.datac(!\U0|Mux47~2_combout ),
	.datad(!\U0|Mux47~0_combout ),
	.datae(!\U0|Add1~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux48~0 .extended_lut = "off";
defparam \U0|Mux48~0 .lut_mask = 64'h050305F3050305F3;
defparam \U0|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~65 (
// Equation(s):
// \U0|Add0~65_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~62  ))
// \U0|Add0~66  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~65_sumout ),
	.cout(\U0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~65 .extended_lut = "off";
defparam \U0|Add0~65 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~65 (
// Equation(s):
// \U0|Add1~65_sumout  = SUM(( VCC ) + ( \U0|Add1~63  ) + ( \U0|Add1~62  ))
// \U0|Add1~66  = CARRY(( VCC ) + ( \U0|Add1~63  ) + ( \U0|Add1~62  ))
// \U0|Add1~67  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~62 ),
	.sharein(\U0|Add1~63 ),
	.combout(),
	.sumout(\U0|Add1~65_sumout ),
	.cout(\U0|Add1~66 ),
	.shareout(\U0|Add1~67 ));
// synopsys translate_off
defparam \U0|Add1~65 .extended_lut = "off";
defparam \U0|Add1~65 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~65 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux47~1 (
// Equation(s):
// \U0|Mux47~1_combout  = ( \U0|Add1~65_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux47~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~5_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~65_sumout ))))) ) ) # ( 
// !\U0|Add1~65_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~5_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~65_sumout ))))) ) )

	.dataa(!\U0|ShiftLeft0~5_combout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux47~0_combout ),
	.datad(!\U0|Add0~65_sumout ),
	.datae(!\U0|Add1~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux47~1 .extended_lut = "off";
defparam \U0|Mux47~1 .lut_mask = 64'h10131C1F10131C1F;
defparam \U0|Mux47~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~69 (
// Equation(s):
// \U0|Add0~69_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~66  ))
// \U0|Add0~70  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~69_sumout ),
	.cout(\U0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~69 .extended_lut = "off";
defparam \U0|Add0~69 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~69 (
// Equation(s):
// \U0|Add1~69_sumout  = SUM(( VCC ) + ( \U0|Add1~67  ) + ( \U0|Add1~66  ))
// \U0|Add1~70  = CARRY(( VCC ) + ( \U0|Add1~67  ) + ( \U0|Add1~66  ))
// \U0|Add1~71  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~66 ),
	.sharein(\U0|Add1~67 ),
	.combout(),
	.sumout(\U0|Add1~69_sumout ),
	.cout(\U0|Add1~70 ),
	.shareout(\U0|Add1~71 ));
// synopsys translate_off
defparam \U0|Add1~69 .extended_lut = "off";
defparam \U0|Add1~69 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~69 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux46~0 (
// Equation(s):
// \U0|Mux46~0_combout  = ( \U0|Add1~69_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux47~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~7_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~69_sumout ))))) ) ) # ( 
// !\U0|Add1~69_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|ShiftLeft0~7_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~69_sumout ))))) ) )

	.dataa(!\U0|ShiftLeft0~7_combout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux47~0_combout ),
	.datad(!\U0|Add0~69_sumout ),
	.datae(!\U0|Add1~69_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux46~0 .extended_lut = "off";
defparam \U0|Mux46~0 .lut_mask = 64'h10131C1F10131C1F;
defparam \U0|Mux46~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~73 (
// Equation(s):
// \U0|Add0~73_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~70  ))
// \U0|Add0~74  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~73_sumout ),
	.cout(\U0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~73 .extended_lut = "off";
defparam \U0|Add0~73 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~73 (
// Equation(s):
// \U0|Add1~73_sumout  = SUM(( VCC ) + ( \U0|Add1~71  ) + ( \U0|Add1~70  ))
// \U0|Add1~74  = CARRY(( VCC ) + ( \U0|Add1~71  ) + ( \U0|Add1~70  ))
// \U0|Add1~75  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~70 ),
	.sharein(\U0|Add1~71 ),
	.combout(),
	.sumout(\U0|Add1~73_sumout ),
	.cout(\U0|Add1~74 ),
	.shareout(\U0|Add1~75 ));
// synopsys translate_off
defparam \U0|Add1~73 .extended_lut = "off";
defparam \U0|Add1~73 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~73 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux45~1 (
// Equation(s):
// \U0|Mux45~1_combout  = ( \U0|Add1~73_sumout  & ( (!\U0|Mux47~2_combout  & (((\U0|Mux47~0_combout )))) # (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|Mux45~0_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~73_sumout ))))) ) ) # ( 
// !\U0|Add1~73_sumout  & ( (\U0|Mux47~2_combout  & ((!\U0|Mux47~0_combout  & (\U0|Mux45~0_combout )) # (\U0|Mux47~0_combout  & ((\U0|Add0~73_sumout ))))) ) )

	.dataa(!\U0|Mux45~0_combout ),
	.datab(!\U0|Mux47~2_combout ),
	.datac(!\U0|Mux47~0_combout ),
	.datad(!\U0|Add0~73_sumout ),
	.datae(!\U0|Add1~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux45~1 .extended_lut = "off";
defparam \U0|Mux45~1 .lut_mask = 64'h10131C1F10131C1F;
defparam \U0|Mux45~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~77 (
// Equation(s):
// \U0|Add1~77_sumout  = SUM(( VCC ) + ( \U0|Add1~75  ) + ( \U0|Add1~74  ))
// \U0|Add1~78  = CARRY(( VCC ) + ( \U0|Add1~75  ) + ( \U0|Add1~74  ))
// \U0|Add1~79  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~74 ),
	.sharein(\U0|Add1~75 ),
	.combout(),
	.sumout(\U0|Add1~77_sumout ),
	.cout(\U0|Add1~78 ),
	.shareout(\U0|Add1~79 ));
// synopsys translate_off
defparam \U0|Add1~77 .extended_lut = "off";
defparam \U0|Add1~77 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~77 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~77 (
// Equation(s):
// \U0|Add0~77_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~74  ))
// \U0|Add0~78  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~77_sumout ),
	.cout(\U0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~77 .extended_lut = "off";
defparam \U0|Add0~77 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux44~0 (
// Equation(s):
// \U0|Mux44~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~77_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~77_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Add1~77_sumout ),
	.datac(!\U0|Mux63~7_combout ),
	.datad(!\U0|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux44~0 .extended_lut = "off";
defparam \U0|Mux44~0 .lut_mask = 64'h010B010B010B010B;
defparam \U0|Mux44~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~81 (
// Equation(s):
// \U0|Add1~81_sumout  = SUM(( VCC ) + ( \U0|Add1~79  ) + ( \U0|Add1~78  ))
// \U0|Add1~82  = CARRY(( VCC ) + ( \U0|Add1~79  ) + ( \U0|Add1~78  ))
// \U0|Add1~83  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~78 ),
	.sharein(\U0|Add1~79 ),
	.combout(),
	.sumout(\U0|Add1~81_sumout ),
	.cout(\U0|Add1~82 ),
	.shareout(\U0|Add1~83 ));
// synopsys translate_off
defparam \U0|Add1~81 .extended_lut = "off";
defparam \U0|Add1~81 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~81 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~81 (
// Equation(s):
// \U0|Add0~81_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~78  ))
// \U0|Add0~82  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~81_sumout ),
	.cout(\U0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~81 .extended_lut = "off";
defparam \U0|Add0~81 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux43~0 (
// Equation(s):
// \U0|Mux43~0_combout  = (!\I0|memory~2_combout  & (\U0|Mux63~7_combout  & \U0|Add0~81_sumout ))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux43~0 .extended_lut = "off";
defparam \U0|Mux43~0 .lut_mask = 64'h0202020202020202;
defparam \U0|Mux43~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux43~1 (
// Equation(s):
// \U0|Mux43~1_combout  = ((\U0|Mux0~0_combout  & \U0|Add1~81_sumout )) # (\U0|Mux43~0_combout )

	.dataa(!\U0|Mux0~0_combout ),
	.datab(!\U0|Add1~81_sumout ),
	.datac(!\U0|Mux43~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux43~1 .extended_lut = "off";
defparam \U0|Mux43~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \U0|Mux43~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~85 (
// Equation(s):
// \U0|Add1~85_sumout  = SUM(( VCC ) + ( \U0|Add1~83  ) + ( \U0|Add1~82  ))
// \U0|Add1~86  = CARRY(( VCC ) + ( \U0|Add1~83  ) + ( \U0|Add1~82  ))
// \U0|Add1~87  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~82 ),
	.sharein(\U0|Add1~83 ),
	.combout(),
	.sumout(\U0|Add1~85_sumout ),
	.cout(\U0|Add1~86 ),
	.shareout(\U0|Add1~87 ));
// synopsys translate_off
defparam \U0|Add1~85 .extended_lut = "off";
defparam \U0|Add1~85 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~85 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~85 (
// Equation(s):
// \U0|Add0~85_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~82  ))
// \U0|Add0~86  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~85_sumout ),
	.cout(\U0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~85 .extended_lut = "off";
defparam \U0|Add0~85 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux42~0 (
// Equation(s):
// \U0|Mux42~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~85_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~85_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~85_sumout ),
	.datad(!\U0|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux42~0 .extended_lut = "off";
defparam \U0|Mux42~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux42~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~89 (
// Equation(s):
// \U0|Add1~89_sumout  = SUM(( VCC ) + ( \U0|Add1~87  ) + ( \U0|Add1~86  ))
// \U0|Add1~90  = CARRY(( VCC ) + ( \U0|Add1~87  ) + ( \U0|Add1~86  ))
// \U0|Add1~91  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~86 ),
	.sharein(\U0|Add1~87 ),
	.combout(),
	.sumout(\U0|Add1~89_sumout ),
	.cout(\U0|Add1~90 ),
	.shareout(\U0|Add1~91 ));
// synopsys translate_off
defparam \U0|Add1~89 .extended_lut = "off";
defparam \U0|Add1~89 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~89 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~89 (
// Equation(s):
// \U0|Add0~89_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~86  ))
// \U0|Add0~90  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~89_sumout ),
	.cout(\U0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~89 .extended_lut = "off";
defparam \U0|Add0~89 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux41~0 (
// Equation(s):
// \U0|Mux41~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~89_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~89_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~89_sumout ),
	.datad(!\U0|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux41~0 .extended_lut = "off";
defparam \U0|Mux41~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux41~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~93 (
// Equation(s):
// \U0|Add1~93_sumout  = SUM(( VCC ) + ( \U0|Add1~91  ) + ( \U0|Add1~90  ))
// \U0|Add1~94  = CARRY(( VCC ) + ( \U0|Add1~91  ) + ( \U0|Add1~90  ))
// \U0|Add1~95  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~90 ),
	.sharein(\U0|Add1~91 ),
	.combout(),
	.sumout(\U0|Add1~93_sumout ),
	.cout(\U0|Add1~94 ),
	.shareout(\U0|Add1~95 ));
// synopsys translate_off
defparam \U0|Add1~93 .extended_lut = "off";
defparam \U0|Add1~93 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~93 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~93 (
// Equation(s):
// \U0|Add0~93_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~90  ))
// \U0|Add0~94  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~93_sumout ),
	.cout(\U0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~93 .extended_lut = "off";
defparam \U0|Add0~93 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux40~0 (
// Equation(s):
// \U0|Mux40~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~93_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~93_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~93_sumout ),
	.datad(!\U0|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux40~0 .extended_lut = "off";
defparam \U0|Mux40~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux40~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~97 (
// Equation(s):
// \U0|Add1~97_sumout  = SUM(( VCC ) + ( \U0|Add1~95  ) + ( \U0|Add1~94  ))
// \U0|Add1~98  = CARRY(( VCC ) + ( \U0|Add1~95  ) + ( \U0|Add1~94  ))
// \U0|Add1~99  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~94 ),
	.sharein(\U0|Add1~95 ),
	.combout(),
	.sumout(\U0|Add1~97_sumout ),
	.cout(\U0|Add1~98 ),
	.shareout(\U0|Add1~99 ));
// synopsys translate_off
defparam \U0|Add1~97 .extended_lut = "off";
defparam \U0|Add1~97 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~97 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~97 (
// Equation(s):
// \U0|Add0~97_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~94  ))
// \U0|Add0~98  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~97_sumout ),
	.cout(\U0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~97 .extended_lut = "off";
defparam \U0|Add0~97 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux39~0 (
// Equation(s):
// \U0|Mux39~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~97_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~97_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~97_sumout ),
	.datad(!\U0|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux39~0 .extended_lut = "off";
defparam \U0|Mux39~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux39~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~101 (
// Equation(s):
// \U0|Add1~101_sumout  = SUM(( VCC ) + ( \U0|Add1~99  ) + ( \U0|Add1~98  ))
// \U0|Add1~102  = CARRY(( VCC ) + ( \U0|Add1~99  ) + ( \U0|Add1~98  ))
// \U0|Add1~103  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~98 ),
	.sharein(\U0|Add1~99 ),
	.combout(),
	.sumout(\U0|Add1~101_sumout ),
	.cout(\U0|Add1~102 ),
	.shareout(\U0|Add1~103 ));
// synopsys translate_off
defparam \U0|Add1~101 .extended_lut = "off";
defparam \U0|Add1~101 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~101 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~101 (
// Equation(s):
// \U0|Add0~101_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~98  ))
// \U0|Add0~102  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~101_sumout ),
	.cout(\U0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~101 .extended_lut = "off";
defparam \U0|Add0~101 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux38~0 (
// Equation(s):
// \U0|Mux38~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~101_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~101_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~101_sumout ),
	.datad(!\U0|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux38~0 .extended_lut = "off";
defparam \U0|Mux38~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux38~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~105 (
// Equation(s):
// \U0|Add1~105_sumout  = SUM(( VCC ) + ( \U0|Add1~103  ) + ( \U0|Add1~102  ))
// \U0|Add1~106  = CARRY(( VCC ) + ( \U0|Add1~103  ) + ( \U0|Add1~102  ))
// \U0|Add1~107  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~102 ),
	.sharein(\U0|Add1~103 ),
	.combout(),
	.sumout(\U0|Add1~105_sumout ),
	.cout(\U0|Add1~106 ),
	.shareout(\U0|Add1~107 ));
// synopsys translate_off
defparam \U0|Add1~105 .extended_lut = "off";
defparam \U0|Add1~105 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~105 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~105 (
// Equation(s):
// \U0|Add0~105_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~102  ))
// \U0|Add0~106  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~105_sumout ),
	.cout(\U0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~105 .extended_lut = "off";
defparam \U0|Add0~105 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux37~0 (
// Equation(s):
// \U0|Mux37~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~105_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~105_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~105_sumout ),
	.datad(!\U0|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux37~0 .extended_lut = "off";
defparam \U0|Mux37~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~109 (
// Equation(s):
// \U0|Add1~109_sumout  = SUM(( VCC ) + ( \U0|Add1~107  ) + ( \U0|Add1~106  ))
// \U0|Add1~110  = CARRY(( VCC ) + ( \U0|Add1~107  ) + ( \U0|Add1~106  ))
// \U0|Add1~111  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~106 ),
	.sharein(\U0|Add1~107 ),
	.combout(),
	.sumout(\U0|Add1~109_sumout ),
	.cout(\U0|Add1~110 ),
	.shareout(\U0|Add1~111 ));
// synopsys translate_off
defparam \U0|Add1~109 .extended_lut = "off";
defparam \U0|Add1~109 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~109 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~109 (
// Equation(s):
// \U0|Add0~109_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~106  ))
// \U0|Add0~110  = CARRY(( GND ) + ( GND ) + ( \U0|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~109_sumout ),
	.cout(\U0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~109 .extended_lut = "off";
defparam \U0|Add0~109 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux36~0 (
// Equation(s):
// \U0|Mux36~0_combout  = (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~109_sumout ))) # (\I0|memory~2_combout  & (\U0|Add1~109_sumout ))))

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~109_sumout ),
	.datad(!\U0|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux36~0 .extended_lut = "off";
defparam \U0|Mux36~0 .lut_mask = 64'h0123012301230123;
defparam \U0|Mux36~0 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[28] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[28] .is_wysiwyg = "true";
defparam \D0|value_A[28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][28] .is_wysiwyg = "true";
defparam \A0|Reg[0][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[4][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][28] .is_wysiwyg = "true";
defparam \A0|Reg[4][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[8][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][28] .is_wysiwyg = "true";
defparam \A0|Reg[8][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[12][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][28] .is_wysiwyg = "true";
defparam \A0|Reg[12][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux3~0 (
// Equation(s):
// \A0|Mux3~0_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[12][28]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[8][28]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[4][28]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[0][28]~q  ) ) )

	.dataa(!\A0|Reg[0][28]~q ),
	.datab(!\A0|Reg[4][28]~q ),
	.datac(!\A0|Reg[8][28]~q ),
	.datad(!\A0|Reg[12][28]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux3~0 .extended_lut = "off";
defparam \A0|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[1][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][28] .is_wysiwyg = "true";
defparam \A0|Reg[1][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][28] .is_wysiwyg = "true";
defparam \A0|Reg[5][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][28] .is_wysiwyg = "true";
defparam \A0|Reg[9][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][28] .is_wysiwyg = "true";
defparam \A0|Reg[13][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux3~1 (
// Equation(s):
// \A0|Mux3~1_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[13][28]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[9][28]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[5][28]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[1][28]~q  ) ) )

	.dataa(!\A0|Reg[1][28]~q ),
	.datab(!\A0|Reg[5][28]~q ),
	.datac(!\A0|Reg[9][28]~q ),
	.datad(!\A0|Reg[13][28]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux3~1 .extended_lut = "off";
defparam \A0|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[2][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][28] .is_wysiwyg = "true";
defparam \A0|Reg[2][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][28] .is_wysiwyg = "true";
defparam \A0|Reg[6][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][28] .is_wysiwyg = "true";
defparam \A0|Reg[10][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][28] .is_wysiwyg = "true";
defparam \A0|Reg[14][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux3~2 (
// Equation(s):
// \A0|Mux3~2_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[14][28]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[10][28]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[6][28]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[2][28]~q  ) ) )

	.dataa(!\A0|Reg[2][28]~q ),
	.datab(!\A0|Reg[6][28]~q ),
	.datac(!\A0|Reg[10][28]~q ),
	.datad(!\A0|Reg[14][28]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux3~2 .extended_lut = "off";
defparam \A0|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[3][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][28] .is_wysiwyg = "true";
defparam \A0|Reg[3][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][28] .is_wysiwyg = "true";
defparam \A0|Reg[7][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][28] .is_wysiwyg = "true";
defparam \A0|Reg[11][28] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][28] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][28] .is_wysiwyg = "true";
defparam \A0|Reg[15][28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux3~3 (
// Equation(s):
// \A0|Mux3~3_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[15][28]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[11][28]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[7][28]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[3][28]~q  ) ) )

	.dataa(!\A0|Reg[3][28]~q ),
	.datab(!\A0|Reg[7][28]~q ),
	.datac(!\A0|Reg[11][28]~q ),
	.datad(!\A0|Reg[15][28]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux3~3 .extended_lut = "off";
defparam \A0|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux3~4 (
// Equation(s):
// \A0|Mux3~4_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux3~3_combout  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux3~2_combout  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux3~1_combout  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux3~0_combout  ) ) )

	.dataa(!\A0|Mux3~0_combout ),
	.datab(!\A0|Mux3~1_combout ),
	.datac(!\A0|Mux3~2_combout ),
	.datad(!\A0|Mux3~3_combout ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux3~4 .extended_lut = "off";
defparam \A0|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[28] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[28] .is_wysiwyg = "true";
defparam \A0|data_out[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~113 (
// Equation(s):
// \U0|Add0~113_sumout  = SUM(( \B0|data_out [28] ) + ( \A0|data_out [28] ) + ( \U0|Add0~110  ))
// \U0|Add0~114  = CARRY(( \B0|data_out [28] ) + ( \A0|data_out [28] ) + ( \U0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [28]),
	.datae(gnd),
	.dataf(!\A0|data_out [28]),
	.datag(gnd),
	.cin(\U0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~113_sumout ),
	.cout(\U0|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~113 .extended_lut = "off";
defparam \U0|Add0~113 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~113 (
// Equation(s):
// \U0|Add1~113_sumout  = SUM(( !\A0|data_out [28] $ (\B0|data_out [28]) ) + ( \U0|Add1~111  ) + ( \U0|Add1~110  ))
// \U0|Add1~114  = CARRY(( !\A0|data_out [28] $ (\B0|data_out [28]) ) + ( \U0|Add1~111  ) + ( \U0|Add1~110  ))
// \U0|Add1~115  = SHARE((\A0|data_out [28] & !\B0|data_out [28]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [28]),
	.datad(!\B0|data_out [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~110 ),
	.sharein(\U0|Add1~111 ),
	.combout(),
	.sumout(\U0|Add1~113_sumout ),
	.cout(\U0|Add1~114 ),
	.shareout(\U0|Add1~115 ));
// synopsys translate_off
defparam \U0|Add1~113 .extended_lut = "off";
defparam \U0|Add1~113 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~113 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux63~8 (
// Equation(s):
// \U0|Mux63~8_combout  = (!\I0|memory~0_combout  & \I0|memory~1_combout )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux63~8 .extended_lut = "off";
defparam \U0|Mux63~8 .lut_mask = 64'h2222222222222222;
defparam \U0|Mux63~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux35~0 (
// Equation(s):
// \U0|Mux35~0_combout  = ( \A0|data_out [28] & ( (!\U0|Mux63~0_combout  & (((!\U0|Mux63~8_combout ) # (\U0|ShiftLeft0~1_combout )))) # (\U0|Mux63~0_combout  & (\B0|data_out [28] & ((!\U0|Mux63~8_combout )))) ) ) # ( !\A0|data_out [28] & ( (\B0|data_out [28] 
// & (!\U0|Mux63~0_combout  & !\U0|Mux63~8_combout )) ) )

	.dataa(!\B0|data_out [28]),
	.datab(!\U0|Mux63~0_combout ),
	.datac(!\U0|ShiftLeft0~1_combout ),
	.datad(!\U0|Mux63~8_combout ),
	.datae(!\A0|data_out [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux35~0 .extended_lut = "off";
defparam \U0|Mux35~0 .lut_mask = 64'h4400DD0C4400DD0C;
defparam \U0|Mux35~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux35~1 (
// Equation(s):
// \U0|Mux35~1_combout  = ( \U0|Mux35~0_combout  & ( (!\U0|Mux63~6_combout  & ((!\U0|Mux63~7_combout ) # ((\U0|Add0~113_sumout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout  & ((\U0|Add1~113_sumout )))) ) ) # ( !\U0|Mux35~0_combout  & ( 
// (\U0|Mux63~7_combout  & ((!\U0|Mux63~6_combout  & (\U0|Add0~113_sumout )) # (\U0|Mux63~6_combout  & ((\U0|Add1~113_sumout ))))) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~113_sumout ),
	.datad(!\U0|Add1~113_sumout ),
	.datae(!\U0|Mux35~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux35~1 .extended_lut = "off";
defparam \U0|Mux35~1 .lut_mask = 64'h02138A9B02138A9B;
defparam \U0|Mux35~1 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[29] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[29] .is_wysiwyg = "true";
defparam \D0|value_A[29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][29] .is_wysiwyg = "true";
defparam \A0|Reg[0][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[1][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][29] .is_wysiwyg = "true";
defparam \A0|Reg[1][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[2][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][29] .is_wysiwyg = "true";
defparam \A0|Reg[2][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[3][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][29] .is_wysiwyg = "true";
defparam \A0|Reg[3][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux2~0 (
// Equation(s):
// \A0|Mux2~0_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[3][29]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[2][29]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[1][29]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[0][29]~q  ) ) )

	.dataa(!\A0|Reg[0][29]~q ),
	.datab(!\A0|Reg[1][29]~q ),
	.datac(!\A0|Reg[2][29]~q ),
	.datad(!\A0|Reg[3][29]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux2~0 .extended_lut = "off";
defparam \A0|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[4][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][29] .is_wysiwyg = "true";
defparam \A0|Reg[4][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][29] .is_wysiwyg = "true";
defparam \A0|Reg[5][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][29] .is_wysiwyg = "true";
defparam \A0|Reg[6][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][29] .is_wysiwyg = "true";
defparam \A0|Reg[7][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux2~1 (
// Equation(s):
// \A0|Mux2~1_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[7][29]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[6][29]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[5][29]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[4][29]~q  ) ) )

	.dataa(!\A0|Reg[4][29]~q ),
	.datab(!\A0|Reg[5][29]~q ),
	.datac(!\A0|Reg[6][29]~q ),
	.datad(!\A0|Reg[7][29]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux2~1 .extended_lut = "off";
defparam \A0|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[8][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][29] .is_wysiwyg = "true";
defparam \A0|Reg[8][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][29] .is_wysiwyg = "true";
defparam \A0|Reg[9][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][29] .is_wysiwyg = "true";
defparam \A0|Reg[10][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][29] .is_wysiwyg = "true";
defparam \A0|Reg[11][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux2~2 (
// Equation(s):
// \A0|Mux2~2_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[11][29]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[10][29]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[9][29]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[8][29]~q  ) ) )

	.dataa(!\A0|Reg[8][29]~q ),
	.datab(!\A0|Reg[9][29]~q ),
	.datac(!\A0|Reg[10][29]~q ),
	.datad(!\A0|Reg[11][29]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux2~2 .extended_lut = "off";
defparam \A0|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[12][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][29] .is_wysiwyg = "true";
defparam \A0|Reg[12][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][29] .is_wysiwyg = "true";
defparam \A0|Reg[13][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][29] .is_wysiwyg = "true";
defparam \A0|Reg[14][29] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][29] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][29] .is_wysiwyg = "true";
defparam \A0|Reg[15][29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux2~3 (
// Equation(s):
// \A0|Mux2~3_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[15][29]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[14][29]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[13][29]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[12][29]~q  ) ) )

	.dataa(!\A0|Reg[12][29]~q ),
	.datab(!\A0|Reg[13][29]~q ),
	.datac(!\A0|Reg[14][29]~q ),
	.datad(!\A0|Reg[15][29]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux2~3 .extended_lut = "off";
defparam \A0|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux2~4 (
// Equation(s):
// \A0|Mux2~4_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux2~3_combout  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux2~2_combout  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux2~1_combout  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux2~0_combout  ) ) )

	.dataa(!\A0|Mux2~0_combout ),
	.datab(!\A0|Mux2~1_combout ),
	.datac(!\A0|Mux2~2_combout ),
	.datad(!\A0|Mux2~3_combout ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux2~4 .extended_lut = "off";
defparam \A0|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[29] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[29] .is_wysiwyg = "true";
defparam \A0|data_out[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~117 (
// Equation(s):
// \U0|Add0~117_sumout  = SUM(( \B0|data_out [29] ) + ( \A0|data_out [29] ) + ( \U0|Add0~114  ))
// \U0|Add0~118  = CARRY(( \B0|data_out [29] ) + ( \A0|data_out [29] ) + ( \U0|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [29]),
	.datae(gnd),
	.dataf(!\A0|data_out [29]),
	.datag(gnd),
	.cin(\U0|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~117_sumout ),
	.cout(\U0|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~117 .extended_lut = "off";
defparam \U0|Add0~117 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~117 (
// Equation(s):
// \U0|Add1~117_sumout  = SUM(( !\A0|data_out [29] $ (\B0|data_out [29]) ) + ( \U0|Add1~115  ) + ( \U0|Add1~114  ))
// \U0|Add1~118  = CARRY(( !\A0|data_out [29] $ (\B0|data_out [29]) ) + ( \U0|Add1~115  ) + ( \U0|Add1~114  ))
// \U0|Add1~119  = SHARE((\A0|data_out [29] & !\B0|data_out [29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [29]),
	.datad(!\B0|data_out [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~114 ),
	.sharein(\U0|Add1~115 ),
	.combout(),
	.sumout(\U0|Add1~117_sumout ),
	.cout(\U0|Add1~118 ),
	.shareout(\U0|Add1~119 ));
// synopsys translate_off
defparam \U0|Add1~117 .extended_lut = "off";
defparam \U0|Add1~117 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~117 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~10 (
// Equation(s):
// \U0|ShiftLeft0~10_combout  = (!\B0|data_out [1] & ((!\B0|data_out [0] & ((\A0|data_out [29]))) # (\B0|data_out [0] & (\A0|data_out [28]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\A0|data_out [28]),
	.datad(!\A0|data_out [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~10 .extended_lut = "off";
defparam \U0|ShiftLeft0~10 .lut_mask = 64'h048C048C048C048C;
defparam \U0|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux34~0 (
// Equation(s):
// \U0|Mux34~0_combout  = ( \U0|ShiftLeft0~10_combout  & ( (!\B0|data_out [29] & (!\U0|Mux63~0_combout  & ((\A0|data_out [29]) # (\U0|Mux63~8_combout )))) # (\B0|data_out [29] & ((!\U0|Mux63~0_combout ) # ((!\U0|Mux63~8_combout  & \A0|data_out [29])))) ) ) # 
// ( !\U0|ShiftLeft0~10_combout  & ( (!\U0|Mux63~8_combout  & ((!\B0|data_out [29] & (!\U0|Mux63~0_combout  & \A0|data_out [29])) # (\B0|data_out [29] & ((!\U0|Mux63~0_combout ) # (\A0|data_out [29]))))) ) )

	.dataa(!\B0|data_out [29]),
	.datab(!\U0|Mux63~0_combout ),
	.datac(!\U0|Mux63~8_combout ),
	.datad(!\A0|data_out [29]),
	.datae(!\U0|ShiftLeft0~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux34~0 .extended_lut = "off";
defparam \U0|Mux34~0 .lut_mask = 64'h40D04CDC40D04CDC;
defparam \U0|Mux34~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux34~1 (
// Equation(s):
// \U0|Mux34~1_combout  = ( \U0|Mux34~0_combout  & ( (!\U0|Mux63~6_combout  & ((!\U0|Mux63~7_combout ) # ((\U0|Add0~117_sumout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout  & ((\U0|Add1~117_sumout )))) ) ) # ( !\U0|Mux34~0_combout  & ( 
// (\U0|Mux63~7_combout  & ((!\U0|Mux63~6_combout  & (\U0|Add0~117_sumout )) # (\U0|Mux63~6_combout  & ((\U0|Add1~117_sumout ))))) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~117_sumout ),
	.datad(!\U0|Add1~117_sumout ),
	.datae(!\U0|Mux34~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux34~1 .extended_lut = "off";
defparam \U0|Mux34~1 .lut_mask = 64'h02138A9B02138A9B;
defparam \U0|Mux34~1 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[30] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[30] .is_wysiwyg = "true";
defparam \D0|value_A[30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][30] .is_wysiwyg = "true";
defparam \A0|Reg[0][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[4][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][30] .is_wysiwyg = "true";
defparam \A0|Reg[4][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[8][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][30] .is_wysiwyg = "true";
defparam \A0|Reg[8][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[12][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][30] .is_wysiwyg = "true";
defparam \A0|Reg[12][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux1~0 (
// Equation(s):
// \A0|Mux1~0_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[12][30]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[8][30]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[4][30]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[0][30]~q  ) ) )

	.dataa(!\A0|Reg[0][30]~q ),
	.datab(!\A0|Reg[4][30]~q ),
	.datac(!\A0|Reg[8][30]~q ),
	.datad(!\A0|Reg[12][30]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux1~0 .extended_lut = "off";
defparam \A0|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[1][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][30] .is_wysiwyg = "true";
defparam \A0|Reg[1][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][30] .is_wysiwyg = "true";
defparam \A0|Reg[5][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][30] .is_wysiwyg = "true";
defparam \A0|Reg[9][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][30] .is_wysiwyg = "true";
defparam \A0|Reg[13][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux1~1 (
// Equation(s):
// \A0|Mux1~1_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[13][30]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[9][30]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[5][30]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[1][30]~q  ) ) )

	.dataa(!\A0|Reg[1][30]~q ),
	.datab(!\A0|Reg[5][30]~q ),
	.datac(!\A0|Reg[9][30]~q ),
	.datad(!\A0|Reg[13][30]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux1~1 .extended_lut = "off";
defparam \A0|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[2][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][30] .is_wysiwyg = "true";
defparam \A0|Reg[2][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][30] .is_wysiwyg = "true";
defparam \A0|Reg[6][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][30] .is_wysiwyg = "true";
defparam \A0|Reg[10][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][30] .is_wysiwyg = "true";
defparam \A0|Reg[14][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux1~2 (
// Equation(s):
// \A0|Mux1~2_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[14][30]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[10][30]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[6][30]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[2][30]~q  ) ) )

	.dataa(!\A0|Reg[2][30]~q ),
	.datab(!\A0|Reg[6][30]~q ),
	.datac(!\A0|Reg[10][30]~q ),
	.datad(!\A0|Reg[14][30]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux1~2 .extended_lut = "off";
defparam \A0|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[3][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][30] .is_wysiwyg = "true";
defparam \A0|Reg[3][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][30] .is_wysiwyg = "true";
defparam \A0|Reg[7][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][30] .is_wysiwyg = "true";
defparam \A0|Reg[11][30] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][30] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][30] .is_wysiwyg = "true";
defparam \A0|Reg[15][30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux1~3 (
// Equation(s):
// \A0|Mux1~3_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[15][30]~q  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Reg[11][30]~q  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[7][30]~q  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Reg[3][30]~q  ) ) )

	.dataa(!\A0|Reg[3][30]~q ),
	.datab(!\A0|Reg[7][30]~q ),
	.datac(!\A0|Reg[11][30]~q ),
	.datad(!\A0|Reg[15][30]~q ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux1~3 .extended_lut = "off";
defparam \A0|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux1~4 (
// Equation(s):
// \A0|Mux1~4_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux1~3_combout  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Mux1~2_combout  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux1~1_combout  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Mux1~0_combout  ) ) )

	.dataa(!\A0|Mux1~0_combout ),
	.datab(!\A0|Mux1~1_combout ),
	.datac(!\A0|Mux1~2_combout ),
	.datad(!\A0|Mux1~3_combout ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux1~4 .extended_lut = "off";
defparam \A0|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[30] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[30] .is_wysiwyg = "true";
defparam \A0|data_out[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~121 (
// Equation(s):
// \U0|Add0~121_sumout  = SUM(( \B0|data_out [30] ) + ( \A0|data_out [30] ) + ( \U0|Add0~118  ))
// \U0|Add0~122  = CARRY(( \B0|data_out [30] ) + ( \A0|data_out [30] ) + ( \U0|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [30]),
	.datae(gnd),
	.dataf(!\A0|data_out [30]),
	.datag(gnd),
	.cin(\U0|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~121_sumout ),
	.cout(\U0|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~121 .extended_lut = "off";
defparam \U0|Add0~121 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~121 (
// Equation(s):
// \U0|Add1~121_sumout  = SUM(( !\A0|data_out [30] $ (\B0|data_out [30]) ) + ( \U0|Add1~119  ) + ( \U0|Add1~118  ))
// \U0|Add1~122  = CARRY(( !\A0|data_out [30] $ (\B0|data_out [30]) ) + ( \U0|Add1~119  ) + ( \U0|Add1~118  ))
// \U0|Add1~123  = SHARE((\A0|data_out [30] & !\B0|data_out [30]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [30]),
	.datad(!\B0|data_out [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~118 ),
	.sharein(\U0|Add1~119 ),
	.combout(),
	.sumout(\U0|Add1~121_sumout ),
	.cout(\U0|Add1~122 ),
	.shareout(\U0|Add1~123 ));
// synopsys translate_off
defparam \U0|Add1~121 .extended_lut = "off";
defparam \U0|Add1~121 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~121 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~11 (
// Equation(s):
// \U0|ShiftLeft0~11_combout  = ( \A0|data_out [30] & ( (!\B0|data_out [0] & ((!\B0|data_out [1]) # ((\A0|data_out [28])))) # (\B0|data_out [0] & (!\B0|data_out [1] & ((\A0|data_out [29])))) ) ) # ( !\A0|data_out [30] & ( (!\B0|data_out [0] & (\B0|data_out 
// [1] & (\A0|data_out [28]))) # (\B0|data_out [0] & (!\B0|data_out [1] & ((\A0|data_out [29])))) ) )

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\A0|data_out [28]),
	.datad(!\A0|data_out [29]),
	.datae(!\A0|data_out [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~11 .extended_lut = "off";
defparam \U0|ShiftLeft0~11 .lut_mask = 64'h02468ACE02468ACE;
defparam \U0|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux33~0 (
// Equation(s):
// \U0|Mux33~0_combout  = ( \A0|data_out [30] & ( \U0|ShiftLeft0~11_combout  & ( ((!\I0|memory~1_combout  & (\B0|data_out [30])) # (\I0|memory~1_combout  & ((!\U0|Mux63~0_combout )))) # (\I0|memory~0_combout ) ) ) ) # ( !\A0|data_out [30] & ( 
// \U0|ShiftLeft0~11_combout  & ( (!\I0|memory~0_combout  & (((\I0|memory~1_combout  & !\U0|Mux63~0_combout )))) # (\I0|memory~0_combout  & (\B0|data_out [30])) ) ) ) # ( \A0|data_out [30] & ( !\U0|ShiftLeft0~11_combout  & ( ((\B0|data_out [30] & 
// !\I0|memory~1_combout )) # (\I0|memory~0_combout ) ) ) ) # ( !\A0|data_out [30] & ( !\U0|ShiftLeft0~11_combout  & ( (\I0|memory~0_combout  & \B0|data_out [30]) ) ) )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\B0|data_out [30]),
	.datac(!\I0|memory~1_combout ),
	.datad(!\U0|Mux63~0_combout ),
	.datae(!\A0|data_out [30]),
	.dataf(!\U0|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux33~0 .extended_lut = "off";
defparam \U0|Mux33~0 .lut_mask = 64'h111175751B117F75;
defparam \U0|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux33~1 (
// Equation(s):
// \U0|Mux33~1_combout  = ( \U0|Mux33~0_combout  & ( (!\U0|Mux63~6_combout  & ((!\U0|Mux63~7_combout ) # ((\U0|Add0~121_sumout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout  & ((\U0|Add1~121_sumout )))) ) ) # ( !\U0|Mux33~0_combout  & ( 
// (\U0|Mux63~7_combout  & ((!\U0|Mux63~6_combout  & (\U0|Add0~121_sumout )) # (\U0|Mux63~6_combout  & ((\U0|Add1~121_sumout ))))) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~121_sumout ),
	.datad(!\U0|Add1~121_sumout ),
	.datae(!\U0|Mux33~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux33~1 .extended_lut = "off";
defparam \U0|Mux33~1 .lut_mask = 64'h02138A9B02138A9B;
defparam \U0|Mux33~1 .shared_arith = "off";
// synopsys translate_on

dffeas \D0|value_A[31] (
	.clk(\KEY[0]~input_o ),
	.d(\I0|memory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\U0|Mux59~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|value_A [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|value_A[31] .is_wysiwyg = "true";
defparam \D0|value_A[31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[0][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[0][28]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[0][31] .is_wysiwyg = "true";
defparam \A0|Reg[0][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[1][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[1][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[1][31] .is_wysiwyg = "true";
defparam \A0|Reg[1][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[2][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[2][29]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[2][31] .is_wysiwyg = "true";
defparam \A0|Reg[2][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[3][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[3][3]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[3][31] .is_wysiwyg = "true";
defparam \A0|Reg[3][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux0~0 (
// Equation(s):
// \A0|Mux0~0_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[3][31]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[2][31]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[1][31]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[0][31]~q  ) ) )

	.dataa(!\A0|Reg[0][31]~q ),
	.datab(!\A0|Reg[1][31]~q ),
	.datac(!\A0|Reg[2][31]~q ),
	.datad(!\A0|Reg[3][31]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux0~0 .extended_lut = "off";
defparam \A0|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[4][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[4][30]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[4][31] .is_wysiwyg = "true";
defparam \A0|Reg[4][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[5][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[5][29]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[5][31] .is_wysiwyg = "true";
defparam \A0|Reg[5][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[6][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[6][29]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[6][31] .is_wysiwyg = "true";
defparam \A0|Reg[6][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[7][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[7][30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[7][31] .is_wysiwyg = "true";
defparam \A0|Reg[7][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux0~1 (
// Equation(s):
// \A0|Mux0~1_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[7][31]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[6][31]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[5][31]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[4][31]~q  ) ) )

	.dataa(!\A0|Reg[4][31]~q ),
	.datab(!\A0|Reg[5][31]~q ),
	.datac(!\A0|Reg[6][31]~q ),
	.datad(!\A0|Reg[7][31]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux0~1 .extended_lut = "off";
defparam \A0|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[8][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[8][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[8][31] .is_wysiwyg = "true";
defparam \A0|Reg[8][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[9][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[9][29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[9][31] .is_wysiwyg = "true";
defparam \A0|Reg[9][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[10][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[10][28]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[10][31] .is_wysiwyg = "true";
defparam \A0|Reg[10][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[11][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[11][29]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[11][31] .is_wysiwyg = "true";
defparam \A0|Reg[11][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux0~2 (
// Equation(s):
// \A0|Mux0~2_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[11][31]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[10][31]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[9][31]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[8][31]~q  ) ) )

	.dataa(!\A0|Reg[8][31]~q ),
	.datab(!\A0|Reg[9][31]~q ),
	.datac(!\A0|Reg[10][31]~q ),
	.datad(!\A0|Reg[11][31]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux0~2 .extended_lut = "off";
defparam \A0|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|Reg[12][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[12][30]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[12][31] .is_wysiwyg = "true";
defparam \A0|Reg[12][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[13][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[13][31]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[13][31] .is_wysiwyg = "true";
defparam \A0|Reg[13][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[14][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[14][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[14][31] .is_wysiwyg = "true";
defparam \A0|Reg[14][31] .power_up = "low";
// synopsys translate_on

dffeas \A0|Reg[15][31] (
	.clk(\KEY[0]~input_o ),
	.d(\D0|value_A [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I1|reset_A~0_combout ),
	.sload(gnd),
	.ena(\A0|Reg[15][29]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|Reg[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \A0|Reg[15][31] .is_wysiwyg = "true";
defparam \A0|Reg[15][31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux0~3 (
// Equation(s):
// \A0|Mux0~3_combout  = ( \D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[15][31]~q  ) ) ) # ( !\D0|address_A [0] & ( \D0|address_A [1] & ( \A0|Reg[14][31]~q  ) ) ) # ( \D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[13][31]~q  ) ) ) # ( 
// !\D0|address_A [0] & ( !\D0|address_A [1] & ( \A0|Reg[12][31]~q  ) ) )

	.dataa(!\A0|Reg[12][31]~q ),
	.datab(!\A0|Reg[13][31]~q ),
	.datac(!\A0|Reg[14][31]~q ),
	.datad(!\A0|Reg[15][31]~q ),
	.datae(!\D0|address_A [0]),
	.dataf(!\D0|address_A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux0~3 .extended_lut = "off";
defparam \A0|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \A0|Mux0~4 (
// Equation(s):
// \A0|Mux0~4_combout  = ( \D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux0~3_combout  ) ) ) # ( !\D0|address_A [2] & ( \D0|address_A [3] & ( \A0|Mux0~2_combout  ) ) ) # ( \D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux0~1_combout  ) ) ) # ( 
// !\D0|address_A [2] & ( !\D0|address_A [3] & ( \A0|Mux0~0_combout  ) ) )

	.dataa(!\A0|Mux0~0_combout ),
	.datab(!\A0|Mux0~1_combout ),
	.datac(!\A0|Mux0~2_combout ),
	.datad(!\A0|Mux0~3_combout ),
	.datae(!\D0|address_A [2]),
	.dataf(!\D0|address_A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A0|Mux0~4 .extended_lut = "off";
defparam \A0|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \A0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \A0|data_out[31] (
	.clk(\KEY[0]~input_o ),
	.d(\A0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A0|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A0|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A0|data_out[31] .is_wysiwyg = "true";
defparam \A0|data_out[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~125 (
// Equation(s):
// \U0|Add0~125_sumout  = SUM(( \B0|data_out [31] ) + ( \A0|data_out [31] ) + ( \U0|Add0~122  ))
// \U0|Add0~126  = CARRY(( \B0|data_out [31] ) + ( \A0|data_out [31] ) + ( \U0|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\B0|data_out [31]),
	.datae(gnd),
	.dataf(!\A0|data_out [31]),
	.datag(gnd),
	.cin(\U0|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~125_sumout ),
	.cout(\U0|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~125 .extended_lut = "off";
defparam \U0|Add0~125 .lut_mask = 64'h0000FF00000000FF;
defparam \U0|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~125 (
// Equation(s):
// \U0|Add1~125_sumout  = SUM(( !\A0|data_out [31] $ (\B0|data_out [31]) ) + ( \U0|Add1~123  ) + ( \U0|Add1~122  ))
// \U0|Add1~126  = CARRY(( !\A0|data_out [31] $ (\B0|data_out [31]) ) + ( \U0|Add1~123  ) + ( \U0|Add1~122  ))
// \U0|Add1~127  = SHARE((\A0|data_out [31] & !\B0|data_out [31]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A0|data_out [31]),
	.datad(!\B0|data_out [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~122 ),
	.sharein(\U0|Add1~123 ),
	.combout(),
	.sumout(\U0|Add1~125_sumout ),
	.cout(\U0|Add1~126 ),
	.shareout(\U0|Add1~127 ));
// synopsys translate_off
defparam \U0|Add1~125 .extended_lut = "off";
defparam \U0|Add1~125 .lut_mask = 64'h00000F000000F00F;
defparam \U0|Add1~125 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~12 (
// Equation(s):
// \U0|ShiftLeft0~12_combout  = ( \B0|data_out [0] & ( \B0|data_out [1] & ( \A0|data_out [28] ) ) ) # ( !\B0|data_out [0] & ( \B0|data_out [1] & ( \A0|data_out [29] ) ) ) # ( \B0|data_out [0] & ( !\B0|data_out [1] & ( \A0|data_out [30] ) ) ) # ( 
// !\B0|data_out [0] & ( !\B0|data_out [1] & ( \A0|data_out [31] ) ) )

	.dataa(!\A0|data_out [31]),
	.datab(!\A0|data_out [30]),
	.datac(!\A0|data_out [29]),
	.datad(!\A0|data_out [28]),
	.datae(!\B0|data_out [0]),
	.dataf(!\B0|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~12 .extended_lut = "off";
defparam \U0|ShiftLeft0~12 .lut_mask = 64'h555533330F0F00FF;
defparam \U0|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux32~0 (
// Equation(s):
// \U0|Mux32~0_combout  = ( \U0|ShiftLeft0~12_combout  & ( (!\B0|data_out [31] & (!\U0|Mux63~0_combout  & ((\A0|data_out [31]) # (\U0|Mux63~8_combout )))) # (\B0|data_out [31] & ((!\U0|Mux63~0_combout ) # ((!\U0|Mux63~8_combout  & \A0|data_out [31])))) ) ) # 
// ( !\U0|ShiftLeft0~12_combout  & ( (!\U0|Mux63~8_combout  & ((!\B0|data_out [31] & (!\U0|Mux63~0_combout  & \A0|data_out [31])) # (\B0|data_out [31] & ((!\U0|Mux63~0_combout ) # (\A0|data_out [31]))))) ) )

	.dataa(!\B0|data_out [31]),
	.datab(!\U0|Mux63~0_combout ),
	.datac(!\U0|Mux63~8_combout ),
	.datad(!\A0|data_out [31]),
	.datae(!\U0|ShiftLeft0~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux32~0 .extended_lut = "off";
defparam \U0|Mux32~0 .lut_mask = 64'h40D04CDC40D04CDC;
defparam \U0|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux32~1 (
// Equation(s):
// \U0|Mux32~1_combout  = ( \U0|Mux32~0_combout  & ( (!\U0|Mux63~6_combout  & ((!\U0|Mux63~7_combout ) # ((\U0|Add0~125_sumout )))) # (\U0|Mux63~6_combout  & (\U0|Mux63~7_combout  & ((\U0|Add1~125_sumout )))) ) ) # ( !\U0|Mux32~0_combout  & ( 
// (\U0|Mux63~7_combout  & ((!\U0|Mux63~6_combout  & (\U0|Add0~125_sumout )) # (\U0|Mux63~6_combout  & ((\U0|Add1~125_sumout ))))) ) )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~125_sumout ),
	.datad(!\U0|Add1~125_sumout ),
	.datae(!\U0|Mux32~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux32~1 .extended_lut = "off";
defparam \U0|Mux32~1 .lut_mask = 64'h02138A9B02138A9B;
defparam \U0|Mux32~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux59~2 (
// Equation(s):
// \U0|Mux59~2_combout  = (\I0|memory~0_combout  & \I0|memory~2_combout )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux59~2 .extended_lut = "off";
defparam \U0|Mux59~2 .lut_mask = 64'h1111111111111111;
defparam \U0|Mux59~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add1~129 (
// Equation(s):
// \U0|Add1~129_sumout  = SUM(( VCC ) + ( \U0|Add1~127  ) + ( \U0|Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add1~126 ),
	.sharein(\U0|Add1~127 ),
	.combout(),
	.sumout(\U0|Add1~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Add1~129 .extended_lut = "off";
defparam \U0|Add1~129 .lut_mask = 64'h000000000000FFFF;
defparam \U0|Add1~129 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux23~0 (
// Equation(s):
// \U0|Mux23~0_combout  = (!\I0|memory~0_combout  & ((!\U0|Mux52~0_combout ))) # (\I0|memory~0_combout  & (\I0|memory~1_combout ))

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\U0|Mux52~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux23~0 .extended_lut = "off";
defparam \U0|Mux23~0 .lut_mask = 64'hB1B1B1B1B1B1B1B1;
defparam \U0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~13 (
// Equation(s):
// \U0|ShiftLeft0~13_combout  = (\B0|data_out [1] & ((!\B0|data_out [0] & ((\A0|data_out [31]))) # (\B0|data_out [0] & (\A0|data_out [30]))))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\A0|data_out [30]),
	.datad(!\A0|data_out [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~13 .extended_lut = "off";
defparam \U0|ShiftLeft0~13 .lut_mask = 64'h0123012301230123;
defparam \U0|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux22~0 (
// Equation(s):
// \U0|Mux22~0_combout  = (!\I0|memory~0_combout  & ((!\B0|data_out [2] & ((\U0|ShiftLeft0~13_combout ))) # (\B0|data_out [2] & (\U0|ShiftLeft0~10_combout ))))

	.dataa(!\B0|data_out [2]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\U0|ShiftLeft0~10_combout ),
	.datad(!\U0|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux22~0 .extended_lut = "off";
defparam \U0|Mux22~0 .lut_mask = 64'h048C048C048C048C;
defparam \U0|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~0 (
// Equation(s):
// \U0|Equal0~0_combout  = ( \U0|Add1~89_sumout  & ( \U0|Add0~89_sumout  & ( \U0|Mux63~7_combout  ) ) ) # ( !\U0|Add1~89_sumout  & ( \U0|Add0~89_sumout  & ( (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout ) # (\U0|Add1~85_sumout ))) ) ) ) # ( 
// \U0|Add1~89_sumout  & ( !\U0|Add0~89_sumout  & ( (\U0|Mux63~7_combout  & ((\U0|Add0~85_sumout ) # (\I0|memory~2_combout ))) ) ) ) # ( !\U0|Add1~89_sumout  & ( !\U0|Add0~89_sumout  & ( (\U0|Mux63~7_combout  & ((!\I0|memory~2_combout  & ((\U0|Add0~85_sumout 
// ))) # (\I0|memory~2_combout  & (\U0|Add1~85_sumout )))) ) ) )

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~85_sumout ),
	.datad(!\U0|Add0~85_sumout ),
	.datae(!\U0|Add1~89_sumout ),
	.dataf(!\U0|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~0 .extended_lut = "off";
defparam \U0|Equal0~0 .lut_mask = 64'h0123113323233333;
defparam \U0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~1 (
// Equation(s):
// \U0|Equal0~1_combout  = ( \U0|Mux22~0_combout  & ( !\U0|Equal0~0_combout  & ( (\U0|Mux23~0_combout  & (((!\U0|Mux59~2_combout ) # (!\U0|Add1~129_sumout )) # (\I0|memory~1_combout ))) ) ) ) # ( !\U0|Mux22~0_combout  & ( !\U0|Equal0~0_combout  & ( 
// (!\U0|Mux59~2_combout ) # ((!\U0|Add1~129_sumout ) # ((\I0|memory~1_combout  & \U0|Mux23~0_combout ))) ) ) )

	.dataa(!\I0|memory~1_combout ),
	.datab(!\U0|Mux59~2_combout ),
	.datac(!\U0|Add1~129_sumout ),
	.datad(!\U0|Mux23~0_combout ),
	.datae(!\U0|Mux22~0_combout ),
	.dataf(!\U0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~1 .extended_lut = "off";
defparam \U0|Equal0~1 .lut_mask = 64'hFCFD00FD00000000;
defparam \U0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux25~0 (
// Equation(s):
// \U0|Mux25~0_combout  = (\B0|data_out [0] & (\B0|data_out [1] & \A0|data_out [31]))

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\A0|data_out [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux25~0 .extended_lut = "off";
defparam \U0|Mux25~0 .lut_mask = 64'h0101010101010101;
defparam \U0|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux21~0 (
// Equation(s):
// \U0|Mux21~0_combout  = (!\I0|memory~0_combout  & ((!\B0|data_out [2] & ((\U0|Mux25~0_combout ))) # (\B0|data_out [2] & (\U0|ShiftLeft0~11_combout ))))

	.dataa(!\B0|data_out [2]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\U0|ShiftLeft0~11_combout ),
	.datad(!\U0|Mux25~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux21~0 .extended_lut = "off";
defparam \U0|Mux21~0 .lut_mask = 64'h048C048C048C048C;
defparam \U0|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux30~0 (
// Equation(s):
// \U0|Mux30~0_combout  = (!\I0|memory~0_combout  & (!\B0|data_out [3] & ((\U0|Mux56~0_combout )))) # (\I0|memory~0_combout  & (((!\I0|memory~1_combout ))))

	.dataa(!\B0|data_out [3]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(!\U0|Mux56~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux30~0 .extended_lut = "off";
defparam \U0|Mux30~0 .lut_mask = 64'h30B830B830B830B8;
defparam \U0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~2 (
// Equation(s):
// \U0|Equal0~2_combout  = ( !\U0|Mux21~0_combout  & ( \U0|Mux30~0_combout  & ( (!\U0|Mux22~0_combout  & ((!\U0|Mux59~2_combout ) # (!\U0|Add1~129_sumout ))) ) ) ) # ( \U0|Mux21~0_combout  & ( !\U0|Mux30~0_combout  & ( \U0|Mux23~0_combout  ) ) ) # ( 
// !\U0|Mux21~0_combout  & ( !\U0|Mux30~0_combout  & ( (!\U0|Mux59~2_combout ) # ((!\U0|Add1~129_sumout ) # (\U0|Mux23~0_combout )) ) ) )

	.dataa(!\U0|Mux59~2_combout ),
	.datab(!\U0|Add1~129_sumout ),
	.datac(!\U0|Mux23~0_combout ),
	.datad(!\U0|Mux22~0_combout ),
	.datae(!\U0|Mux21~0_combout ),
	.dataf(!\U0|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~2 .extended_lut = "off";
defparam \U0|Equal0~2 .lut_mask = 64'hEFEF0F0FEE000000;
defparam \U0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Add0~129 (
// Equation(s):
// \U0|Add0~129_sumout  = SUM(( GND ) + ( GND ) + ( \U0|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U0|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U0|Add0~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Add0~129 .extended_lut = "off";
defparam \U0|Add0~129 .lut_mask = 64'h0000FFFF00000000;
defparam \U0|Add0~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~3 (
// Equation(s):
// \U0|Equal0~3_combout  = ( \U0|Add0~129_sumout  & ( (!\I0|memory~0_combout  & (\I0|memory~1_combout  & (!\I0|memory~2_combout ))) # (\I0|memory~0_combout  & (!\I0|memory~1_combout  & (\I0|memory~2_combout  & \U0|Add1~129_sumout ))) ) ) # ( 
// !\U0|Add0~129_sumout  & ( (\I0|memory~0_combout  & (!\I0|memory~1_combout  & (\I0|memory~2_combout  & \U0|Add1~129_sumout ))) ) )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\I0|memory~2_combout ),
	.datad(!\U0|Add1~129_sumout ),
	.datae(gnd),
	.dataf(!\U0|Add0~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~3 .extended_lut = "off";
defparam \U0|Equal0~3 .lut_mask = 64'h0004000420242024;
defparam \U0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~16 (
// Equation(s):
// \U0|Equal0~16_combout  = (!\U0|Mux34~1_combout  & !\U0|Mux36~0_combout )

	.dataa(!\U0|Mux34~1_combout ),
	.datab(!\U0|Mux36~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~16 .extended_lut = "off";
defparam \U0|Equal0~16 .lut_mask = 64'h8888888888888888;
defparam \U0|Equal0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~14 (
// Equation(s):
// \U0|ShiftLeft0~14_combout  = ( \A0|data_out [31] & ( (!\B0|data_out [0] & (\B0|data_out [1] & ((\A0|data_out [30])))) # (\B0|data_out [0] & ((!\B0|data_out [1]) # ((\A0|data_out [29])))) ) ) # ( !\A0|data_out [31] & ( (\B0|data_out [1] & ((!\B0|data_out 
// [0] & ((\A0|data_out [30]))) # (\B0|data_out [0] & (\A0|data_out [29])))) ) )

	.dataa(!\B0|data_out [0]),
	.datab(!\B0|data_out [1]),
	.datac(!\A0|data_out [29]),
	.datad(!\A0|data_out [30]),
	.datae(!\A0|data_out [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~14 .extended_lut = "off";
defparam \U0|ShiftLeft0~14 .lut_mask = 64'h0123456701234567;
defparam \U0|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|ShiftLeft0~15 (
// Equation(s):
// \U0|ShiftLeft0~15_combout  = (!\B0|data_out [2] & (((\U0|ShiftLeft0~14_combout )))) # (\B0|data_out [2] & (\U0|ShiftLeft0~1_combout  & (\A0|data_out [28])))

	.dataa(!\B0|data_out [2]),
	.datab(!\U0|ShiftLeft0~1_combout ),
	.datac(!\A0|data_out [28]),
	.datad(!\U0|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|ShiftLeft0~15 .extended_lut = "off";
defparam \U0|ShiftLeft0~15 .lut_mask = 64'h01AB01AB01AB01AB;
defparam \U0|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux31~0 (
// Equation(s):
// \U0|Mux31~0_combout  = (!\B0|data_out [3] & (!\I0|memory~0_combout  & (\U0|ShiftLeft0~0_combout  & \I0|memory~2_combout )))

	.dataa(!\B0|data_out [3]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\U0|ShiftLeft0~0_combout ),
	.datad(!\I0|memory~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux31~0 .extended_lut = "off";
defparam \U0|Mux31~0 .lut_mask = 64'h0008000800080008;
defparam \U0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux28~0 (
// Equation(s):
// \U0|Mux28~0_combout  = (\B0|data_out [2] & (\U0|ShiftLeft0~12_combout  & (!\I0|memory~0_combout  $ (!\I0|memory~1_combout ))))

	.dataa(!\B0|data_out [2]),
	.datab(!\I0|memory~0_combout ),
	.datac(!\I0|memory~1_combout ),
	.datad(!\U0|ShiftLeft0~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux28~0 .extended_lut = "off";
defparam \U0|Mux28~0 .lut_mask = 64'h0014001400140014;
defparam \U0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~4 (
// Equation(s):
// \U0|Equal0~4_combout  = ( \U0|Mux31~0_combout  & ( \U0|Mux28~0_combout  ) ) # ( !\U0|Mux31~0_combout  & ( \U0|Mux28~0_combout  & ( (!\I0|memory~0_combout  & (\U0|Mux52~0_combout  & \U0|ShiftLeft0~15_combout )) ) ) ) # ( \U0|Mux31~0_combout  & ( 
// !\U0|Mux28~0_combout  & ( (\U0|ShiftLeft0~15_combout  & ((!\I0|memory~0_combout  & ((\U0|Mux52~0_combout ) # (\I0|memory~1_combout ))) # (\I0|memory~0_combout  & (!\I0|memory~1_combout )))) ) ) ) # ( !\U0|Mux31~0_combout  & ( !\U0|Mux28~0_combout  & ( 
// (!\I0|memory~0_combout  & (\U0|Mux52~0_combout  & \U0|ShiftLeft0~15_combout )) ) ) )

	.dataa(!\I0|memory~0_combout ),
	.datab(!\I0|memory~1_combout ),
	.datac(!\U0|Mux52~0_combout ),
	.datad(!\U0|ShiftLeft0~15_combout ),
	.datae(!\U0|Mux31~0_combout ),
	.dataf(!\U0|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~4 .extended_lut = "off";
defparam \U0|Equal0~4 .lut_mask = 64'h000A006E000AFFFF;
defparam \U0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~5 (
// Equation(s):
// \U0|Equal0~5_combout  = ( !\U0|Equal0~4_combout  & ( (!\U0|Mux62~3_combout  & (!\U0|Mux56~2_combout  & (!\U0|Mux50~0_combout  & !\U0|Mux45~1_combout ))) ) )

	.dataa(!\U0|Mux62~3_combout ),
	.datab(!\U0|Mux56~2_combout ),
	.datac(!\U0|Mux50~0_combout ),
	.datad(!\U0|Mux45~1_combout ),
	.datae(gnd),
	.dataf(!\U0|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~5 .extended_lut = "off";
defparam \U0|Equal0~5 .lut_mask = 64'h8000800000000000;
defparam \U0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~6 (
// Equation(s):
// \U0|Equal0~6_combout  = ( !\U0|Mux54~1_combout  & ( !\U0|Mux55~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U0|Mux55~0_combout ),
	.datae(!\U0|Mux54~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~6 .extended_lut = "off";
defparam \U0|Equal0~6 .lut_mask = 64'hFF000000FF000000;
defparam \U0|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~7 (
// Equation(s):
// \U0|Equal0~7_combout  = ( !\U0|Mux53~0_combout  & ( \U0|Equal0~6_combout  & ( (!\U0|Mux44~0_combout  & (!\U0|Mux43~0_combout  & ((!\U0|Mux0~0_combout ) # (!\U0|Add1~81_sumout )))) ) ) )

	.dataa(!\U0|Mux0~0_combout ),
	.datab(!\U0|Mux44~0_combout ),
	.datac(!\U0|Add1~81_sumout ),
	.datad(!\U0|Mux43~0_combout ),
	.datae(!\U0|Mux53~0_combout ),
	.dataf(!\U0|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~7 .extended_lut = "off";
defparam \U0|Equal0~7 .lut_mask = 64'h00000000C8000000;
defparam \U0|Equal0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~8 (
// Equation(s):
// \U0|Equal0~8_combout  = ( \U0|Equal0~5_combout  & ( \U0|Equal0~7_combout  & ( (!\U0|Mux40~0_combout  & (!\U0|Mux49~0_combout  & (!\U0|Mux35~1_combout  & !\U0|Mux33~1_combout ))) ) ) )

	.dataa(!\U0|Mux40~0_combout ),
	.datab(!\U0|Mux49~0_combout ),
	.datac(!\U0|Mux35~1_combout ),
	.datad(!\U0|Mux33~1_combout ),
	.datae(!\U0|Equal0~5_combout ),
	.dataf(!\U0|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~8 .extended_lut = "off";
defparam \U0|Equal0~8 .lut_mask = 64'h0000000000008000;
defparam \U0|Equal0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux35~2 (
// Equation(s):
// \U0|Mux35~2_combout  = (\U0|Mux63~6_combout  & \U0|Mux63~7_combout )

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux35~2 .extended_lut = "off";
defparam \U0|Mux35~2 .lut_mask = 64'h1111111111111111;
defparam \U0|Mux35~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Mux32~2 (
// Equation(s):
// \U0|Mux32~2_combout  = (!\U0|Mux63~6_combout  & ((!\U0|Mux63~7_combout  & ((\U0|Mux32~0_combout ))) # (\U0|Mux63~7_combout  & (\U0|Add0~125_sumout ))))

	.dataa(!\U0|Mux63~6_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add0~125_sumout ),
	.datad(!\U0|Mux32~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Mux32~2 .extended_lut = "off";
defparam \U0|Mux32~2 .lut_mask = 64'h028A028A028A028A;
defparam \U0|Mux32~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~9 (
// Equation(s):
// \U0|Equal0~9_combout  = ( !\U0|Mux52~2_combout  & ( !\U0|Mux47~1_combout  & ( (!\U0|Mux63~7_combout ) # ((!\I0|memory~2_combout  & ((!\U0|Add0~101_sumout ))) # (\I0|memory~2_combout  & (!\U0|Add1~101_sumout ))) ) ) )

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~101_sumout ),
	.datad(!\U0|Add0~101_sumout ),
	.datae(!\U0|Mux52~2_combout ),
	.dataf(!\U0|Mux47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~9 .extended_lut = "off";
defparam \U0|Equal0~9 .lut_mask = 64'hFEDC000000000000;
defparam \U0|Equal0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~10 (
// Equation(s):
// \U0|Equal0~10_combout  = ( \U0|Add0~105_sumout  & ( !\U0|Mux46~0_combout  & ( (!\U0|Mux51~0_combout  & ((!\U0|Mux63~7_combout ) # ((\I0|memory~2_combout  & !\U0|Add1~105_sumout )))) ) ) ) # ( !\U0|Add0~105_sumout  & ( !\U0|Mux46~0_combout  & ( 
// (!\U0|Mux51~0_combout  & ((!\I0|memory~2_combout ) # ((!\U0|Mux63~7_combout ) # (!\U0|Add1~105_sumout )))) ) ) )

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux51~0_combout ),
	.datac(!\U0|Mux63~7_combout ),
	.datad(!\U0|Add1~105_sumout ),
	.datae(!\U0|Add0~105_sumout ),
	.dataf(!\U0|Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~10 .extended_lut = "off";
defparam \U0|Equal0~10 .lut_mask = 64'hCCC8C4C000000000;
defparam \U0|Equal0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~11 (
// Equation(s):
// \U0|Equal0~11_combout  = ( \U0|Mux47~0_combout  & ( \U0|Add1~61_sumout  & ( (!\U0|Mux63~5_combout  & (!\U0|Add0~61_sumout  & \U0|Mux47~2_combout )) ) ) ) # ( !\U0|Mux47~0_combout  & ( \U0|Add1~61_sumout  & ( (!\U0|Mux63~5_combout  & 
// ((!\U0|ShiftLeft0~4_combout ) # (!\U0|Mux47~2_combout ))) ) ) ) # ( \U0|Mux47~0_combout  & ( !\U0|Add1~61_sumout  & ( (!\U0|Mux63~5_combout  & ((!\U0|Add0~61_sumout ) # (!\U0|Mux47~2_combout ))) ) ) ) # ( !\U0|Mux47~0_combout  & ( !\U0|Add1~61_sumout  & ( 
// (!\U0|Mux63~5_combout  & ((!\U0|ShiftLeft0~4_combout ) # (!\U0|Mux47~2_combout ))) ) ) )

	.dataa(!\U0|Mux63~5_combout ),
	.datab(!\U0|ShiftLeft0~4_combout ),
	.datac(!\U0|Add0~61_sumout ),
	.datad(!\U0|Mux47~2_combout ),
	.datae(!\U0|Mux47~0_combout ),
	.dataf(!\U0|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~11 .extended_lut = "off";
defparam \U0|Equal0~11 .lut_mask = 64'hAA88AAA0AA8800A0;
defparam \U0|Equal0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~12 (
// Equation(s):
// \U0|Equal0~12_combout  = ( !\U0|Mux57~0_combout  & ( (!\U0|Mux61~2_combout  & (!\U0|Mux60~2_combout  & (!\U0|Mux59~1_combout  & !\U0|Mux58~0_combout ))) ) )

	.dataa(!\U0|Mux61~2_combout ),
	.datab(!\U0|Mux60~2_combout ),
	.datac(!\U0|Mux59~1_combout ),
	.datad(!\U0|Mux58~0_combout ),
	.datae(!\U0|Mux57~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~12 .extended_lut = "off";
defparam \U0|Equal0~12 .lut_mask = 64'h8000000080000000;
defparam \U0|Equal0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~13 (
// Equation(s):
// \U0|Equal0~13_combout  = ( \U0|Equal0~11_combout  & ( \U0|Equal0~12_combout  & ( (!\U0|Mux63~7_combout ) # ((!\I0|memory~2_combout  & ((!\U0|Add0~97_sumout ))) # (\I0|memory~2_combout  & (!\U0|Add1~97_sumout ))) ) ) )

	.dataa(!\I0|memory~2_combout ),
	.datab(!\U0|Mux63~7_combout ),
	.datac(!\U0|Add1~97_sumout ),
	.datad(!\U0|Add0~97_sumout ),
	.datae(!\U0|Equal0~11_combout ),
	.dataf(!\U0|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~13 .extended_lut = "off";
defparam \U0|Equal0~13 .lut_mask = 64'h000000000000FEDC;
defparam \U0|Equal0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~14 (
// Equation(s):
// \U0|Equal0~14_combout  = ( \U0|Equal0~10_combout  & ( \U0|Equal0~13_combout  & ( (!\U0|Mux32~2_combout  & (\U0|Equal0~9_combout  & ((!\U0|Mux35~2_combout ) # (!\U0|Add1~125_sumout )))) ) ) )

	.dataa(!\U0|Mux35~2_combout ),
	.datab(!\U0|Add1~125_sumout ),
	.datac(!\U0|Mux32~2_combout ),
	.datad(!\U0|Equal0~9_combout ),
	.datae(!\U0|Equal0~10_combout ),
	.dataf(!\U0|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~14 .extended_lut = "off";
defparam \U0|Equal0~14 .lut_mask = 64'h00000000000000E0;
defparam \U0|Equal0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \U0|Equal0~15 (
// Equation(s):
// \U0|Equal0~15_combout  = ( \U0|Equal0~8_combout  & ( \U0|Equal0~14_combout  & ( (\U0|Equal0~1_combout  & (\U0|Equal0~2_combout  & (!\U0|Equal0~3_combout  & \U0|Equal0~16_combout ))) ) ) )

	.dataa(!\U0|Equal0~1_combout ),
	.datab(!\U0|Equal0~2_combout ),
	.datac(!\U0|Equal0~3_combout ),
	.datad(!\U0|Equal0~16_combout ),
	.datae(!\U0|Equal0~8_combout ),
	.dataf(!\U0|Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|Equal0~15 .extended_lut = "off";
defparam \U0|Equal0~15 .lut_mask = 64'h0000000000000010;
defparam \U0|Equal0~15 .shared_arith = "off";
// synopsys translate_on

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

assign Data_A[0] = \Data_A[0]~output_o ;

assign Data_A[1] = \Data_A[1]~output_o ;

assign Data_A[2] = \Data_A[2]~output_o ;

assign Data_A[3] = \Data_A[3]~output_o ;

assign Data_A[4] = \Data_A[4]~output_o ;

assign Data_A[5] = \Data_A[5]~output_o ;

assign Data_A[6] = \Data_A[6]~output_o ;

assign Data_A[7] = \Data_A[7]~output_o ;

assign Data_A[8] = \Data_A[8]~output_o ;

assign Data_A[9] = \Data_A[9]~output_o ;

assign Data_A[10] = \Data_A[10]~output_o ;

assign Data_A[11] = \Data_A[11]~output_o ;

assign Data_A[12] = \Data_A[12]~output_o ;

assign Data_A[13] = \Data_A[13]~output_o ;

assign Data_A[14] = \Data_A[14]~output_o ;

assign Data_A[15] = \Data_A[15]~output_o ;

assign Data_A[16] = \Data_A[16]~output_o ;

assign Data_A[17] = \Data_A[17]~output_o ;

assign Data_A[18] = \Data_A[18]~output_o ;

assign Data_A[19] = \Data_A[19]~output_o ;

assign Data_A[20] = \Data_A[20]~output_o ;

assign Data_A[21] = \Data_A[21]~output_o ;

assign Data_A[22] = \Data_A[22]~output_o ;

assign Data_A[23] = \Data_A[23]~output_o ;

assign Data_A[24] = \Data_A[24]~output_o ;

assign Data_A[25] = \Data_A[25]~output_o ;

assign Data_A[26] = \Data_A[26]~output_o ;

assign Data_A[27] = \Data_A[27]~output_o ;

assign Data_A[28] = \Data_A[28]~output_o ;

assign Data_A[29] = \Data_A[29]~output_o ;

assign Data_A[30] = \Data_A[30]~output_o ;

assign Data_A[31] = \Data_A[31]~output_o ;

assign Data_B[0] = \Data_B[0]~output_o ;

assign Data_B[1] = \Data_B[1]~output_o ;

assign Data_B[2] = \Data_B[2]~output_o ;

assign Data_B[3] = \Data_B[3]~output_o ;

assign Data_B[4] = \Data_B[4]~output_o ;

assign Data_B[5] = \Data_B[5]~output_o ;

assign Data_B[6] = \Data_B[6]~output_o ;

assign Data_B[7] = \Data_B[7]~output_o ;

assign Data_B[8] = \Data_B[8]~output_o ;

assign Data_B[9] = \Data_B[9]~output_o ;

assign Data_B[10] = \Data_B[10]~output_o ;

assign Data_B[11] = \Data_B[11]~output_o ;

assign Data_B[12] = \Data_B[12]~output_o ;

assign Data_B[13] = \Data_B[13]~output_o ;

assign Data_B[14] = \Data_B[14]~output_o ;

assign Data_B[15] = \Data_B[15]~output_o ;

assign Data_B[16] = \Data_B[16]~output_o ;

assign Data_B[17] = \Data_B[17]~output_o ;

assign Data_B[18] = \Data_B[18]~output_o ;

assign Data_B[19] = \Data_B[19]~output_o ;

assign Data_B[20] = \Data_B[20]~output_o ;

assign Data_B[21] = \Data_B[21]~output_o ;

assign Data_B[22] = \Data_B[22]~output_o ;

assign Data_B[23] = \Data_B[23]~output_o ;

assign Data_B[24] = \Data_B[24]~output_o ;

assign Data_B[25] = \Data_B[25]~output_o ;

assign Data_B[26] = \Data_B[26]~output_o ;

assign Data_B[27] = \Data_B[27]~output_o ;

assign Data_B[28] = \Data_B[28]~output_o ;

assign Data_B[29] = \Data_B[29]~output_o ;

assign Data_B[30] = \Data_B[30]~output_o ;

assign Data_B[31] = \Data_B[31]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

endmodule
