{
  "module_name": "tegra30-car.h",
  "hash_id": "09ae2ae9be44685c15135d6e38a1a01b6ba6bfcb2c34fe06c33a0bd2e0b4850d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra30-car.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_TEGRA30_CAR_H\n#define _DT_BINDINGS_CLOCK_TEGRA30_CAR_H\n\n#define TEGRA30_CLK_CPU 0\n \n \n \n#define TEGRA30_CLK_RTC 4\n#define TEGRA30_CLK_TIMER 5\n#define TEGRA30_CLK_UARTA 6\n \n#define TEGRA30_CLK_GPIO 8\n#define TEGRA30_CLK_SDMMC2 9\n \n#define TEGRA30_CLK_I2S1 11\n#define TEGRA30_CLK_I2C1 12\n#define TEGRA30_CLK_NDFLASH 13\n#define TEGRA30_CLK_SDMMC1 14\n#define TEGRA30_CLK_SDMMC4 15\n \n#define TEGRA30_CLK_PWM 17\n#define TEGRA30_CLK_I2S2 18\n#define TEGRA30_CLK_EPP 19\n \n#define TEGRA30_CLK_GR2D 21\n#define TEGRA30_CLK_USBD 22\n#define TEGRA30_CLK_ISP 23\n#define TEGRA30_CLK_GR3D 24\n \n#define TEGRA30_CLK_DISP2 26\n#define TEGRA30_CLK_DISP1 27\n#define TEGRA30_CLK_HOST1X 28\n#define TEGRA30_CLK_VCP 29\n#define TEGRA30_CLK_I2S0 30\n#define TEGRA30_CLK_COP_CACHE 31\n\n#define TEGRA30_CLK_MC 32\n#define TEGRA30_CLK_AHBDMA 33\n#define TEGRA30_CLK_APBDMA 34\n \n#define TEGRA30_CLK_KBC 36\n#define TEGRA30_CLK_STATMON 37\n#define TEGRA30_CLK_PMC 38\n \n#define TEGRA30_CLK_KFUSE 40\n#define TEGRA30_CLK_SBC1 41\n#define TEGRA30_CLK_NOR 42\n \n#define TEGRA30_CLK_SBC2 44\n \n#define TEGRA30_CLK_SBC3 46\n#define TEGRA30_CLK_I2C5 47\n#define TEGRA30_CLK_DSIA 48\n \n#define TEGRA30_CLK_MIPI 50\n#define TEGRA30_CLK_HDMI 51\n#define TEGRA30_CLK_CSI 52\n#define TEGRA30_CLK_TVDAC 53\n#define TEGRA30_CLK_I2C2 54\n#define TEGRA30_CLK_UARTC 55\n \n#define TEGRA30_CLK_EMC 57\n#define TEGRA30_CLK_USB2 58\n#define TEGRA30_CLK_USB3 59\n#define TEGRA30_CLK_MPE 60\n#define TEGRA30_CLK_VDE 61\n#define TEGRA30_CLK_BSEA 62\n#define TEGRA30_CLK_BSEV 63\n\n#define TEGRA30_CLK_SPEEDO 64\n#define TEGRA30_CLK_UARTD 65\n#define TEGRA30_CLK_UARTE 66\n#define TEGRA30_CLK_I2C3 67\n#define TEGRA30_CLK_SBC4 68\n#define TEGRA30_CLK_SDMMC3 69\n#define TEGRA30_CLK_PCIE 70\n#define TEGRA30_CLK_OWR 71\n#define TEGRA30_CLK_AFI 72\n#define TEGRA30_CLK_CSITE 73\n \n#define TEGRA30_CLK_AVPUCQ 75\n#define TEGRA30_CLK_LA 76\n \n \n#define TEGRA30_CLK_DTV 79\n#define TEGRA30_CLK_NDSPEED 80\n#define TEGRA30_CLK_I2CSLOW 81\n#define TEGRA30_CLK_DSIB 82\n \n#define TEGRA30_CLK_IRAMA 84\n#define TEGRA30_CLK_IRAMB 85\n#define TEGRA30_CLK_IRAMC 86\n#define TEGRA30_CLK_IRAMD 87\n#define TEGRA30_CLK_CRAM2 88\n \n#define TEGRA30_CLK_AUDIO_2X 90  \n \n#define TEGRA30_CLK_CSUS 92\n#define TEGRA30_CLK_CDEV2 93\n#define TEGRA30_CLK_CDEV1 94\n \n\n#define TEGRA30_CLK_CPU_G 96\n#define TEGRA30_CLK_CPU_LP 97\n#define TEGRA30_CLK_GR3D2 98\n#define TEGRA30_CLK_MSELECT 99\n#define TEGRA30_CLK_TSENSOR 100\n#define TEGRA30_CLK_I2S3 101\n#define TEGRA30_CLK_I2S4 102\n#define TEGRA30_CLK_I2C4 103\n#define TEGRA30_CLK_SBC5 104\n#define TEGRA30_CLK_SBC6 105\n#define TEGRA30_CLK_D_AUDIO 106\n#define TEGRA30_CLK_APBIF 107\n#define TEGRA30_CLK_DAM0 108\n#define TEGRA30_CLK_DAM1 109\n#define TEGRA30_CLK_DAM2 110\n#define TEGRA30_CLK_HDA2CODEC_2X 111\n#define TEGRA30_CLK_ATOMICS 112\n#define TEGRA30_CLK_AUDIO0_2X 113\n#define TEGRA30_CLK_AUDIO1_2X 114\n#define TEGRA30_CLK_AUDIO2_2X 115\n#define TEGRA30_CLK_AUDIO3_2X 116\n#define TEGRA30_CLK_AUDIO4_2X 117\n#define TEGRA30_CLK_SPDIF_2X 118\n#define TEGRA30_CLK_ACTMON 119\n#define TEGRA30_CLK_EXTERN1 120\n#define TEGRA30_CLK_EXTERN2 121\n#define TEGRA30_CLK_EXTERN3 122\n#define TEGRA30_CLK_SATA_OOB 123\n#define TEGRA30_CLK_SATA 124\n#define TEGRA30_CLK_HDA 125\n \n#define TEGRA30_CLK_SE 127\n\n#define TEGRA30_CLK_HDA2HDMI 128\n#define TEGRA30_CLK_SATA_COLD 129\n \n \n \n \n \n \n#define TEGRA30_CLK_CEC 136\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n#define TEGRA30_CLK_UARTB 160\n#define TEGRA30_CLK_VFIR 161\n#define TEGRA30_CLK_SPDIF_IN 162\n#define TEGRA30_CLK_SPDIF_OUT 163\n#define TEGRA30_CLK_VI 164\n#define TEGRA30_CLK_VI_SENSOR 165\n#define TEGRA30_CLK_FUSE 166\n#define TEGRA30_CLK_FUSE_BURN 167\n#define TEGRA30_CLK_CVE 168\n#define TEGRA30_CLK_TVO 169\n#define TEGRA30_CLK_CLK_32K 170\n#define TEGRA30_CLK_CLK_M 171\n#define TEGRA30_CLK_CLK_M_DIV2 172\n#define TEGRA30_CLK_CLK_M_DIV4 173\n#define TEGRA30_CLK_OSC_DIV2 172\n#define TEGRA30_CLK_OSC_DIV4 173\n#define TEGRA30_CLK_PLL_REF 174\n#define TEGRA30_CLK_PLL_C 175\n#define TEGRA30_CLK_PLL_C_OUT1 176\n#define TEGRA30_CLK_PLL_M 177\n#define TEGRA30_CLK_PLL_M_OUT1 178\n#define TEGRA30_CLK_PLL_P 179\n#define TEGRA30_CLK_PLL_P_OUT1 180\n#define TEGRA30_CLK_PLL_P_OUT2 181\n#define TEGRA30_CLK_PLL_P_OUT3 182\n#define TEGRA30_CLK_PLL_P_OUT4 183\n#define TEGRA30_CLK_PLL_A 184\n#define TEGRA30_CLK_PLL_A_OUT0 185\n#define TEGRA30_CLK_PLL_D 186\n#define TEGRA30_CLK_PLL_D_OUT0 187\n#define TEGRA30_CLK_PLL_D2 188\n#define TEGRA30_CLK_PLL_D2_OUT0 189\n#define TEGRA30_CLK_PLL_U 190\n#define TEGRA30_CLK_PLL_X 191\n\n#define TEGRA30_CLK_PLL_X_OUT0 192\n#define TEGRA30_CLK_PLL_E 193\n#define TEGRA30_CLK_SPDIF_IN_SYNC 194\n#define TEGRA30_CLK_I2S0_SYNC 195\n#define TEGRA30_CLK_I2S1_SYNC 196\n#define TEGRA30_CLK_I2S2_SYNC 197\n#define TEGRA30_CLK_I2S3_SYNC 198\n#define TEGRA30_CLK_I2S4_SYNC 199\n#define TEGRA30_CLK_VIMCLK_SYNC 200\n#define TEGRA30_CLK_AUDIO0 201\n#define TEGRA30_CLK_AUDIO1 202\n#define TEGRA30_CLK_AUDIO2 203\n#define TEGRA30_CLK_AUDIO3 204\n#define TEGRA30_CLK_AUDIO4 205\n#define TEGRA30_CLK_SPDIF 206\n \n \n \n#define TEGRA30_CLK_SCLK 210\n \n#define TEGRA30_CLK_CCLK_G 212\n#define TEGRA30_CLK_CCLK_LP 213\n#define TEGRA30_CLK_TWD 214\n#define TEGRA30_CLK_CML0 215\n#define TEGRA30_CLK_CML1 216\n#define TEGRA30_CLK_HCLK 217\n#define TEGRA30_CLK_PCLK 218\n \n#define TEGRA30_CLK_OSC 220\n \n \n \n\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n#define TEGRA30_CLK_AUDIO0_MUX 303\n#define TEGRA30_CLK_AUDIO1_MUX 304\n#define TEGRA30_CLK_AUDIO2_MUX 305\n#define TEGRA30_CLK_AUDIO3_MUX 306\n#define TEGRA30_CLK_AUDIO4_MUX 307\n#define TEGRA30_CLK_SPDIF_MUX 308\n#define TEGRA30_CLK_CLK_MAX 309\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}