{
    "BENCHMARKS": {
        "dart": {
            "design":"RTL_Benchmark/SVerilog/ql_design/dart/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "SYSTEM_CLOCK",
                "Clock2": "clock_50"
            }
        },
        "dart32_8x8": {
            "design":"RTL_Benchmark/SVerilog/ql_design/dart32_8x8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "SYSTEM_CLOCK",
                "Clock2": "clock_50"
            }
        }
    }
}