                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#
# set the inf.clk to be your interface name <name>.clk
# set the inf.rst to be your interface name <name>.rst
#
# toshiba 250nm cells
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
# osu 180nm cells
#set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
#set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
################################################################################################
############# AXI master #######################################################################
################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv }
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:665: the undeclared symbol 'pfifo_pop_0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:666: the undeclared symbol 'pfifo_pop_1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:667: the undeclared symbol 'pfifo_pop_2' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:201: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:202: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:204: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:267: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:269: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:271: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:272: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:273: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:282: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:421: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:422: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:425: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:426: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:503: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:504: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:505: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:506: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:507: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:508: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:509: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:512: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:513: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:515: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:516: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:517: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:565: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:566: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:567: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:568: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:570: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:571: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:572: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv:573: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:76: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:77: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
1
elaborate AXI_master
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 110 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |     no/auto      |
===============================================

Statistics for case statements in always block at line 209 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           216            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 245 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           248            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 295 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           327            |     no/auto      |
|           355            |     no/auto      |
|           380            |    auto/auto     |
|           391            |    auto/auto     |
|           402            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 430 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           436            |     no/auto      |
|           438            |     no/auto      |
|           440            |    auto/auto     |
|           448            |    auto/auto     |
|           456            |    auto/auto     |
|           464            |    auto/auto     |
|           475            |    auto/auto     |
|           483            |    auto/auto     |
|           491            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 521 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           538            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 577 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           583            |    auto/auto     |
|           606            |    auto/auto     |
|           628            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_master line 96 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arburst_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    arvalid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 199 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dch_cur_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 265 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| pfifo_datain_ctrl2_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_0_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_1_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_2_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_0_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_1_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_2_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_0_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_1_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_2_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl0_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl1_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AXI_master line 418 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arid_d_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ch_gnt_2d_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 501 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_hdr2_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr0_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr1_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr2_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr0_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr1_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master line 563 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ch_gnt_d_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_0_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_2_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AXI_master'.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master' with
	the parameters "32,1|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master' with
	the parameters "64,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop | 4096  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs |
==========================================================================================
| dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_/40 |   64   |   64    |      6       |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master' with
	the parameters "16,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs |
==========================================================================================
| dma_fifo_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_/40 |   64   |   16    |      6       |
==========================================================================================
Presto compilation completed successfully.
1
create_clock clks.clk -name clk -period 3.0
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{rdata_ch.RID[3] rdata_ch.RID[2] rdata_ch.RID[1] rdata_ch.RID[0] rdata_ch.RDATA[63] rdata_ch.RDATA[62] rdata_ch.RDATA[61] rdata_ch.RDATA[60] rdata_ch.RDATA[59] rdata_ch.RDATA[58] rdata_ch.RDATA[57] rdata_ch.RDATA[56] rdata_ch.RDATA[55] rdata_ch.RDATA[54] rdata_ch.RDATA[53] rdata_ch.RDATA[52] rdata_ch.RDATA[51] rdata_ch.RDATA[50] rdata_ch.RDATA[49] rdata_ch.RDATA[48] rdata_ch.RDATA[47] rdata_ch.RDATA[46] rdata_ch.RDATA[45] rdata_ch.RDATA[44] rdata_ch.RDATA[43] rdata_ch.RDATA[42] rdata_ch.RDATA[41] rdata_ch.RDATA[40] rdata_ch.RDATA[39] rdata_ch.RDATA[38] rdata_ch.RDATA[37] rdata_ch.RDATA[36] rdata_ch.RDATA[35] rdata_ch.RDATA[34] rdata_ch.RDATA[33] rdata_ch.RDATA[32] rdata_ch.RDATA[31] rdata_ch.RDATA[30] rdata_ch.RDATA[29] rdata_ch.RDATA[28] rdata_ch.RDATA[27] rdata_ch.RDATA[26] rdata_ch.RDATA[25] rdata_ch.RDATA[24] rdata_ch.RDATA[23] rdata_ch.RDATA[22] rdata_ch.RDATA[21] rdata_ch.RDATA[20] rdata_ch.RDATA[19] rdata_ch.RDATA[18] rdata_ch.RDATA[17] rdata_ch.RDATA[16] rdata_ch.RDATA[15] rdata_ch.RDATA[14] rdata_ch.RDATA[13] rdata_ch.RDATA[12] rdata_ch.RDATA[11] rdata_ch.RDATA[10] rdata_ch.RDATA[9] rdata_ch.RDATA[8] rdata_ch.RDATA[7] rdata_ch.RDATA[6] rdata_ch.RDATA[5] rdata_ch.RDATA[4] rdata_ch.RDATA[3] rdata_ch.RDATA[2] rdata_ch.RDATA[1] rdata_ch.RDATA[0] rdata_ch.RRESP[1] rdata_ch.RRESP[0] rdata_ch.RLAST rdata_ch.RUSER rdata_ch.RVALID haddr[63] haddr[62] haddr[61] haddr[60] haddr[59] haddr[58] haddr[57] haddr[56] haddr[55] haddr[54] haddr[53] haddr[52] haddr[51] haddr[50] haddr[49] haddr[48] haddr[47] haddr[46] haddr[45] haddr[44] haddr[43] haddr[42] haddr[41] haddr[40] haddr[39] haddr[38] haddr[37] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1 |   *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 485 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
  Simplifying Design 'AXI_master'

Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy link_addr_0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy link_addr_2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy link_addr_1_fifo before Pass 1 (OPT-776)
Information: Ungrouping 3 of 10 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AXI_master'
Information: Added key list 'DesignWare' to design 'AXI_master'. (DDB-72)
Information: The register 'link_addr_1_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'link_addr_2_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'link_addr_0_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_master'.
  Processing 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__0'
 Implement Synthetic for 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__0'.
  Processing 'dma_fifo_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl__0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__1'. (DDB-72)
Information: The register 'pkt0_fifo/w_ptr_reg[5]' will be removed. (OPT-1207)
Information: The register 'pkt0_fifo/w_ptr_reg[4]' will be removed. (OPT-1207)
Information: The register 'pkt0_fifo/w_ptr_reg[3]' will be removed. (OPT-1207)
Information: The register 'pkt0_fifo/w_ptr_reg[2]' will be removed. (OPT-1207)
Information: The register 'pkt0_fifo/w_ptr_reg[1]' will be removed. (OPT-1207)
Information: The register 'pkt0_fifo/w_ptr_reg[0]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[5]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[4]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[3]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[2]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[1]' will be removed. (OPT-1207)
Information: The register 'pkt2_fifo/w_ptr_reg[0]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[5]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[4]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[3]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[2]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[1]' will be removed. (OPT-1207)
Information: The register 'pkt1_fifo/w_ptr_reg[0]' will be removed. (OPT-1207)
Information: Ungrouping hierarchy pkt2_fifo 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__0' #insts = 20. (OPT-777)
Information: Ungrouping hierarchy pkt1_fifo 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__1' #insts = 20. (OPT-777)
Information: Ungrouping hierarchy pkt0_fifo 'dma_fifo_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl__2' #insts = 20. (OPT-777)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07    5274.5      0.26       1.5       0.0                              0.0000      0.00  
    0:00:07    5336.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:07    5336.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5332.5      0.00       0.0       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    5332.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:08    5325.0      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    5325.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5299.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5299.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5299.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5299.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5263.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5263.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5263.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5263.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:09    5235.5      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.10
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:23 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: rdata_ch.RDATA[5]
              (input port clocked by clk)
  Endpoint: pfifo_ctrl0[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_master         T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.60       0.60 r
  rdata_ch.RDATA[5] (in)                   0.23       0.83 r
  U1588/Z (CENX1)                          0.22       1.05 r
  U1592/Z (CND4X1)                         0.16       1.21 f
  U1598/Z (CNR2X1)                         0.11       1.32 r
  U1632/Z (CND4X1)                         0.24       1.56 f
  U1633/Z (CNR2IX2)                        0.11       1.67 r
  U1634/Z (CNR2X2)                         0.09       1.77 f
  U1724/Z (CNR2X2)                         0.10       1.86 r
  U1725/Z (CMXI2X1)                        0.14       2.01 f
  U1981/Z (CNR3X1)                         0.15       2.15 r
  U1983/Z (COND3X1)                        0.20       2.36 f
  U1986/Z (CNR2X1)                         0.09       2.45 r
  pfifo_ctrl0[2] (out)                     0.00       2.45 r
  data arrival time                                   2.45

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  output external delay                   -0.30       2.55
  data required time                                  2.55
  -----------------------------------------------------------
  data required time                                  2.55
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: rdata_ch.RID[1]
              (input port clocked by clk)
  Endpoint: pfifo_frag_cnt_1_d_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_master         T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 f
  rdata_ch.RID[1] (in)                                    0.09       0.69 f
  U1394/Z (CNR2X2)                                        0.12       0.81 r
  U1401/Z (CIVX2)                                         0.09       0.91 f
  U1403/Z (CNR2X4)                                        0.09       1.00 r
  U1430/Z (CAN2X1)                                        0.15       1.15 r
  U1447/Z (CNR2IX2)                                       0.16       1.31 r
  U998/Z (CIVX2)                                          0.14       1.44 f
  U1001/Z (CIVX2)                                         0.18       1.63 r
  U1579/Z (CNR2X2)                                        0.14       1.76 f
  U1580/Z (CNR2IX2)                                       0.12       1.88 r
  U1581/Z (COND1X2)                                       0.14       2.02 f
  U1582/Z (CANR1X2)                                       0.15       2.16 r
  U968/Z (CND2X1)                                         0.14       2.30 f
  U2089/Z (COND1X1)                                       0.11       2.41 r
  U2090/Z (COND11X1)                                      0.12       2.53 f
  pfifo_frag_cnt_1_d_reg[7]/D (CFD2QXL)                   0.00       2.53 f
  data arrival time                                                  2.53

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  pfifo_frag_cnt_1_d_reg[7]/CP (CFD2QXL)                  0.00       2.85 r
  library setup time                                     -0.22       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: rdata_ch.RDATA[5]
              (input port clocked by clk)
  Endpoint: pfifo_frag_cnt_0_d_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_master         T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  rdata_ch.RDATA[5] (in)                                  0.23       0.83 r
  U1588/Z (CENX1)                                         0.22       1.05 r
  U1592/Z (CND4X1)                                        0.16       1.21 f
  U1598/Z (CNR2X1)                                        0.11       1.32 r
  U1632/Z (CND4X1)                                        0.24       1.56 f
  U1633/Z (CNR2IX2)                                       0.11       1.67 r
  U1634/Z (CNR2X2)                                        0.09       1.77 f
  U1635/Z (CNR2IX2)                                       0.11       1.88 r
  U1636/Z (COND1X2)                                       0.13       2.01 f
  U1637/Z (CANR1X2)                                       0.16       2.18 r
  U2078/Z (COND1X2)                                       0.13       2.30 f
  U2082/Z (COND4CX1)                                      0.13       2.43 r
  U2083/Z (CND2X1)                                        0.10       2.53 f
  pfifo_frag_cnt_0_d_reg[7]/D (CFD2QXL)                   0.00       2.53 f
  data arrival time                                                  2.53

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  pfifo_frag_cnt_0_d_reg[7]/CP (CFD2QXL)                  0.00       2.85 r
  library setup time                                     -0.22       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
report_area
 
****************************************
Report : area
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:23 2016
****************************************

Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)

Number of ports:                          471
Number of nets:                          1856
Number of cells:                         1738
Number of combinational cells:           1138
Number of sequential cells:               600
Number of macros/black boxes:               0
Number of buf/inv:                         99
Number of references:                      68

Combinational area:               2358.500000
Buf/Inv area:                      127.000000
Noncombinational area:            2877.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  5235.500000
Total area:                 undefined
1
report_power
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : AXI_master
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:23 2016
****************************************


Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)


Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
AXI_master             T8G00TW8          tc240c


Global Operating Voltage = 2.5  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =  42.7146 mW   (97%)
  Net Switching Power  =   1.3441 mW    (3%)
                         ---------
Total Dynamic Power    =  44.0588 mW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register       4.1131e+04          144.5549            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational  1.5833e+03        1.1996e+03            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total          4.2715e+04 uW     1.3441e+03 uW         0.0000               NA        
1
write -hierarchy -format verilog -output AXI_master_gates.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/syn_wholedesign/AXI_master_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#################################################################################################################
#################################################################################################################
################################################################################################
############# AXI slave  #######################################################################
################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv }
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:181: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:183: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:76: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:77: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate AXI_slave
Running PRESTO HDLC
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv:203: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 64 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 128 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |     no/auto      |
===============================================

Statistics for case statements in always block at line 187 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           194            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_slave line 53 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    awready_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_ach_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave line 113 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wready_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_dch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  burst_addr_d_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave line 179 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_slave.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| w_rspch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'AXI_slave'.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=6,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================================
|                  block name/line                    | Inputs | Outputs | # sel inputs |
=========================================================================================
| dma_fifo_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_/40 |   32   |    6    |      5       |
=========================================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=36,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop | 1152  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs |
==========================================================================================
| dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_/40 |   32   |   36    |      5       |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_slave' with
	the parameters "DWIDTH=32,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs |
==========================================================================================
| dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_/40 |   32   |   32    |      5       |
==========================================================================================
Presto compilation completed successfully.
1
create_clock clks.clk -name clk -period 3.0
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{r_ach.ARID[3] r_ach.ARID[2] r_ach.ARID[1] r_ach.ARID[0] r_ach.ARADDR[31] r_ach.ARADDR[30] r_ach.ARADDR[29] r_ach.ARADDR[28] r_ach.ARADDR[27] r_ach.ARADDR[26] r_ach.ARADDR[25] r_ach.ARADDR[24] r_ach.ARADDR[23] r_ach.ARADDR[22] r_ach.ARADDR[21] r_ach.ARADDR[20] r_ach.ARADDR[19] r_ach.ARADDR[18] r_ach.ARADDR[17] r_ach.ARADDR[16] r_ach.ARADDR[15] r_ach.ARADDR[14] r_ach.ARADDR[13] r_ach.ARADDR[12] r_ach.ARADDR[11] r_ach.ARADDR[10] r_ach.ARADDR[9] r_ach.ARADDR[8] r_ach.ARADDR[7] r_ach.ARADDR[6] r_ach.ARADDR[5] r_ach.ARADDR[4] r_ach.ARADDR[3] r_ach.ARADDR[2] r_ach.ARADDR[1] r_ach.ARADDR[0] r_ach.ARLEN[3] r_ach.ARLEN[2] r_ach.ARLEN[1] r_ach.ARLEN[0] r_ach.ARSIZE[2] r_ach.ARSIZE[1] r_ach.ARSIZE[0] r_ach.ARBURST[1] r_ach.ARBURST[0] r_ach.ARLOCK[1] r_ach.ARLOCK[0] r_ach.ARCACHE[3] r_ach.ARCACHE[2] r_ach.ARCACHE[1] r_ach.ARCACHE[0] r_ach.ARPROT[2] r_ach.ARPROT[1] r_ach.ARPROT[0] r_ach.ARQOS r_ach.ARREGION r_ach.ARUSER r_ach.ARVALID r_dch.RREADY w_ach.AWID[3] w_ach.AWID[2] w_ach.AWID[1] w_ach.AWID[0] w_ach.AWADDR[31] w_ach.AWADDR[30] w_ach.AWADDR[29] w_ach.AWADDR[28] w_ach.AWADDR[27] w_ach.AWADDR[26] w_ach.AWADDR[25] w_ach.AWADDR[24] w_ach.AWADDR[23] w_ach.AWADDR[22] w_ach.AWADDR[21] w_ach.AWADDR[20] w_ach.AWADDR[19] w_ach.AWADDR[18] w_ach.AWADDR[17] w_ach.AWADDR[16] w_ach.AWADDR[15] w_ach.AWADDR[14] w_ach.AWADDR[13] w_ach.AWADDR[12] w_ach.AWADDR[11] w_ach.AWADDR[10] w_ach.AWADDR[9] w_ach.AWADDR[8] w_ach.AWADDR[7] w_ach.AWADDR[6] w_ach.AWADDR[5] w_ach.AWADDR[4] w_ach.AWADDR[3] w_ach.AWADDR[2] w_ach.AWADDR[1] w_ach.AWADDR[0] w_ach.AWLEN[3] w_ach.AWLEN[2] w_ach.AWLEN[1] w_ach.AWLEN[0] w_ach.AWSIZE[2] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP5-1
Date:        Sun Oct  9 21:14:24 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    216
    Unconnected ports (LINT-28)                                   152
    Feedthrough (LINT-29)                                          64

Cells                                                              18
    Cells do not drive (LINT-1)                                    10
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  3
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                               59
    Unloaded nets (LINT-2)                                         58
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'AXI_slave', cell 'C489' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C1871' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C1878' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C1886' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C9581' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C9588' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C9596' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C8553' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C8560' does not drive any nets. (LINT-1)
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', cell 'C8568' does not drive any nets. (LINT-1)
Warning: In design 'AXI_slave', net 'wchdata_empty' driven by pin 'wchdata_fifo/empty' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_full' driven by pin 'wchdata_fifo/full' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[0]' driven by pin 'wchdata_fifo/depth_left[0]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[1]' driven by pin 'wchdata_fifo/depth_left[1]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[2]' driven by pin 'wchdata_fifo/depth_left[2]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[3]' driven by pin 'wchdata_fifo/depth_left[3]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[4]' driven by pin 'wchdata_fifo/depth_left[4]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_depthleft[5]' driven by pin 'wchdata_fifo/depth_left[5]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[0]' driven by pin 'wchdata_fifo/data_out[0]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[1]' driven by pin 'wchdata_fifo/data_out[1]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[2]' driven by pin 'wchdata_fifo/data_out[2]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[3]' driven by pin 'wchdata_fifo/data_out[3]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[4]' driven by pin 'wchdata_fifo/data_out[4]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[5]' driven by pin 'wchdata_fifo/data_out[5]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[6]' driven by pin 'wchdata_fifo/data_out[6]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[7]' driven by pin 'wchdata_fifo/data_out[7]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[8]' driven by pin 'wchdata_fifo/data_out[8]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[9]' driven by pin 'wchdata_fifo/data_out[9]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[10]' driven by pin 'wchdata_fifo/data_out[10]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[11]' driven by pin 'wchdata_fifo/data_out[11]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[12]' driven by pin 'wchdata_fifo/data_out[12]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[13]' driven by pin 'wchdata_fifo/data_out[13]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[14]' driven by pin 'wchdata_fifo/data_out[14]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[15]' driven by pin 'wchdata_fifo/data_out[15]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[16]' driven by pin 'wchdata_fifo/data_out[16]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[17]' driven by pin 'wchdata_fifo/data_out[17]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[18]' driven by pin 'wchdata_fifo/data_out[18]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[19]' driven by pin 'wchdata_fifo/data_out[19]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[20]' driven by pin 'wchdata_fifo/data_out[20]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[21]' driven by pin 'wchdata_fifo/data_out[21]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[22]' driven by pin 'wchdata_fifo/data_out[22]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[23]' driven by pin 'wchdata_fifo/data_out[23]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[24]' driven by pin 'wchdata_fifo/data_out[24]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[25]' driven by pin 'wchdata_fifo/data_out[25]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[26]' driven by pin 'wchdata_fifo/data_out[26]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[27]' driven by pin 'wchdata_fifo/data_out[27]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[28]' driven by pin 'wchdata_fifo/data_out[28]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[29]' driven by pin 'wchdata_fifo/data_out[29]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[30]' driven by pin 'wchdata_fifo/data_out[30]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_dataout[31]' driven by pin 'wchdata_fifo/data_out[31]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[0]' driven by pin 'wchaddr_fifo/depth_left[0]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[1]' driven by pin 'wchaddr_fifo/depth_left[1]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[2]' driven by pin 'wchaddr_fifo/depth_left[2]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[3]' driven by pin 'wchaddr_fifo/depth_left[3]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[4]' driven by pin 'wchaddr_fifo/depth_left[4]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_depthleft[5]' driven by pin 'wchaddr_fifo/depth_left[5]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_dataout[32]' driven by pin 'wchaddr_fifo/data_out[32]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_dataout[33]' driven by pin 'wchaddr_fifo/data_out[33]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchaddr_dataout[34]' driven by pin 'wchaddr_fifo/data_out[34]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_full' driven by pin 'wchrsp_fifo/full' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[0]' driven by pin 'wchrsp_fifo/depth_left[0]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[1]' driven by pin 'wchrsp_fifo/depth_left[1]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[2]' driven by pin 'wchrsp_fifo/depth_left[2]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[3]' driven by pin 'wchrsp_fifo/depth_left[3]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[4]' driven by pin 'wchrsp_fifo/depth_left[4]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_depthleft[5]' driven by pin 'wchrsp_fifo/depth_left[5]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_dataout[4]' driven by pin 'wchrsp_fifo/data_out[4]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchrsp_dataout[5]' driven by pin 'wchrsp_fifo/data_out[5]' has no loads. (LINT-2)
Warning: In design 'AXI_slave', net 'wchdata_push' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'AXI_slave', port 'r_ach.ARID[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARID[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARID[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARID[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[31]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[30]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[29]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[28]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[27]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[26]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[25]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[24]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[23]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[22]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[21]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[20]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[19]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[18]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[17]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[16]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[15]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[14]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[13]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[12]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[11]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[10]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[9]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[8]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[7]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[6]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[5]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[4]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARADDR[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLEN[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLEN[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLEN[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLEN[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARSIZE[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARSIZE[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARSIZE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARBURST[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARBURST[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLOCK[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARLOCK[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARCACHE[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARCACHE[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARCACHE[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARCACHE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARPROT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARPROT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARPROT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARQOS' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARREGION' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARUSER' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARVALID' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_ach.ARREADY' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RID[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RID[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RID[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RID[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[63]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[62]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[61]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[60]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[59]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[58]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[57]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[56]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[55]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[54]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[53]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[52]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[51]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[50]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[49]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[48]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[47]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[46]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[45]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[44]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[43]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[42]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[41]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[40]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[39]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[38]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[37]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[36]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[35]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[34]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[33]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[32]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[31]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[30]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[29]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[28]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[27]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[26]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[25]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[24]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[23]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[22]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[21]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[20]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[19]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[18]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[17]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[16]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[15]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[14]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[13]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[12]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[11]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[10]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[9]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[8]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[7]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[6]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[5]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[4]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RDATA[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RRESP[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RRESP[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RLAST' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RVALID' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RUSER' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'r_dch.RREADY' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWID[3]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWID[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWID[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWID[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWSIZE[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWSIZE[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWSIZE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWBURST[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWBURST[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWLOCK[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWLOCK[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWCACHE[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWCACHE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWPROT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWPROT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_ach.AWPROT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_rspch.BRESP[1]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_rspch.BRESP[0]' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', port 'w_rspch.BUSER' is not connected to any nets. (LINT-28)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[63]' is connected directly to output port 'reg_write_data[63]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[62]' is connected directly to output port 'reg_write_data[62]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[61]' is connected directly to output port 'reg_write_data[61]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[60]' is connected directly to output port 'reg_write_data[60]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[59]' is connected directly to output port 'reg_write_data[59]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[58]' is connected directly to output port 'reg_write_data[58]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[57]' is connected directly to output port 'reg_write_data[57]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[56]' is connected directly to output port 'reg_write_data[56]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[55]' is connected directly to output port 'reg_write_data[55]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[54]' is connected directly to output port 'reg_write_data[54]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[53]' is connected directly to output port 'reg_write_data[53]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[52]' is connected directly to output port 'reg_write_data[52]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[51]' is connected directly to output port 'reg_write_data[51]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[50]' is connected directly to output port 'reg_write_data[50]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[49]' is connected directly to output port 'reg_write_data[49]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[48]' is connected directly to output port 'reg_write_data[48]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[47]' is connected directly to output port 'reg_write_data[47]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[46]' is connected directly to output port 'reg_write_data[46]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[45]' is connected directly to output port 'reg_write_data[45]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[44]' is connected directly to output port 'reg_write_data[44]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[43]' is connected directly to output port 'reg_write_data[43]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[42]' is connected directly to output port 'reg_write_data[42]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[41]' is connected directly to output port 'reg_write_data[41]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[40]' is connected directly to output port 'reg_write_data[40]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[39]' is connected directly to output port 'reg_write_data[39]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[38]' is connected directly to output port 'reg_write_data[38]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[37]' is connected directly to output port 'reg_write_data[37]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[36]' is connected directly to output port 'reg_write_data[36]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[35]' is connected directly to output port 'reg_write_data[35]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[34]' is connected directly to output port 'reg_write_data[34]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[33]' is connected directly to output port 'reg_write_data[33]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[32]' is connected directly to output port 'reg_write_data[32]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[31]' is connected directly to output port 'reg_write_data[31]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[30]' is connected directly to output port 'reg_write_data[30]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[29]' is connected directly to output port 'reg_write_data[29]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[28]' is connected directly to output port 'reg_write_data[28]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[27]' is connected directly to output port 'reg_write_data[27]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[26]' is connected directly to output port 'reg_write_data[26]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[25]' is connected directly to output port 'reg_write_data[25]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[24]' is connected directly to output port 'reg_write_data[24]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[23]' is connected directly to output port 'reg_write_data[23]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[22]' is connected directly to output port 'reg_write_data[22]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[21]' is connected directly to output port 'reg_write_data[21]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[20]' is connected directly to output port 'reg_write_data[20]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[19]' is connected directly to output port 'reg_write_data[19]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[18]' is connected directly to output port 'reg_write_data[18]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[17]' is connected directly to output port 'reg_write_data[17]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[16]' is connected directly to output port 'reg_write_data[16]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[15]' is connected directly to output port 'reg_write_data[15]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[14]' is connected directly to output port 'reg_write_data[14]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[13]' is connected directly to output port 'reg_write_data[13]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[12]' is connected directly to output port 'reg_write_data[12]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[11]' is connected directly to output port 'reg_write_data[11]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[10]' is connected directly to output port 'reg_write_data[10]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[9]' is connected directly to output port 'reg_write_data[9]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[8]' is connected directly to output port 'reg_write_data[8]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[7]' is connected directly to output port 'reg_write_data[7]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[6]' is connected directly to output port 'reg_write_data[6]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[5]' is connected directly to output port 'reg_write_data[5]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[4]' is connected directly to output port 'reg_write_data[4]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[3]' is connected directly to output port 'reg_write_data[3]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[2]' is connected directly to output port 'reg_write_data[2]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[1]' is connected directly to output port 'reg_write_data[1]'. (LINT-29)
Warning: In design 'AXI_slave', input port 'w_dch.WDATA[0]' is connected directly to output port 'reg_write_data[0]'. (LINT-29)
Warning: In design 'AXI_slave', a pin on submodule 'wchrsp_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[5]' is connected to logic 0. 
Warning: In design 'AXI_slave', a pin on submodule 'wchrsp_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_in[4]' is connected to logic 0. 
Warning: In design 'AXI_slave', a pin on submodule 'wchdata_fifo' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pull' is connected to logic 0. 
Warning: In design 'AXI_slave', the same net is connected to more than one pin on submodule 'wchrsp_fifo'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_in[5]', 'data_in[4]''.
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', input pin 'A' of leaf cell 'I_21' is connected to undriven net 'push'.  (LINT-58)
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', input pin 'B' of leaf cell 'C8555' is connected to undriven net 'push'.  (LINT-58)
Warning: In design 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_', input pin 'A' of leaf cell 'C8563' is connected to undriven net 'push'.  (LINT-58)
Warning: In design 'AXI_slave', input pin 'push' of hierarchical cell 'wchdata_fifo' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 293 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'AXI_slave'
Information: The register 'wchdata_fifo/depth_left_reg[5]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[4]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[3]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[2]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[1]' will be removed. (OPT-1207)
Information: The register 'wchdata_fifo/depth_left_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping hierarchy wchrsp_fifo before Pass 1 (OPT-776)
Information: Ungrouping 1 of 4 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_'
 Implement Synthetic for 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_'.
Information: The register 'data_mem_reg[0][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[0][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[0][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[1][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[1][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[1][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[2][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[2][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[2][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[3][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[3][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[3][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[4][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[4][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[4][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[5][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[5][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[5][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[6][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[6][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[6][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[7][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[7][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[7][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[8][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[8][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[8][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[9][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[9][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[9][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[10][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[10][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[10][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[11][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[11][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[11][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[12][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[12][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[12][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[13][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[13][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[13][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[14][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[14][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[14][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[15][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[15][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[15][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[16][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[16][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[16][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[17][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[17][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[17][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[18][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[18][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[18][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[19][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[19][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[19][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[20][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[20][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[20][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[21][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[21][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[21][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[22][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[22][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[22][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[23][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[23][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[23][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[24][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[24][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[24][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[25][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[25][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[25][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[26][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[26][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[26][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[27][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[27][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[27][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[28][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[28][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[28][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[29][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[29][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[29][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[30][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[30][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[30][32]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[31][34]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[31][33]' will be removed. (OPT-1207)
Information: The register 'data_mem_reg[31][32]' will be removed. (OPT-1207)
  Processing 'AXI_slave'
Information: The register 'w_rspch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'w_ach_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[8][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[12][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[13][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[16][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[16][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[17][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[17][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[18][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[18][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[19][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[19][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[20][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[20][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[21][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[21][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[22][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[22][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[23][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[23][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[24][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[24][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[25][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[25][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[26][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[26][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[27][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[27][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[28][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[28][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[29][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[29][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[30][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[30][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[31][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchrsp_fifo/data_mem_reg[31][4]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_slave'.
  Processing 'dma_fifo_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: The register 'burst_addr_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'burst_addr_d_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'AXI_slave'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_'. (DDB-72)
Information: Added key list 'DesignWare' to design 'AXI_slave_RSOP_111'. (DDB-72)
Information: Added key list 'DesignWare' to design 'dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl__RSOP_87'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11   10183.5      0.25       4.6       0.0                              0.0000      0.00  
    0:00:11   10229.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:11   10229.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:11   10224.0      0.00       0.0       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12   10132.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13   10112.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10088.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10088.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10088.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:13   10086.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:14   10066.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:14   10066.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:14   10066.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:14   10066.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:14   10005.0      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'AXI_slave' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clks.clk': 1250 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.10
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'AXI_slave' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:39 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: wchaddr_fifo/depth_left_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wchaddr_fifo/data_mem_reg[16][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_slave          T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wchaddr_fifo/depth_left_reg[0]/CP (CFD2QX1)             0.00 #     0.00 r
  wchaddr_fifo/depth_left_reg[0]/Q (CFD2QX1)              0.40       0.40 f
  wchaddr_fifo/U80/Z (CNR2X2)                             0.11       0.51 r
  wchaddr_fifo/U78/Z (CND3X2)                             0.18       0.69 f
  wchaddr_fifo/U36/Z (CNR2X2)                             0.14       0.83 r
  wchaddr_fifo/empty (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.83 r
  U430/Z (CNR2X2)                                         0.11       0.94 f
  wchaddr_fifo/pull (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.94 f
  wchaddr_fifo/U93/Z (CNR2X4)                             0.14       1.08 r
  wchaddr_fifo/U94/Z (COR2X2)                             0.19       1.26 r
  wchaddr_fifo/U98/Z (CND2X4)                             0.10       1.36 f
  wchaddr_fifo/U99/Z (CNR2X4)                             0.11       1.48 r
  wchaddr_fifo/U348/Z (CND2X2)                            0.21       1.69 f
  wchaddr_fifo/U533/Z (CNR2X1)                            0.18       1.87 r
  wchaddr_fifo/U83/Z1 (CIVDX2)                            0.31       2.18 r
  wchaddr_fifo/U541/Z (CMX2XL)                            0.29       2.47 f
  wchaddr_fifo/data_mem_reg[16][1]/D (CFD1QXL)            0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  wchaddr_fifo/data_mem_reg[16][1]/CP (CFD1QXL)           0.00       2.85 r
  library setup time                                     -0.27       2.58
  data required time                                                 2.58
  --------------------------------------------------------------------------
  data required time                                                 2.58
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: wchaddr_fifo/depth_left_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wchaddr_fifo/data_mem_reg[16][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_slave          T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wchaddr_fifo/depth_left_reg[0]/CP (CFD2QX1)             0.00 #     0.00 r
  wchaddr_fifo/depth_left_reg[0]/Q (CFD2QX1)              0.40       0.40 f
  wchaddr_fifo/U80/Z (CNR2X2)                             0.11       0.51 r
  wchaddr_fifo/U78/Z (CND3X2)                             0.18       0.69 f
  wchaddr_fifo/U36/Z (CNR2X2)                             0.14       0.83 r
  wchaddr_fifo/empty (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.83 r
  U430/Z (CNR2X2)                                         0.11       0.94 f
  wchaddr_fifo/pull (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.94 f
  wchaddr_fifo/U93/Z (CNR2X4)                             0.14       1.08 r
  wchaddr_fifo/U94/Z (COR2X2)                             0.19       1.26 r
  wchaddr_fifo/U98/Z (CND2X4)                             0.10       1.36 f
  wchaddr_fifo/U99/Z (CNR2X4)                             0.11       1.48 r
  wchaddr_fifo/U348/Z (CND2X2)                            0.21       1.69 f
  wchaddr_fifo/U533/Z (CNR2X1)                            0.18       1.87 r
  wchaddr_fifo/U83/Z1 (CIVDX2)                            0.31       2.18 r
  wchaddr_fifo/U535/Z (CMX2XL)                            0.29       2.47 f
  wchaddr_fifo/data_mem_reg[16][2]/D (CFD1QXL)            0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  wchaddr_fifo/data_mem_reg[16][2]/CP (CFD1QXL)           0.00       2.85 r
  library setup time                                     -0.27       2.58
  data required time                                                 2.58
  --------------------------------------------------------------------------
  data required time                                                 2.58
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: wchaddr_fifo/depth_left_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wchaddr_fifo/data_mem_reg[16][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AXI_slave          T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wchaddr_fifo/depth_left_reg[0]/CP (CFD2QX1)             0.00 #     0.00 r
  wchaddr_fifo/depth_left_reg[0]/Q (CFD2QX1)              0.40       0.40 f
  wchaddr_fifo/U80/Z (CNR2X2)                             0.11       0.51 r
  wchaddr_fifo/U78/Z (CND3X2)                             0.18       0.69 f
  wchaddr_fifo/U36/Z (CNR2X2)                             0.14       0.83 r
  wchaddr_fifo/empty (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.83 r
  U430/Z (CNR2X2)                                         0.11       0.94 f
  wchaddr_fifo/pull (dma_fifo_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.94 f
  wchaddr_fifo/U93/Z (CNR2X4)                             0.14       1.08 r
  wchaddr_fifo/U94/Z (COR2X2)                             0.19       1.26 r
  wchaddr_fifo/U98/Z (CND2X4)                             0.10       1.36 f
  wchaddr_fifo/U99/Z (CNR2X4)                             0.11       1.48 r
  wchaddr_fifo/U348/Z (CND2X2)                            0.21       1.69 f
  wchaddr_fifo/U533/Z (CNR2X1)                            0.18       1.87 r
  wchaddr_fifo/U83/Z1 (CIVDX2)                            0.31       2.18 r
  wchaddr_fifo/U546/Z (CMX2XL)                            0.29       2.47 f
  wchaddr_fifo/data_mem_reg[16][5]/D (CFD1QXL)            0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  wchaddr_fifo/data_mem_reg[16][5]/CP (CFD1QXL)           0.00       2.85 r
  library setup time                                     -0.27       2.58
  data required time                                                 2.58
  --------------------------------------------------------------------------
  data required time                                                 2.58
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
report_area
 
****************************************
Report : area
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:39 2016
****************************************

Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)

Number of ports:                          450
Number of nets:                          3978
Number of cells:                         3782
Number of combinational cells:           2530
Number of sequential cells:              1251
Number of macros/black boxes:               0
Number of buf/inv:                        159
Number of references:                      49

Combinational area:               5429.000000
Buf/Inv area:                      209.500000
Noncombinational area:            4576.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 10005.000000
Total area:                 undefined
1
report_power
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : AXI_slave
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:14:39 2016
****************************************


Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)


Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
AXI_slave              T8G00TW8          tc240c


Global Operating Voltage = 2.5  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =  62.6639 mW   (98%)
  Net Switching Power  =   1.5908 mW    (2%)
                         ---------
Total Dynamic Power    =  64.2547 mW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register       5.2831e+04          288.5582            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational  9.8329e+03        1.3023e+03            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total          6.2664e+04 uW     1.5908e+03 uW         0.0000               NA        
1
write -hierarchy -format verilog -output AXI_slave_gates.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/syn_wholedesign/AXI_slave_gates.v'.
Warning: Verilog writer has added 3 nets to module AXI_slave using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#################################################################################################################
#################################################################################################################
################################################################################################
############# DMA controller tx  #######################################################################
################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv  }
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate dma_controller_tx
Running PRESTO HDLC

Statistics for case statements in always block at line 40 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Statistics for case statements in always block at line 73 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dma_controller_tx line 40 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_data_d_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      baddr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    clink_ptr_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dma_controller_tx line 95 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| dma_controller_tx/120 |   16   |   64    |      4       |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dma_controller_tx'.
1
create_clock clks.clk -name clk -period 3.0
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{slave_addr[31] slave_addr[30] slave_addr[29] slave_addr[28] slave_addr[27] slave_addr[26] slave_addr[25] slave_addr[24] slave_addr[23] slave_addr[22] slave_addr[21] slave_addr[20] slave_addr[19] slave_addr[18] slave_addr[17] slave_addr[16] slave_addr[15] slave_addr[14] slave_addr[13] slave_addr[12] slave_addr[11] slave_addr[10] slave_addr[9] slave_addr[8] slave_addr[7] slave_addr[6] slave_addr[5] slave_addr[4] slave_addr[3] slave_addr[2] slave_addr[1] slave_addr[0] slave_data[63] slave_data[62] slave_data[61] slave_data[60] slave_data[59] slave_data[58] slave_data[57] slave_data[56] slave_data[55] slave_data[54] slave_data[53] slave_data[52] slave_data[51] slave_data[50] slave_data[49] slave_data[48] slave_data[47] slave_data[46] slave_data[45] slave_data[44] slave_data[43] slave_data[42] slave_data[41] slave_data[40] slave_data[39] slave_data[38] slave_data[37] slave_data[36] slave_data[35] slave_data[34] slave_data[33] slave_data[32] slave_data[31] slave_data[30] slave_data[29] slave_data[28] slave_data[27] slave_data[26] slave_data[25] slave_data[24] slave_data[23] slave_data[22] slave_data[21] slave_data[20] slave_data[19] slave_data[18] slave_data[17] slave_data[16] slave_data[15] slave_data[14] slave_data[13] slave_data[12] slave_data[11] slave_data[10] slave_data[9] slave_data[8] slave_data[7] slave_data[6] slave_data[5] slave_data[4] slave_data[3] slave_data[2] slave_data[1] slave_data[0] wr_en rd_en rd_addr[31] rd_addr[30] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP5-1
Date:        Sun Oct  9 21:14:40 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1024
    Unconnected ports (LINT-28)                                  1024

Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'dma_controller_tx', cell 'C9613' does not drive any nets. (LINT-1)
Warning: In design 'dma_controller_tx', cell 'C9618' does not drive any nets. (LINT-1)
Warning: In design 'dma_controller_tx', cell 'C9622' does not drive any nets. (LINT-1)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][0][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][1][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][2][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][3][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][4][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][5][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][6][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][7][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][8][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][9][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][10][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][11][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][12][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][13][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][14][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][31]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][30]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][29]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][28]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][27]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][26]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][25]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][24]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][23]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][22]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][21]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][20]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][19]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][18]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][17]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][16]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][15]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][14]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][13]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][12]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][11]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][10]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][9]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][8]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][head_ptr][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][reserved][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][frag_length][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][last_bvalid][0]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][7]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][6]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][5]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][4]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][3]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][2]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][1]' is not connected to any nets. (LINT-28)
Warning: In design 'dma_controller_tx', port 'linkregs[l_reg][15][ctrl_data][QoS][0]' is not connected to any nets. (LINT-28)
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1027 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'dma_controller_tx'

Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dma_controller_tx'
Information: Added key list 'DesignWare' to design 'dma_controller_tx'. (DDB-72)
 Implement Synthetic for 'dma_controller_tx'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:16   12461.5      0.29      18.1       0.0                              0.0000      0.00  
    0:00:16   12525.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:16   12525.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:17   12322.0      0.00       0.0       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:18   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:19   12109.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12067.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12067.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12067.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:19   12067.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:20   12006.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:20   12006.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:20   12006.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:20   12006.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:20   11986.0      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'dma_controller_tx' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clks.clk': 1161 load(s), 1 driver(s)
     Net 'clks.rst': 1161 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.10
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'dma_controller_tx' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:01 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: slave_addr[13]
              (input port clocked by clk)
  Endpoint: clink_ptr_reg[l_reg][13][head_ptr][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_controller_tx  T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 f
  slave_addr[13] (in)                                     0.05       0.65 f
  U3606/Z (CNR2X2)                                        0.08       0.73 r
  U3047/Z (CAN2X1)                                        0.14       0.87 r
  U3048/Z (CAN4X1)                                        0.21       1.08 r
  U3607/Z (CAN4X2)                                        0.29       1.37 r
  U3608/Z (CND2X2)                                        0.11       1.49 f
  U3120/Z (CNR2X2)                                        0.16       1.65 r
  U3404/Z (CND2X1)                                        0.15       1.80 f
  U3017/Z (CNIVX2)                                        0.48       2.28 f
  U3834/Z (CMX2XL)                                        0.25       2.53 r
  clink_ptr_reg[l_reg][13][head_ptr][30]/D (CFD2QXL)      0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  clink_ptr_reg[l_reg][13][head_ptr][30]/CP (CFD2QXL)     0.00       2.85 r
  library setup time                                     -0.22       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: slave_addr[13]
              (input port clocked by clk)
  Endpoint: clink_ptr_reg[l_reg][9][ctrl_data][frag_length][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_controller_tx  T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 f
  slave_addr[13] (in)                                     0.05       0.65 f
  U3606/Z (CNR2X2)                                        0.08       0.73 r
  U3047/Z (CAN2X1)                                        0.14       0.87 r
  U3048/Z (CAN4X1)                                        0.21       1.08 r
  U3607/Z (CAN4X2)                                        0.29       1.37 r
  U3665/Z (CND2IX4)                                       0.10       1.47 f
  U3666/Z (CIVX2)                                         0.06       1.53 r
  U3036/Z (CND2IX1)                                       0.09       1.63 f
  U3051/Z (CIVX2)                                         0.08       1.70 r
  U3381/Z (CND2X1)                                        0.19       1.89 f
  U3382/Z (CNIVX4)                                        0.40       2.29 f
  U3895/Z (CMX2XL)                                        0.24       2.53 r
  clink_ptr_reg[l_reg][9][ctrl_data][frag_length][6]/D (CFD2QXL)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  clink_ptr_reg[l_reg][9][ctrl_data][frag_length][6]/CP (CFD2QXL)
                                                          0.00       2.85 r
  library setup time                                     -0.22       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: slave_addr[13]
              (input port clocked by clk)
  Endpoint: clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dma_controller_tx  T8G00TW8              tc240c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 f
  slave_addr[13] (in)                                     0.05       0.65 f
  U3606/Z (CNR2X2)                                        0.08       0.73 r
  U3047/Z (CAN2X1)                                        0.14       0.87 r
  U3048/Z (CAN4X1)                                        0.21       1.08 r
  U3607/Z (CAN4X2)                                        0.29       1.37 r
  U3665/Z (CND2IX4)                                       0.10       1.47 f
  U3666/Z (CIVX2)                                         0.06       1.53 r
  U3036/Z (CND2IX1)                                       0.09       1.63 f
  U3051/Z (CIVX2)                                         0.08       1.70 r
  U3381/Z (CND2X1)                                        0.19       1.89 f
  U3382/Z (CNIVX4)                                        0.40       2.29 f
  U3717/Z (CMX2XL)                                        0.24       2.53 r
  clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2]/D (CFD2QXL)
                                                          0.00       2.53 r
  data arrival time                                                  2.53

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  clock uncertainty                                      -0.25       2.85
  clink_ptr_reg[l_reg][9][ctrl_data][frag_length][2]/CP (CFD2QXL)
                                                          0.00       2.85 r
  library setup time                                     -0.22       2.63
  data required time                                                 2.63
  --------------------------------------------------------------------------
  data required time                                                 2.63
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
report_area
 
****************************************
Report : area
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:01 2016
****************************************

Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)

Number of ports:                         1286
Number of nets:                          4861
Number of cells:                         4254
Number of combinational cells:           3093
Number of sequential cells:              1161
Number of macros/black boxes:               0
Number of buf/inv:                        458
Number of references:                      57

Combinational area:               5925.500000
Buf/Inv area:                      545.500000
Noncombinational area:            6060.500000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 11986.000000
Total area:                 undefined
1
report_power
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : dma_controller_tx
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:01 2016
****************************************


Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)


Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
dma_controller_tx      T8G00TW8          tc240c


Global Operating Voltage = 2.5  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =  87.4614 mW   (98%)
  Net Switching Power  =   2.2226 mW    (2%)
                         ---------
Total Dynamic Power    =  89.6840 mW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register       8.4357e+04          123.7502            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational  3.1034e+03        2.0989e+03            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total          8.7461e+04 uW     2.2226e+03 uW         0.0000               NA        
1
write -hierarchy -format verilog -output dma_controller_tx_gates.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/syn_wholedesign/dma_controller_tx_gates.v'.
1
#################################################################################################################
#################################################################################################################
############# CRC block  #######################################################################
################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D8.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D16.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D24.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D32.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D40.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D48.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D56.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D64.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv 
 }
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D8.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D16.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D24.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D32.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D40.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D48.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D56.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC32_D64.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:135: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:141: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:142: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:144: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:149: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:150: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:151: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:152: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate CRC_block
Running PRESTO HDLC

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CRC_block'.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
1
create_clock clks.clk -name clk -period 3.0
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{dready datain[63] datain[62] datain[61] datain[60] datain[59] datain[58] datain[57] datain[56] datain[55] datain[54] datain[53] datain[52] datain[51] datain[50] datain[49] datain[48] datain[47] datain[46] datain[45] datain[44] datain[43] datain[42] datain[41] datain[40] datain[39] datain[38] datain[37] datain[36] datain[35] datain[34] datain[33] datain[32] datain[31] datain[30] datain[29] datain[28] datain[27] datain[26] datain[25] datain[24] datain[23] datain[22] datain[21] datain[20] datain[19] datain[18] datain[17] datain[16] datain[15] datain[14] datain[13] datain[12] datain[11] datain[10] datain[9] datain[8] datain[7] datain[6] datain[5] datain[4] datain[3] datain[2] datain[1] datain[0] ctrl_wd[7] ctrl_wd[6] ctrl_wd[5] ctrl_wd[4] ctrl_wd[3] ctrl_wd[2] ctrl_wd[1] ctrl_wd[0] bvalid[7] bvalid[6] bvalid[5] bvalid[4] bvalid[3] bvalid[2] bvalid[1] bvalid[0]}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
check_design
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Uniquified 4 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 4 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 4 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 2 instances of design 'CRC32_D48'. (OPT-1056)
  Simplifying Design 'CRC_block'

Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping hierarchy crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping 18 of 19 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:18   11752.0      0.88     187.6       0.0                              0.0000      0.00  
    0:00:21   13162.5      0.24      57.0       0.0                              0.0000      0.00  
    0:00:21   13162.5      0.24      57.0       0.0                              0.0000      0.00  
    0:00:21   13168.0      0.24      57.1       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:23   13297.0      0.18      33.8       0.0                              0.0000      0.00  
    0:00:23   12920.0      0.17      32.7       0.0                              0.0000      0.00  
    0:00:23   12920.0      0.17      32.7       0.0                              0.0000      0.00  
    0:00:25   13584.5      0.09      12.4       0.0                              0.0000      0.00  
    0:00:26   13584.5      0.09      12.4       0.0                              0.0000      0.00  
    0:00:26   14195.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14195.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:26   14192.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:27   13169.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13128.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13128.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13128.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:27   13059.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:28   12919.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:28   12919.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:28   12919.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:28   12919.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:28   12681.5      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.10
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:32 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: crcin48_d_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin40_d_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CRC_block          T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  crcin48_d_reg[17]/CP (CFD2QX2)           0.00       0.00 r
  crcin48_d_reg[17]/Q (CFD2QX2)            0.38       0.38 f
  U4607/Z (CENX4)                          0.19       0.57 r
  U4608/Z (CEOX2)                          0.29       0.86 r
  U4442/Z (CENX2)                          0.26       1.13 r
  U3407/Z (CENX1)                          0.22       1.35 r
  U3713/Z (CENX1)                          0.23       1.57 r
  U3798/Z (CENX1)                          0.22       1.80 r
  U3597/Z (CENX1)                          0.13       1.92 f
  U3596/Z (CANR1X2)                        0.10       2.02 r
  U6361/Z (CND3X2)                         0.12       2.14 f
  U3309/Z (CIVX2)                          0.07       2.21 r
  U3858/Z (CND3X4)                         0.15       2.36 f
  U3982/Z (CND2X1)                         0.08       2.44 r
  U3981/Z (CND2X1)                         0.09       2.52 f
  crcin40_d_reg[14]/D (CFD2QX1)            0.00       2.52 f
  data arrival time                                   2.52

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crcin40_d_reg[14]/CP (CFD2QX1)           0.00       2.85 r
  library setup time                      -0.23       2.62
  data required time                                  2.62
  -----------------------------------------------------------
  data required time                                  2.62
  data arrival time                                  -2.52
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: crcin48_d_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin24_d_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CRC_block          T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  crcin48_d_reg[17]/CP (CFD2QX2)           0.00       0.00 r
  crcin48_d_reg[17]/Q (CFD2QX2)            0.38       0.38 f
  U4607/Z (CENX4)                          0.19       0.57 r
  U4608/Z (CEOX2)                          0.29       0.86 r
  U4442/Z (CENX2)                          0.26       1.13 r
  U3407/Z (CENX1)                          0.22       1.35 r
  U3713/Z (CENX1)                          0.23       1.57 r
  U3798/Z (CENX1)                          0.22       1.80 r
  U3597/Z (CENX1)                          0.13       1.92 f
  U3596/Z (CANR1X2)                        0.10       2.02 r
  U6361/Z (CND3X2)                         0.12       2.14 f
  U3309/Z (CIVX2)                          0.07       2.21 r
  U3858/Z (CND3X4)                         0.15       2.36 f
  U7084/Z (CND2X1)                         0.08       2.44 r
  U7086/Z (CND2X1)                         0.09       2.52 f
  crcin24_d_reg[14]/D (CFD2QX1)            0.00       2.52 f
  data arrival time                                   2.52

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crcin24_d_reg[14]/CP (CFD2QX1)           0.00       2.85 r
  library setup time                      -0.23       2.62
  data required time                                  2.62
  -----------------------------------------------------------
  data required time                                  2.62
  data arrival time                                  -2.52
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: crcin48_d_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcin32_d_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CRC_block          T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  crcin48_d_reg[17]/CP (CFD2QX2)           0.00       0.00 r
  crcin48_d_reg[17]/Q (CFD2QX2)            0.38       0.38 f
  U4607/Z (CENX4)                          0.19       0.57 r
  U4608/Z (CEOX2)                          0.29       0.86 r
  U4442/Z (CENX2)                          0.26       1.13 r
  U3407/Z (CENX1)                          0.22       1.35 r
  U3713/Z (CENX1)                          0.23       1.57 r
  U3798/Z (CENX1)                          0.22       1.80 r
  U3597/Z (CENX1)                          0.13       1.92 f
  U3596/Z (CANR1X2)                        0.10       2.02 r
  U6361/Z (CND3X2)                         0.12       2.14 f
  U3309/Z (CIVX2)                          0.07       2.21 r
  U3858/Z (CND3X4)                         0.15       2.36 f
  U7037/Z (CND2X1)                         0.08       2.44 r
  U7039/Z (CND2X1)                         0.09       2.52 f
  crcin32_d_reg[14]/D (CFD2QX1)            0.00       2.52 f
  data arrival time                                   2.52

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crcin32_d_reg[14]/CP (CFD2QX1)           0.00       2.85 r
  library setup time                      -0.23       2.62
  data required time                                  2.62
  -----------------------------------------------------------
  data required time                                  2.62
  data arrival time                                  -2.52
  -----------------------------------------------------------
  slack (MET)                                         0.10


1
report_area
 
****************************************
Report : area
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:32 2016
****************************************

Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)

Number of ports:                          181
Number of nets:                          5040
Number of cells:                         4952
Number of combinational cells:           4299
Number of sequential cells:               653
Number of macros/black boxes:               0
Number of buf/inv:                        545
Number of references:                      89

Combinational area:               8528.000000
Buf/Inv area:                      585.000000
Noncombinational area:            4153.500000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 12681.500000
Total area:                 undefined
1
report_power
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : CRC_block
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:33 2016
****************************************


Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)


Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
CRC_block              T8G00TW8          tc240c


Global Operating Voltage = 2.5  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =  80.5896 mW   (99%)
  Net Switching Power  = 565.0436 uW    (1%)
                         ---------
Total Dynamic Power    =  81.1547 mW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register       8.0192e+04           70.1650            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational    397.4435          494.8788            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total          8.0590e+04 uW       565.0438 uW         0.0000               NA        
1
write -hierarchy -format verilog -output CRC_block_gates.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/syn_wholedesign/CRC_block_gates.v'.
1
#################################################################################################################
#################################################################################################################
############# TX RS_layer block  #######################################################################
########################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv 
 }
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
elaborate rs_layer
Running PRESTO HDLC
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv:340: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 136 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |     no/auto      |
|           206            |     no/auto      |
|           310            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 391 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           396            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rs_layer line 84 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/rs_layer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xgmii_txc_d_reg   | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cnt2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    IDC_cnt_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pkt_ctrl_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crc_tx_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  xgmii_tx_hold_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   crc_left_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  crc_bvalid_d_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt128_d_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_state_clk_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  wakeuptimer_d_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     div2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    gclk_en_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bvalid_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'rs_layer'.
1
create_clock clks.clk -name clk -period 3.0
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{start_transmit lpi pkt_data[63] pkt_data[62] pkt_data[61] pkt_data[60] pkt_data[59] pkt_data[58] pkt_data[57] pkt_data[56] pkt_data[55] pkt_data[54] pkt_data[53] pkt_data[52] pkt_data[51] pkt_data[50] pkt_data[49] pkt_data[48] pkt_data[47] pkt_data[46] pkt_data[45] pkt_data[44] pkt_data[43] pkt_data[42] pkt_data[41] pkt_data[40] pkt_data[39] pkt_data[38] pkt_data[37] pkt_data[36] pkt_data[35] pkt_data[34] pkt_data[33] pkt_data[32] pkt_data[31] pkt_data[30] pkt_data[29] pkt_data[28] pkt_data[27] pkt_data[26] pkt_data[25] pkt_data[24] pkt_data[23] pkt_data[22] pkt_data[21] pkt_data[20] pkt_data[19] pkt_data[18] pkt_data[17] pkt_data[16] pkt_data[15] pkt_data[14] pkt_data[13] pkt_data[12] pkt_data[11] pkt_data[10] pkt_data[9] pkt_data[8] pkt_data[7] pkt_data[6] pkt_data[5] pkt_data[4] pkt_data[3] pkt_data[2] pkt_data[1] pkt_data[0] pkt_empty pkt_ctrl[7] pkt_ctrl[6] pkt_ctrl[5] pkt_ctrl[4] pkt_ctrl[3] pkt_ctrl[2] pkt_ctrl[1] pkt_ctrl[0] pkt_crc[31] pkt_crc[30] pkt_crc[29] pkt_crc[28] pkt_crc[27] pkt_crc[26] pkt_crc[25] pkt_crc[24] pkt_crc[23] pkt_crc[22] pkt_crc[21] pkt_crc[20] pkt_crc[19] pkt_crc[18] pkt_crc[17] pkt_crc[16] pkt_crc[15] pkt_crc[14] pkt_crc[13] pkt_crc[12] pkt_crc[11] pkt_crc[10] pkt_crc[9] pkt_crc[8] pkt_crc[7] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name T8G00TW8
1
check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP5-1
Date:        Sun Oct  9 21:15:33 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2

Cells                                                               4
    Cells do not drive (LINT-1)                                     4
--------------------------------------------------------------------------------

Warning: In design 'rs_layer', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'rs_layer', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'rs_layer', cell 'C2633' does not drive any nets. (LINT-1)
Warning: In design 'rs_layer', cell 'B_38' does not drive any nets. (LINT-1)
Warning: In design 'rs_layer', port 'pkt_empty' is not connected to any nets. (LINT-28)
Warning: In design 'rs_layer', port 'nxt_buf' is not connected to any nets. (LINT-28)
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'rs_layer'

Loaded alib file './alib-52/tc240c.db_NOMIN25.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rs_layer'
Information: Added key list 'DesignWare' to design 'rs_layer'. (DDB-72)
 Implement Synthetic for 'rs_layer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    2488.0      0.10       2.2       0.0                              0.0000      0.00  
    0:00:04    2517.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04    2517.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:04    2517.5      0.00       0.0       0.0                              0.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    2500.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2498.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2498.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2498.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2498.5      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2489.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2489.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2489.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2489.0      0.00       0.0       0.0                              0.0000      0.00  
    0:00:05    2472.5      0.00       0.0       0.0                              0.0000      0.00  
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.10
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:39 2016
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: bvalid_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crc_left_d_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_layer           T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  bvalid_reg[0]/CP (CFD2QXL)               0.00       0.00 r
  bvalid_reg[0]/Q (CFD2QXL)                0.58       0.58 f
  U781/Z (COR4X1)                          0.45       1.03 f
  U814/Z (CNR3X2)                          0.19       1.22 r
  U815/Z (CNR2X1)                          0.12       1.34 f
  U710/Z (CAN2X1)                          0.14       1.48 f
  U603/Z (CNR3X2)                          0.43       1.91 r
  U694/Z (CIVX4)                           0.33       2.24 f
  U1291/Z (CAOR2XL)                        0.28       2.53 f
  crc_left_d_reg[0]/D (CFD2QXL)            0.00       2.53 f
  data arrival time                                   2.53

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crc_left_d_reg[0]/CP (CFD2QXL)           0.00       2.85 r
  library setup time                      -0.22       2.63
  data required time                                  2.63
  -----------------------------------------------------------
  data required time                                  2.63
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: bvalid_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crc_left_d_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_layer           T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  bvalid_reg[0]/CP (CFD2QXL)               0.00       0.00 r
  bvalid_reg[0]/Q (CFD2QXL)                0.58       0.58 f
  U781/Z (COR4X1)                          0.45       1.03 f
  U814/Z (CNR3X2)                          0.19       1.22 r
  U815/Z (CNR2X1)                          0.12       1.34 f
  U710/Z (CAN2X1)                          0.14       1.48 f
  U603/Z (CNR3X2)                          0.43       1.91 r
  U694/Z (CIVX4)                           0.33       2.24 f
  U864/Z (CAOR2XL)                         0.28       2.53 f
  crc_left_d_reg[1]/D (CFD2QXL)            0.00       2.53 f
  data arrival time                                   2.53

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crc_left_d_reg[1]/CP (CFD2QXL)           0.00       2.85 r
  library setup time                      -0.22       2.63
  data required time                                  2.63
  -----------------------------------------------------------
  data required time                                  2.63
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: bvalid_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crc_left_d_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_layer           T8G00TW8              tc240c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  bvalid_reg[0]/CP (CFD2QXL)               0.00       0.00 r
  bvalid_reg[0]/Q (CFD2QXL)                0.58       0.58 f
  U781/Z (COR4X1)                          0.45       1.03 f
  U814/Z (CNR3X2)                          0.19       1.22 r
  U815/Z (CNR2X1)                          0.12       1.34 f
  U710/Z (CAN2X1)                          0.14       1.48 f
  U603/Z (CNR3X2)                          0.43       1.91 r
  U694/Z (CIVX4)                           0.33       2.24 f
  U1032/Z (CAOR2X2)                        0.28       2.52 f
  crc_left_d_reg[16]/D (CFD2QXL)           0.00       2.52 f
  data arrival time                                   2.52

  clock clk (rise edge)                    3.10       3.10
  clock network delay (ideal)              0.00       3.10
  clock uncertainty                       -0.25       2.85
  crc_left_d_reg[16]/CP (CFD2QXL)          0.00       2.85 r
  library setup time                      -0.22       2.63
  data required time                                  2.63
  -----------------------------------------------------------
  data required time                                  2.63
  data arrival time                                  -2.52
  -----------------------------------------------------------
  slack (MET)                                         0.11


1
report_area
 
****************************************
Report : area
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:39 2016
****************************************

Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)

Number of ports:                          157
Number of nets:                          1066
Number of cells:                          945
Number of combinational cells:            711
Number of sequential cells:               234
Number of macros/black boxes:               0
Number of buf/inv:                        105
Number of references:                      73

Combinational area:               1259.500000
Buf/Inv area:                      118.500000
Noncombinational area:            1213.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  2472.500000
Total area:                 undefined
1
report_power
Warning: Main library 'tc240c' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : rs_layer
Version: K-2015.06-SP5-1
Date   : Sun Oct  9 21:15:39 2016
****************************************


Library(s) Used:

    tc240c (File: /apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25)


Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
rs_layer               T8G00TW8          tc240c


Global Operating Voltage = 2.5  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =  20.2102 mW   (95%)
  Net Switching Power  =   1.0207 mW    (5%)
                         ---------
Total Dynamic Power    =  21.2309 mW  (100%)

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000            0.0000            0.0000               NA   (     N/A)
clock_network      0.0000            0.0000            0.0000               NA   (     N/A)
register       1.8945e+04          214.1231            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational  1.2657e+03          806.5909            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total          2.0210e+04 uW     1.0207e+03 uW         0.0000               NA        
1
write -hierarchy -format verilog -output rs_layer_gates.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT/rtl/syn_wholedesign/rs_layer_gates.v'.
1
quit

Thank you...
