#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x616e06129990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x616e06129b20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x616e0613d980 .functor NOT 1, L_0x616e06164590, C4<0>, C4<0>, C4<0>;
L_0x616e061642f0 .functor XOR 1, L_0x616e06164190, L_0x616e06164250, C4<0>, C4<0>;
L_0x616e06164480 .functor XOR 1, L_0x616e061642f0, L_0x616e061643b0, C4<0>, C4<0>;
v0x616e061602c0_0 .net *"_ivl_10", 0 0, L_0x616e061643b0;  1 drivers
v0x616e061603c0_0 .net *"_ivl_12", 0 0, L_0x616e06164480;  1 drivers
v0x616e061604a0_0 .net *"_ivl_2", 0 0, L_0x616e06162040;  1 drivers
v0x616e06160560_0 .net *"_ivl_4", 0 0, L_0x616e06164190;  1 drivers
v0x616e06160640_0 .net *"_ivl_6", 0 0, L_0x616e06164250;  1 drivers
v0x616e06160770_0 .net *"_ivl_8", 0 0, L_0x616e061642f0;  1 drivers
v0x616e06160850_0 .net "a", 0 0, v0x616e0615cff0_0;  1 drivers
v0x616e061608f0_0 .net "b", 0 0, v0x616e0615d090_0;  1 drivers
v0x616e06160990_0 .net "c", 0 0, v0x616e0615d130_0;  1 drivers
v0x616e06160a30_0 .var "clk", 0 0;
v0x616e06160ad0_0 .net "d", 0 0, v0x616e0615d270_0;  1 drivers
v0x616e06160b70_0 .net "q_dut", 0 0, L_0x616e06163ee0;  1 drivers
v0x616e06160c10_0 .net "q_ref", 0 0, L_0x616e06118b60;  1 drivers
v0x616e06160cb0_0 .var/2u "stats1", 159 0;
v0x616e06160d50_0 .var/2u "strobe", 0 0;
v0x616e06160df0_0 .net "tb_match", 0 0, L_0x616e06164590;  1 drivers
v0x616e06160eb0_0 .net "tb_mismatch", 0 0, L_0x616e0613d980;  1 drivers
v0x616e06160f70_0 .net "wavedrom_enable", 0 0, v0x616e0615d360_0;  1 drivers
v0x616e06161010_0 .net "wavedrom_title", 511 0, v0x616e0615d400_0;  1 drivers
L_0x616e06162040 .concat [ 1 0 0 0], L_0x616e06118b60;
L_0x616e06164190 .concat [ 1 0 0 0], L_0x616e06118b60;
L_0x616e06164250 .concat [ 1 0 0 0], L_0x616e06163ee0;
L_0x616e061643b0 .concat [ 1 0 0 0], L_0x616e06118b60;
L_0x616e06164590 .cmp/eeq 1, L_0x616e06162040, L_0x616e06164480;
S_0x616e0612e450 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x616e06129b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x616e06118b60 .functor OR 1, v0x616e0615d130_0, v0x616e0615d090_0, C4<0>, C4<0>;
v0x616e0613db20_0 .net "a", 0 0, v0x616e0615cff0_0;  alias, 1 drivers
v0x616e0613dbc0_0 .net "b", 0 0, v0x616e0615d090_0;  alias, 1 drivers
v0x616e06118cc0_0 .net "c", 0 0, v0x616e0615d130_0;  alias, 1 drivers
v0x616e06118d60_0 .net "d", 0 0, v0x616e0615d270_0;  alias, 1 drivers
v0x616e0615c630_0 .net "q", 0 0, L_0x616e06118b60;  alias, 1 drivers
S_0x616e0615c7e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x616e06129b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x616e0615cff0_0 .var "a", 0 0;
v0x616e0615d090_0 .var "b", 0 0;
v0x616e0615d130_0 .var "c", 0 0;
v0x616e0615d1d0_0 .net "clk", 0 0, v0x616e06160a30_0;  1 drivers
v0x616e0615d270_0 .var "d", 0 0;
v0x616e0615d360_0 .var "wavedrom_enable", 0 0;
v0x616e0615d400_0 .var "wavedrom_title", 511 0;
E_0x616e06129440/0 .event negedge, v0x616e0615d1d0_0;
E_0x616e06129440/1 .event posedge, v0x616e0615d1d0_0;
E_0x616e06129440 .event/or E_0x616e06129440/0, E_0x616e06129440/1;
E_0x616e06129690 .event posedge, v0x616e0615d1d0_0;
E_0x616e06111820 .event negedge, v0x616e0615d1d0_0;
S_0x616e0615caf0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x616e0615c7e0;
 .timescale -12 -12;
v0x616e0615ccf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x616e0615cdf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x616e0615c7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x616e0615d560 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x616e06129b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x616e0612ee80 .functor NOT 1, v0x616e0615cff0_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161270 .functor NOT 1, v0x616e0615d090_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161330 .functor AND 1, L_0x616e0612ee80, L_0x616e06161270, C4<1>, C4<1>;
L_0x616e061613d0 .functor NOT 1, v0x616e0615d130_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161470 .functor AND 1, L_0x616e06161330, L_0x616e061613d0, C4<1>, C4<1>;
L_0x616e06161530 .functor AND 1, L_0x616e06161470, v0x616e0615d270_0, C4<1>, C4<1>;
L_0x616e061616c0 .functor NOT 1, v0x616e0615cff0_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161730 .functor NOT 1, v0x616e0615d090_0, C4<0>, C4<0>, C4<0>;
L_0x616e061617f0 .functor AND 1, L_0x616e061616c0, L_0x616e06161730, C4<1>, C4<1>;
L_0x616e061618b0 .functor AND 1, L_0x616e061617f0, v0x616e0615d130_0, C4<1>, C4<1>;
L_0x616e061619d0 .functor NOT 1, v0x616e0615d270_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161a40 .functor AND 1, L_0x616e061618b0, L_0x616e061619d0, C4<1>, C4<1>;
L_0x616e06161b70 .functor OR 1, L_0x616e06161530, L_0x616e06161a40, C4<0>, C4<0>;
L_0x616e06161c80 .functor NOT 1, v0x616e0615cff0_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161b00 .functor AND 1, L_0x616e06161c80, v0x616e0615d090_0, C4<1>, C4<1>;
L_0x616e06161dc0 .functor NOT 1, v0x616e0615d130_0, C4<0>, C4<0>, C4<0>;
L_0x616e06161ec0 .functor AND 1, L_0x616e06161b00, L_0x616e06161dc0, C4<1>, C4<1>;
L_0x616e06161fd0 .functor NOT 1, v0x616e0615d270_0, C4<0>, C4<0>, C4<0>;
L_0x616e061620e0 .functor AND 1, L_0x616e06161ec0, L_0x616e06161fd0, C4<1>, C4<1>;
L_0x616e061621f0 .functor OR 1, L_0x616e06161b70, L_0x616e061620e0, C4<0>, C4<0>;
L_0x616e061623b0 .functor NOT 1, v0x616e0615d090_0, C4<0>, C4<0>, C4<0>;
L_0x616e06162530 .functor AND 1, v0x616e0615cff0_0, L_0x616e061623b0, C4<1>, C4<1>;
L_0x616e061626b0 .functor NOT 1, v0x616e0615d130_0, C4<0>, C4<0>, C4<0>;
L_0x616e06162830 .functor AND 1, L_0x616e06162530, L_0x616e061626b0, C4<1>, C4<1>;
L_0x616e06162a10 .functor AND 1, L_0x616e06162830, v0x616e0615d270_0, C4<1>, C4<1>;
L_0x616e06162ad0 .functor OR 1, L_0x616e061621f0, L_0x616e06162a10, C4<0>, C4<0>;
L_0x616e06162cc0 .functor NOT 1, v0x616e0615d090_0, C4<0>, C4<0>, C4<0>;
L_0x616e06162d30 .functor AND 1, v0x616e0615cff0_0, L_0x616e06162cc0, C4<1>, C4<1>;
L_0x616e06162ff0 .functor AND 1, L_0x616e06162d30, v0x616e0615d130_0, C4<1>, C4<1>;
L_0x616e061630b0 .functor AND 1, L_0x616e06162ff0, v0x616e0615d270_0, C4<1>, C4<1>;
L_0x616e06163380 .functor OR 1, L_0x616e06162ad0, L_0x616e061630b0, C4<0>, C4<0>;
L_0x616e06163490 .functor AND 1, v0x616e0615cff0_0, v0x616e0615d090_0, C4<1>, C4<1>;
L_0x616e06163610 .functor NOT 1, v0x616e0615d130_0, C4<0>, C4<0>, C4<0>;
L_0x616e06163680 .functor AND 1, L_0x616e06163490, L_0x616e06163610, C4<1>, C4<1>;
L_0x616e061638b0 .functor AND 1, L_0x616e06163680, v0x616e0615d270_0, C4<1>, C4<1>;
L_0x616e06163970 .functor OR 1, L_0x616e06163380, L_0x616e061638b0, C4<0>, C4<0>;
L_0x616e06163bb0 .functor AND 1, v0x616e0615cff0_0, v0x616e0615d090_0, C4<1>, C4<1>;
L_0x616e06163c20 .functor AND 1, L_0x616e06163bb0, v0x616e0615d130_0, C4<1>, C4<1>;
L_0x616e06163e20 .functor AND 1, L_0x616e06163c20, v0x616e0615d270_0, C4<1>, C4<1>;
L_0x616e06163ee0 .functor OR 1, L_0x616e06163970, L_0x616e06163e20, C4<0>, C4<0>;
v0x616e0615d740_0 .net *"_ivl_0", 0 0, L_0x616e0612ee80;  1 drivers
v0x616e0615d820_0 .net *"_ivl_10", 0 0, L_0x616e06161530;  1 drivers
v0x616e0615d900_0 .net *"_ivl_12", 0 0, L_0x616e061616c0;  1 drivers
v0x616e0615d9f0_0 .net *"_ivl_14", 0 0, L_0x616e06161730;  1 drivers
v0x616e0615dad0_0 .net *"_ivl_16", 0 0, L_0x616e061617f0;  1 drivers
v0x616e0615dc00_0 .net *"_ivl_18", 0 0, L_0x616e061618b0;  1 drivers
v0x616e0615dce0_0 .net *"_ivl_2", 0 0, L_0x616e06161270;  1 drivers
v0x616e0615ddc0_0 .net *"_ivl_20", 0 0, L_0x616e061619d0;  1 drivers
v0x616e0615dea0_0 .net *"_ivl_22", 0 0, L_0x616e06161a40;  1 drivers
v0x616e0615df80_0 .net *"_ivl_24", 0 0, L_0x616e06161b70;  1 drivers
v0x616e0615e060_0 .net *"_ivl_26", 0 0, L_0x616e06161c80;  1 drivers
v0x616e0615e140_0 .net *"_ivl_28", 0 0, L_0x616e06161b00;  1 drivers
v0x616e0615e220_0 .net *"_ivl_30", 0 0, L_0x616e06161dc0;  1 drivers
v0x616e0615e300_0 .net *"_ivl_32", 0 0, L_0x616e06161ec0;  1 drivers
v0x616e0615e3e0_0 .net *"_ivl_34", 0 0, L_0x616e06161fd0;  1 drivers
v0x616e0615e4c0_0 .net *"_ivl_36", 0 0, L_0x616e061620e0;  1 drivers
v0x616e0615e5a0_0 .net *"_ivl_38", 0 0, L_0x616e061621f0;  1 drivers
v0x616e0615e680_0 .net *"_ivl_4", 0 0, L_0x616e06161330;  1 drivers
v0x616e0615e760_0 .net *"_ivl_40", 0 0, L_0x616e061623b0;  1 drivers
v0x616e0615e840_0 .net *"_ivl_42", 0 0, L_0x616e06162530;  1 drivers
v0x616e0615e920_0 .net *"_ivl_44", 0 0, L_0x616e061626b0;  1 drivers
v0x616e0615ea00_0 .net *"_ivl_46", 0 0, L_0x616e06162830;  1 drivers
v0x616e0615eae0_0 .net *"_ivl_48", 0 0, L_0x616e06162a10;  1 drivers
v0x616e0615ebc0_0 .net *"_ivl_50", 0 0, L_0x616e06162ad0;  1 drivers
v0x616e0615eca0_0 .net *"_ivl_52", 0 0, L_0x616e06162cc0;  1 drivers
v0x616e0615ed80_0 .net *"_ivl_54", 0 0, L_0x616e06162d30;  1 drivers
v0x616e0615ee60_0 .net *"_ivl_56", 0 0, L_0x616e06162ff0;  1 drivers
v0x616e0615ef40_0 .net *"_ivl_58", 0 0, L_0x616e061630b0;  1 drivers
v0x616e0615f020_0 .net *"_ivl_6", 0 0, L_0x616e061613d0;  1 drivers
v0x616e0615f100_0 .net *"_ivl_60", 0 0, L_0x616e06163380;  1 drivers
v0x616e0615f1e0_0 .net *"_ivl_62", 0 0, L_0x616e06163490;  1 drivers
v0x616e0615f2c0_0 .net *"_ivl_64", 0 0, L_0x616e06163610;  1 drivers
v0x616e0615f3a0_0 .net *"_ivl_66", 0 0, L_0x616e06163680;  1 drivers
v0x616e0615f690_0 .net *"_ivl_68", 0 0, L_0x616e061638b0;  1 drivers
v0x616e0615f770_0 .net *"_ivl_70", 0 0, L_0x616e06163970;  1 drivers
v0x616e0615f850_0 .net *"_ivl_72", 0 0, L_0x616e06163bb0;  1 drivers
v0x616e0615f930_0 .net *"_ivl_74", 0 0, L_0x616e06163c20;  1 drivers
v0x616e0615fa10_0 .net *"_ivl_76", 0 0, L_0x616e06163e20;  1 drivers
v0x616e0615faf0_0 .net *"_ivl_8", 0 0, L_0x616e06161470;  1 drivers
v0x616e0615fbd0_0 .net "a", 0 0, v0x616e0615cff0_0;  alias, 1 drivers
v0x616e0615fc70_0 .net "b", 0 0, v0x616e0615d090_0;  alias, 1 drivers
v0x616e0615fd60_0 .net "c", 0 0, v0x616e0615d130_0;  alias, 1 drivers
v0x616e0615fe50_0 .net "d", 0 0, v0x616e0615d270_0;  alias, 1 drivers
v0x616e0615ff40_0 .net "q", 0 0, L_0x616e06163ee0;  alias, 1 drivers
S_0x616e061600a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x616e06129b20;
 .timescale -12 -12;
E_0x616e061291e0 .event anyedge, v0x616e06160d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x616e06160d50_0;
    %nor/r;
    %assign/vec4 v0x616e06160d50_0, 0;
    %wait E_0x616e061291e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x616e0615c7e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d090_0, 0;
    %assign/vec4 v0x616e0615cff0_0, 0;
    %wait E_0x616e06111820;
    %wait E_0x616e06129690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d090_0, 0;
    %assign/vec4 v0x616e0615cff0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x616e06129440;
    %load/vec4 v0x616e0615cff0_0;
    %load/vec4 v0x616e0615d090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616e0615d130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x616e0615d270_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d090_0, 0;
    %assign/vec4 v0x616e0615cff0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x616e0615cdf0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x616e06129440;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x616e0615d090_0, 0;
    %assign/vec4 v0x616e0615cff0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x616e06129b20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616e06160a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616e06160d50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x616e06129b20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x616e06160a30_0;
    %inv;
    %store/vec4 v0x616e06160a30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x616e06129b20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x616e0615d1d0_0, v0x616e06160eb0_0, v0x616e06160850_0, v0x616e061608f0_0, v0x616e06160990_0, v0x616e06160ad0_0, v0x616e06160c10_0, v0x616e06160b70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x616e06129b20;
T_7 ;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x616e06129b20;
T_8 ;
    %wait E_0x616e06129440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x616e06160cb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x616e06160cb0_0, 4, 32;
    %load/vec4 v0x616e06160df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x616e06160cb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x616e06160cb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x616e06160cb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x616e06160c10_0;
    %load/vec4 v0x616e06160c10_0;
    %load/vec4 v0x616e06160b70_0;
    %xor;
    %load/vec4 v0x616e06160c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x616e06160cb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x616e06160cb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x616e06160cb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth1/circuit4/iter1/response0/top_module.sv";
