<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SyterKit: include/drivers/sun8iw21/reg/reg-ccu.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SyterKit
   &#160;<span id="projectnumber">0.2.4</span>
   </div>
   <div id="projectbrief">SyterKit is a bare-metal framework designed for Allwinner platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_f2c48dc3b8c7451c113120ef357924ec.html">sun8iw21</a></li><li class="navelem"><a class="el" href="../../dir_f8e6c1c0a9965d2c338594a4f087fba0.html">reg</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">reg-ccu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="../../d0/df1/sun8iw21_2reg_2reg-ncat_8h_source.html">reg-ncat.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for reg-ccu.h:</div>
<div class="dyncontent">
<div class="center"><img src="../../dd/ddb/sun8iw21_2reg_2reg-ccu_8h__incl.png" border="0" usemap="#ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8h" alt=""/></div>
<map name="ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8h" id="ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8h">
<area shape="rect" title=" " alt="" coords="5,5,189,47"/>
<area shape="rect" href="../../d0/df1/sun8iw21_2reg_2reg-ncat_8h.html" title=" " alt="" coords="53,95,141,121"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../db/dc7/sun8iw21_2reg_2reg-ccu_8h__dep__incl.png" border="0" usemap="#ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8hdep" alt=""/></div>
<map name="ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8hdep" id="ainclude_2drivers_2sun8iw21_2reg_2reg-ccu_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,189,47"/>
<area shape="rect" href="../../d7/de8/sun8iw21_2sys-clk_8h.html" title=" " alt="" coords="5,95,189,136"/>
</map>
</div>
</div>
<p><a href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac262730d508500e7e1b0634ccc742001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a>&#160;&#160;&#160;<a class="el" href="../../d0/df1/sun8iw21_2reg_2reg-ncat_8h.html#aacf28a0a596ae8fc770b5c03026beda1">SUNXI_CCU_BASE</a></td></tr>
<tr class="separator:ac262730d508500e7e1b0634ccc742001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23de53b876d09184c8b36dc70b73c7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a23de53b876d09184c8b36dc70b73c7af">CCU_PLL_CPU_CTRL_REG</a>&#160;&#160;&#160;0x0000      /* PLL_CPU Control Register */</td></tr>
<tr class="separator:a23de53b876d09184c8b36dc70b73c7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbf21fd3f4922e30e3ae2c95cbf5b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abfbf21fd3f4922e30e3ae2c95cbf5b5b">CCU_PLL_DDR_CTRL_REG</a>&#160;&#160;&#160;0x0010      /* PLL_DDR Control Register */</td></tr>
<tr class="separator:abfbf21fd3f4922e30e3ae2c95cbf5b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7aa424d8c484d8acf84d48f28150ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ad7aa424d8c484d8acf84d48f28150ad7">CCU_PLL_PERI_CTRL_REG</a>&#160;&#160;&#160;0x0020     /* PLL_PERI Control Register */</td></tr>
<tr class="separator:ad7aa424d8c484d8acf84d48f28150ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b114341a4a7857ad1af7c0d848847b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a22b114341a4a7857ad1af7c0d848847b">CCU_PLL_VIDEO_CTRL_REG</a>&#160;&#160;&#160;0x0040    /* PLL_VIDEO Control Register */</td></tr>
<tr class="separator:a22b114341a4a7857ad1af7c0d848847b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37c8d8edcacacde28876f74f80108a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab37c8d8edcacacde28876f74f80108a5">CCU_PLL_CSI_CTRL_REG</a>&#160;&#160;&#160;0x0048      /* PLL_CSI Control Register */</td></tr>
<tr class="separator:ab37c8d8edcacacde28876f74f80108a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c98776c4e67140e893fcc57bf974ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6c98776c4e67140e893fcc57bf974ca1">CCU_PLL_AUDIO_CTRL_REG</a>&#160;&#160;&#160;0x0078    /* PLL_AUDIO Control Register */</td></tr>
<tr class="separator:a6c98776c4e67140e893fcc57bf974ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729c65d087a53429ef6b021dffaeb23a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a729c65d087a53429ef6b021dffaeb23a">CCU_PLL_NPU_CTRL_REG</a>&#160;&#160;&#160;0x0080      /* PLL_NPU Control Register */</td></tr>
<tr class="separator:a729c65d087a53429ef6b021dffaeb23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc52770e2249e44350acd893afdb5207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#adc52770e2249e44350acd893afdb5207">CCU_PLL_DDR_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x0110 /* PLL_DDR Pattern0 Control Register */</td></tr>
<tr class="separator:adc52770e2249e44350acd893afdb5207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b794aad65509cbbc51dfeba77b1951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9b794aad65509cbbc51dfeba77b1951f">CCU_PLL_DDR_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0114 /* PLL_DDR Pattern1 Control Register */</td></tr>
<tr class="separator:a9b794aad65509cbbc51dfeba77b1951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5288da42fcae215e1a8ba32668460c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5288da42fcae215e1a8ba32668460c04">CCU_PLL_PERI_PAT0_CTRL_REG</a>&#160;&#160;&#160;    0x0120 /* PLL_PERI Pattern0 Control Register */</td></tr>
<tr class="separator:a5288da42fcae215e1a8ba32668460c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bfb3f7b41223ded5cead69bebba10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a34bfb3f7b41223ded5cead69bebba10c">CCU_PLL_PERI_PAT1_CTRL_REG</a>&#160;&#160;&#160;    0x0124 /* PLL_PERI Pattern1 Control Register */</td></tr>
<tr class="separator:a34bfb3f7b41223ded5cead69bebba10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4536259f554de21c0297235dd98c2e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4536259f554de21c0297235dd98c2e7e">CCU_PLL_VIDEO_PAT0_CTRL_REG</a>&#160;&#160;&#160;    0x0140 /* PLL_VIDEO Pattern0 Control Register */</td></tr>
<tr class="separator:a4536259f554de21c0297235dd98c2e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbf78e431c538e60fdf5f4b07fb4850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9cbf78e431c538e60fdf5f4b07fb4850">CCU_PLL_VIDEO_PAT1_CTRL_REG</a>&#160;&#160;&#160;    0x0144                               /* PLL_VIDEO Pattern1 Control Register */</td></tr>
<tr class="separator:a9cbf78e431c538e60fdf5f4b07fb4850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d4a9f1f07714faa59f4422e0b55796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a69d4a9f1f07714faa59f4422e0b55796">CCU_PLL_CSI_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x0148 /* PLL_CSI Pattern0 Control Register */</td></tr>
<tr class="separator:a69d4a9f1f07714faa59f4422e0b55796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c20d34c121066059928d376a7f0a882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8c20d34c121066059928d376a7f0a882">CCU_PLL_CSI_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x014C /* PLL_CSI Pattern1 Control Register */</td></tr>
<tr class="separator:a8c20d34c121066059928d376a7f0a882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71983c37d931b912fa50c19fbe553826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a71983c37d931b912fa50c19fbe553826">CCU_PLL_AUDIO_PAT0_CTRL_REG</a>&#160;&#160;&#160;    0x0178 /* PLL_AUDIO Pattern0 Control Register */</td></tr>
<tr class="separator:a71983c37d931b912fa50c19fbe553826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682c8898417edcb3900a11be1fb25778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a682c8898417edcb3900a11be1fb25778">CCU_PLL_AUDIO_PAT1_CTRL_REG</a>&#160;&#160;&#160;    0x017C                               /* PLL_AUDIO Pattern1 Control Register */</td></tr>
<tr class="separator:a682c8898417edcb3900a11be1fb25778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a6d69005c15dbfcc8a632fb4c9c016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a48a6d69005c15dbfcc8a632fb4c9c016">CCU_PLL_NPU_PAT0_CTRL_REG</a>&#160;&#160;&#160;0x0180 /* PLL_NPU Pattern0 Control Register */</td></tr>
<tr class="separator:a48a6d69005c15dbfcc8a632fb4c9c016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959ba07a407f68dc0809f3e5dcf0f189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a959ba07a407f68dc0809f3e5dcf0f189">CCU_PLL_NPU_PAT1_CTRL_REG</a>&#160;&#160;&#160;0x0184 /* PLL_NPU Pattern1 Control Register */</td></tr>
<tr class="separator:a959ba07a407f68dc0809f3e5dcf0f189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d765a0e8fcb47d0f7539e0d51fa9bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2d765a0e8fcb47d0f7539e0d51fa9bf8">CCU_PLL_CPU_BIAS_REG</a>&#160;&#160;&#160;0x0300      /* PLL_CPU Bias Register */</td></tr>
<tr class="separator:a2d765a0e8fcb47d0f7539e0d51fa9bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d05df0068dc577836afa6cbd71245e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a74d05df0068dc577836afa6cbd71245e">CCU_PLL_DDR_BIAS_REG</a>&#160;&#160;&#160;0x0310      /* PLL_DDR Bias Register */</td></tr>
<tr class="separator:a74d05df0068dc577836afa6cbd71245e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390e613c7c7e2332f8a96468e8e7d077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a390e613c7c7e2332f8a96468e8e7d077">CCU_PLL_PERI_BIAS_REG</a>&#160;&#160;&#160;0x0320     /* PLL_PERI Bias Register */</td></tr>
<tr class="separator:a390e613c7c7e2332f8a96468e8e7d077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfb4f536474fcc652a76d54649a58eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1bfb4f536474fcc652a76d54649a58eb">CCU_PLL_VIDEO_BIAS_REG</a>&#160;&#160;&#160;0x0340    /* PLL_VIDEO Bias Register */</td></tr>
<tr class="separator:a1bfb4f536474fcc652a76d54649a58eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900c4d558e206caf066d51ae4f5ced76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a900c4d558e206caf066d51ae4f5ced76">CCU_PLL_CSI_BIAS_REG</a>&#160;&#160;&#160;0x0348      /* PLL_CSI Bias Register */</td></tr>
<tr class="separator:a900c4d558e206caf066d51ae4f5ced76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae523eb1957c7286d58aa6af4c3c42f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae523eb1957c7286d58aa6af4c3c42f61">CCU_PLL_AUDIO_BIAS_REG</a>&#160;&#160;&#160;0x0378    /* PLL_AUDIO Bias Register */</td></tr>
<tr class="separator:ae523eb1957c7286d58aa6af4c3c42f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25efc91f92b98137eec90f4d5fe6ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a25efc91f92b98137eec90f4d5fe6ae9e">CCU_PLL_NPU_BIAS_REG</a>&#160;&#160;&#160;0x0380      /* PLL_NPU Bias Register */</td></tr>
<tr class="separator:a25efc91f92b98137eec90f4d5fe6ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0f25a5b259a4a757147b59eb11be1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aab0f25a5b259a4a757147b59eb11be1a">CCU_PLL_CPU_TUN_REG</a>&#160;&#160;&#160;0x0400       /* PLL_CPU Tuning Register */</td></tr>
<tr class="separator:aab0f25a5b259a4a757147b59eb11be1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0ee32cad7c16a410c11a490678c4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9a0ee32cad7c16a410c11a490678c4d3">CCU_CPU_CLK_REG</a>&#160;&#160;&#160;0x0500           /* CPU Clock Register */</td></tr>
<tr class="separator:a9a0ee32cad7c16a410c11a490678c4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9f5664d69d88e59c9d7b14bdc0dda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6c9f5664d69d88e59c9d7b14bdc0dda2">CCU_CPU_GATING_REG</a>&#160;&#160;&#160;0x0504        /* CPU Gating Configuration Register */</td></tr>
<tr class="separator:a6c9f5664d69d88e59c9d7b14bdc0dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d61e18a22faa6d8ba0fd8bbeca0d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af2d61e18a22faa6d8ba0fd8bbeca0d12">CCU_AHB_CLK_REG</a>&#160;&#160;&#160;0x0510           /* AHB Clock Register */</td></tr>
<tr class="separator:af2d61e18a22faa6d8ba0fd8bbeca0d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8fa7031524e09381849a5a916399ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1f8fa7031524e09381849a5a916399ab">CCU_APB0_CLK_REG</a>&#160;&#160;&#160;0x0520          /* APB0 Clock Register */</td></tr>
<tr class="separator:a1f8fa7031524e09381849a5a916399ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac5129140dd17ffc24911699132eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5ac5129140dd17ffc24911699132eb91">CCU_APB1_CLK_REG</a>&#160;&#160;&#160;0x0524          /* APB1 Clock Register */</td></tr>
<tr class="separator:a5ac5129140dd17ffc24911699132eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a99a04070b5bf9bb10204781ee5c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a61a99a04070b5bf9bb10204781ee5c7c">CCU_MBUS_CLK_REG</a>&#160;&#160;&#160;0x0540          /* MBUS Clock Register */</td></tr>
<tr class="separator:a61a99a04070b5bf9bb10204781ee5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6feeca2c9d418fe48e5ed73534275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3b6feeca2c9d418fe48e5ed73534275d">CCU_DE_CLK_REG</a>&#160;&#160;&#160;0x0600            /* DE Clock Register */</td></tr>
<tr class="separator:a3b6feeca2c9d418fe48e5ed73534275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac520b2da4b595084c7740639546d2773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac520b2da4b595084c7740639546d2773">CCU_DE_BGR_REG</a>&#160;&#160;&#160;0x060C            /* DE Bus Gating Reset Register */</td></tr>
<tr class="separator:ac520b2da4b595084c7740639546d2773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe27fa4942b19e3601a8fd3c8f8bb53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abe27fa4942b19e3601a8fd3c8f8bb53e">CCU_G2D_CLK_REG</a>&#160;&#160;&#160;0x0630           /* G2D Clock Register */</td></tr>
<tr class="separator:abe27fa4942b19e3601a8fd3c8f8bb53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ad7f29c42c41a1974ea54496f64bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a96ad7f29c42c41a1974ea54496f64bd5">CCU_G2D_BGR_REG</a>&#160;&#160;&#160;0x063C           /* G2D Bus Gating Reset Register */</td></tr>
<tr class="separator:a96ad7f29c42c41a1974ea54496f64bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c04c995ed44f92389cb847d8ab8fcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3c04c995ed44f92389cb847d8ab8fcb5">CCU_CE_CLK_REG</a>&#160;&#160;&#160;0x0680            /* CE Clock Register */</td></tr>
<tr class="separator:a3c04c995ed44f92389cb847d8ab8fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a0878f465b52a1f40f56b988b81259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a89a0878f465b52a1f40f56b988b81259">CCU_CE_BGR_REG</a>&#160;&#160;&#160;0x068C            /* CE Bus Gating Reset Register */</td></tr>
<tr class="separator:a89a0878f465b52a1f40f56b988b81259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3561019b6d753e5a34471a14f23ea3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3561019b6d753e5a34471a14f23ea3ea">CCU_VE_CLK_REG</a>&#160;&#160;&#160;0x0690            /* VE Clock Register */</td></tr>
<tr class="separator:a3561019b6d753e5a34471a14f23ea3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ae61a2a7b54973c14f9a7e4240a9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa4ae61a2a7b54973c14f9a7e4240a9d1">CCU_VE_BGR_REG</a>&#160;&#160;&#160;0x069C            /* VE Bus Gating Reset Register */</td></tr>
<tr class="separator:aa4ae61a2a7b54973c14f9a7e4240a9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4691e541b3bcc8d47e68d8fd4dbfdb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac4691e541b3bcc8d47e68d8fd4dbfdb2">CCU_NPU_CLK_REG</a>&#160;&#160;&#160;0x06E0           /* NPU Clock Register */</td></tr>
<tr class="separator:ac4691e541b3bcc8d47e68d8fd4dbfdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af4997754cec8b6f376f9687c076c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5af4997754cec8b6f376f9687c076c04">CCU_NPU_BGR_REG</a>&#160;&#160;&#160;0x06EC           /* NPU Bus Gating Reset Register */</td></tr>
<tr class="separator:a5af4997754cec8b6f376f9687c076c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88690ed0238ddcb1b65b7af60d80182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab88690ed0238ddcb1b65b7af60d80182">CCU_DMA_BGR_REG</a>&#160;&#160;&#160;0x070C           /* DMA Bus Gating Reset Register */</td></tr>
<tr class="separator:ab88690ed0238ddcb1b65b7af60d80182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef3aac130f92d6cf61c6673c722c49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3ef3aac130f92d6cf61c6673c722c49f">CCU_MSGBOX_BGR_REG</a>&#160;&#160;&#160;0x071C        /* MSGBOX Bus Gating Reset Register */</td></tr>
<tr class="separator:a3ef3aac130f92d6cf61c6673c722c49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ab6a2eb82628522adf3262e7a196d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a66ab6a2eb82628522adf3262e7a196d9">CCU_SPINLOCK_BGR_REG</a>&#160;&#160;&#160;0x072C      /* SPINLOCK Bus Gating Reset Register */</td></tr>
<tr class="separator:a66ab6a2eb82628522adf3262e7a196d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770d278f7b3cd6dd3e3c039f41b76931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a770d278f7b3cd6dd3e3c039f41b76931">CCU_HSTIMER_BGR_REG</a>&#160;&#160;&#160;0x073C       /* HSTIMER Bus Gating Reset Register */</td></tr>
<tr class="separator:a770d278f7b3cd6dd3e3c039f41b76931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304d25318497e8017088c0145ec0d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a304d25318497e8017088c0145ec0d045">CCU_AVS_CLK_REG</a>&#160;&#160;&#160;0x0740           /* AVS Clock Register */</td></tr>
<tr class="separator:a304d25318497e8017088c0145ec0d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea4a96071e2957ba3257545eaeb5a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#acea4a96071e2957ba3257545eaeb5a49">CCU_DBGSYS_BGR_REG</a>&#160;&#160;&#160;0x078C        /* DBGSYS Bus Gating Reset Register */</td></tr>
<tr class="separator:acea4a96071e2957ba3257545eaeb5a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e88e3b5ff10a0efb1c4bc54bbdf887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a70e88e3b5ff10a0efb1c4bc54bbdf887">CCU_PWM_BGR_REG</a>&#160;&#160;&#160;0x07AC           /* PWM Bus Gating Reset Register */</td></tr>
<tr class="separator:a70e88e3b5ff10a0efb1c4bc54bbdf887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee704e2855a1b2f8ec0296ac5f87b196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aee704e2855a1b2f8ec0296ac5f87b196">CCU_IOMMU_BGR_REG</a>&#160;&#160;&#160;0x07BC         /* IOMMU Bus Gating Reset Register */</td></tr>
<tr class="separator:aee704e2855a1b2f8ec0296ac5f87b196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d634d3930cd247e5984154567c227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae64d634d3930cd247e5984154567c227">CCU_DRAM_CLK_REG</a>&#160;&#160;&#160;0x0800          /* DRAM Clock Register */</td></tr>
<tr class="separator:ae64d634d3930cd247e5984154567c227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4781c959dbe5e5763680cdbf2d5af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aec4781c959dbe5e5763680cdbf2d5af7">CCU_MBUS_MAT_CLK_GATING_REG</a>&#160;&#160;&#160;    0x0804                                 /* MBUS Master Clock Gating Register */</td></tr>
<tr class="separator:aec4781c959dbe5e5763680cdbf2d5af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6325bccfba741f7365e16dff4a4e53cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6325bccfba741f7365e16dff4a4e53cd">CCU_DRAM_BGR_REG</a>&#160;&#160;&#160;0x080C            /* DRAM Bus Gating Reset Register */</td></tr>
<tr class="separator:a6325bccfba741f7365e16dff4a4e53cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bbbfcb7713937d7dba0b4420850b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a14bbbfcb7713937d7dba0b4420850b90">CCU_SMHC0_CLK_REG</a>&#160;&#160;&#160;0x0830           /* SMHC0 Clock Register */</td></tr>
<tr class="separator:a14bbbfcb7713937d7dba0b4420850b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564f4e2ae449a8487b5ed6a1d133f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a564f4e2ae449a8487b5ed6a1d133f07e">CCU_SMHC1_CLK_REG</a>&#160;&#160;&#160;0x0834           /* SMHC1 Clock Register */</td></tr>
<tr class="separator:a564f4e2ae449a8487b5ed6a1d133f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03df6c9d6857880605b3d4a01e97ba3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a03df6c9d6857880605b3d4a01e97ba3e">CCU_SMHC2_CLK_REG</a>&#160;&#160;&#160;0x0838           /* SMHC2 Clock Register */</td></tr>
<tr class="separator:a03df6c9d6857880605b3d4a01e97ba3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad15c29b23d5621246ed29dc3f52ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4ad15c29b23d5621246ed29dc3f52ea3">CCU_SMHC_BGR_REG</a>&#160;&#160;&#160;0x084C            /* SMHC Bus Gating Reset Register */</td></tr>
<tr class="separator:a4ad15c29b23d5621246ed29dc3f52ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fda85de4f0fcaf6ef03b7031e8b12b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9fda85de4f0fcaf6ef03b7031e8b12b5">CCU_UART_BGR_REG</a>&#160;&#160;&#160;0x090C            /* UART Bus Gating Reset Register */</td></tr>
<tr class="separator:a9fda85de4f0fcaf6ef03b7031e8b12b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066658180a72b82181d4ff61c7d9ebdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a066658180a72b82181d4ff61c7d9ebdf">CCU_TWI_BGR_REG</a>&#160;&#160;&#160;0x091C             /* TWI Bus Gating Reset Register */</td></tr>
<tr class="separator:a066658180a72b82181d4ff61c7d9ebdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb84bf45ca4f6e9ce00a41a479f38748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abb84bf45ca4f6e9ce00a41a479f38748">CCU_SPI0_CLK_REG</a>&#160;&#160;&#160;0x0940            /* SPI0 Clock Register */</td></tr>
<tr class="separator:abb84bf45ca4f6e9ce00a41a479f38748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b1e27f4050aa012159e3bad322a09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ad2b1e27f4050aa012159e3bad322a09c">CCU_SPI1_CLK_REG</a>&#160;&#160;&#160;0x0944            /* SPI1 Clock Register */</td></tr>
<tr class="separator:ad2b1e27f4050aa012159e3bad322a09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026c07611a2239fc4de628bd6b5c2774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a026c07611a2239fc4de628bd6b5c2774">CCU_SPI2_CLK_REG</a>&#160;&#160;&#160;0x0948            /* SPI2 Clock Register */</td></tr>
<tr class="separator:a026c07611a2239fc4de628bd6b5c2774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5274a020e4571745600b5f164a8f293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af5274a020e4571745600b5f164a8f293">CCU_SPI3_CLK_REG</a>&#160;&#160;&#160;0x094C            /* SPI3 Clock Register */</td></tr>
<tr class="separator:af5274a020e4571745600b5f164a8f293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68887c276f686d8cd3c39b1dcf9ea4e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a68887c276f686d8cd3c39b1dcf9ea4e2">CCU_SPI_BGR_REG</a>&#160;&#160;&#160;0x096C             /* SPI Bus Gating Reset Register */</td></tr>
<tr class="separator:a68887c276f686d8cd3c39b1dcf9ea4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fae320d731599e6dd23481e49ac371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a43fae320d731599e6dd23481e49ac371">CCU_EMAC_25M_CLK_REG</a>&#160;&#160;&#160;0x0970        /* EMAC_25M Clock Register */</td></tr>
<tr class="separator:a43fae320d731599e6dd23481e49ac371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee88d89021e7e6ac5e745e9831821728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aee88d89021e7e6ac5e745e9831821728">CCU_EMAC_BGR_REG</a>&#160;&#160;&#160;0x097C            /* EMAC Bus Gating Reset Register */</td></tr>
<tr class="separator:aee88d89021e7e6ac5e745e9831821728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbe7dfc7aa2ec9d0092906ee0a98043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0cbe7dfc7aa2ec9d0092906ee0a98043">CCU_GPADC_BGR_REG</a>&#160;&#160;&#160;0x09EC           /* GPADC Bus Gating Reset Register */</td></tr>
<tr class="separator:a0cbe7dfc7aa2ec9d0092906ee0a98043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72735b3aa1b01b87abd9739221d62d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a72735b3aa1b01b87abd9739221d62d29">CCU_THS_BGR_REG</a>&#160;&#160;&#160;0x09FC             /* THS Bus Gating Reset Register */</td></tr>
<tr class="separator:a72735b3aa1b01b87abd9739221d62d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cea59318a9320014146ee60532c8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a92cea59318a9320014146ee60532c8cf">CCU_I2S1_CLK_REG</a>&#160;&#160;&#160;0x0A14            /* I2S1 Clock Register */</td></tr>
<tr class="separator:a92cea59318a9320014146ee60532c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a251290104bf8229e54b9cb0d603974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0a251290104bf8229e54b9cb0d603974">CCU_I2S_BGR_REG</a>&#160;&#160;&#160;0x0A20             /* I2S Bus Gating Reset Register */</td></tr>
<tr class="separator:a0a251290104bf8229e54b9cb0d603974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c3aa1e523e98a50b90506b0dba89dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab0c3aa1e523e98a50b90506b0dba89dd">CCU_DMIC_CLK_REG</a>&#160;&#160;&#160;0x0A40            /* DMIC Clock Register */</td></tr>
<tr class="separator:ab0c3aa1e523e98a50b90506b0dba89dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fe85f822cab50a85b5e38a8957360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa9fe85f822cab50a85b5e38a8957360a">CCU_DMIC_BGR_REG</a>&#160;&#160;&#160;0x0A4C            /* DMIC Bus Gating Reset Register */</td></tr>
<tr class="separator:aa9fe85f822cab50a85b5e38a8957360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855fd6e62be21a91881aa1edafaa901e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a855fd6e62be21a91881aa1edafaa901e">CCU_AUDIO_CODEC_DAC_CLK_REG</a>&#160;&#160;&#160;0x0A50 /* AUDIO_CODEC_DAC Clock Register */</td></tr>
<tr class="separator:a855fd6e62be21a91881aa1edafaa901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9980e9c12c4b2377b870511e87623be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9980e9c12c4b2377b870511e87623be3">CCU_AUDIO_CODEC_ADC_CLK_REG</a>&#160;&#160;&#160;0x0A54 /* AUDIO_CODEC_ADC Clock Register */</td></tr>
<tr class="separator:a9980e9c12c4b2377b870511e87623be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d54b7e5ce799eebe6237312cab6411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a87d54b7e5ce799eebe6237312cab6411">CCU_AUDIO_CODEC_BGR_REG</a>&#160;&#160;&#160;    0x0A5C                             /* AUDIO_CODEC Bus Gating Reset Register */</td></tr>
<tr class="separator:a87d54b7e5ce799eebe6237312cab6411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6f5d1b5fa26c47357a942f5e24ec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a6a6f5d1b5fa26c47357a942f5e24ec7a">CCU_USB0_CLK_REG</a>&#160;&#160;&#160;0x0A70        /* USB0 Clock Register */</td></tr>
<tr class="separator:a6a6f5d1b5fa26c47357a942f5e24ec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ac9c34e296eaaecc9a7b81dc51d515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42ac9c34e296eaaecc9a7b81dc51d515">CCU_USB_BGR_REG</a>&#160;&#160;&#160;0x0A8C         /* USB Bus Gating Reset Register */</td></tr>
<tr class="separator:a42ac9c34e296eaaecc9a7b81dc51d515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ffbbca01de09c1a367d49c82977a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa4ffbbca01de09c1a367d49c82977a9a">CCU_DPSS_TOP_BGR_REG</a>&#160;&#160;&#160;0x0ABC    /* DPSS_TOP Bus Gating Reset Register */</td></tr>
<tr class="separator:aa4ffbbca01de09c1a367d49c82977a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b85e69a311fe7b7aafccda224ce2a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3b85e69a311fe7b7aafccda224ce2a26">CCU_DSI_CLK_REG</a>&#160;&#160;&#160;0x0B24         /* DSI Clock Register */</td></tr>
<tr class="separator:a3b85e69a311fe7b7aafccda224ce2a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c041d03870196878423b7aa3e69811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa1c041d03870196878423b7aa3e69811">CCU_DSI_BGR_REG</a>&#160;&#160;&#160;0x0B4C         /* DSI Bus Gating Reset Register */</td></tr>
<tr class="separator:aa1c041d03870196878423b7aa3e69811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b438f4fcd0e4fafe0de6456963b5d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4b438f4fcd0e4fafe0de6456963b5d85">CCU_TCONLCD_CLK_REG</a>&#160;&#160;&#160;0x0B60     /* TCONLCD Clock Register */</td></tr>
<tr class="separator:a4b438f4fcd0e4fafe0de6456963b5d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9734c94c185291f05c11ecdbf1adf213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a9734c94c185291f05c11ecdbf1adf213">CCU_TCONLCD_BGR_REG</a>&#160;&#160;&#160;0x0B7C     /* TCONLCD Bus Gating Reset Register */</td></tr>
<tr class="separator:a9734c94c185291f05c11ecdbf1adf213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f901a358a574a835ed9a5beb7109fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42f901a358a574a835ed9a5beb7109fd">CCU_CSI_CLK_REG</a>&#160;&#160;&#160;0x0C04         /* CSI Clock Register */</td></tr>
<tr class="separator:a42f901a358a574a835ed9a5beb7109fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35404d2fd3aaffce7fd1fa4a5b30af35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a35404d2fd3aaffce7fd1fa4a5b30af35">CCU_CSI_MASTER0_CLK_REG</a>&#160;&#160;&#160;0x0C08 /* CSI Master0 Clock Register */</td></tr>
<tr class="separator:a35404d2fd3aaffce7fd1fa4a5b30af35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1171ef36fe90da9f1d1ee6583f266e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1171ef36fe90da9f1d1ee6583f266e31">CCU_CSI_MASTER1_CLK_REG</a>&#160;&#160;&#160;0x0C0C /* CSI Master1 Clock Register */</td></tr>
<tr class="separator:a1171ef36fe90da9f1d1ee6583f266e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85103a491a505ecb6affbebe45eefb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa85103a491a505ecb6affbebe45eefb0">CCU_CSI_MASTER2_CLK_REG</a>&#160;&#160;&#160;0x0C10 /* CSI Master2 Clock Register */</td></tr>
<tr class="separator:aa85103a491a505ecb6affbebe45eefb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5fa0377e4e065a529e8de140411651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4c5fa0377e4e065a529e8de140411651">CCU_CSI_BGR_REG</a>&#160;&#160;&#160;0x0C2C         /* CSI Bus Gating Reset Register */</td></tr>
<tr class="separator:a4c5fa0377e4e065a529e8de140411651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da40de7528d5b7173f73fc1caf1dda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4da40de7528d5b7173f73fc1caf1dda9">CCU_WIEGAND_BGR_REG</a>&#160;&#160;&#160;0x0C7C     /* WIEGAND Bus Gating Reset Register */</td></tr>
<tr class="separator:a4da40de7528d5b7173f73fc1caf1dda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0016c0bb0249358c03101fd0132174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2d0016c0bb0249358c03101fd0132174">CCU_PLL_PRE_DIV_REG</a>&#160;&#160;&#160;0x0E00     /* PLL Pre Divider Register */</td></tr>
<tr class="separator:a2d0016c0bb0249358c03101fd0132174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00068f46ed8b8ffcc114d335ad52a1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a00068f46ed8b8ffcc114d335ad52a1ca">CCU_AHB_GATE_EN_REG</a>&#160;&#160;&#160;0x0E04     /* AHB Gate Enable Register */</td></tr>
<tr class="separator:a00068f46ed8b8ffcc114d335ad52a1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1072e481a00f7fa4e79745b894b05fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1072e481a00f7fa4e79745b894b05fe7">CCU_PERIPLL_GATE_EN_REG</a>&#160;&#160;&#160;0x0E08 /* PERIPLL Gate Enable Register */</td></tr>
<tr class="separator:a1072e481a00f7fa4e79745b894b05fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabaf81c8336f23dcce95d023399de212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aabaf81c8336f23dcce95d023399de212">CCU_CLK24M_GATE_EN_REG</a>&#160;&#160;&#160;0x0E0C  /* CLK24M Gate Enable Register */</td></tr>
<tr class="separator:aabaf81c8336f23dcce95d023399de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e73f308c25a0234f92845a566912d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a97e73f308c25a0234f92845a566912d2">CCU_CCMU_SEC_SWITCH_REG</a>&#160;&#160;&#160;0x0F00 /* CCMU Security Switch Register */</td></tr>
<tr class="separator:a97e73f308c25a0234f92845a566912d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3041e36b1dc5f0bd14af619f0c176bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3041e36b1dc5f0bd14af619f0c176bf6">CCU_GPADC_CLK_SEL_REG</a>&#160;&#160;&#160;0x0F04   /* GPADC Clock Select Register */</td></tr>
<tr class="separator:a3041e36b1dc5f0bd14af619f0c176bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef6ca24ed9720529b22f1955510aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a2ef6ca24ed9720529b22f1955510aaa8">CCU_FRE_DET_CTRL_REG</a>&#160;&#160;&#160;0x0F08    /* Frequency Detect Control Register */</td></tr>
<tr class="separator:a2ef6ca24ed9720529b22f1955510aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7540e3d0b877b86b7c18d1de158d34ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7540e3d0b877b86b7c18d1de158d34ab">CCU_FRE_UP_LIM_REG</a>&#160;&#160;&#160;0x0F0C      /* Frequency Up Limit Register */</td></tr>
<tr class="separator:a7540e3d0b877b86b7c18d1de158d34ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468276ca72ea38091f35851f3cc1df9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a468276ca72ea38091f35851f3cc1df9d">CCU_FRE_DOWN_LIM_REG</a>&#160;&#160;&#160;0x0F10    /* Frequency Down Limit Register */</td></tr>
<tr class="separator:a468276ca72ea38091f35851f3cc1df9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6396a398f16ef0987eb4f23f62943aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa6396a398f16ef0987eb4f23f62943aa">CCU_CCMU_FAN_GATE_REG</a>&#160;&#160;&#160;0x0F30   /* CCMU FANOUT CLOCK GATE Register */</td></tr>
<tr class="separator:aa6396a398f16ef0987eb4f23f62943aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b56c546a74a493a9e0291e5e2df3142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0b56c546a74a493a9e0291e5e2df3142">CCU_CLK27M_FAN_REG</a>&#160;&#160;&#160;0x0F34      /* CLK27M FANOUT Register */</td></tr>
<tr class="separator:a0b56c546a74a493a9e0291e5e2df3142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d198a2e1fcba73889086d509b4a571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae8d198a2e1fcba73889086d509b4a571">CCU_CLK_FAN_REG</a>&#160;&#160;&#160;0x0F38         /* CLK FANOUT Register */</td></tr>
<tr class="separator:ae8d198a2e1fcba73889086d509b4a571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e749606223ad2b57baffff696bf7eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a1e749606223ad2b57baffff696bf7eb6">CCU_CCMU_FAN_REG</a>&#160;&#160;&#160;0x0F3C        /* CCMU FANOUT Register */</td></tr>
<tr class="separator:a1e749606223ad2b57baffff696bf7eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e217ef2e5b4438438f785522175027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a45e217ef2e5b4438438f785522175027">CCU_MMC_CTRL_M</a>(x)&#160;&#160;&#160;((x) -1)</td></tr>
<tr class="separator:a45e217ef2e5b4438438f785522175027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512bf8e24ead21fa7387264198401b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a512bf8e24ead21fa7387264198401b77">CCU_MMC_CTRL_N</a>(x)&#160;&#160;&#160;((x) &lt;&lt; 8)</td></tr>
<tr class="separator:a512bf8e24ead21fa7387264198401b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe462ce51cb15037a00b8462ad904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a5efe462ce51cb15037a00b8462ad904e">CCU_MMC_CTRL_OSCM24</a>&#160;&#160;&#160;(0x0 &lt;&lt; 24)</td></tr>
<tr class="separator:a5efe462ce51cb15037a00b8462ad904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab86b8838a5e71502b96463e48ca6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abab86b8838a5e71502b96463e48ca6c9">CCU_MMC_CTRL_PERI_400M</a>&#160;&#160;&#160;(0x1 &lt;&lt; 24)</td></tr>
<tr class="separator:abab86b8838a5e71502b96463e48ca6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8154f1088098e2d68ff7c42e2b1d4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8154f1088098e2d68ff7c42e2b1d4dba">CCU_MMC_CTRL_PERI_300M</a>&#160;&#160;&#160;(0x2 &lt;&lt; 24)</td></tr>
<tr class="separator:a8154f1088098e2d68ff7c42e2b1d4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a3cbfc392e78ae6b575868c542314b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a01a3cbfc392e78ae6b575868c542314b">CCU_MMC_CTRL_PLL_PERIPH1X</a>&#160;&#160;&#160;<a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abab86b8838a5e71502b96463e48ca6c9">CCU_MMC_CTRL_PERI_400M</a></td></tr>
<tr class="separator:a01a3cbfc392e78ae6b575868c542314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b2dd5e96035cde5a4fc6799259cab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a49b2dd5e96035cde5a4fc6799259cab9">CCU_MMC_CTRL_PLL_PERIPH2X</a>&#160;&#160;&#160;<a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8154f1088098e2d68ff7c42e2b1d4dba">CCU_MMC_CTRL_PERI_300M</a></td></tr>
<tr class="separator:a49b2dd5e96035cde5a4fc6799259cab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883da0ff2e656413e6692bd44b0e4569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a883da0ff2e656413e6692bd44b0e4569">CCU_MMC_CTRL_ENABLE</a>&#160;&#160;&#160;(0x1 &lt;&lt; 31)</td></tr>
<tr class="separator:a883da0ff2e656413e6692bd44b0e4569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703fba0f7f8e38847f2c9a4128fb55d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a703fba0f7f8e38847f2c9a4128fb55d1">CCU_MMC_CTRL_OCLK_DLY</a>(a)&#160;&#160;&#160;((void) (a), 0)</td></tr>
<tr class="separator:a703fba0f7f8e38847f2c9a4128fb55d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c746bc6703153a8cb193e309c4f8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a36c746bc6703153a8cb193e309c4f8da">CCU_MMC_CTRL_SCLK_DLY</a>(a)&#160;&#160;&#160;((void) (a), 0)</td></tr>
<tr class="separator:a36c746bc6703153a8cb193e309c4f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e384c6a999f906da35a8805bd714b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8e384c6a999f906da35a8805bd714b42">CCU_MMC_BGR_SMHC0_GATE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:a8e384c6a999f906da35a8805bd714b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba692ac36107520c87b221c38ba057f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3ba692ac36107520c87b221c38ba057f">CCU_MMC_BGR_SMHC1_GATE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:a3ba692ac36107520c87b221c38ba057f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe351a8cec006fb62fd312752f35fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aebe351a8cec006fb62fd312752f35fe1">CCU_MMC_BGR_SMHC2_GATE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:aebe351a8cec006fb62fd312752f35fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cb6553bf1428162852c6249f698a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ab7cb6553bf1428162852c6249f698a86">CCU_MMC_BGR_SMHC0_RST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ab7cb6553bf1428162852c6249f698a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac663f77cbc9f94dd3865733d4d4aab34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac663f77cbc9f94dd3865733d4d4aab34">CCU_MMC_BGR_SMHC1_RST</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ac663f77cbc9f94dd3865733d4d4aab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce33db23f51d241226123bed2e8397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abce33db23f51d241226123bed2e8397c">CCU_MMC_BGR_SMHC2_RST</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:abce33db23f51d241226123bed2e8397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75c2cb580152404bbde111ae0abb514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ae75c2cb580152404bbde111ae0abb514">CCU_RISCV_GATING_RST_REG</a>&#160;&#160;&#160;    (<a class="el" href="../../d3/d37/sun8iw8_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a> + 0x0d04)</td></tr>
<tr class="separator:ae75c2cb580152404bbde111ae0abb514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fd4fb81447840bf74169844abbb1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a93fd4fb81447840bf74169844abbb1b3">CCU_RISCV_GATING_RST_FIELD</a>&#160;&#160;&#160;    (0x16aa &lt;&lt; 16)</td></tr>
<tr class="separator:a93fd4fb81447840bf74169844abbb1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a2b0685d516bf82db9b11cbc1f2a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#af8a2b0685d516bf82db9b11cbc1f2a62">CCU_RISCV_SYS_APB_SOFT_RSTN</a>&#160;&#160;&#160;    (0x1 &lt;&lt; 2)</td></tr>
<tr class="separator:af8a2b0685d516bf82db9b11cbc1f2a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7885eec9e229c6f0e60c1ac5f355082a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7885eec9e229c6f0e60c1ac5f355082a">CCU_RISCV_SOFT_RSTN</a>&#160;&#160;&#160;(0x1 &lt;&lt; 1)</td></tr>
<tr class="separator:a7885eec9e229c6f0e60c1ac5f355082a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da768ecc9fd78a6965178ead9f1f8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0da768ecc9fd78a6965178ead9f1f8c8">CCU_RISCV_CLK_GATING</a>&#160;&#160;&#160;    (0x1 &lt;&lt; 0)</td></tr>
<tr class="separator:a0da768ecc9fd78a6965178ead9f1f8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71f484e4e0709670db95ad274751dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aa71f484e4e0709670db95ad274751dbd">CCU_RISCV_CLK_REG</a>&#160;&#160;&#160;    (<a class="el" href="../../d3/d37/sun8iw8_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a> + 0x0d00)</td></tr>
<tr class="separator:aa71f484e4e0709670db95ad274751dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ae450656818b45ea4f3f6d2f8a7774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a42ae450656818b45ea4f3f6d2f8a7774">CCU_RISCV_CLK_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; 24)</td></tr>
<tr class="separator:a42ae450656818b45ea4f3f6d2f8a7774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3244605fc9af95365cc38844a528cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a0e3244605fc9af95365cc38844a528cf">CCU_RISCV_CLK_HOSC</a>&#160;&#160;&#160;    (0)</td></tr>
<tr class="separator:a0e3244605fc9af95365cc38844a528cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c9a9cf2d0a2297e3b5fe88c4e19a59a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a3c9a9cf2d0a2297e3b5fe88c4e19a59a">CCU_RISCV_CLK_32K</a>&#160;&#160;&#160;(0x1 &lt;&lt; 24)</td></tr>
<tr class="separator:a3c9a9cf2d0a2297e3b5fe88c4e19a59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e6b11b186b6f36fb0b412f1cd2ff21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a40e6b11b186b6f36fb0b412f1cd2ff21">CCU_RISCV_CLK_16M</a>&#160;&#160;&#160;(0x2 &lt;&lt; 24)</td></tr>
<tr class="separator:a40e6b11b186b6f36fb0b412f1cd2ff21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddc9d92e8bf115d0de75f78933abd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#aaddc9d92e8bf115d0de75f78933abd87">CCU_RISCV_CLK_PERI_600M</a>&#160;&#160;&#160;    (0x3 &lt;&lt; 24)</td></tr>
<tr class="separator:aaddc9d92e8bf115d0de75f78933abd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4227b0034269dacce70acd69b8c1f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a4227b0034269dacce70acd69b8c1f763">CCU_RISCV_CLK_PERI_480M</a>&#160;&#160;&#160;    (0x4 &lt;&lt; 24)</td></tr>
<tr class="separator:a4227b0034269dacce70acd69b8c1f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00df35dbcc8c9dd1d4a0f07a90c3b978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a00df35dbcc8c9dd1d4a0f07a90c3b978">CCU_RISCV_CLK_CPUPLL</a>&#160;&#160;&#160;(0x5 &lt;&lt; 24)</td></tr>
<tr class="separator:a00df35dbcc8c9dd1d4a0f07a90c3b978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab64c87e38cd73f12ea97c0dd055e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a7ab64c87e38cd73f12ea97c0dd055e78">CCU_PLL_CPUX_TUNING_REG</a>&#160;&#160;&#160;    (0x1400)</td></tr>
<tr class="separator:a7ab64c87e38cd73f12ea97c0dd055e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb741f7ebcefb6634584d2ef20f50269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#acb741f7ebcefb6634584d2ef20f50269">CCU_RISCV_CFG_BGR_REG</a></td></tr>
<tr class="separator:acb741f7ebcefb6634584d2ef20f50269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76172d74ad332d703f68410eb37268e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a76172d74ad332d703f68410eb37268e6">CCU_RISCV_CFG_RST</a>&#160;&#160;&#160;    (0x1 &lt;&lt; 16)</td></tr>
<tr class="separator:a76172d74ad332d703f68410eb37268e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d5fee3aa8d7303946ac6febb8d57fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a74d5fee3aa8d7303946ac6febb8d57fc">CCU_RISCV_CFG_GATING</a>&#160;&#160;&#160;    (0x1 &lt;&lt; 0)</td></tr>
<tr class="separator:a74d5fee3aa8d7303946ac6febb8d57fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af2d61e18a22faa6d8ba0fd8bbeca0d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d61e18a22faa6d8ba0fd8bbeca0d12">&#9670;&nbsp;</a></span>CCU_AHB_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AHB_CLK_REG&#160;&#160;&#160;0x0510           /* AHB Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00068f46ed8b8ffcc114d335ad52a1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00068f46ed8b8ffcc114d335ad52a1ca">&#9670;&nbsp;</a></span>CCU_AHB_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AHB_GATE_EN_REG&#160;&#160;&#160;0x0E04     /* AHB Gate Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f8fa7031524e09381849a5a916399ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8fa7031524e09381849a5a916399ab">&#9670;&nbsp;</a></span>CCU_APB0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_APB0_CLK_REG&#160;&#160;&#160;0x0520          /* APB0 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ac5129140dd17ffc24911699132eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac5129140dd17ffc24911699132eb91">&#9670;&nbsp;</a></span>CCU_APB1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_APB1_CLK_REG&#160;&#160;&#160;0x0524          /* APB1 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9980e9c12c4b2377b870511e87623be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9980e9c12c4b2377b870511e87623be3">&#9670;&nbsp;</a></span>CCU_AUDIO_CODEC_ADC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AUDIO_CODEC_ADC_CLK_REG&#160;&#160;&#160;0x0A54 /* AUDIO_CODEC_ADC Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d54b7e5ce799eebe6237312cab6411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d54b7e5ce799eebe6237312cab6411">&#9670;&nbsp;</a></span>CCU_AUDIO_CODEC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AUDIO_CODEC_BGR_REG&#160;&#160;&#160;    0x0A5C                             /* AUDIO_CODEC Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a855fd6e62be21a91881aa1edafaa901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855fd6e62be21a91881aa1edafaa901e">&#9670;&nbsp;</a></span>CCU_AUDIO_CODEC_DAC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AUDIO_CODEC_DAC_CLK_REG&#160;&#160;&#160;0x0A50 /* AUDIO_CODEC_DAC Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a304d25318497e8017088c0145ec0d045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304d25318497e8017088c0145ec0d045">&#9670;&nbsp;</a></span>CCU_AVS_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_AVS_CLK_REG&#160;&#160;&#160;0x0740           /* AVS Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac262730d508500e7e1b0634ccc742001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac262730d508500e7e1b0634ccc742001">&#9670;&nbsp;</a></span>CCU_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_BASE&#160;&#160;&#160;<a class="el" href="../../d0/df1/sun8iw21_2reg_2reg-ncat_8h.html#aacf28a0a596ae8fc770b5c03026beda1">SUNXI_CCU_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6396a398f16ef0987eb4f23f62943aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6396a398f16ef0987eb4f23f62943aa">&#9670;&nbsp;</a></span>CCU_CCMU_FAN_GATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CCMU_FAN_GATE_REG&#160;&#160;&#160;0x0F30   /* CCMU FANOUT CLOCK GATE Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e749606223ad2b57baffff696bf7eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e749606223ad2b57baffff696bf7eb6">&#9670;&nbsp;</a></span>CCU_CCMU_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CCMU_FAN_REG&#160;&#160;&#160;0x0F3C        /* CCMU FANOUT Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e73f308c25a0234f92845a566912d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e73f308c25a0234f92845a566912d2">&#9670;&nbsp;</a></span>CCU_CCMU_SEC_SWITCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CCMU_SEC_SWITCH_REG&#160;&#160;&#160;0x0F00 /* CCMU Security Switch Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89a0878f465b52a1f40f56b988b81259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a0878f465b52a1f40f56b988b81259">&#9670;&nbsp;</a></span>CCU_CE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CE_BGR_REG&#160;&#160;&#160;0x068C            /* CE Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c04c995ed44f92389cb847d8ab8fcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c04c995ed44f92389cb847d8ab8fcb5">&#9670;&nbsp;</a></span>CCU_CE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CE_CLK_REG&#160;&#160;&#160;0x0680            /* CE Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabaf81c8336f23dcce95d023399de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabaf81c8336f23dcce95d023399de212">&#9670;&nbsp;</a></span>CCU_CLK24M_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CLK24M_GATE_EN_REG&#160;&#160;&#160;0x0E0C  /* CLK24M Gate Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b56c546a74a493a9e0291e5e2df3142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b56c546a74a493a9e0291e5e2df3142">&#9670;&nbsp;</a></span>CCU_CLK27M_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CLK27M_FAN_REG&#160;&#160;&#160;0x0F34      /* CLK27M FANOUT Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8d198a2e1fcba73889086d509b4a571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d198a2e1fcba73889086d509b4a571">&#9670;&nbsp;</a></span>CCU_CLK_FAN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CLK_FAN_REG&#160;&#160;&#160;0x0F38         /* CLK FANOUT Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a0ee32cad7c16a410c11a490678c4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0ee32cad7c16a410c11a490678c4d3">&#9670;&nbsp;</a></span>CCU_CPU_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CPU_CLK_REG&#160;&#160;&#160;0x0500           /* CPU Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c9f5664d69d88e59c9d7b14bdc0dda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9f5664d69d88e59c9d7b14bdc0dda2">&#9670;&nbsp;</a></span>CCU_CPU_GATING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CPU_GATING_REG&#160;&#160;&#160;0x0504        /* CPU Gating Configuration Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c5fa0377e4e065a529e8de140411651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5fa0377e4e065a529e8de140411651">&#9670;&nbsp;</a></span>CCU_CSI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CSI_BGR_REG&#160;&#160;&#160;0x0C2C         /* CSI Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f901a358a574a835ed9a5beb7109fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f901a358a574a835ed9a5beb7109fd">&#9670;&nbsp;</a></span>CCU_CSI_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CSI_CLK_REG&#160;&#160;&#160;0x0C04         /* CSI Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35404d2fd3aaffce7fd1fa4a5b30af35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35404d2fd3aaffce7fd1fa4a5b30af35">&#9670;&nbsp;</a></span>CCU_CSI_MASTER0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CSI_MASTER0_CLK_REG&#160;&#160;&#160;0x0C08 /* CSI Master0 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1171ef36fe90da9f1d1ee6583f266e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1171ef36fe90da9f1d1ee6583f266e31">&#9670;&nbsp;</a></span>CCU_CSI_MASTER1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CSI_MASTER1_CLK_REG&#160;&#160;&#160;0x0C0C /* CSI Master1 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa85103a491a505ecb6affbebe45eefb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85103a491a505ecb6affbebe45eefb0">&#9670;&nbsp;</a></span>CCU_CSI_MASTER2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_CSI_MASTER2_CLK_REG&#160;&#160;&#160;0x0C10 /* CSI Master2 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acea4a96071e2957ba3257545eaeb5a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea4a96071e2957ba3257545eaeb5a49">&#9670;&nbsp;</a></span>CCU_DBGSYS_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DBGSYS_BGR_REG&#160;&#160;&#160;0x078C        /* DBGSYS Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac520b2da4b595084c7740639546d2773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac520b2da4b595084c7740639546d2773">&#9670;&nbsp;</a></span>CCU_DE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DE_BGR_REG&#160;&#160;&#160;0x060C            /* DE Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b6feeca2c9d418fe48e5ed73534275d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6feeca2c9d418fe48e5ed73534275d">&#9670;&nbsp;</a></span>CCU_DE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DE_CLK_REG&#160;&#160;&#160;0x0600            /* DE Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88690ed0238ddcb1b65b7af60d80182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88690ed0238ddcb1b65b7af60d80182">&#9670;&nbsp;</a></span>CCU_DMA_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DMA_BGR_REG&#160;&#160;&#160;0x070C           /* DMA Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9fe85f822cab50a85b5e38a8957360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fe85f822cab50a85b5e38a8957360a">&#9670;&nbsp;</a></span>CCU_DMIC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DMIC_BGR_REG&#160;&#160;&#160;0x0A4C            /* DMIC Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c3aa1e523e98a50b90506b0dba89dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c3aa1e523e98a50b90506b0dba89dd">&#9670;&nbsp;</a></span>CCU_DMIC_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DMIC_CLK_REG&#160;&#160;&#160;0x0A40            /* DMIC Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4ffbbca01de09c1a367d49c82977a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ffbbca01de09c1a367d49c82977a9a">&#9670;&nbsp;</a></span>CCU_DPSS_TOP_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DPSS_TOP_BGR_REG&#160;&#160;&#160;0x0ABC    /* DPSS_TOP Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6325bccfba741f7365e16dff4a4e53cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6325bccfba741f7365e16dff4a4e53cd">&#9670;&nbsp;</a></span>CCU_DRAM_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DRAM_BGR_REG&#160;&#160;&#160;0x080C            /* DRAM Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae64d634d3930cd247e5984154567c227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d634d3930cd247e5984154567c227">&#9670;&nbsp;</a></span>CCU_DRAM_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DRAM_CLK_REG&#160;&#160;&#160;0x0800          /* DRAM Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c041d03870196878423b7aa3e69811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c041d03870196878423b7aa3e69811">&#9670;&nbsp;</a></span>CCU_DSI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DSI_BGR_REG&#160;&#160;&#160;0x0B4C         /* DSI Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b85e69a311fe7b7aafccda224ce2a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b85e69a311fe7b7aafccda224ce2a26">&#9670;&nbsp;</a></span>CCU_DSI_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_DSI_CLK_REG&#160;&#160;&#160;0x0B24         /* DSI Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fae320d731599e6dd23481e49ac371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fae320d731599e6dd23481e49ac371">&#9670;&nbsp;</a></span>CCU_EMAC_25M_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_EMAC_25M_CLK_REG&#160;&#160;&#160;0x0970        /* EMAC_25M Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee88d89021e7e6ac5e745e9831821728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee88d89021e7e6ac5e745e9831821728">&#9670;&nbsp;</a></span>CCU_EMAC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_EMAC_BGR_REG&#160;&#160;&#160;0x097C            /* EMAC Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ef6ca24ed9720529b22f1955510aaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef6ca24ed9720529b22f1955510aaa8">&#9670;&nbsp;</a></span>CCU_FRE_DET_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FRE_DET_CTRL_REG&#160;&#160;&#160;0x0F08    /* Frequency Detect Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a468276ca72ea38091f35851f3cc1df9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468276ca72ea38091f35851f3cc1df9d">&#9670;&nbsp;</a></span>CCU_FRE_DOWN_LIM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FRE_DOWN_LIM_REG&#160;&#160;&#160;0x0F10    /* Frequency Down Limit Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7540e3d0b877b86b7c18d1de158d34ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7540e3d0b877b86b7c18d1de158d34ab">&#9670;&nbsp;</a></span>CCU_FRE_UP_LIM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_FRE_UP_LIM_REG&#160;&#160;&#160;0x0F0C      /* Frequency Up Limit Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ad7f29c42c41a1974ea54496f64bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ad7f29c42c41a1974ea54496f64bd5">&#9670;&nbsp;</a></span>CCU_G2D_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_G2D_BGR_REG&#160;&#160;&#160;0x063C           /* G2D Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe27fa4942b19e3601a8fd3c8f8bb53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe27fa4942b19e3601a8fd3c8f8bb53e">&#9670;&nbsp;</a></span>CCU_G2D_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_G2D_CLK_REG&#160;&#160;&#160;0x0630           /* G2D Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cbe7dfc7aa2ec9d0092906ee0a98043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cbe7dfc7aa2ec9d0092906ee0a98043">&#9670;&nbsp;</a></span>CCU_GPADC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_GPADC_BGR_REG&#160;&#160;&#160;0x09EC           /* GPADC Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3041e36b1dc5f0bd14af619f0c176bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3041e36b1dc5f0bd14af619f0c176bf6">&#9670;&nbsp;</a></span>CCU_GPADC_CLK_SEL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_GPADC_CLK_SEL_REG&#160;&#160;&#160;0x0F04   /* GPADC Clock Select Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a770d278f7b3cd6dd3e3c039f41b76931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770d278f7b3cd6dd3e3c039f41b76931">&#9670;&nbsp;</a></span>CCU_HSTIMER_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_HSTIMER_BGR_REG&#160;&#160;&#160;0x073C       /* HSTIMER Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92cea59318a9320014146ee60532c8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cea59318a9320014146ee60532c8cf">&#9670;&nbsp;</a></span>CCU_I2S1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_I2S1_CLK_REG&#160;&#160;&#160;0x0A14            /* I2S1 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a251290104bf8229e54b9cb0d603974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a251290104bf8229e54b9cb0d603974">&#9670;&nbsp;</a></span>CCU_I2S_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_I2S_BGR_REG&#160;&#160;&#160;0x0A20             /* I2S Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee704e2855a1b2f8ec0296ac5f87b196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee704e2855a1b2f8ec0296ac5f87b196">&#9670;&nbsp;</a></span>CCU_IOMMU_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_IOMMU_BGR_REG&#160;&#160;&#160;0x07BC         /* IOMMU Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61a99a04070b5bf9bb10204781ee5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a99a04070b5bf9bb10204781ee5c7c">&#9670;&nbsp;</a></span>CCU_MBUS_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MBUS_CLK_REG&#160;&#160;&#160;0x0540          /* MBUS Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec4781c959dbe5e5763680cdbf2d5af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4781c959dbe5e5763680cdbf2d5af7">&#9670;&nbsp;</a></span>CCU_MBUS_MAT_CLK_GATING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MBUS_MAT_CLK_GATING_REG&#160;&#160;&#160;    0x0804                                 /* MBUS Master Clock Gating Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e384c6a999f906da35a8805bd714b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e384c6a999f906da35a8805bd714b42">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC0_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC0_GATE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7cb6553bf1428162852c6249f698a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7cb6553bf1428162852c6249f698a86">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC0_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC0_RST&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba692ac36107520c87b221c38ba057f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba692ac36107520c87b221c38ba057f">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC1_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC1_GATE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac663f77cbc9f94dd3865733d4d4aab34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac663f77cbc9f94dd3865733d4d4aab34">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC1_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC1_RST&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe351a8cec006fb62fd312752f35fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe351a8cec006fb62fd312752f35fe1">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC2_GATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC2_GATE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abce33db23f51d241226123bed2e8397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce33db23f51d241226123bed2e8397c">&#9670;&nbsp;</a></span>CCU_MMC_BGR_SMHC2_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_BGR_SMHC2_RST&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a883da0ff2e656413e6692bd44b0e4569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883da0ff2e656413e6692bd44b0e4569">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_ENABLE&#160;&#160;&#160;(0x1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45e217ef2e5b4438438f785522175027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e217ef2e5b4438438f785522175027">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_M</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) -1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a512bf8e24ead21fa7387264198401b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512bf8e24ead21fa7387264198401b77">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_N</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a703fba0f7f8e38847f2c9a4128fb55d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703fba0f7f8e38847f2c9a4128fb55d1">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_OCLK_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_OCLK_DLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td>&#160;&#160;&#160;((void) (a), 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5efe462ce51cb15037a00b8462ad904e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efe462ce51cb15037a00b8462ad904e">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_OSCM24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_OSCM24&#160;&#160;&#160;(0x0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8154f1088098e2d68ff7c42e2b1d4dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8154f1088098e2d68ff7c42e2b1d4dba">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_PERI_300M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_PERI_300M&#160;&#160;&#160;(0x2 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abab86b8838a5e71502b96463e48ca6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab86b8838a5e71502b96463e48ca6c9">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_PERI_400M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_PERI_400M&#160;&#160;&#160;(0x1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01a3cbfc392e78ae6b575868c542314b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a3cbfc392e78ae6b575868c542314b">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_PLL_PERIPH1X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_PLL_PERIPH1X&#160;&#160;&#160;<a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#abab86b8838a5e71502b96463e48ca6c9">CCU_MMC_CTRL_PERI_400M</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b2dd5e96035cde5a4fc6799259cab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b2dd5e96035cde5a4fc6799259cab9">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_PLL_PERIPH2X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_PLL_PERIPH2X&#160;&#160;&#160;<a class="el" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#a8154f1088098e2d68ff7c42e2b1d4dba">CCU_MMC_CTRL_PERI_300M</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36c746bc6703153a8cb193e309c4f8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c746bc6703153a8cb193e309c4f8da">&#9670;&nbsp;</a></span>CCU_MMC_CTRL_SCLK_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MMC_CTRL_SCLK_DLY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td>&#160;&#160;&#160;((void) (a), 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ef3aac130f92d6cf61c6673c722c49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef3aac130f92d6cf61c6673c722c49f">&#9670;&nbsp;</a></span>CCU_MSGBOX_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_MSGBOX_BGR_REG&#160;&#160;&#160;0x071C        /* MSGBOX Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5af4997754cec8b6f376f9687c076c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af4997754cec8b6f376f9687c076c04">&#9670;&nbsp;</a></span>CCU_NPU_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_NPU_BGR_REG&#160;&#160;&#160;0x06EC           /* NPU Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4691e541b3bcc8d47e68d8fd4dbfdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4691e541b3bcc8d47e68d8fd4dbfdb2">&#9670;&nbsp;</a></span>CCU_NPU_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_NPU_CLK_REG&#160;&#160;&#160;0x06E0           /* NPU Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1072e481a00f7fa4e79745b894b05fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1072e481a00f7fa4e79745b894b05fe7">&#9670;&nbsp;</a></span>CCU_PERIPLL_GATE_EN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PERIPLL_GATE_EN_REG&#160;&#160;&#160;0x0E08 /* PERIPLL Gate Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae523eb1957c7286d58aa6af4c3c42f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae523eb1957c7286d58aa6af4c3c42f61">&#9670;&nbsp;</a></span>CCU_PLL_AUDIO_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_AUDIO_BIAS_REG&#160;&#160;&#160;0x0378    /* PLL_AUDIO Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c98776c4e67140e893fcc57bf974ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c98776c4e67140e893fcc57bf974ca1">&#9670;&nbsp;</a></span>CCU_PLL_AUDIO_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_AUDIO_CTRL_REG&#160;&#160;&#160;0x0078    /* PLL_AUDIO Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71983c37d931b912fa50c19fbe553826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71983c37d931b912fa50c19fbe553826">&#9670;&nbsp;</a></span>CCU_PLL_AUDIO_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_AUDIO_PAT0_CTRL_REG&#160;&#160;&#160;    0x0178 /* PLL_AUDIO Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a682c8898417edcb3900a11be1fb25778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682c8898417edcb3900a11be1fb25778">&#9670;&nbsp;</a></span>CCU_PLL_AUDIO_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_AUDIO_PAT1_CTRL_REG&#160;&#160;&#160;    0x017C                               /* PLL_AUDIO Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d765a0e8fcb47d0f7539e0d51fa9bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d765a0e8fcb47d0f7539e0d51fa9bf8">&#9670;&nbsp;</a></span>CCU_PLL_CPU_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CPU_BIAS_REG&#160;&#160;&#160;0x0300      /* PLL_CPU Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23de53b876d09184c8b36dc70b73c7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23de53b876d09184c8b36dc70b73c7af">&#9670;&nbsp;</a></span>CCU_PLL_CPU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CPU_CTRL_REG&#160;&#160;&#160;0x0000      /* PLL_CPU Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab0f25a5b259a4a757147b59eb11be1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0f25a5b259a4a757147b59eb11be1a">&#9670;&nbsp;</a></span>CCU_PLL_CPU_TUN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CPU_TUN_REG&#160;&#160;&#160;0x0400       /* PLL_CPU Tuning Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab64c87e38cd73f12ea97c0dd055e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab64c87e38cd73f12ea97c0dd055e78">&#9670;&nbsp;</a></span>CCU_PLL_CPUX_TUNING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CPUX_TUNING_REG&#160;&#160;&#160;    (0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900c4d558e206caf066d51ae4f5ced76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900c4d558e206caf066d51ae4f5ced76">&#9670;&nbsp;</a></span>CCU_PLL_CSI_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CSI_BIAS_REG&#160;&#160;&#160;0x0348      /* PLL_CSI Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab37c8d8edcacacde28876f74f80108a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37c8d8edcacacde28876f74f80108a5">&#9670;&nbsp;</a></span>CCU_PLL_CSI_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CSI_CTRL_REG&#160;&#160;&#160;0x0048      /* PLL_CSI Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69d4a9f1f07714faa59f4422e0b55796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d4a9f1f07714faa59f4422e0b55796">&#9670;&nbsp;</a></span>CCU_PLL_CSI_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CSI_PAT0_CTRL_REG&#160;&#160;&#160;0x0148 /* PLL_CSI Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c20d34c121066059928d376a7f0a882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c20d34c121066059928d376a7f0a882">&#9670;&nbsp;</a></span>CCU_PLL_CSI_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_CSI_PAT1_CTRL_REG&#160;&#160;&#160;0x014C /* PLL_CSI Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74d05df0068dc577836afa6cbd71245e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d05df0068dc577836afa6cbd71245e">&#9670;&nbsp;</a></span>CCU_PLL_DDR_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_DDR_BIAS_REG&#160;&#160;&#160;0x0310      /* PLL_DDR Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfbf21fd3f4922e30e3ae2c95cbf5b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbf21fd3f4922e30e3ae2c95cbf5b5b">&#9670;&nbsp;</a></span>CCU_PLL_DDR_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_DDR_CTRL_REG&#160;&#160;&#160;0x0010      /* PLL_DDR Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc52770e2249e44350acd893afdb5207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc52770e2249e44350acd893afdb5207">&#9670;&nbsp;</a></span>CCU_PLL_DDR_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_DDR_PAT0_CTRL_REG&#160;&#160;&#160;0x0110 /* PLL_DDR Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b794aad65509cbbc51dfeba77b1951f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b794aad65509cbbc51dfeba77b1951f">&#9670;&nbsp;</a></span>CCU_PLL_DDR_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_DDR_PAT1_CTRL_REG&#160;&#160;&#160;0x0114 /* PLL_DDR Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25efc91f92b98137eec90f4d5fe6ae9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25efc91f92b98137eec90f4d5fe6ae9e">&#9670;&nbsp;</a></span>CCU_PLL_NPU_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_NPU_BIAS_REG&#160;&#160;&#160;0x0380      /* PLL_NPU Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a729c65d087a53429ef6b021dffaeb23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729c65d087a53429ef6b021dffaeb23a">&#9670;&nbsp;</a></span>CCU_PLL_NPU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_NPU_CTRL_REG&#160;&#160;&#160;0x0080      /* PLL_NPU Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a6d69005c15dbfcc8a632fb4c9c016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a6d69005c15dbfcc8a632fb4c9c016">&#9670;&nbsp;</a></span>CCU_PLL_NPU_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_NPU_PAT0_CTRL_REG&#160;&#160;&#160;0x0180 /* PLL_NPU Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959ba07a407f68dc0809f3e5dcf0f189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959ba07a407f68dc0809f3e5dcf0f189">&#9670;&nbsp;</a></span>CCU_PLL_NPU_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_NPU_PAT1_CTRL_REG&#160;&#160;&#160;0x0184 /* PLL_NPU Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a390e613c7c7e2332f8a96468e8e7d077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390e613c7c7e2332f8a96468e8e7d077">&#9670;&nbsp;</a></span>CCU_PLL_PERI_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_PERI_BIAS_REG&#160;&#160;&#160;0x0320     /* PLL_PERI Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7aa424d8c484d8acf84d48f28150ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7aa424d8c484d8acf84d48f28150ad7">&#9670;&nbsp;</a></span>CCU_PLL_PERI_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_PERI_CTRL_REG&#160;&#160;&#160;0x0020     /* PLL_PERI Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5288da42fcae215e1a8ba32668460c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5288da42fcae215e1a8ba32668460c04">&#9670;&nbsp;</a></span>CCU_PLL_PERI_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_PERI_PAT0_CTRL_REG&#160;&#160;&#160;    0x0120 /* PLL_PERI Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34bfb3f7b41223ded5cead69bebba10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bfb3f7b41223ded5cead69bebba10c">&#9670;&nbsp;</a></span>CCU_PLL_PERI_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_PERI_PAT1_CTRL_REG&#160;&#160;&#160;    0x0124 /* PLL_PERI Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0016c0bb0249358c03101fd0132174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0016c0bb0249358c03101fd0132174">&#9670;&nbsp;</a></span>CCU_PLL_PRE_DIV_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_PRE_DIV_REG&#160;&#160;&#160;0x0E00     /* PLL Pre Divider Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bfb4f536474fcc652a76d54649a58eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bfb4f536474fcc652a76d54649a58eb">&#9670;&nbsp;</a></span>CCU_PLL_VIDEO_BIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_VIDEO_BIAS_REG&#160;&#160;&#160;0x0340    /* PLL_VIDEO Bias Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b114341a4a7857ad1af7c0d848847b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b114341a4a7857ad1af7c0d848847b">&#9670;&nbsp;</a></span>CCU_PLL_VIDEO_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_VIDEO_CTRL_REG&#160;&#160;&#160;0x0040    /* PLL_VIDEO Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4536259f554de21c0297235dd98c2e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4536259f554de21c0297235dd98c2e7e">&#9670;&nbsp;</a></span>CCU_PLL_VIDEO_PAT0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_VIDEO_PAT0_CTRL_REG&#160;&#160;&#160;    0x0140 /* PLL_VIDEO Pattern0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cbf78e431c538e60fdf5f4b07fb4850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbf78e431c538e60fdf5f4b07fb4850">&#9670;&nbsp;</a></span>CCU_PLL_VIDEO_PAT1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PLL_VIDEO_PAT1_CTRL_REG&#160;&#160;&#160;    0x0144                               /* PLL_VIDEO Pattern1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70e88e3b5ff10a0efb1c4bc54bbdf887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e88e3b5ff10a0efb1c4bc54bbdf887">&#9670;&nbsp;</a></span>CCU_PWM_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_PWM_BGR_REG&#160;&#160;&#160;0x07AC           /* PWM Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb741f7ebcefb6634584d2ef20f50269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb741f7ebcefb6634584d2ef20f50269">&#9670;&nbsp;</a></span>CCU_RISCV_CFG_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CFG_BGR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code" href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a> +               \</div>
<div class="line">     0x0d0c)</div>
<div class="ttc" id="asun8iw21_2reg_2reg-ccu_8h_html_ac262730d508500e7e1b0634ccc742001"><div class="ttname"><a href="../../d0/d74/sun8iw21_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a></div><div class="ttdeci">#define CCU_BASE</div><div class="ttdef"><b>Definition:</b> reg-ccu.h:8</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a74d5fee3aa8d7303946ac6febb8d57fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d5fee3aa8d7303946ac6febb8d57fc">&#9670;&nbsp;</a></span>CCU_RISCV_CFG_GATING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CFG_GATING&#160;&#160;&#160;    (0x1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76172d74ad332d703f68410eb37268e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76172d74ad332d703f68410eb37268e6">&#9670;&nbsp;</a></span>CCU_RISCV_CFG_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CFG_RST&#160;&#160;&#160;    (0x1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40e6b11b186b6f36fb0b412f1cd2ff21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40e6b11b186b6f36fb0b412f1cd2ff21">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_16M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_16M&#160;&#160;&#160;(0x2 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c9a9cf2d0a2297e3b5fe88c4e19a59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c9a9cf2d0a2297e3b5fe88c4e19a59a">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_32K&#160;&#160;&#160;(0x1 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00df35dbcc8c9dd1d4a0f07a90c3b978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00df35dbcc8c9dd1d4a0f07a90c3b978">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_CPUPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_CPUPLL&#160;&#160;&#160;(0x5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0da768ecc9fd78a6965178ead9f1f8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da768ecc9fd78a6965178ead9f1f8c8">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_GATING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_GATING&#160;&#160;&#160;    (0x1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e3244605fc9af95365cc38844a528cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3244605fc9af95365cc38844a528cf">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_HOSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_HOSC&#160;&#160;&#160;    (0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42ae450656818b45ea4f3f6d2f8a7774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42ae450656818b45ea4f3f6d2f8a7774">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_MASK&#160;&#160;&#160;(0x7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4227b0034269dacce70acd69b8c1f763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4227b0034269dacce70acd69b8c1f763">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_PERI_480M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_PERI_480M&#160;&#160;&#160;    (0x4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaddc9d92e8bf115d0de75f78933abd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaddc9d92e8bf115d0de75f78933abd87">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_PERI_600M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_PERI_600M&#160;&#160;&#160;    (0x3 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71f484e4e0709670db95ad274751dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71f484e4e0709670db95ad274751dbd">&#9670;&nbsp;</a></span>CCU_RISCV_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_CLK_REG&#160;&#160;&#160;    (<a class="el" href="../../d3/d37/sun8iw8_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a> + 0x0d00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93fd4fb81447840bf74169844abbb1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fd4fb81447840bf74169844abbb1b3">&#9670;&nbsp;</a></span>CCU_RISCV_GATING_RST_FIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_GATING_RST_FIELD&#160;&#160;&#160;    (0x16aa &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae75c2cb580152404bbde111ae0abb514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75c2cb580152404bbde111ae0abb514">&#9670;&nbsp;</a></span>CCU_RISCV_GATING_RST_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_GATING_RST_REG&#160;&#160;&#160;    (<a class="el" href="../../d3/d37/sun8iw8_2reg_2reg-ccu_8h.html#ac262730d508500e7e1b0634ccc742001">CCU_BASE</a> + 0x0d04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7885eec9e229c6f0e60c1ac5f355082a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7885eec9e229c6f0e60c1ac5f355082a">&#9670;&nbsp;</a></span>CCU_RISCV_SOFT_RSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_SOFT_RSTN&#160;&#160;&#160;(0x1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8a2b0685d516bf82db9b11cbc1f2a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a2b0685d516bf82db9b11cbc1f2a62">&#9670;&nbsp;</a></span>CCU_RISCV_SYS_APB_SOFT_RSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_RISCV_SYS_APB_SOFT_RSTN&#160;&#160;&#160;    (0x1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14bbbfcb7713937d7dba0b4420850b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14bbbfcb7713937d7dba0b4420850b90">&#9670;&nbsp;</a></span>CCU_SMHC0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SMHC0_CLK_REG&#160;&#160;&#160;0x0830           /* SMHC0 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a564f4e2ae449a8487b5ed6a1d133f07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564f4e2ae449a8487b5ed6a1d133f07e">&#9670;&nbsp;</a></span>CCU_SMHC1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SMHC1_CLK_REG&#160;&#160;&#160;0x0834           /* SMHC1 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03df6c9d6857880605b3d4a01e97ba3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03df6c9d6857880605b3d4a01e97ba3e">&#9670;&nbsp;</a></span>CCU_SMHC2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SMHC2_CLK_REG&#160;&#160;&#160;0x0838           /* SMHC2 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ad15c29b23d5621246ed29dc3f52ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad15c29b23d5621246ed29dc3f52ea3">&#9670;&nbsp;</a></span>CCU_SMHC_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SMHC_BGR_REG&#160;&#160;&#160;0x084C            /* SMHC Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb84bf45ca4f6e9ce00a41a479f38748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb84bf45ca4f6e9ce00a41a479f38748">&#9670;&nbsp;</a></span>CCU_SPI0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPI0_CLK_REG&#160;&#160;&#160;0x0940            /* SPI0 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2b1e27f4050aa012159e3bad322a09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b1e27f4050aa012159e3bad322a09c">&#9670;&nbsp;</a></span>CCU_SPI1_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPI1_CLK_REG&#160;&#160;&#160;0x0944            /* SPI1 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a026c07611a2239fc4de628bd6b5c2774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026c07611a2239fc4de628bd6b5c2774">&#9670;&nbsp;</a></span>CCU_SPI2_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPI2_CLK_REG&#160;&#160;&#160;0x0948            /* SPI2 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5274a020e4571745600b5f164a8f293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5274a020e4571745600b5f164a8f293">&#9670;&nbsp;</a></span>CCU_SPI3_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPI3_CLK_REG&#160;&#160;&#160;0x094C            /* SPI3 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68887c276f686d8cd3c39b1dcf9ea4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68887c276f686d8cd3c39b1dcf9ea4e2">&#9670;&nbsp;</a></span>CCU_SPI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPI_BGR_REG&#160;&#160;&#160;0x096C             /* SPI Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66ab6a2eb82628522adf3262e7a196d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ab6a2eb82628522adf3262e7a196d9">&#9670;&nbsp;</a></span>CCU_SPINLOCK_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_SPINLOCK_BGR_REG&#160;&#160;&#160;0x072C      /* SPINLOCK Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9734c94c185291f05c11ecdbf1adf213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9734c94c185291f05c11ecdbf1adf213">&#9670;&nbsp;</a></span>CCU_TCONLCD_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_TCONLCD_BGR_REG&#160;&#160;&#160;0x0B7C     /* TCONLCD Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b438f4fcd0e4fafe0de6456963b5d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b438f4fcd0e4fafe0de6456963b5d85">&#9670;&nbsp;</a></span>CCU_TCONLCD_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_TCONLCD_CLK_REG&#160;&#160;&#160;0x0B60     /* TCONLCD Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72735b3aa1b01b87abd9739221d62d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72735b3aa1b01b87abd9739221d62d29">&#9670;&nbsp;</a></span>CCU_THS_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_THS_BGR_REG&#160;&#160;&#160;0x09FC             /* THS Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a066658180a72b82181d4ff61c7d9ebdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066658180a72b82181d4ff61c7d9ebdf">&#9670;&nbsp;</a></span>CCU_TWI_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_TWI_BGR_REG&#160;&#160;&#160;0x091C             /* TWI Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fda85de4f0fcaf6ef03b7031e8b12b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fda85de4f0fcaf6ef03b7031e8b12b5">&#9670;&nbsp;</a></span>CCU_UART_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_UART_BGR_REG&#160;&#160;&#160;0x090C            /* UART Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a6f5d1b5fa26c47357a942f5e24ec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6f5d1b5fa26c47357a942f5e24ec7a">&#9670;&nbsp;</a></span>CCU_USB0_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_USB0_CLK_REG&#160;&#160;&#160;0x0A70        /* USB0 Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42ac9c34e296eaaecc9a7b81dc51d515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42ac9c34e296eaaecc9a7b81dc51d515">&#9670;&nbsp;</a></span>CCU_USB_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_USB_BGR_REG&#160;&#160;&#160;0x0A8C         /* USB Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4ae61a2a7b54973c14f9a7e4240a9d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ae61a2a7b54973c14f9a7e4240a9d1">&#9670;&nbsp;</a></span>CCU_VE_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VE_BGR_REG&#160;&#160;&#160;0x069C            /* VE Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3561019b6d753e5a34471a14f23ea3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3561019b6d753e5a34471a14f23ea3ea">&#9670;&nbsp;</a></span>CCU_VE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_VE_CLK_REG&#160;&#160;&#160;0x0690            /* VE Clock Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4da40de7528d5b7173f73fc1caf1dda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da40de7528d5b7173f73fc1caf1dda9">&#9670;&nbsp;</a></span>CCU_WIEGAND_BGR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCU_WIEGAND_BGR_REG&#160;&#160;&#160;0x0C7C     /* WIEGAND Bus Gating Reset Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
