// Seed: 2417612567
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_16 = 32'd95
) (
    input wor id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri id_9,
    output wand id_10,
    input wand id_11,
    input uwire id_12
    , id_20,
    output tri0 id_13,
    output supply1 id_14
    , id_21,
    input wand id_15
    , id_22,
    input wand _id_16,
    output tri id_17,
    input uwire id_18
);
  logic [-1 : 1  ==  id_16] id_23;
  module_0 modCall_1 ();
endmodule
