Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessorTestBench_isim_beh.exe" -prj "D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessorTestBench_beh.prj" "work.NeuralProcessorTestBench" "work.glbl" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/ctrl.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/calculator.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/pixelpointprocessor.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/ctrl_conv2D.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/ipcore_dir/GlobalMemoryPool.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/Convolution2D.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessor.v" into library work
Analyzing Verilog file "D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessorTestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessor.v" Line 29: Size mismatch in connection of port <dinb>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="zynq"...
Compiling module GlobalMemoryPool
Compiling module ctrl_conv2D(img_width=48,kernel_...
Compiling module ctrl(img_width=48,kernel_size=3)
Compiling module calculator(kernel_size=3)
Compiling module pixelpointprocessor(img_width=48...
Compiling module Convolution2D
Compiling module NeuralProcessor
Compiling module NeuralProcessorTestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable D:/Xilinx/NeuralHardware/NeuralHardware/NeuralProcessorTestBench_isim_beh.exe
Fuse Memory Usage: 34028 KB
Fuse CPU Usage: 405 ms
