/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/design170_60_80_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/cell_sim_blackbox.v /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/paritygenerator_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/paritygenerator_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/full_adder_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/decoder_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/register.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/register.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/shift_reg_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/d_latch_top.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v
/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/mod_n_counter.v /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/mod_n_counter.v
