<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/mc6809_cpu/hdl/verilog/mc68a09e.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus27.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus35.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus41.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus42.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus43.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/custom/cus47.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/subsystem/clut_subsystem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/subsystem/cpu_subsystem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/subsystem/spritegen_subsystem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/subsystem/tilegen_subsystem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/subsystem/timing_subsystem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/system86.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/administrator/Development/fpga/system86/src/lib/system86/rtl/system86.v</arg>&quot; Line <arg fmt="%d" index="2">25</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/administrator/Development/fpga/system86/src/platform/xilinx/system86/../../../../roms/rthunder.vh&apos; in file &quot;/home/administrator/Development/fpga/system86/src/lib/system86/rtl/system86.v&quot; line 25
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">../../../../roms/rthunder.vh</arg>&quot; Line <arg fmt="%d" index="2">3</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/administrator/Development/fpga/system86/src/platform/xilinx/system86/../../../../roms/roms.vh&apos; in file &quot;../../../../roms/rthunder.vh&quot; line 3
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls00.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls02.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls08.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls10.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls139.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls153.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls157.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls158.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls174.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls175.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls245.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls257.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls273.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls374.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls74.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_logic/hdl/verilog/ls85.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/cy6264.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/eprom_27128.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/eprom_27256.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/eprom_27512.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/generic_prom.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/generic_sram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/prom_7112.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/prom_7116.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/prom_7124.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/prom_7138.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/administrator/Development/fpga/system86/src/lib/ttl_mem/hdl/verilog/tmm2064p.v&quot; into library work</arg>
</msg>

</messages>

