INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.Tech/RTL_resources/verilog FPGA course Projects/seq_components/seq_components.srcs/sources_1/new/PISO_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.Tech/RTL_resources/verilog FPGA course Projects/seq_components/seq_components.srcs/sim_1/new/seq_components_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_shift_reg_tb
