
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 14 21:44:57 2023
| Design       : video_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                     
********************************************************************************************************************************************************************
                                                                                                 Clock   Non-clock                                                  
 Clock                                      Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                    20.000       {0 10}         Declared                    87           9  {sys_clk}                                       
   ddrphy_clkin                             10.000       {0 5}          Generated (sys_clk)       4907           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                                   2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                                   2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                                   2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk                           10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                                  14.815       {0 7.407}      Generated (sys_clk)       3086           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                                  100.000      {0 50}         Generated (sys_clk)        236           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                                  40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred  7.346        {0 3.673}      Generated (sys_clk)       1544           1  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
 cmos1_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit                         23.800       {0 11.9}       Generated (cmos1_pclk)     116           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit                         23.800       {0 11.9}       Generated (cmos2_pclk)     116           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 video_top|pixclk_in                        1000.000     {0 500}        Declared                    68           0  {pixclk_in}                                     
 video_top|rgmii_rxc                        1000.000     {0 500}        Declared                  2037           1  {rgmii_rxc}                                     
 DebugCore_JCLK                             50.000       {0 25}         Declared                   216           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                          100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
====================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               video_top|pixclk_in                       
 Inferred_clock_group_1        asynchronous               video_top|rgmii_rxc                       
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     190.186 MHz         20.000          5.258         14.742
 ddrphy_clkin               100.000 MHz     131.718 MHz         10.000          7.592          2.408
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     335.121 MHz         11.900          2.984          8.916
 cmos2_pclk                  84.034 MHz     302.389 MHz         11.900          3.307          8.593
 cmos1_pclk_16bit            42.017 MHz     168.322 MHz         23.800          5.941         17.859
 cmos2_pclk_16bit            42.017 MHz     158.453 MHz         23.800          6.311         17.489
 pix_clk                     67.500 MHz     106.923 MHz         14.815          9.353          5.462
 cfg_clk                     10.000 MHz     182.017 MHz        100.000          5.494         94.506
 clk_25M                     25.000 MHz     297.442 MHz         40.000          3.362         36.638
 video_top|pixclk_in          1.000 MHz     174.216 MHz       1000.000          5.740        994.260
 video_top|rgmii_rxc          1.000 MHz     121.714 MHz       1000.000          8.216        991.784
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                            136.129 MHz     148.721 MHz          7.346          6.724          0.622
 DebugCore_JCLK              20.000 MHz     125.723 MHz         50.000          7.954         42.046
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.742       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 2.408       0.000              0          17845
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.916       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.593       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            17.859       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit            17.489       0.000              0            333
 pix_clk                pix_clk                      5.462       0.000              0          10033
 cfg_clk                cfg_clk                     94.506       0.000              0           1093
 clk_25M                clk_25M                     36.638       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in        994.260       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc        991.784       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.622       0.000              0           5184
 DebugCore_JCLK         DebugCore_JCLK              23.001       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              19.028       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           47.758       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.277       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.382       0.000              0          17845
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.447       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.205       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.409       0.000              0            333
 pix_clk                pix_clk                      0.228       0.000              0          10033
 cfg_clk                cfg_clk                      0.319       0.000              0           1093
 clk_25M                clk_25M                      0.428       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in          0.344       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.327       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.228       0.000              0           5184
 DebugCore_JCLK         DebugCore_JCLK               0.342       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              24.779       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            0.343       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.352       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.325       0.000              0           2622
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.113       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.434       0.000              0             39
 pix_clk                pix_clk                      9.584       0.000              0           1220
 cfg_clk                cfg_clk                     96.896       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in        996.060       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc        994.688       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     3.330       0.000              0            253
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.721       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.460       0.000              0           2622
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.785       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.186       0.000              0             39
 pix_clk                pix_clk                      0.204       0.000              0           1220
 cfg_clk                cfg_clk                      1.159       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in          1.792       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc          1.013       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.352       0.000              0            253
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             87
 ddrphy_clkin                                        3.100       0.000              0           4907
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            116
 cmos2_pclk_16bit                                   11.002       0.000              0            116
 pix_clk                                             6.269       0.000              0           3086
 cfg_clk                                            49.102       0.000              0            236
 clk_25M                                            19.580       0.000              0              7
 video_top|pixclk_in                               499.102       0.000              0             68
 video_top|rgmii_rxc                               498.483       0.000              0           2037
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred             2.535       0.000              0           1544
 DebugCore_JCLK                                     24.102       0.000              0            216
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.260       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 4.397       0.000              0          17845
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.676       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.476       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.538       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.293       0.000              0            333
 pix_clk                pix_clk                      8.009       0.000              0          10033
 cfg_clk                cfg_clk                     96.046       0.000              0           1093
 clk_25M                clk_25M                     37.588       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in        995.909       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc        994.265       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     2.581       0.000              0           5184
 DebugCore_JCLK         DebugCore_JCLK              23.594       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              20.814       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           48.291       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.266       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.251       0.000              0          17845
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.103       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.259       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.120       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.250       0.000              0            333
 pix_clk                pix_clk                      0.215       0.000              0          10033
 cfg_clk                cfg_clk                      0.257       0.000              0           1093
 clk_25M                clk_25M                      0.335       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in          0.266       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.255       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.215       0.000              0           5184
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              24.989       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            0.498       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.668       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.887       0.000              0           2622
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.146       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.338       0.000              0             39
 pix_clk                pix_clk                     11.222       0.000              0           1220
 cfg_clk                cfg_clk                     97.745       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in        997.220       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc        996.274       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     4.449       0.000              0            253
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.551       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.299       0.000              0           2622
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.522       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.778       0.000              0             39
 pix_clk                pix_clk                      0.245       0.000              0           1220
 cfg_clk                cfg_clk                      0.880       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in          1.271       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.762       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.344       0.000              0            253
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             87
 ddrphy_clkin                                        3.480       0.000              0           4907
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   11.182       0.000              0            116
 cmos2_pclk_16bit                                   11.182       0.000              0            116
 pix_clk                                             6.497       0.000              0           3086
 cfg_clk                                            49.282       0.000              0            236
 clk_25M                                            19.664       0.000              0              7
 video_top|pixclk_in                               499.282       0.000              0             68
 video_top|rgmii_rxc                               498.787       0.000              0           2037
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred             2.763       0.000              0           1544
 DebugCore_JCLK                                     24.282       0.000              0            216
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.610       7.326         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.303       7.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.491       9.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.210       9.330 r       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.542       9.872         _N14023          
 CLMS_62_193/COUT                  td                    0.502      10.374 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.374         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10270
                                   td                    0.058      10.432 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.432         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10272
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.432         Logic Levels: 3  
                                                                                   Logic: 1.362ns(27.213%), Route: 3.643ns(72.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_62_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.610       7.326         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.303       7.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.491       9.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.210       9.330 r       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.542       9.872         _N14023          
 CLMS_62_193/COUT                  td                    0.502      10.374 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.374         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10270
 CLMS_62_197/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.374         Logic Levels: 3  
                                                                                   Logic: 1.304ns(26.359%), Route: 3.643ns(73.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_62_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.610       7.326         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.303       7.629 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.491       9.120         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.210       9.330 r       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.407       9.737         _N14023          
                                   td                    0.477      10.214 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.214         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10268
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.214         Logic Levels: 2  
                                                                                   Logic: 1.279ns(26.718%), Route: 3.508ns(73.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_62_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  10.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.977                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.883       4.086         nt_sys_clk       
 CLMA_146_40/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_146_40/Q0                    tco                   0.222       4.308 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.216       4.524         power_on_delay_inst/cnt2 [0]
 CLMA_150_40/B0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.380       4.834         nt_sys_clk       
 CLMA_150_40/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.507       4.327                          
 clock uncertainty                                       0.000       4.327                          

 Hold time                                              -0.080       4.247                          

 Data required time                                                  4.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.247                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.834
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.883       4.086         nt_sys_clk       
 CLMA_146_40/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_146_40/Q0                    tco                   0.222       4.308 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.216       4.524         power_on_delay_inst/cnt2 [0]
 CLMA_150_40/A0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.380       4.834         nt_sys_clk       
 CLMA_150_40/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.507       4.327                          
 clock uncertainty                                       0.000       4.327                          

 Hold time                                              -0.094       4.233                          

 Data required time                                                  4.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.233                          
 Data arrival time                                                   4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_184/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.404         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_30_184/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMS_50_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.584      11.827         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_58_201/Y3                    td                    0.210      12.037 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.399      12.436         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.913 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.913         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_58_205/Y3                    td                    0.501      13.414 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.587      14.001         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_212/Y1                    td                    0.212      14.213 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.444      14.657         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_62_204/COUT                  td                    0.507      15.164 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.164         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N10278
 CLMA_62_208/Y0                    td                    0.269      15.433 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.124      15.557         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_62_208/Y3                    td                    0.468      16.025 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.024      17.049         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19851
 CLMS_50_253/Y0                    td                    0.341      17.390 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[12]/gateop/F
                                   net (fanout=1)        0.573      17.963         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19976
 CLMA_58_244/AD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.963         Logic Levels: 7  
                                                                                   Logic: 3.274ns(46.711%), Route: 3.735ns(53.289%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMA_58_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.197      20.371                          

 Data required time                                                 20.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.371                          
 Data arrival time                                                  17.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.408                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.708      11.077         ntclkbufg_0      
 DRM_54_252/CLKB[1]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_252/QA1[12]                tco                   2.351      13.428 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DOA[12]
                                   net (fanout=1)        1.586      15.014         fram_buf/ch4_wr_burst_data [95]
 CLMA_58_168/Y1                    td                    0.274      15.288 r       fram_buf/mem_write_arbi_m0/N217_3[95]/gateop/F
                                   net (fanout=1)        0.670      15.958         fram_buf/mem_write_arbi_m0/_N15004
 CLMA_22_168/Y0                    td                    0.487      16.445 r       fram_buf/mem_write_arbi_m0/N217_4[95]/gateop_perm/Z
                                   net (fanout=1)        0.410      16.855         fram_buf/mem_write_arbi_m0/_N15260
 CLMS_22_161/Y3                    td                    0.459      17.314 r       fram_buf/mem_write_arbi_m0/N217_6[95]/gateop_perm/Z
                                   net (fanout=2)        0.653      17.967         axi_wdata[95]    
 CLMS_22_193/D4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.967         Logic Levels: 3  
                                                                                   Logic: 3.571ns(51.829%), Route: 3.319ns(48.171%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.120      20.430                          

 Data required time                                                 20.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.430                          
 Data arrival time                                                  17.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMS_50_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.584      11.827         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_58_201/Y3                    td                    0.210      12.037 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.399      12.436         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.913 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.913         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_58_205/Y3                    td                    0.501      13.414 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.587      14.001         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_212/Y1                    td                    0.212      14.213 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.444      14.657         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_62_204/COUT                  td                    0.507      15.164 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.164         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N10278
 CLMA_62_208/Y0                    td                    0.269      15.433 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.124      15.557         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_62_208/Y3                    td                    0.468      16.025 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.952      16.977         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19851
 CLMS_66_241/Y3                    td                    0.303      17.280 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.535      17.815         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19909
 CLMA_70_240/A0                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  17.815         Logic Levels: 7  
                                                                                   Logic: 3.236ns(47.165%), Route: 3.625ns(52.835%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMA_70_240/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.194      20.374                          

 Data required time                                                 20.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.374                          
 Data arrival time                                                  17.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/A3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_94_156/Q2                    tco                   0.224      10.610 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.089      10.699         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [2]
 CLMA_94_156/A3                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/A3

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_94_156/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.269      10.317                          

 Data required time                                                 10.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.317                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[8]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[10]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMA_102_236/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[8]/opit_0_inv_A2Q21/CLK

 CLMA_102_236/Q3                   tco                   0.221      10.607 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.188      10.795         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [8]
 CLMA_102_236/COUT                 td                    0.118      10.913 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.913         fram_buf/u_processor_inst/brightness_contrast_inst/_N11693
 CLMA_102_240/CIN                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.913         Logic Levels: 1  
                                                                                   Logic: 0.339ns(64.326%), Route: 0.188ns(35.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_102_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.085      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[4]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[6]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMA_102_232/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_232/Q3                   tco                   0.221      10.607 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.189      10.796         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [4]
 CLMA_102_232/COUT                 td                    0.118      10.914 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.914         fram_buf/u_processor_inst/brightness_contrast_inst/_N11689
 CLMA_102_236/CIN                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.914         Logic Levels: 1  
                                                                                   Logic: 0.339ns(64.205%), Route: 0.189ns(35.795%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_102_236/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.085      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.291       5.812 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.428       6.240         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.341       6.581 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.038       7.619         cmos1_8_16bit/N11
 CLMA_70_44/CE                                                             f       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   7.619         Logic Levels: 1  
                                                                                   Logic: 0.632ns(30.124%), Route: 1.466ns(69.876%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.548      17.105         ntclkbufg_7      
 CLMA_70_44/CLK                                                            r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.402                          
 clock uncertainty                                      -0.250      17.152                          

 Setup time                                             -0.617      16.535                          

 Data required time                                                 16.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.535                          
 Data arrival time                                                   7.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.916                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.291       5.812 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.428       6.240         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.341       6.581 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.038       7.619         cmos1_8_16bit/N11
 CLMA_70_44/CE                                                             f       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE

 Data arrival time                                                   7.619         Logic Levels: 1  
                                                                                   Logic: 0.632ns(30.124%), Route: 1.466ns(69.876%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.548      17.105         ntclkbufg_7      
 CLMA_70_44/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.402                          
 clock uncertainty                                      -0.250      17.152                          

 Setup time                                             -0.617      16.535                          

 Data required time                                                 16.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.535                          
 Data arrival time                                                   7.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.916                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.220
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.291       5.812 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.428       6.240         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.341       6.581 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.016       7.597         cmos1_8_16bit/N11
 CLMS_74_9/CE                                                              f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   7.597         Logic Levels: 1  
                                                                                   Logic: 0.632ns(30.443%), Route: 1.444ns(69.557%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.563      17.120         ntclkbufg_7      
 CLMS_74_9/CLK                                                             r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.417                          
 clock uncertainty                                      -0.250      17.167                          

 Setup time                                             -0.617      16.550                          

 Data required time                                                 16.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.550                          
 Data arrival time                                                   7.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.953                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_122_36/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_122_36/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.495         cmos1_8_16bit/de_out1
 CLMA_122_36/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_122_36/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMS_102_45/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMS_102_45/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.495         cmos1_8_16bit/enble
 CLMS_102_45/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_102_45/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.563
  Launch Clock Delay      :  5.223
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.566       5.223         ntclkbufg_7      
 CLMA_78_44/CLK                                                            r       cmos1_d_d0[2]/opit_0/CLK

 CLMA_78_44/Q0                     tco                   0.226       5.449 r       cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.212       5.661         cmos1_d_d0[2]    
 CLMS_78_41/M2                                                             r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.627       5.563         ntclkbufg_7      
 CLMS_78_41/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.259                          
 clock uncertainty                                       0.200       5.459                          

 Hold time                                              -0.014       5.445                          

 Data required time                                                  5.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.445                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  6.337
  Clock Pessimism Removal :  0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.337         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.291       6.628 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.750       7.378         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.196       7.574 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.198       8.772         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.772         Logic Levels: 1  
                                                                                   Logic: 0.487ns(20.000%), Route: 1.948ns(80.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918      16.018         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      16.018 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.562      17.580         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.652      18.232                          
 clock uncertainty                                      -0.250      17.982                          

 Setup time                                             -0.617      17.365                          

 Data required time                                                 17.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.365                          
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.593                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  6.337
  Clock Pessimism Removal :  0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.337         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.291       6.628 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.750       7.378         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.196       7.574 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.198       8.772         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.772         Logic Levels: 1  
                                                                                   Logic: 0.487ns(20.000%), Route: 1.948ns(80.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918      16.018         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      16.018 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.562      17.580         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.652      18.232                          
 clock uncertainty                                      -0.250      17.982                          

 Setup time                                             -0.617      17.365                          

 Data required time                                                 17.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.365                          
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.593                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.680
  Launch Clock Delay      :  6.337
  Clock Pessimism Removal :  0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.337         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.291       6.628 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.750       7.378         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.196       7.574 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.198       8.772         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   8.772         Logic Levels: 1  
                                                                                   Logic: 0.487ns(20.000%), Route: 1.948ns(80.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918      16.018         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      16.018 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.562      17.580         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.652      18.232                          
 clock uncertainty                                      -0.250      17.982                          

 Setup time                                             -0.617      17.365                          

 Data required time                                                 17.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.365                          
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.593                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/vs_i_reg/opit_0/CLK
Endpoint    : cmos2_8_16bit/enble/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.337
  Launch Clock Delay      :  5.649
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918       4.118         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.118 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.649         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_8_16bit/vs_i_reg/opit_0/CLK

 CLMA_90_69/Q2                     tco                   0.224       5.873 f       cmos2_8_16bit/vs_i_reg/opit_0/Q
                                   net (fanout=1)        0.185       6.058         cmos2_8_16bit/vs_i_reg
 CLMA_90_69/A3                                                             f       cmos2_8_16bit/enble/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.058         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.337         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       5.649                          
 clock uncertainty                                       0.200       5.849                          

 Hold time                                              -0.238       5.611                          

 Data required time                                                  5.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.611                          
 Data arrival time                                                   6.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.394
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918       4.118         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.118 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.583       5.701         ntclkbufg_8      
 CLMA_46_88/CLK                                                            r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_46_88/Q0                     tco                   0.226       5.927 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.455       6.382         cmos2_d_d0[7]    
 CLMS_42_85/M2                                                             r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   6.382         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.186%), Route: 0.455ns(66.814%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.642       6.394         ntclkbufg_8      
 CLMS_42_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.652       5.742                          
 clock uncertainty                                       0.200       5.942                          

 Hold time                                              -0.014       5.928                          

 Data required time                                                  5.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.928                          
 Data arrival time                                                   6.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.354
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.918       4.118         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.118 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.545       5.663         ntclkbufg_8      
 CLMA_58_81/CLK                                                            r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_58_81/Q0                     tco                   0.226       5.889 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.454       6.343         cmos2_d_d0[3]    
 CLMA_62_88/M0                                                             r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   6.343         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.235%), Route: 0.454ns(66.765%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.301       4.752         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.752 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.602       6.354         ntclkbufg_8      
 CLMA_62_88/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.652       5.702                          
 clock uncertainty                                       0.200       5.902                          

 Hold time                                              -0.014       5.888                          

 Data required time                                                  5.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.888                          
 Data arrival time                                                   6.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.578
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.845       7.133         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.295       7.428 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.868       8.296         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.584 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.584         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.058       8.642 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.642         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.058       8.700 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.700         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/Y3                     td                    0.501       9.201 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.433       9.634         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMS_66_61/Y1                     td                    0.212       9.846 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.571      10.417         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_66_69/COUT                   td                    0.507      10.924 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.924         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_66_73/Y1                     td                    0.498      11.422 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.123      11.545         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMS_66_73/C4                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.545         Logic Levels: 6  
                                                                                   Logic: 2.706ns(48.792%), Route: 2.840ns(51.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.545      29.378         ntclkbufg_5      
 CLMS_66_73/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.777                          
 clock uncertainty                                      -0.250      29.527                          

 Setup time                                             -0.123      29.404                          

 Data required time                                                 29.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.404                          
 Data arrival time                                                  11.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.859                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.593
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.845       7.133         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.295       7.428 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.868       8.296         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.584 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.584         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.058       8.642 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.642         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.058       8.700 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.700         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/COUT                   td                    0.058       8.758 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.758         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
                                   td                    0.058       8.816 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.816         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9713
 CLMA_70_72/Y3                     td                    0.501       9.317 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.405       9.722         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMS_70_69/A1                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.722         Logic Levels: 4  
                                                                                   Logic: 1.605ns(43.110%), Route: 2.118ns(56.890%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.560      29.393         ntclkbufg_5      
 CLMS_70_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.792                          
 clock uncertainty                                      -0.250      29.542                          

 Setup time                                             -0.231      29.311                          

 Data required time                                                 29.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.311                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.589                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.593
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.845       7.133         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.295       7.428 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.868       8.296         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.584 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.584         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.058       8.642 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.642         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.058       8.700 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.700         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/COUT                   td                    0.058       8.758 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.758         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
 CLMA_70_72/Y1                     td                    0.498       9.256 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.275       9.531         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_70_69/C2                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.531         Logic Levels: 4  
                                                                                   Logic: 1.544ns(43.715%), Route: 1.988ns(56.285%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.560      29.393         ntclkbufg_5      
 CLMS_70_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.792                          
 clock uncertainty                                      -0.250      29.542                          

 Setup time                                             -0.391      29.151                          

 Data required time                                                 29.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.151                          
 Data arrival time                                                   9.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.620                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.020
  Launch Clock Delay      :  5.584
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.551       5.584         ntclkbufg_5      
 CLMS_66_37/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK

 CLMS_66_37/Q0                     tco                   0.222       5.806 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.089       5.895         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [0]
 CLMS_66_37/A0                                                             f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/L0

 Data arrival time                                                   5.895         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.606       6.020         ntclkbufg_5      
 CLMS_66_37/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.436       5.584                          
 clock uncertainty                                       0.200       5.784                          

 Hold time                                              -0.094       5.690                          

 Data required time                                                  5.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.690                          
 Data arrival time                                                   5.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[5]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.027
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.557       5.590         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       cmos1_8_16bit/pdata_out3[5]/opit_0/CLK

 CLMS_74_45/Y0                     tco                   0.284       5.874 f       cmos1_8_16bit/pdata_out3[5]/opit_0/Q
                                   net (fanout=1)        0.187       6.061         cmos1_8_16bit/pdata_out3 [5]
 CLMS_74_45/CD                                                             f       cmos1_8_16bit/pdata_o[5]/opit_0/D

 Data arrival time                                                   6.061         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.297%), Route: 0.187ns(39.703%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.613       6.027         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       cmos1_8_16bit/pdata_o[5]/opit_0/CLK
 clock pessimism                                        -0.436       5.591                          
 clock uncertainty                                       0.200       5.791                          

 Hold time                                               0.053       5.844                          

 Data required time                                                  5.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.844                          
 Data arrival time                                                   6.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/I01
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.023
  Launch Clock Delay      :  5.587
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.554       5.587         ntclkbufg_5      
 CLMA_70_40/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK

 CLMA_70_40/Q0                     tco                   0.222       5.809 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       5.894         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [9]
 CLMA_70_40/A1                                                             f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/I01

 Data arrival time                                                   5.894         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.609       6.023         ntclkbufg_5      
 CLMA_70_40/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.436       5.587                          
 clock uncertainty                                       0.200       5.787                          

 Hold time                                              -0.121       5.666                          

 Data required time                                                  5.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.666                          
 Data arrival time                                                   5.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.289      11.780 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.619      12.399         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.315      12.714 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       1.353      14.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      14.355 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.355         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.058      14.413 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.413         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.058      14.471 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.471         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/Y3                    td                    0.501      14.972 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.406      15.378         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMA_78_116/Y0                    td                    0.210      15.588 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.401      15.989         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_74_116/COUT                  td                    0.507      16.496 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.496         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_74_120/Y1                    td                    0.498      16.994 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.401      17.395         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_74_124/A4                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.395         Logic Levels: 6  
                                                                                   Logic: 2.724ns(46.138%), Route: 3.180ns(53.862%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.221      35.255                          
 clock uncertainty                                      -0.250      35.005                          

 Setup time                                             -0.121      34.884                          

 Data required time                                                 34.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.884                          
 Data arrival time                                                  17.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.489                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.289      11.780 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.619      12.399         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.315      12.714 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       1.353      14.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      14.355 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.355         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.058      14.413 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.413         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.058      14.471 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.471         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/COUT                  td                    0.058      14.529 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.529         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                   td                    0.058      14.587 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.587         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9855
 CLMS_74_125/Y3                    td                    0.501      15.088 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.551      15.639         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_74_124/A3                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  15.639         Logic Levels: 4  
                                                                                   Logic: 1.625ns(39.176%), Route: 2.523ns(60.824%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.221      35.255                          
 clock uncertainty                                      -0.250      35.005                          

 Setup time                                             -0.397      34.608                          

 Data required time                                                 34.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.608                          
 Data arrival time                                                  15.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.969                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.289      11.780 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.619      12.399         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.315      12.714 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       1.353      14.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      14.355 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.355         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.058      14.413 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.413         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.058      14.471 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.471         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/COUT                  td                    0.058      14.529 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.529         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                   td                    0.058      14.587 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.587         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9855
 CLMS_74_125/Y3                    td                    0.501      15.088 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.552      15.640         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_74_124/D1                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                  15.640         Logic Levels: 4  
                                                                                   Logic: 1.625ns(39.166%), Route: 2.524ns(60.834%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.221      35.255                          
 clock uncertainty                                      -0.250      35.005                          

 Setup time                                             -0.212      34.793                          

 Data required time                                                 34.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.793                          
 Data arrival time                                                  15.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.153                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMS_74_125/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_74_125/Q2                    tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.193      10.651         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [10]
 CLMA_74_124/D2                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.651         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.717%), Route: 0.193ns(46.283%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.228      10.263                          
 clock uncertainty                                       0.200      10.463                          

 Hold time                                              -0.221      10.242                          

 Data required time                                                 10.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.242                          
 Data arrival time                                                  10.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/I11
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMA_94_76/CLK                                                            r       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK

 CLMA_94_76/Q1                     tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.286      10.744         fram_buf/wr_buf_cmos2/y_cnt [6]
 CLMA_94_76/B1                                                             f       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/I11

 Data arrival time                                                  10.744         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.922%), Route: 0.286ns(56.078%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_94_76/CLK                                                            r       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.257      10.234                          
 clock uncertainty                                       0.200      10.434                          

 Hold time                                              -0.106      10.328                          

 Data required time                                                 10.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.328                          
 Data arrival time                                                  10.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/I11
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMA_94_80/CLK                                                            r       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK

 CLMA_94_80/Q1                     tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.286      10.744         fram_buf/wr_buf_cmos2/y_cnt [10]
 CLMA_94_80/B1                                                             f       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/I11

 Data arrival time                                                  10.744         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.922%), Route: 0.286ns(56.078%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_94_80/CLK                                                            r       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.257      10.234                          
 clock uncertainty                                       0.200      10.434                          

 Hold time                                              -0.106      10.328                          

 Data required time                                                 10.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.328                          
 Data arrival time                                                  10.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/Cin
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.621       4.997         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   2.307       7.304 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       2.534       9.838         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.341      10.179 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        1.411      11.590         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.515      12.105 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.105         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y0                   td                    0.269      12.374 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y0
                                   net (fanout=2)        0.978      13.352         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1965
                                   td                    0.474      13.826 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.826         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11428
 CLMA_218_208/COUT                 td                    0.058      13.884 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.884         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11430
                                   td                    0.058      13.942 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.942         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11432
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/Cin

 Data arrival time                                                  13.942         Logic Levels: 4  
                                                                                   Logic: 4.022ns(44.964%), Route: 4.923ns(55.036%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_218_212/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Setup time                                             -0.167      19.404                          

 Data required time                                                 19.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.404                          
 Data arrival time                                                  13.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.462                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.621       4.997         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   2.307       7.304 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       2.534       9.838         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.341      10.179 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        1.411      11.590         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.515      12.105 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.105         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y0                   td                    0.269      12.374 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y0
                                   net (fanout=2)        0.978      13.352         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1965
                                   td                    0.474      13.826 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.826         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11428
 CLMA_218_208/COUT                 td                    0.058      13.884 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.884         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11430
 CLMA_218_212/CIN                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.884         Logic Levels: 4  
                                                                                   Logic: 3.964ns(44.604%), Route: 4.923ns(55.396%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_218_212/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Setup time                                             -0.170      19.401                          

 Data required time                                                 19.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.401                          
 Data arrival time                                                  13.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.517                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.621       4.997         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   2.307       7.304 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       2.534       9.838         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.341      10.179 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        1.411      11.590         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.515      12.105 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.105         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y0                   td                    0.269      12.374 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y0
                                   net (fanout=2)        0.978      13.352         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1965
                                   td                    0.458      13.810 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      13.810         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11428
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.810         Logic Levels: 3  
                                                                                   Logic: 3.890ns(44.139%), Route: 4.923ns(55.861%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_218_208/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Setup time                                             -0.167      19.404                          

 Data required time                                                 19.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.404                          
 Data arrival time                                                  13.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.594                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.860
  Launch Clock Delay      :  5.492
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.086 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.710       4.796         ntR4365          
 CLMA_154_169/Y1                   td                    0.198       4.994 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.498       5.492         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.228       5.720 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.963       6.683         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 DRM_142_108/ADB0[3]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]

 Data arrival time                                                   6.683         Logic Levels: 0  
                                                                                   Logic: 0.228ns(19.144%), Route: 0.963ns(80.856%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.382       6.860         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_108/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.484       6.376                          
 clock uncertainty                                       0.000       6.376                          

 Hold time                                               0.079       6.455                          

 Data required time                                                  6.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.455                          
 Data arrival time                                                   6.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.532  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.009
  Launch Clock Delay      :  6.788
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.086 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.710       4.796         ntR4365          
 CLMA_154_169/Y1                   td                    0.198       4.994 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.794       6.788         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_90_20/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK

 CLMA_90_20/Q2                     tco                   0.224       7.012 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/Q
                                   net (fanout=26)       0.510       7.522         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wfull
 CLMS_74_21/A4                                                             f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.522         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.518%), Route: 0.510ns(69.482%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.531       8.009         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_74_21/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.689       7.320                          
 clock uncertainty                                       0.000       7.320                          

 Hold time                                              -0.035       7.285                          

 Data required time                                                  7.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.285                          
 Data arrival time                                                   7.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.665
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.086 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.710       4.796         ntR4365          
 CLMA_154_169/Y1                   td                    0.198       4.994 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.695       5.689         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/CLK

 CLMA_150_120/Q3                   tco                   0.221       5.910 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.188       6.098         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h [7]
 CLMA_150_120/COUT                 td                    0.238       6.336 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.336         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/_N9050
 CLMA_150_124/CIN                                                          f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.336         Logic Levels: 1  
                                                                                   Logic: 0.459ns(70.943%), Route: 0.188ns(29.057%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.187       6.665         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_124/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.484       6.181                          
 clock uncertainty                                       0.000       6.181                          

 Hold time                                              -0.082       6.099                          

 Data required time                                                  6.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.099                          
 Data arrival time                                                   6.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       5.516         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.320       5.836 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.583       6.419         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.210       6.629 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.573       7.202         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.210       7.412 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.413       7.825         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.210       8.035 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.124       8.159         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.478       8.637 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.345       8.982         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.184       9.166 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.166         ntR2091          
 CLMA_302_128/CECO                 td                    0.184       9.350 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.350         ntR2090          
 CLMA_302_132/CECO                 td                    0.184       9.534 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.534         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.534         Logic Levels: 8  
                                                                                   Logic: 2.271ns(49.596%), Route: 2.308ns(50.404%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.506                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       5.516         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.320       5.836 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.583       6.419         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.210       6.629 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.573       7.202         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.210       7.412 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.413       7.825         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.210       8.035 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.124       8.159         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.478       8.637 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.345       8.982         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.184       9.166 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.166         ntR2091          
 CLMA_302_128/CECO                 td                    0.184       9.350 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.350         ntR2090          
 CLMA_302_132/CECO                 td                    0.184       9.534 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.534         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.534         Logic Levels: 8  
                                                                                   Logic: 2.271ns(49.596%), Route: 2.308ns(50.404%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.506                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.270       5.516         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.320       5.836 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.583       6.419         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.210       6.629 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.573       7.202         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.210       7.412 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.413       7.825         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.210       8.035 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.124       8.159         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.478       8.637 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.345       8.982         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.184       9.166 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.166         ntR2091          
 CLMA_302_128/CECO                 td                    0.184       9.350 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.350         ntR2090          
 CLMA_302_132/CECO                 td                    0.184       9.534 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.534         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.534         Logic Levels: 8  
                                                                                   Logic: 2.271ns(49.596%), Route: 2.308ns(50.404%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.729     104.040                          

 Data required time                                                104.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.040                          
 Data arrival time                                                   9.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.506                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMA_294_168/CLK                                                          r       ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_168/Q0                   tco                   0.222       4.835 f       ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.091       4.926         ms72xx_ctl/ms7210_ctl/dri_cnt [1]
 CLMS_294_169/B4                                                           f       ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_294_169/CLK                                                          r       ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.035       4.607                          

 Data required time                                                  4.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.607                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMS_314_169/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_314_169/Q2                   tco                   0.224       4.837 f       ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.092       4.929         ms72xx_ctl/iic_dri_tx/fre_cnt [1]
 CLMA_314_168/A4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.929         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_314_168/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.035       4.607                          

 Data required time                                                  4.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.607                          
 Data arrival time                                                   4.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMA_314_120/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_314_120/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.922         ms72xx_ctl/iic_dri_rx/twr_cnt [0]
 CLMA_314_120/D4                                                           f       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_314_120/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.291       5.248 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.645         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.468       6.113 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.551         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.210       6.761 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.561       7.322         coms1_reg_config/N8
                                   td                    0.474       7.796 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.796         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.058       7.854 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.854         coms1_reg_config/_N8398
                                   td                    0.058       7.912 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.912         coms1_reg_config/_N8400
 CLMA_126_37/COUT                  td                    0.058       7.970 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.970         coms1_reg_config/_N8402
 CLMA_126_41/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.970         Logic Levels: 4  
                                                                                   Logic: 1.617ns(53.667%), Route: 1.396ns(46.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.638                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.291       5.248 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.645         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.468       6.113 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.551         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.210       6.761 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.561       7.322         coms1_reg_config/N8
                                   td                    0.474       7.796 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.796         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.058       7.854 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.854         coms1_reg_config/_N8398
                                   td                    0.058       7.912 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.912         coms1_reg_config/_N8400
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.912         Logic Levels: 3  
                                                                                   Logic: 1.559ns(52.758%), Route: 1.396ns(47.242%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
 Data arrival time                                                   7.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.699                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.291       5.248 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.645         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.468       6.113 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.551         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.210       6.761 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.561       7.322         coms1_reg_config/N8
                                   td                    0.474       7.796 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.796         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.058       7.854 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.854         coms1_reg_config/_N8398
 CLMA_126_37/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.854         Logic Levels: 3  
                                                                                   Logic: 1.501ns(51.812%), Route: 1.396ns(48.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   7.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.754                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_126_37/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMA_126_37/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_41/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMA_126_41/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.923         coms1_reg_config/clock_20k_cnt [1]
 CLMA_126_33/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q2                    tco                   0.290       5.813 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.424       6.237         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_114_68/Y2                    td                    0.341       6.578 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.488       8.066         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.234       8.300 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.300         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
 CLMS_70_125/COUT                  td                    0.058       8.358 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.358         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
 CLMS_70_129/Y1                    td                    0.498       8.856 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.445       9.301         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [5]
 CLMA_70_120/Y2                    td                    0.210       9.511 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.401       9.912         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_70_124/COUT                  td                    0.502      10.414 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.414         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_128/Y1                    td                    0.498      10.912 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.124      11.036         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_128/C4                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.036         Logic Levels: 6  
                                                                                   Logic: 2.631ns(47.724%), Route: 2.882ns(52.276%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMA_70_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.123    1005.296                          

 Data required time                                               1005.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.296                          
 Data arrival time                                                  11.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.260                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q2                    tco                   0.290       5.813 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.424       6.237         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_114_68/Y2                    td                    0.341       6.578 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.488       8.066         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.234       8.300 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.300         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
 CLMS_70_125/COUT                  td                    0.058       8.358 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.358         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
                                   td                    0.058       8.416 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.416         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9911
 CLMS_70_129/COUT                  td                    0.058       8.474 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.474         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9913
 CLMS_70_133/Y1                    td                    0.498       8.972 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.550       9.522         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_129/C1                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.522         Logic Levels: 4  
                                                                                   Logic: 1.537ns(38.435%), Route: 2.462ns(61.565%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMS_66_129/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.234    1005.185                          

 Data required time                                               1005.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.185                          
 Data arrival time                                                   9.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.663                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/RS
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMS_114_57/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[2]/opit_0_A2Q21/CLK

 CLMS_114_57/Q1                    tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[2]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.478       6.292         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x [2]
 CLMA_118_68/Y2                    td                    0.286       6.578 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.425       7.003         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N87825
 CLMA_114_60/Y0                    td                    0.285       7.288 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.425       7.713         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N2497
 CLMS_114_69/Y2                    td                    0.210       7.923 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux10_4/gateop_perm/Z
                                   net (fanout=2)        0.397       8.320         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4
 CLMA_118_68/Y1                    td                    0.212       8.532 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[1:0]_or_1/gateop_perm/Z
                                   net (fanout=3)        0.562       9.094         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N86
 CLMS_114_57/RSCO                  td                    0.137       9.231 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.231         ntR738           
 CLMS_114_61/RSCO                  td                    0.137       9.368 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.368         ntR737           
 CLMS_114_69/RSCI                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/RS

 Data arrival time                                                   9.368         Logic Levels: 6  
                                                                                   Logic: 1.558ns(40.520%), Route: 2.287ns(59.480%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMS_114_69/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.376    1005.068                          

 Data required time                                               1005.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.068                          
 Data arrival time                                                   9.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.700                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/L4
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q1                    tco                   0.224       5.414 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.500         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [1]
 CLMA_114_60/C4                                                            f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/D
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/CLK

 CLMA_122_60/Q2                    tco                   0.224       5.414 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/Q
                                   net (fanout=1)        0.185       5.599         fram_buf/wr_buf_hdmi_in/ddr_rstn_1d
 CLMA_122_60/AD                                                            f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/D

 Data arrival time                                                   5.599         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_66_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK

 CLMA_66_128/Q1                    tco                   0.224       5.414 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.185       5.599         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_66_128/CD                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   5.599         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_66_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L3
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.290      10.320 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.596      10.916         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.459      11.375 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.454      11.829         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.210      12.039 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.441      12.480         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.210      12.690 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.441      13.131         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.288      13.419 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.682      14.101         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.212      14.313 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.611      14.924         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_210_117/Y3                   td                    0.210      15.134 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[13]/gateop_perm/Z
                                   net (fanout=2)        0.998      16.132         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [13]
 CLMA_218_120/COUT                 td                    0.502      16.634 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.634         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.058      16.692 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.692         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.058      16.750 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.750         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.058      16.808 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.808         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/COUT                 td                    0.058      16.866 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.866         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
                                   td                    0.058      16.924 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.924         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10076
 CLMA_218_132/COUT                 td                    0.058      16.982 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.982         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10078
                                   td                    0.058      17.040 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.040         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10080
 CLMA_218_136/COUT                 td                    0.058      17.098 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.098         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10082
 CLMA_218_140/Y0                   td                    0.269      17.367 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/gateop_perm/Y
                                   net (fanout=1)        0.416      17.783         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
 CLMS_214_133/D3                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L3

 Data arrival time                                                  17.783         Logic Levels: 12 
                                                                                   Logic: 3.114ns(40.165%), Route: 4.639ns(59.835%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 CLMS_214_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Setup time                                             -0.377    1009.567                          

 Data required time                                               1009.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.567                          
 Data arrival time                                                  17.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/L2
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.290      10.320 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.596      10.916         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.459      11.375 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.454      11.829         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.210      12.039 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.441      12.480         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.210      12.690 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.441      13.131         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.288      13.419 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.682      14.101         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.212      14.313 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.611      14.924         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_210_117/Y3                   td                    0.210      15.134 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[13]/gateop_perm/Z
                                   net (fanout=2)        0.998      16.132         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [13]
 CLMA_218_120/COUT                 td                    0.502      16.634 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.634         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.058      16.692 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.692         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.058      16.750 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.750         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.058      16.808 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.808         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/Y3                   td                    0.501      17.309 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Y1
                                   net (fanout=1)        0.418      17.727         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [22]
 CLMS_214_121/D2                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/L2

 Data arrival time                                                  17.727         Logic Levels: 9  
                                                                                   Logic: 3.056ns(39.704%), Route: 4.641ns(60.296%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 CLMS_214_121/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.368    1009.558                          

 Data required time                                               1009.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.558                          
 Data arrival time                                                  17.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.290      10.320 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.596      10.916         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.459      11.375 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.454      11.829         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.210      12.039 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.441      12.480         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.210      12.690 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.441      13.131         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.288      13.419 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.682      14.101         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.212      14.313 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.611      14.924         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_210_117/Y3                   td                    0.210      15.134 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[13]/gateop_perm/Z
                                   net (fanout=2)        0.998      16.132         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [13]
 CLMA_218_120/COUT                 td                    0.502      16.634 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.634         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.058      16.692 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.692         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.058      16.750 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.750         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.058      16.808 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.808         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/COUT                 td                    0.058      16.866 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.866         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
 CLMA_218_132/Y1                   td                    0.498      17.364 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Y1
                                   net (fanout=1)        0.607      17.971         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [24]
 CLMS_214_125/B4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.971         Logic Levels: 10 
                                                                                   Logic: 3.111ns(39.176%), Route: 4.830ns(60.824%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 CLMS_214_125/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.120    1009.806                          

 Data required time                                               1009.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.806                          
 Data arrival time                                                  17.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.835                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_250_89/CLK                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_250_89/Q2                    tco                   0.224       8.670 f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.185       8.855         udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/rptr [12]
 CLMA_250_88/AD                                                            f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   8.855         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_250_88/CLK                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                               0.053       8.528                          

 Data required time                                                  8.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.528                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMS_186_217/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/CLK

 CLMS_186_217/Q0                   tco                   0.222       8.668 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.188       8.856         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [22]
 CLMA_186_216/CD                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/D

 Data arrival time                                                   8.856         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_186_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                               0.053       8.528                          

 Data required time                                                  8.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.528                          
 Data arrival time                                                   8.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_210_193/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q3                   tco                   0.221       8.667 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       8.752         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6
 CLMA_210_193/D4                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.752         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_210_193/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.584       8.446                          
 clock uncertainty                                       0.000       8.446                          

 Hold time                                              -0.034       8.412                          

 Data required time                                                  8.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.412                          
 Data arrival time                                                   8.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.036       6.444         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.289       6.733 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        1.272       8.005         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.326       8.331 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.331         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.058       8.389 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.389         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.058       8.447 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.447         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.058       8.505 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.505         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.058       8.563 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.058       8.621 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.621         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.058       8.679 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.679         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.501       9.180 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.842      10.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.567      10.589 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.579      11.168         _N164            
 CLMS_146_153/Y3                   td                    0.197      11.365 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.397      11.762         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_150_160/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.762         Logic Levels: 6  
                                                                                   Logic: 2.228ns(41.895%), Route: 3.090ns(58.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.397      12.699         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_160/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.452      13.151                          
 clock uncertainty                                      -0.150      13.001                          

 Setup time                                             -0.617      12.384                          

 Data required time                                                 12.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.384                          
 Data arrival time                                                  11.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.827
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.036       6.444         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.289       6.733 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        1.272       8.005         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.326       8.331 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.331         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.058       8.389 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.389         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.058       8.447 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.447         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.058       8.505 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.505         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.058       8.563 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.058       8.621 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.621         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.058       8.679 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.679         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.501       9.180 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.842      10.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.567      10.589 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.579      11.168         _N164            
 CLMS_146_153/Y3                   td                    0.197      11.365 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.400      11.765         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_146_144/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE

 Data arrival time                                                  11.765         Logic Levels: 6  
                                                                                   Logic: 2.228ns(41.872%), Route: 3.093ns(58.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.871      13.173         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_144/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.452      13.625                          
 clock uncertainty                                      -0.150      13.475                          

 Setup time                                             -0.617      12.858                          

 Data required time                                                 12.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.858                          
 Data arrival time                                                  11.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.093                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.827
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.036       6.444         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.289       6.733 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        1.272       8.005         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.326       8.331 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.331         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.058       8.389 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.389         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.058       8.447 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.447         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.058       8.505 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.505         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.058       8.563 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.058       8.621 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.621         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.058       8.679 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.679         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.501       9.180 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.842      10.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.567      10.589 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.579      11.168         _N164            
 CLMS_146_153/Y3                   td                    0.197      11.365 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.400      11.765         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_146_144/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE

 Data arrival time                                                  11.765         Logic Levels: 6  
                                                                                   Logic: 2.228ns(41.872%), Route: 3.093ns(58.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.871      13.173         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_144/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CLK
 clock pessimism                                         0.452      13.625                          
 clock uncertainty                                      -0.150      13.475                          

 Setup time                                             -0.617      12.858                          

 Data required time                                                 12.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.858                          
 Data arrival time                                                  11.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.093                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.790
  Launch Clock Delay      :  5.454
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4366          
 CLMA_154_169/Y1                   td                    0.163       4.956 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.498       5.454         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.228       5.682 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.963       6.645         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 DRM_142_108/ADB0[3]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.228ns(19.144%), Route: 0.963ns(80.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.382       6.790         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_108/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.452       6.338                          
 clock uncertainty                                       0.000       6.338                          

 Hold time                                               0.079       6.417                          

 Data required time                                                  6.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.417                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.532  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.750
  Clock Pessimism Removal :  -0.657

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4366          
 CLMA_154_169/Y1                   td                    0.163       4.956 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.794       6.750         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_90_20/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK

 CLMA_90_20/Q2                     tco                   0.224       6.974 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/Q
                                   net (fanout=26)       0.510       7.484         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wfull
 CLMS_74_21/A4                                                             f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.484         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.518%), Route: 0.510ns(69.482%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.531       7.939         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_74_21/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.657       7.282                          
 clock uncertainty                                       0.000       7.282                          

 Hold time                                              -0.035       7.247                          

 Data required time                                                  7.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.247                          
 Data arrival time                                                   7.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.595
  Launch Clock Delay      :  5.651
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4366          
 CLMA_154_169/Y1                   td                    0.163       4.956 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.695       5.651         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/CLK

 CLMA_150_120/Q3                   tco                   0.221       5.872 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.188       6.060         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h [7]
 CLMA_150_120/COUT                 td                    0.238       6.298 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.298         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/_N9050
 CLMA_150_124/CIN                                                          f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.298         Logic Levels: 1  
                                                                                   Logic: 0.459ns(70.943%), Route: 0.188ns(29.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.187       6.595         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_124/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.452       6.143                          
 clock uncertainty                                       0.000       6.143                          

 Hold time                                              -0.082       6.061                          

 Data required time                                                  6.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.061                          
 Data arrival time                                                   6.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.573       7.186         u_CORES/u_jtag_hub/data_ctrl
 CLMS_246_73/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.186         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.430%), Route: 1.573ns(84.570%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.012         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.076      30.187                          

 Data required time                                                 30.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.187                          
 Data arrival time                                                   7.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.450       7.063         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_72/A0                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.063         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.523%), Route: 1.450ns(83.477%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.012         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.174      30.089                          

 Data required time                                                 30.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.089                          
 Data arrival time                                                   7.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.423       7.036         u_CORES/u_jtag_hub/data_ctrl
 CLMS_246_73/B0                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.036         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.784%), Route: 1.423ns(83.216%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.012         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.168      30.095                          

 Data required time                                                 30.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.095                          
 Data arrival time                                                   7.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.833         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_250_61/Q0                    tco                   0.222       5.055 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.140         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_250_61/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.140         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.833         ntclkbufg_3      
 CLMS_242_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_213/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16]
 CLMS_242_213/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMS_242_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.833         ntclkbufg_3      
 CLMA_230_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_173/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42]
 CLMA_230_173/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_230_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505      28.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.090         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.375      30.465 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        1.020      31.485         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.303      31.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.337      32.125         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.316      32.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.674      34.115         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.322      34.437 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.253      34.690         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.197      34.887 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.251      35.138         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMS_246_173/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  35.138         Logic Levels: 4  
                                                                                   Logic: 1.513ns(29.972%), Route: 3.535ns(70.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.833         ntclkbufg_3      
 CLMS_246_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  35.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505      28.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.090         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.375      30.465 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        1.020      31.485         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.303      31.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.337      32.125         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.316      32.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.674      34.115         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.322      34.437 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.253      34.690         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.197      34.887 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.251      35.138         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_246_172/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  35.138         Logic Levels: 4  
                                                                                   Logic: 1.513ns(29.972%), Route: 3.535ns(70.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.833         ntclkbufg_3      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  35.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505      28.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.090         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.375      30.465 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        1.020      31.485         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.303      31.788 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.337      32.125         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.316      32.441 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.674      34.115         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.322      34.437 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.253      34.690         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.197      34.887 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.251      35.138         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_246_172/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  35.138         Logic Levels: 4  
                                                                                   Logic: 1.513ns(29.972%), Route: 3.535ns(70.028%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.302 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.833         ntclkbufg_3      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  35.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146      28.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.677         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_242_76/Q1                    tco                   0.224      29.901 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.219      30.120         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_242_72/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.120         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_242_72/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.035       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                  30.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146      28.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.677         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_242_76/Q3                    tco                   0.221      29.898 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.316      30.214         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_242_72/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.214         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.155%), Route: 0.316ns(58.845%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_242_72/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.080       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                  30.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.677
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146      28.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.677         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_246_76/Q1                    tco                   0.229      29.906 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=7)        0.445      30.351         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_246_80/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  30.351         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.976%), Route: 0.445ns(66.024%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.741 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.326         ntclkbufg_3      
 CLMA_246_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.014       5.362                          

 Data required time                                                  5.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.362                          
 Data arrival time                                                  30.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.762  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.677
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.829 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.439         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.252         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.252         Logic Levels: 0  
                                                                                   Logic: 0.287ns(35.301%), Route: 0.526ns(64.699%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146     128.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.677         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.677                          
 clock uncertainty                                      -0.050     129.627                          

 Setup time                                             -0.617     129.010                          

 Data required time                                                129.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.010                          
 Data arrival time                                                  81.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.762  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.677
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.829 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.439         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.252         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.252         Logic Levels: 0  
                                                                                   Logic: 0.287ns(35.301%), Route: 0.526ns(64.699%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146     128.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.677         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.677                          
 clock uncertainty                                      -0.050     129.627                          

 Setup time                                             -0.617     129.010                          

 Data required time                                                129.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.010                          
 Data arrival time                                                  81.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.762  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.677
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.829 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.439         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.287      80.726 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.526      81.252         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.252         Logic Levels: 0  
                                                                                   Logic: 0.287ns(35.301%), Route: 0.526ns(64.699%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.146     128.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.677         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.677                          
 clock uncertainty                                      -0.050     129.627                          

 Setup time                                             -0.617     129.010                          

 Data required time                                                129.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.010                          
 Data arrival time                                                  81.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.012         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     130.459         u_CORES/id_o [4] 
 CLMA_246_76/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.459         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.664%), Route: 0.225ns(50.336%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505     128.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.090         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.090                          
 clock uncertainty                                       0.050     130.140                          

 Hold time                                              -0.024     130.116                          

 Data required time                                                130.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.116                          
 Data arrival time                                                 130.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.012         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.341     130.575         u_CORES/id_o [4] 
 CLMA_242_76/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.575         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.432%), Route: 0.341ns(60.568%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505     128.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.090         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.090                          
 clock uncertainty                                       0.050     130.140                          

 Hold time                                               0.053     130.193                          

 Data required time                                                130.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.193                          
 Data arrival time                                                 130.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.460 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.012         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_73/Q1                    tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.329     130.565         u_CORES/id_o [1] 
 CLMA_246_76/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.565         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.506%), Route: 0.329ns(59.494%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.505     128.505         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.505 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.090         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.090                          
 clock uncertainty                                       0.050     130.140                          

 Hold time                                              -0.024     130.116                          

 Data required time                                                130.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.116                          
 Data arrival time                                                 130.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      3.640       9.354         u_DDR3_50H/ddr_rstn
 CLMA_58_229/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   9.354         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.308%), Route: 3.640ns(92.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_58_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      3.470       9.184         u_DDR3_50H/ddr_rstn
 CLMA_42_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   9.184         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.639%), Route: 3.470ns(92.361%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      3.376       9.090         u_DDR3_50H/ddr_rstn
 CLMA_90_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.090         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.835%), Route: 3.376ns(92.165%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.308       5.625         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_70_196/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.887%), Route: 0.308ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.459       5.776         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_184/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.776         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.599%), Route: 0.459ns(67.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_62_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.459       5.776         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_184/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.776         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.599%), Route: 0.459ns(67.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_62_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.287      11.241 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.533      12.774         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.212      12.986 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.633      13.619         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.197      13.816 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.792      15.608         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                  15.608         Logic Levels: 2  
                                                                                   Logic: 0.696ns(14.955%), Route: 3.958ns(85.045%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.325                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.287      11.241 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.533      12.774         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.212      12.986 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.633      13.619         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.197      13.816 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.792      15.608         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                  15.608         Logic Levels: 2  
                                                                                   Logic: 0.696ns(14.955%), Route: 3.958ns(85.045%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.325                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.287      11.241 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.533      12.774         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.212      12.986 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.633      13.619         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.197      13.816 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.792      15.608         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                  15.608         Logic Levels: 2  
                                                                                   Logic: 0.696ns(14.955%), Route: 3.958ns(85.045%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      20.386         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.360      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.075         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.750%), Route: 0.360ns(52.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.360      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.075         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.750%), Route: 0.360ns(52.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.531      10.386         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.360      10.970         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.105      11.075 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.075         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/RS

 Data arrival time                                                  11.075         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.750%), Route: 0.360ns(52.250%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.023
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.609       6.023         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.290       6.313 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.402       6.715         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.290       7.005 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       2.262       9.267         fram_buf/wr_buf_cmos1/wr_rst
 DRM_26_128/RSTA[0]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.267         Logic Levels: 1  
                                                                                   Logic: 0.580ns(17.879%), Route: 2.664ns(82.121%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      29.364         ntclkbufg_5      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Recovery time                                          -0.115      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                   9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.113                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.023
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.609       6.023         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.290       6.313 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.402       6.715         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.290       7.005 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       2.086       9.091         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_168/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.091         Logic Levels: 1  
                                                                                   Logic: 0.580ns(18.905%), Route: 2.488ns(81.095%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      29.364         ntclkbufg_5      
 DRM_82_168/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Recovery time                                          -0.115      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                   9.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.289                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.023
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.609       6.023         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.290       6.313 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.402       6.715         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.290       7.005 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       1.950       8.955         fram_buf/wr_buf_cmos1/wr_rst
 DRM_26_128/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.955         Logic Levels: 1  
                                                                                   Logic: 0.580ns(19.782%), Route: 2.352ns(80.218%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      29.364         ntclkbufg_5      
 DRM_26_128/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Recovery time                                          -0.115      29.380                          

 Data required time                                                 29.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.380                          
 Data arrival time                                                   8.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.425                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.557       5.590         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.222       5.812 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.086       5.898         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.156       6.054 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.457       6.511         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.115       6.626 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.626         ntR662           
 CLMS_70_61/RSCI                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.626         Logic Levels: 2  
                                                                                   Logic: 0.493ns(47.587%), Route: 0.543ns(52.413%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.626       6.040         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.399       5.641                          
 clock uncertainty                                       0.200       5.841                          

 Removal time                                            0.000       5.841                          

 Data required time                                                  5.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.841                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.557       5.590         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.222       5.812 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.086       5.898         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.156       6.054 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.457       6.511         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.115       6.626 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.626         ntR662           
 CLMS_70_61/RSCI                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   6.626         Logic Levels: 2  
                                                                                   Logic: 0.493ns(47.587%), Route: 0.543ns(52.413%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.626       6.040         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.399       5.641                          
 clock uncertainty                                       0.200       5.841                          

 Removal time                                            0.000       5.841                          

 Data required time                                                  5.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.841                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.040
  Launch Clock Delay      :  5.590
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.557       5.590         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.222       5.812 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.086       5.898         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.156       6.054 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.457       6.511         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.115       6.626 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.626         ntR662           
 CLMS_70_61/RSCI                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   6.626         Logic Levels: 2  
                                                                                   Logic: 0.493ns(47.587%), Route: 0.543ns(52.413%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.626       6.040         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.399       5.641                          
 clock uncertainty                                       0.200       5.841                          

 Removal time                                            0.000       5.841                          

 Data required time                                                  5.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.841                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.785                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.288      11.779 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.120      11.899         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.341      12.240 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       2.198      14.438         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_148/RSTA[1]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.438         Logic Levels: 1  
                                                                                   Logic: 0.629ns(21.344%), Route: 2.318ns(78.656%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 DRM_26_148/CLKA[1]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.203      35.237                          
 clock uncertainty                                      -0.250      34.987                          

 Recovery time                                          -0.115      34.872                          

 Data required time                                                 34.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.872                          
 Data arrival time                                                  14.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.434                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.288      11.779 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.120      11.899         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.341      12.240 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.780      14.020         fram_buf/wr_buf_cmos2/wr_rst
 DRM_82_192/RSTA[0]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.020         Logic Levels: 1  
                                                                                   Logic: 0.629ns(24.871%), Route: 1.900ns(75.129%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.203      35.237                          
 clock uncertainty                                      -0.250      34.987                          

 Recovery time                                          -0.115      34.872                          

 Data required time                                                 34.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.872                          
 Data arrival time                                                  14.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.852                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.234
  Launch Clock Delay      :  11.491
  Clock Pessimism Removal :  1.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.288      11.779 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.120      11.899         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.341      12.240 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.229      13.469         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_132/RS                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.469         Logic Levels: 1  
                                                                                   Logic: 0.629ns(31.800%), Route: 1.349ns(68.200%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102      30.102         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.351 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.351         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.351 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.503         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.503 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.034         ntclkbufg_4      
 CLMA_78_132/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.203      35.237                          
 clock uncertainty                                      -0.250      34.987                          

 Recovery time                                          -0.617      34.370                          

 Data required time                                                 34.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.370                          
 Data arrival time                                                  13.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.901                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.543         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.162      10.705 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.846      11.551         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.105      11.656 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.656         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                  11.656         Logic Levels: 2  
                                                                                   Logic: 0.491ns(34.529%), Route: 0.931ns(65.471%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -1.221      10.270                          
 clock uncertainty                                       0.200      10.470                          

 Removal time                                            0.000      10.470                          

 Data required time                                                 10.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.470                          
 Data arrival time                                                  11.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.543         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.162      10.705 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.846      11.551         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.105      11.656 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.656         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                  11.656         Logic Levels: 2  
                                                                                   Logic: 0.491ns(34.529%), Route: 0.931ns(65.471%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -1.221      10.270                          
 clock uncertainty                                       0.200      10.470                          

 Removal time                                            0.000      10.470                          

 Data required time                                                 10.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.470                          
 Data arrival time                                                  11.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.491
  Launch Clock Delay      :  10.234
  Clock Pessimism Removal :  -1.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.102       6.302         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.551 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.551         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.551 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.703         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.703 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.234         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.224      10.458 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.543         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.162      10.705 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.846      11.551         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.105      11.656 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.656         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                  11.656         Logic Levels: 2  
                                                                                   Logic: 0.491ns(34.529%), Route: 0.931ns(65.471%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.916       7.367         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.715         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.715 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.906         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.906 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.491         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -1.221      10.270                          
 clock uncertainty                                       0.200      10.470                          

 Removal time                                            0.000      10.470                          

 Data required time                                                 10.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.470                          
 Data arrival time                                                  11.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  6.671
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.671         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.959 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.546         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.743 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.614       9.357         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   9.357         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.057%), Route: 2.201ns(81.943%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.277      19.708                          
 clock uncertainty                                      -0.150      19.558                          

 Recovery time                                          -0.617      18.941                          

 Data required time                                                 18.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.941                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.584                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  6.671
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.671         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.959 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.546         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.743 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.614       9.357         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   9.357         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.057%), Route: 2.201ns(81.943%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.277      19.708                          
 clock uncertainty                                      -0.150      19.558                          

 Recovery time                                          -0.617      18.941                          

 Data required time                                                 18.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.941                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.584                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  6.671
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.671         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.959 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.546         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.743 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.614       9.357         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   9.357         Logic Levels: 1  
                                                                                   Logic: 0.485ns(18.057%), Route: 2.201ns(81.943%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.277      19.708                          
 clock uncertainty                                      -0.150      19.558                          

 Recovery time                                          -0.617      18.941                          

 Data required time                                                 18.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.941                          
 Data arrival time                                                   9.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.902
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      2.757       7.603         vs_720p          
 CLMA_78_32/RS                                                             r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                   7.603         Logic Levels: 0  
                                                                                   Logic: 0.229ns(7.669%), Route: 2.757ns(92.331%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.424       7.902         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_78_32/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                        -0.277       7.625                          
 clock uncertainty                                       0.000       7.625                          

 Removal time                                           -0.226       7.399                          

 Data required time                                                  7.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.399                          
 Data arrival time                                                   7.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.716  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.610
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      1.045       5.891         vs_720p          
 CLMA_134_120/Y3                   td                    0.197       6.088 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=31)       1.407       7.495         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/wr_rst
 DRM_82_24/RSTA[0]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.495         Logic Levels: 1  
                                                                                   Logic: 0.426ns(14.802%), Route: 2.452ns(85.198%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.132       7.610         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_24/CLKA[0]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.277       7.333                          
 clock uncertainty                                       0.000       7.333                          

 Removal time                                           -0.073       7.260                          

 Data required time                                                  7.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.260                          
 Data arrival time                                                   7.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.435
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      1.045       5.891         vs_720p          
 CLMA_134_120/Y3                   td                    0.197       6.088 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=31)       1.239       7.327         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/wr_rst
 DRM_82_44/RSTA[1]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.327         Logic Levels: 1  
                                                                                   Logic: 0.426ns(15.720%), Route: 2.284ns(84.280%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.814       5.190         ntR4365          
 CLMA_154_169/Y1                   td                    0.288       5.478 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.957       7.435         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_44/CLKA[1]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.277       7.158                          
 clock uncertainty                                       0.000       7.158                          

 Removal time                                           -0.068       7.090                          

 Data required time                                                  7.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.090                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_282_112/CLK                                                          r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_282_112/Q3                   tco                   0.288       5.243 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.572       5.815         rstn_1ms[8]      
 CLMS_274_117/Y0                   td                    0.487       6.302 r       N149_11/gateop_perm/Z
                                   net (fanout=2)        0.395       6.697         _N86964          
 CLMS_274_113/Y2                   td                    0.196       6.893 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.363       7.256         ms72xx_ctl/N0    
 CLMS_274_117/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.256         Logic Levels: 2  
                                                                                   Logic: 0.971ns(42.199%), Route: 1.330ns(57.801%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.896                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMS_274_113/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q0                   tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.923         rstn_1ms[0]      
 CLMS_274_113/Y2                   td                    0.356       5.279 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.302       5.581         ms72xx_ctl/N0    
 CLMS_274_117/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.581         Logic Levels: 1  
                                                                                   Logic: 0.578ns(59.711%), Route: 0.390ns(40.289%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   5.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.375       5.898 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.429       6.327         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.341       6.668 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       2.576       9.244         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_192/RSTA[1]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.244         Logic Levels: 1  
                                                                                   Logic: 0.716ns(19.242%), Route: 3.005ns(80.758%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 DRM_26_192/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.115    1005.304                          

 Data required time                                               1005.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.304                          
 Data arrival time                                                   9.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.060                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.375       5.898 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.429       6.327         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.341       6.668 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       2.446       9.114         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_192/RSTA[0]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.114         Logic Levels: 1  
                                                                                   Logic: 0.716ns(19.939%), Route: 2.875ns(80.061%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 DRM_26_192/CLKA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.115    1005.304                          

 Data required time                                               1005.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.304                          
 Data arrival time                                                   9.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.190                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.375       5.898 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.429       6.327         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.341       6.668 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.921       8.589         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_58_129/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   8.589         Logic Levels: 1  
                                                                                   Logic: 0.716ns(23.353%), Route: 2.350ns(76.647%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMA_58_129/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.617    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                   8.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.213                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.221       5.411 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.336       5.747         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.162       5.909 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.041       6.950         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_54_88/RSTA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.950         Logic Levels: 1  
                                                                                   Logic: 0.383ns(21.761%), Route: 1.377ns(78.239%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 DRM_54_88/CLKA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.068       5.158                          

 Data required time                                                  5.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.158                          
 Data arrival time                                                   6.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.792                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.549
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.221       5.411 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.336       5.747         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.162       5.909 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.312       7.221         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_44/RSTA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.221         Logic Levels: 1  
                                                                                   Logic: 0.383ns(18.858%), Route: 1.648ns(81.142%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.611       5.549         ntclkbufg_6      
 DRM_26_44/CLKA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                           -0.068       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   7.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.037                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.221       5.411 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.336       5.747         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.162       5.909 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.320       7.229         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_82_148/RSTA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.229         Logic Levels: 1  
                                                                                   Logic: 0.383ns(18.784%), Route: 1.656ns(81.216%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 DRM_82_148/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                           -0.068       5.176                          

 Data required time                                                  5.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.176                          
 Data arrival time                                                   7.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.053                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.289      10.319 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.956      12.275         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.316      12.591 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       2.653      15.244         fram_buf/u_wr_char/wr_rst
 DRM_54_252/RSTA[0]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  15.244         Logic Levels: 1  
                                                                                   Logic: 0.605ns(11.603%), Route: 4.609ns(88.397%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.652    1008.567         udp_clk          
 DRM_54_252/CLKA[0]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1010.097                          
 clock uncertainty                                      -0.050    1010.047                          

 Recovery time                                          -0.115    1009.932                          

 Data required time                                               1009.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.932                          
 Data arrival time                                                  15.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.688                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.289      10.319 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.956      12.275         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.316      12.591 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       2.478      15.069         fram_buf/u_wr_char/wr_rst
 DRM_54_252/RSTA[1]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  15.069         Logic Levels: 1  
                                                                                   Logic: 0.605ns(12.006%), Route: 4.434ns(87.994%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.652    1008.567         udp_clk          
 DRM_54_252/CLKA[1]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1010.097                          
 clock uncertainty                                      -0.050    1010.047                          

 Recovery time                                          -0.115    1009.932                          

 Data required time                                               1009.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.932                          
 Data arrival time                                                  15.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.863                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.289      10.319 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.956      12.275         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.316      12.591 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       1.941      14.532         fram_buf/u_wr_char/wr_rst
 DRM_26_168/RSTA[0]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.532         Logic Levels: 1  
                                                                                   Logic: 0.605ns(13.438%), Route: 3.897ns(86.562%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 DRM_26_168/CLKA[0]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Recovery time                                          -0.115    1009.811                          

 Data required time                                               1009.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.811                          
 Data arrival time                                                  14.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.279                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.082
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_102_80/CLK                                                           r       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK

 CLMA_102_80/Q2                    tco                   0.224       8.670 f       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/Q
                                   net (fanout=5)        0.087       8.757         fram_buf/u_wr_char/ddr_rstn_2d
 CLMS_102_81/Y3                    td                    0.194       8.951 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=33)       0.550       9.501         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_68/RSTA[0]                                                         f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.501         Logic Levels: 1  
                                                                                   Logic: 0.418ns(39.621%), Route: 0.637ns(60.379%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.637      10.082         udp_clk          
 DRM_82_68/CLKA[0]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.548       8.534                          
 clock uncertainty                                       0.000       8.534                          

 Removal time                                           -0.046       8.488                          

 Data required time                                                  8.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.488                          
 Data arrival time                                                   9.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.013                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.082
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_102_80/CLK                                                           r       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK

 CLMA_102_80/Q2                    tco                   0.224       8.670 f       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/Q
                                   net (fanout=5)        0.087       8.757         fram_buf/u_wr_char/ddr_rstn_2d
 CLMS_102_81/Y3                    td                    0.194       8.951 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=33)       0.598       9.549         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_68/RSTA[1]                                                         f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.549         Logic Levels: 1  
                                                                                   Logic: 0.418ns(37.897%), Route: 0.685ns(62.103%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.637      10.082         udp_clk          
 DRM_82_68/CLKA[1]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.548       8.534                          
 clock uncertainty                                       0.000       8.534                          

 Removal time                                           -0.046       8.488                          

 Data required time                                                  8.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.488                          
 Data arrival time                                                   9.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.061                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_194_168/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_194_168/Q1                   tco                   0.224       8.670 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       1.013       9.683         udp_vs           
 DRM_278_168/RSTB[0]                                                       f       udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.683         Logic Levels: 0  
                                                                                   Logic: 0.224ns(18.108%), Route: 1.013ns(81.892%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 DRM_278_168/CLKB[0]                                                       r       udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                           -0.022       8.460                          

 Data required time                                                  8.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.460                          
 Data arrival time                                                   9.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.223                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.717
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.601         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.889 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.673 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      0.745       8.418         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_174_105/RSCO                 td                    0.147       8.565 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.565         ntR285           
 CLMS_174_109/RSCO                 td                    0.147       8.712 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.712         ntR284           
 CLMS_174_113/RSCO                 td                    0.147       8.859 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=2)        0.000       8.859         ntR283           
 CLMS_174_117/RSCO                 td                    0.147       9.006 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.006         ntR282           
 CLMS_174_121/RSCO                 td                    0.147       9.153 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.153         ntR281           
 CLMS_174_125/RSCO                 td                    0.147       9.300 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=1)        0.000       9.300         ntR280           
 CLMS_174_129/RSCO                 td                    0.147       9.447 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.447         ntR279           
 CLMS_174_133/RSCO                 td                    0.147       9.594 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.594         ntR278           
 CLMS_174_137/RSCO                 td                    0.147       9.741 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.741         ntR277           
 CLMS_174_141/RSCO                 td                    0.147       9.888 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.888         ntR276           
 CLMS_174_145/RSCO                 td                    0.147      10.035 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.035         ntR275           
 CLMS_174_149/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.035         Logic Levels: 12 
                                                                                   Logic: 2.102ns(61.211%), Route: 1.332ns(38.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.761      13.063         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_174_149/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.452      13.515                          
 clock uncertainty                                      -0.150      13.365                          

 Recovery time                                           0.000      13.365                          

 Data required time                                                 13.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.365                          
 Data arrival time                                                  10.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.330                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.573  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.601         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.889 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.673 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.433       9.106         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_170_176/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   9.106         Logic Levels: 1  
                                                                                   Logic: 0.485ns(19.361%), Route: 2.020ns(80.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620      12.922         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_176/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.452      13.374                          
 clock uncertainty                                      -0.150      13.224                          

 Recovery time                                          -0.617      12.607                          

 Data required time                                                 12.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.607                          
 Data arrival time                                                   9.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.501                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.573  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.193       6.601         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.288       6.889 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.587       7.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.197       7.673 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.433       9.106         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_170_176/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RS

 Data arrival time                                                   9.106         Logic Levels: 1  
                                                                                   Logic: 0.485ns(19.361%), Route: 2.020ns(80.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4366          
 CLMA_154_169/Y1                   td                    0.163      12.302 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620      12.922         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_176/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.452      13.374                          
 clock uncertainty                                      -0.150      13.224                          

 Recovery time                                          -0.617      12.607                          

 Data required time                                                 12.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.607                          
 Data arrival time                                                   9.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.174
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.486       5.330         vs_1080p         
 CLMA_158_168/Y0                   td                    0.208       5.538 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       2.635       8.173         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_26_316/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.173         Logic Levels: 1  
                                                                                   Logic: 0.430ns(12.109%), Route: 3.121ns(87.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.766       8.174         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_26_316/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       7.898                          
 clock uncertainty                                       0.000       7.898                          

 Removal time                                           -0.077       7.821                          

 Data required time                                                  7.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.821                          
 Data arrival time                                                   8.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.486       5.330         vs_1080p         
 CLMA_158_168/Y0                   td                    0.208       5.538 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       1.646       7.184         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_82_252/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.184         Logic Levels: 1  
                                                                                   Logic: 0.430ns(16.784%), Route: 2.132ns(83.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.736       7.144         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_252/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       6.868                          
 clock uncertainty                                       0.000       6.868                          

 Removal time                                           -0.077       6.791                          

 Data required time                                                  6.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.791                          
 Data arrival time                                                   7.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.221
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.486       5.330         vs_1080p         
 CLMA_158_168/Y0                   td                    0.208       5.538 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       1.726       7.264         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_142_68/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.264         Logic Levels: 1  
                                                                                   Logic: 0.430ns(16.276%), Route: 2.212ns(83.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4366          
 CLMA_154_169/Y1                   td                    0.212       5.408 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.813       7.221         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_68/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       6.945                          
 clock uncertainty                                       0.000       6.945                          

 Removal time                                           -0.077       6.868                          

 Data required time                                                  6.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.868                          
 Data arrival time                                                   7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.290      11.244 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.939      12.183         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    2.570      14.753 r       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        1.035      15.788         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.502      16.290 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.290         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.498      16.788 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.688      17.476         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.212      17.688 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.765      18.453         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.288      18.741 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.253      18.994         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.487      19.481 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        1.055      20.536         fram_buf/u_processor_inst/_N1081
 CLMA_150_236/Y3                   td                    0.287      20.823 r       fram_buf/u_processor_inst/vout_data_93[1]/gateop_perm/Z
                                   net (fanout=1)        1.573      22.396         fram_buf/u_processor_inst/_N16235
 CLMA_250_237/Y6CD                 td                    0.278      22.674 f       fram_buf/u_processor_inst/vout_data_96[1]_muxf6/F
                                   net (fanout=1)        1.630      24.304         nt_b_out[4]      
 IOL_327_170/DO                    td                    0.139      24.443 f       b_out_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      24.443         b_out_obuf[4]/ntO
 IOBS_LR_328_169/PAD               td                    3.903      28.346 f       b_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.105      28.451         b_out[4]         
 R20                                                                       f       b_out[4] (port)  

 Data arrival time                                                  28.451         Logic Levels: 10 
                                                                                   Logic: 9.454ns(54.032%), Route: 8.043ns(45.968%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.290      11.244 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.939      12.183         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    2.570      14.753 r       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        1.035      15.788         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.502      16.290 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.290         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.498      16.788 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.688      17.476         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.212      17.688 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.765      18.453         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.288      18.741 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.253      18.994         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.487      19.481 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        0.903      20.384         fram_buf/u_processor_inst/_N1081
 CLMA_150_236/Y2                   td                    0.196      20.580 f       fram_buf/u_processor_inst/vout_data_93[4]/gateop_perm/Z
                                   net (fanout=1)        1.570      22.150         fram_buf/u_processor_inst/_N16238
 CLMA_254_236/Y6CD                 td                    0.278      22.428 f       fram_buf/u_processor_inst/vout_data_96[4]_muxf6/F
                                   net (fanout=1)        1.919      24.347         nt_b_out[7]      
 IOL_327_138/DO                    td                    0.139      24.486 f       b_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      24.486         b_out_obuf[7]/ntO
 IOBS_LR_328_137/PAD               td                    3.903      28.389 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.060      28.449         b_out[7]         
 P19                                                                       f       b_out[7] (port)  

 Data arrival time                                                  28.449         Logic Levels: 10 
                                                                                   Logic: 9.363ns(53.518%), Route: 8.132ns(46.482%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.585      10.954         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.290      11.244 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.939      12.183         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    2.570      14.753 r       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        1.035      15.788         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.502      16.290 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.290         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.498      16.788 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.688      17.476         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.212      17.688 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.765      18.453         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.288      18.741 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.253      18.994         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.487      19.481 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        0.761      20.242         fram_buf/u_processor_inst/_N1081
 CLMA_150_240/Y3                   td                    0.459      20.701 r       fram_buf/u_processor_inst/vout_data_93[2]/gateop_perm/Z
                                   net (fanout=1)        1.593      22.294         fram_buf/u_processor_inst/_N16236
 CLMA_254_236/Y6AB                 td                    0.263      22.557 f       fram_buf/u_processor_inst/vout_data_96[2]_muxf6/F
                                   net (fanout=1)        1.735      24.292         nt_b_out[5]      
 IOL_327_169/DO                    td                    0.139      24.431 f       b_out_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000      24.431         b_out_obuf[5]/ntO
 IOBS_LR_328_168/PAD               td                    3.903      28.334 f       b_out_obuf[5]/opit_0/O
                                   net (fanout=1)        0.104      28.438         b_out[5]         
 R22                                                                       f       b_out[5] (port)  

 Data arrival time                                                  28.438         Logic Levels: 10 
                                                                                   Logic: 9.611ns(54.970%), Route: 7.873ns(45.030%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_146_41/CLK         power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_146_41/CLK         power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_146_45/CLK         power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_38_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_102_45/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_102_45/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_78_41/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_114_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_114_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_114_73/CLK         cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_26_4/CLKA[0]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_4/CLKA[0]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_26_4/CLKA[1]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_26_68/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_26_68/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_26_68/CLKA[1]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           High Pulse Width  APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.269       7.407           1.138           Low Pulse Width   APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.269       7.407           1.138           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_130_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_130_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_130_32/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{video_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_26_44/CLKA[0]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_26_44/CLKA[0]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_26_44/CLKA[1]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{video_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           Low Pulse Width   IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_311_374/CLK_SYS     u_ethernet_1/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.535       3.673           1.138           Low Pulse Width   APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.535       3.673           1.138           High Pulse Width  APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.535       3.673           1.138           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.141       4.731         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       4.974 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.019       5.993         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.162       6.155 r       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.324       6.479         _N14023          
 CLMS_62_193/COUT                  td                    0.387       6.866 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.866         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10270
                                   td                    0.044       6.910 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.910         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10272
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.910         Logic Levels: 3  
                                                                                   Logic: 1.059ns(29.890%), Route: 2.484ns(70.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_62_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.141       4.731         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       4.974 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.019       5.993         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.162       6.155 r       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.324       6.479         _N14023          
 CLMS_62_193/COUT                  td                    0.387       6.866 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.866         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10270
 CLMS_62_197/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.866         Logic Levels: 3  
                                                                                   Logic: 1.015ns(29.008%), Route: 2.484ns(70.992%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_62_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_70_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_70_197/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.141       4.731         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       4.974 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.019       5.993         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_193/Y3                    td                    0.151       6.144 f       _N14023_inv/gateop_perm/Z
                                   net (fanout=8)        0.264       6.408         _N14023          
                                   td                    0.353       6.761 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.761         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10268
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.761         Logic Levels: 2  
                                                                                   Logic: 0.970ns(28.580%), Route: 2.424ns(71.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_62_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_184/Q1                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_30_184/C4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_30_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK

 CLMA_30_192/Q1                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2
 CLMA_30_192/C4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_30_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_184/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.405         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_30_184/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_30_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.037       6.848         ntclkbufg_0      
 DRM_54_252/CLKB[1]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_252/QA1[12]                tco                   1.815       8.663 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DOA[12]
                                   net (fanout=1)        1.103       9.766         fram_buf/ch4_wr_burst_data [95]
 CLMA_58_168/Y1                    td                    0.212       9.978 f       fram_buf/mem_write_arbi_m0/N217_3[95]/gateop/F
                                   net (fanout=1)        0.469      10.447         fram_buf/mem_write_arbi_m0/_N15004
 CLMA_22_168/Y0                    td                    0.380      10.827 f       fram_buf/mem_write_arbi_m0/N217_4[95]/gateop_perm/Z
                                   net (fanout=1)        0.266      11.093         fram_buf/mem_write_arbi_m0/_N15260
 CLMS_22_161/Y3                    td                    0.358      11.451 f       fram_buf/mem_write_arbi_m0/N217_6[95]/gateop_perm/Z
                                   net (fanout=2)        0.430      11.881         axi_wdata[95]    
 CLMS_22_193/D4                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.881         Logic Levels: 3  
                                                                                   Logic: 2.765ns(54.937%), Route: 2.268ns(45.063%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMS_22_193/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.078      16.278                          

 Data required time                                                 16.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.278                          
 Data arrival time                                                  11.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.397                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[223]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     1.037       6.848         ntclkbufg_0      
 DRM_54_252/CLKB[1]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_252/QA1[12]                tco                   1.815       8.663 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DOA[12]
                                   net (fanout=1)        1.103       9.766         fram_buf/ch4_wr_burst_data [95]
 CLMA_58_168/Y1                    td                    0.212       9.978 f       fram_buf/mem_write_arbi_m0/N217_3[95]/gateop/F
                                   net (fanout=1)        0.469      10.447         fram_buf/mem_write_arbi_m0/_N15004
 CLMA_22_168/Y0                    td                    0.380      10.827 f       fram_buf/mem_write_arbi_m0/N217_4[95]/gateop_perm/Z
                                   net (fanout=1)        0.266      11.093         fram_buf/mem_write_arbi_m0/_N15260
 CLMS_22_161/Y3                    td                    0.358      11.451 f       fram_buf/mem_write_arbi_m0/N217_6[95]/gateop_perm/Z
                                   net (fanout=2)        0.317      11.768         axi_wdata[95]    
 CLMS_22_185/AD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[223]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.768         Logic Levels: 3  
                                                                                   Logic: 2.765ns(56.199%), Route: 2.155ns(43.801%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMS_22_185/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[223]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.151      16.205                          

 Data required time                                                 16.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.205                          
 Data arrival time                                                  11.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMS_50_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_193/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.380       7.337         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_58_201/Y3                    td                    0.151       7.488 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.254       7.742         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.110 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.110         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_58_205/Y3                    td                    0.387       8.497 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.349       8.846         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_212/Y1                    td                    0.162       9.008 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.266       9.274         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_62_204/COUT                  td                    0.391       9.665 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.665         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N10278
 CLMA_62_208/Y0                    td                    0.206       9.871 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.074       9.945         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_62_208/Y3                    td                    0.360      10.305 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.677      10.982         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19851
 CLMS_50_253/Y0                    td                    0.264      11.246 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[12]/gateop/F
                                   net (fanout=1)        0.387      11.633         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19976
 CLMA_58_244/AD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.633         Logic Levels: 7  
                                                                                   Logic: 2.510ns(51.256%), Route: 2.387ns(48.744%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMA_58_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.151      16.216                          

 Data required time                                                 16.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.216                          
 Data arrival time                                                  11.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[255]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895       6.387         ntclkbufg_0      
 CLMA_34_184/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[255]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[255]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.195       6.764         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [255]
 CLMA_30_181/A1                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.764         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.276%), Route: 0.195ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_30_181/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.093       6.513                          

 Data required time                                                  6.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.513                          
 Data arrival time                                                   6.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[242]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[242]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.757
  Launch Clock Delay      :  6.400
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.908       6.400         ntclkbufg_0      
 CLMA_22_88/CLK                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[242]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_88/Q0                     tco                   0.182       6.582 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[242]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.286       6.868         u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d [242]
 CLMS_18_89/M2                                                             r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[242]/opit_0_inv/D

 Data arrival time                                                   6.868         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.889%), Route: 0.286ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.946       6.757         ntclkbufg_0      
 CLMS_18_89/CLK                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[242]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.427                          
 clock uncertainty                                       0.200       6.627                          

 Hold time                                              -0.011       6.616                          

 Data required time                                                  6.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.616                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[39]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895       6.387         ntclkbufg_0      
 CLMS_22_121/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[39]/opit_0_inv/CLK

 CLMS_22_121/Q2                    tco                   0.183       6.570 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[39]/opit_0_inv/Q
                                   net (fanout=1)        0.221       6.791         u_DDR3_50H/dfi_wrdata [39]
 CLMA_22_128/C0                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.791         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.297%), Route: 0.221ns(54.703%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_22_128/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.319       6.417                          
 clock uncertainty                                       0.200       6.617                          

 Hold time                                              -0.078       6.539                          

 Data required time                                                  6.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.539                          
 Data arrival time                                                   6.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.887         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.264       4.151 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.718       4.869         cmos1_8_16bit/N11
 CLMA_70_44/CE                                                             f       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   4.869         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.597%), Route: 1.007ns(67.403%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.910      15.087         ntclkbufg_7      
 CLMA_70_44/CLK                                                            r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.271                          
 clock uncertainty                                      -0.250      15.021                          

 Setup time                                             -0.476      14.545                          

 Data required time                                                 14.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.545                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.676                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.187
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.887         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.264       4.151 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.718       4.869         cmos1_8_16bit/N11
 CLMA_70_44/CE                                                             f       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CE

 Data arrival time                                                   4.869         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.597%), Route: 1.007ns(67.403%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.910      15.087         ntclkbufg_7      
 CLMA_70_44/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.271                          
 clock uncertainty                                      -0.250      15.021                          

 Setup time                                             -0.476      14.545                          

 Data required time                                                 14.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.545                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.676                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_118_13/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_118_13/Q1                    tco                   0.223       3.598 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.887         cmos1_href_d0    
 CLMA_118_28/Y2                    td                    0.264       4.151 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.709       4.860         cmos1_8_16bit/N11
 CLMS_74_9/CE                                                              f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   4.860         Logic Levels: 1  
                                                                                   Logic: 0.487ns(32.795%), Route: 0.998ns(67.205%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.922      15.099         ntclkbufg_7      
 CLMS_74_9/CLK                                                             r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.283                          
 clock uncertainty                                      -0.250      15.033                          

 Setup time                                             -0.476      14.557                          

 Data required time                                                 14.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.557                          
 Data arrival time                                                   4.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.697                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  3.179
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.902       3.179         ntclkbufg_7      
 CLMS_66_45/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMS_66_45/Q0                     tco                   0.182       3.361 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.137       3.498         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_70_44/M2                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.498         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.940       3.390         ntclkbufg_7      
 CLMA_70_44/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.206                          
 clock uncertainty                                       0.200       3.406                          

 Hold time                                              -0.011       3.395                          

 Data required time                                                  3.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.395                          
 Data arrival time                                                   3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.410
  Launch Clock Delay      :  3.202
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.202         ntclkbufg_7      
 CLMA_78_44/CLK                                                            r       cmos1_d_d0[2]/opit_0/CLK

 CLMA_78_44/Q0                     tco                   0.182       3.384 r       cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.137       3.521         cmos1_d_d0[2]    
 CLMS_78_41/M2                                                             r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D

 Data arrival time                                                   3.521         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.410         ntclkbufg_7      
 CLMS_78_41/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.222                          
 clock uncertainty                                       0.200       3.422                          

 Hold time                                              -0.011       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                   3.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.410
  Launch Clock Delay      :  3.202
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.202         ntclkbufg_7      
 CLMA_78_44/CLK                                                            r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_78_44/Q1                     tco                   0.184       3.386 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.139       3.525         cmos1_d_d0[1]    
 CLMS_78_41/M0                                                             r       cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/D

 Data arrival time                                                   3.525         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.410         ntclkbufg_7      
 CLMS_78_41/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.222                          
 clock uncertainty                                       0.200       3.422                          

 Hold time                                              -0.011       3.411                          

 Data required time                                                  3.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.411                          
 Data arrival time                                                   3.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.945
  Clock Pessimism Removal :  0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.945         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.223       4.168 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.502       4.670         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.150       4.820 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.829       5.649         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.890%), Route: 1.331ns(78.110%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811      14.583         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.583 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.920      15.503         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.348      15.851                          
 clock uncertainty                                      -0.250      15.601                          

 Setup time                                             -0.476      15.125                          

 Data required time                                                 15.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.125                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.476                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.945
  Clock Pessimism Removal :  0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.945         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.223       4.168 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.502       4.670         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.150       4.820 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.829       5.649         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.890%), Route: 1.331ns(78.110%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811      14.583         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.583 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.920      15.503         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.348      15.851                          
 clock uncertainty                                      -0.250      15.601                          

 Setup time                                             -0.476      15.125                          

 Data required time                                                 15.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.125                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.476                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.945
  Clock Pessimism Removal :  0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.945         ntclkbufg_8      
 CLMA_90_69/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMA_90_69/Q1                     tco                   0.223       4.168 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.502       4.670         cmos2_href_d0    
 CLMA_110_76/Y0                    td                    0.150       4.820 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.829       5.649         cmos2_8_16bit/N11
 CLMA_58_93/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.890%), Route: 1.331ns(78.110%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811      14.583         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.583 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.920      15.503         ntclkbufg_8      
 CLMA_58_93/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.348      15.851                          
 clock uncertainty                                      -0.250      15.601                          

 Setup time                                             -0.476      15.125                          

 Data required time                                                 15.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.125                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.476                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811       2.683         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.683 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.923       3.606         ntclkbufg_8      
 CLMA_70_88/CLK                                                            r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_70_88/Q0                     tco                   0.182       3.788 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.289       4.077         cmos2_d_d0[0]    
 CLMA_74_84/M0                                                             r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   4.077         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.641%), Route: 0.289ns(61.359%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.957       3.977         ntclkbufg_8      
 CLMA_74_84/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.348       3.629                          
 clock uncertainty                                       0.200       3.829                          

 Hold time                                              -0.011       3.818                          

 Data required time                                                  3.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.818                          
 Data arrival time                                                   4.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.958
  Launch Clock Delay      :  3.590
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811       2.683         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.683 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.907       3.590         ntclkbufg_8      
 CLMA_58_81/CLK                                                            r       cmos2_d_d0[3]/opit_0/CLK

 CLMA_58_81/Q0                     tco                   0.182       3.772 r       cmos2_d_d0[3]/opit_0/Q
                                   net (fanout=2)        0.287       4.059         cmos2_d_d0[3]    
 CLMA_62_88/M0                                                             r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/D

 Data arrival time                                                   4.059         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.806%), Route: 0.287ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.938       3.958         ntclkbufg_8      
 CLMA_62_88/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.348       3.610                          
 clock uncertainty                                       0.200       3.810                          

 Hold time                                              -0.011       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                   4.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.992
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.811       2.683         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.683 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.938       3.621         ntclkbufg_8      
 CLMA_46_88/CLK                                                            r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_46_88/Q0                     tco                   0.182       3.803 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.293       4.096         cmos2_d_d0[7]    
 CLMS_42_85/M2                                                             r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   4.096         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.316%), Route: 0.293ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.992       3.020         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       3.020 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.972       3.992         ntclkbufg_8      
 CLMS_42_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.348       3.644                          
 clock uncertainty                                       0.200       3.844                          

 Hold time                                              -0.011       3.833                          

 Data required time                                                  3.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.833                          
 Data arrival time                                                   4.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.551       4.472         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.227       4.699 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.590       5.289         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.511 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.511         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.044       5.555 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.555         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.044       5.599 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.599         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/Y3                     td                    0.387       5.986 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.259       6.245         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMS_66_61/Y1                     td                    0.151       6.396 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.367       6.763         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_66_69/COUT                   td                    0.391       7.154 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.154         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_66_73/Y1                     td                    0.383       7.537 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       7.611         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMS_66_73/C4                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.611         Logic Levels: 6  
                                                                                   Logic: 2.070ns(52.928%), Route: 1.841ns(47.072%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.907      27.241         ntclkbufg_5      
 CLMS_66_73/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.493                          
 clock uncertainty                                      -0.250      27.243                          

 Setup time                                             -0.094      27.149                          

 Data required time                                                 27.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.149                          
 Data arrival time                                                   7.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.538                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.453
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.551       4.472         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.227       4.699 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.590       5.289         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.511 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.511         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.044       5.555 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.555         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.044       5.599 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.599         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/COUT                   td                    0.044       5.643 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.643         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
                                   td                    0.044       5.687 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.687         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9713
 CLMA_70_72/Y3                     td                    0.365       6.052 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.258       6.310         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMS_70_69/A1                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.310         Logic Levels: 4  
                                                                                   Logic: 1.211ns(46.398%), Route: 1.399ns(53.602%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.919      27.253         ntclkbufg_5      
 CLMS_70_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.505                          
 clock uncertainty                                      -0.250      27.255                          

 Setup time                                             -0.191      27.064                          

 Data required time                                                 27.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.064                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.754                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.453
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_102_40/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_102_40/Q0                    tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.551       4.472         cmos1_de_i       
 CLMS_66_37/Y2                     td                    0.227       4.699 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.590       5.289         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.511 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.511         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
 CLMA_70_60/COUT                   td                    0.044       5.555 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.555         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                   td                    0.044       5.599 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.599         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
 CLMA_70_68/COUT                   td                    0.044       5.643 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.643         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
 CLMA_70_72/Y1                     td                    0.383       6.026 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.167       6.193         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_70_69/C2                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.193         Logic Levels: 4  
                                                                                   Logic: 1.185ns(47.533%), Route: 1.308ns(52.467%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.919      27.253         ntclkbufg_5      
 CLMS_70_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.505                          
 clock uncertainty                                      -0.250      27.255                          

 Setup time                                             -0.301      26.954                          

 Data required time                                                 26.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.954                          
 Data arrival time                                                   6.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[5]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.918       3.452         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       cmos1_8_16bit/pdata_out3[5]/opit_0/CLK

 CLMS_74_45/Y0                     tco                   0.228       3.680 f       cmos1_8_16bit/pdata_out3[5]/opit_0/Q
                                   net (fanout=1)        0.132       3.812         cmos1_8_16bit/pdata_out3 [5]
 CLMS_74_45/CD                                                             f       cmos1_8_16bit/pdata_o[5]/opit_0/D

 Data arrival time                                                   3.812         Logic Levels: 0  
                                                                                   Logic: 0.228ns(63.333%), Route: 0.132ns(36.667%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.948       3.723         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       cmos1_8_16bit/pdata_o[5]/opit_0/CLK
 clock pessimism                                        -0.271       3.452                          
 clock uncertainty                                       0.200       3.652                          

 Hold time                                               0.040       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   3.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.716
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.911       3.445         ntclkbufg_5      
 CLMS_66_37/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK

 CLMS_66_37/Q0                     tco                   0.179       3.624 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/Q
                                   net (fanout=6)        0.063       3.687         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [0]
 CLMS_66_37/A0                                                             f       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/L0

 Data arrival time                                                   3.687         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.941       3.716         ntclkbufg_5      
 CLMS_66_37/CLK                                                            r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q/CLK
 clock pessimism                                        -0.271       3.445                          
 clock uncertainty                                       0.200       3.645                          

 Hold time                                              -0.078       3.567                          

 Data required time                                                  3.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.567                          
 Data arrival time                                                   3.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[1]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.464
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.930       3.464         ntclkbufg_5      
 CLMA_74_56/CLK                                                            r       cmos1_8_16bit/pdata_out2[1]/opit_0/CLK

 CLMA_74_56/Q2                     tco                   0.183       3.647 r       cmos1_8_16bit/pdata_out2[1]/opit_0/Q
                                   net (fanout=1)        0.129       3.776         cmos1_8_16bit/pdata_out2 [1]
 CLMA_74_56/M0                                                             r       cmos1_8_16bit/pdata_out3[1]/opit_0/D

 Data arrival time                                                   3.776         Logic Levels: 0  
                                                                                   Logic: 0.183ns(58.654%), Route: 0.129ns(41.346%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.961       3.736         ntclkbufg_5      
 CLMA_74_56/CLK                                                            r       cmos1_8_16bit/pdata_out3[1]/opit_0/CLK
 clock pessimism                                        -0.271       3.465                          
 clock uncertainty                                       0.200       3.665                          

 Hold time                                              -0.011       3.654                          

 Data required time                                                  3.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.654                          
 Data arrival time                                                   3.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.223       7.498 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.383       7.881         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.243       8.124 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.943       9.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       9.289 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.289         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.044       9.333 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.333         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.044       9.377 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.377         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/Y3                    td                    0.387       9.764 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.239      10.003         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMA_78_116/Y0                    td                    0.150      10.153 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.254      10.407         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_74_116/COUT                  td                    0.391      10.798 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.798         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_74_120/Y1                    td                    0.383      11.181 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.239      11.420         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_74_124/A4                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.420         Logic Levels: 6  
                                                                                   Logic: 2.087ns(50.350%), Route: 2.058ns(49.650%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.636      31.056                          
 clock uncertainty                                      -0.250      30.806                          

 Setup time                                             -0.093      30.713                          

 Data required time                                                 30.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.713                          
 Data arrival time                                                  11.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.293                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.223       7.498 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.383       7.881         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.243       8.124 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.943       9.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       9.289 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.289         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.044       9.333 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.333         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.044       9.377 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.377         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/COUT                  td                    0.044       9.421 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.421         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                   td                    0.044       9.465 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.465         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9855
 CLMS_74_125/Y3                    td                    0.365       9.830 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.357      10.187         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_74_124/A3                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.187         Logic Levels: 4  
                                                                                   Logic: 1.229ns(42.205%), Route: 1.683ns(57.795%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.636      31.056                          
 clock uncertainty                                      -0.250      30.806                          

 Setup time                                             -0.308      30.498                          

 Data required time                                                 30.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.498                          
 Data arrival time                                                  10.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.311                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_110_60/CLK                                                           r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_60/Q0                    tco                   0.223       7.498 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.383       7.881         cmos2_de_i       
 CLMA_102_68/Y3                    td                    0.243       8.124 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.943       9.067         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       9.289 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.289         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
 CLMS_74_117/COUT                  td                    0.044       9.333 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.333         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                   td                    0.044       9.377 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.377         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
 CLMS_74_121/COUT                  td                    0.044       9.421 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.421         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                   td                    0.044       9.465 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.465         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9855
 CLMS_74_125/Y3                    td                    0.365       9.830 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.350      10.180         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_74_124/D1                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.180         Logic Levels: 4  
                                                                                   Logic: 1.229ns(42.306%), Route: 1.676ns(57.694%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 CLMA_74_124/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.636      31.056                          
 clock uncertainty                                      -0.250      30.806                          

 Setup time                                             -0.169      30.637                          

 Data required time                                                 30.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.637                          
 Data arrival time                                                  10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.457                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[14]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.310
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.929       6.654         ntclkbufg_4      
 CLMS_46_81/CLK                                                            r       cmos2_8_16bit/pdata_out3[14]/opit_0/CLK

 CLMS_46_81/Q3                     tco                   0.182       6.836 r       cmos2_8_16bit/pdata_out3[14]/opit_0/Q
                                   net (fanout=1)        0.303       7.139         cmos2_8_16bit/pdata_out3 [14]
 CLMS_46_81/CD                                                             r       cmos2_8_16bit/pdata_o[14]/opit_0/D

 Data arrival time                                                   7.139         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.526%), Route: 0.303ns(62.474%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.960       7.310         ntclkbufg_4      
 CLMS_46_81/CLK                                                            r       cmos2_8_16bit/pdata_o[14]/opit_0/CLK
 clock pessimism                                        -0.655       6.655                          
 clock uncertainty                                       0.200       6.855                          

 Hold time                                               0.034       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                   7.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.275
  Launch Clock Delay      :  6.620
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.620         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK

 CLMA_78_120/Q1                    tco                   0.184       6.804 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.277       7.081         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_78_116/M1                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   7.081         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.913%), Route: 0.277ns(60.087%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_78_116/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.640       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Hold time                                              -0.011       6.824                          

 Data required time                                                  6.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.824                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/x_cnt[0]/opit_0_L5Q/CLK
Endpoint    : fram_buf/wr_buf_cmos2/x_cnt[2]/opit_0_A2Q21/I00
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.275
  Launch Clock Delay      :  6.620
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.620         ntclkbufg_4      
 CLMS_94_73/CLK                                                            r       fram_buf/wr_buf_cmos2/x_cnt[0]/opit_0_L5Q/CLK

 CLMS_94_73/Q0                     tco                   0.182       6.802 r       fram_buf/wr_buf_cmos2/x_cnt[0]/opit_0_L5Q/Q
                                   net (fanout=4)        0.213       7.015         fram_buf/wr_buf_cmos2/x_cnt [0]
 CLMS_94_77/A0                                                             r       fram_buf/wr_buf_cmos2/x_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   7.015         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.076%), Route: 0.213ns(53.924%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMS_94_77/CLK                                                            r       fram_buf/wr_buf_cmos2/x_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.640       6.635                          
 clock uncertainty                                       0.200       6.835                          

 Hold time                                              -0.077       6.758                          

 Data required time                                                  6.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.758                          
 Data arrival time                                                   7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/Cin
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.953       3.121         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   1.780       4.901 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       1.743       6.644         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.264       6.908 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        0.996       7.904         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.397       8.301 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.301         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y1                   td                    0.366       8.667 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y1
                                   net (fanout=1)        0.614       9.281         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1966
 CLMA_218_208/COUT                 td                    0.265       9.546 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.546         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11430
                                   td                    0.044       9.590 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.590         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11432
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/Cin

 Data arrival time                                                   9.590         Logic Levels: 4  
                                                                                   Logic: 3.116ns(48.168%), Route: 3.353ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_218_212/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/opit_0_AQ/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Setup time                                             -0.128      17.599                          

 Data required time                                                 17.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.599                          
 Data arrival time                                                   9.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.009                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.953       3.121         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   1.780       4.901 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       1.743       6.644         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.264       6.908 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        0.996       7.904         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.397       8.301 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.301         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y1                   td                    0.366       8.667 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y1
                                   net (fanout=1)        0.614       9.281         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1966
 CLMA_218_208/COUT                 td                    0.265       9.546 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.546         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11430
 CLMA_218_212/CIN                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.546         Logic Levels: 4  
                                                                                   Logic: 3.072ns(47.813%), Route: 3.353ns(52.187%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_218_212/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Setup time                                             -0.132      17.595                          

 Data required time                                                 17.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.595                          
 Data arrival time                                                   9.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.049                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.953       3.121         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_24/QB0[0]                  tco                   1.780       4.901 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=23)       1.743       6.644         fram_buf/vout_data_w [2]
 CLMS_130_165/Y0                   td                    0.264       6.908 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_maj1_2/gateop_perm/Z
                                   net (fanout=1)        0.996       7.904         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91121
 CLMA_190_216/COUT                 td                    0.397       8.301 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.301         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11008
 CLMA_190_220/Y0                   td                    0.206       8.507 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_5/gateop_A2/Y0
                                   net (fanout=2)        0.629       9.136         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1965
                                   td                    0.353       9.489 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.489         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11428
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.489         Logic Levels: 3  
                                                                                   Logic: 3.000ns(47.111%), Route: 3.368ns(52.889%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_218_208/CLK                                                          r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Setup time                                             -0.128      17.599                          

 Data required time                                                 17.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.599                          
 Data arrival time                                                   9.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.110                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.301
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.002       2.993         ntR4365          
 CLMA_154_169/Y1                   td                    0.159       3.152 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.317       3.469         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.183       3.652 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.630       4.282         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 DRM_142_108/ADB0[3]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]

 Data arrival time                                                   4.282         Logic Levels: 0  
                                                                                   Logic: 0.183ns(22.509%), Route: 0.630ns(77.491%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.854       4.301         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_108/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.295       4.006                          
 clock uncertainty                                       0.000       4.006                          

 Hold time                                               0.061       4.067                          

 Data required time                                                  4.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.067                          
 Data arrival time                                                   4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.816  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.002       2.993         ntR4365          
 CLMA_154_169/Y1                   td                    0.159       3.152 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.555       3.707         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_154_109/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/CLK

 CLMA_154_109/Q3                   tco                   0.182       3.889 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.847       4.736         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v [7]
 CLMS_102_81/M3                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/D

 Data arrival time                                                   4.736         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.687%), Route: 0.847ns(82.313%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.371       4.818         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_102_81/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/CLK
 clock pessimism                                        -0.295       4.523                          
 clock uncertainty                                       0.000       4.523                          

 Hold time                                              -0.011       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   4.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/I10
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.328
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.002       2.993         ntR4365          
 CLMA_154_169/Y1                   td                    0.159       3.152 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.317       3.469         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.183       3.652 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.545       4.197         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 CLMS_146_113/B0                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/I10

 Data arrival time                                                   4.197         Logic Levels: 0  
                                                                                   Logic: 0.183ns(25.137%), Route: 0.545ns(74.863%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.881       4.328         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_113/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.295       4.033                          
 clock uncertainty                                       0.000       4.033                          

 Hold time                                              -0.069       3.964                          

 Data required time                                                  3.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.964                          
 Data arrival time                                                   4.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.483         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.264       3.747 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.365       4.112         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.150       4.262 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.390       4.652         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.150       4.802 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.265       5.067         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.162       5.229 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.075       5.304         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.369       5.673 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.215       5.888         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.141       6.029 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.029         ntR2091          
 CLMA_302_128/CECO                 td                    0.141       6.170 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.170         ntR2090          
 CLMA_302_132/CECO                 td                    0.141       6.311 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.311         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.311         Logic Levels: 8  
                                                                                   Logic: 1.741ns(54.035%), Route: 1.481ns(45.965%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.046                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.483         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.264       3.747 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.365       4.112         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.150       4.262 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.390       4.652         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.150       4.802 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.265       5.067         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.162       5.229 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.075       5.304         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.369       5.673 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.215       5.888         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.141       6.029 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.029         ntR2091          
 CLMA_302_128/CECO                 td                    0.141       6.170 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.170         ntR2090          
 CLMA_302_132/CECO                 td                    0.141       6.311 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.311         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.311         Logic Levels: 8  
                                                                                   Logic: 1.741ns(54.035%), Route: 1.481ns(45.965%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.046                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_310_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_136/Q1                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.483         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_310_133/Y0                   td                    0.264       3.747 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.365       4.112         ms72xx_ctl/ms7200_ctl/_N79802
 CLMS_310_145/Y0                   td                    0.150       4.262 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.390       4.652         ms72xx_ctl/ms7200_ctl/_N79807
 CLMS_314_125/Y0                   td                    0.150       4.802 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=16)       0.265       5.067         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_124/Y0                   td                    0.162       5.229 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.075       5.304         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_310_125/Y2                   td                    0.369       5.673 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.215       5.888         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_124/CECO                 td                    0.141       6.029 r       ms72xx_ctl/ms7200_ctl/data_in[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.029         ntR2091          
 CLMA_302_128/CECO                 td                    0.141       6.170 r       ms72xx_ctl/ms7200_ctl/data_in[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.170         ntR2090          
 CLMA_302_132/CECO                 td                    0.141       6.311 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.311         ntR2089          
 CLMA_302_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.311         Logic Levels: 8  
                                                                                   Logic: 1.741ns(54.035%), Route: 1.481ns(45.965%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_302_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.046                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMA_294_168/CLK                                                          r       ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_294_168/Q0                   tco                   0.179       3.061 f       ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.064       3.125         ms72xx_ctl/ms7210_ctl/dri_cnt [1]
 CLMS_294_169/B4                                                           f       ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_294_169/CLK                                                          r       ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.029       2.868                          

 Data required time                                                  2.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.868                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMA_302_153/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.200       3.266         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_306_148/ADB0[10]                                                      r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.917%), Route: 0.200ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 DRM_306_148/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMS_314_169/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_314_169/Q2                   tco                   0.180       3.062 f       ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.066       3.128         ms72xx_ctl/iic_dri_tx/fre_cnt [1]
 CLMA_314_168/A4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.171%), Route: 0.066ns(26.829%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_314_168/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.029       2.868                          

 Data required time                                                  2.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.868                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.576         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.360       3.936 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       4.201         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.150       4.351 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.366       4.717         coms1_reg_config/N8
                                   td                    0.365       5.082 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.082         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.044       5.126 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.126         coms1_reg_config/_N8398
                                   td                    0.044       5.170 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.170         coms1_reg_config/_N8400
 CLMA_126_37/COUT                  td                    0.044       5.214 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.214         coms1_reg_config/_N8402
 CLMA_126_41/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.214         Logic Levels: 4  
                                                                                   Logic: 1.230ns(58.156%), Route: 0.885ns(41.844%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.588                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.576         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.360       3.936 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       4.201         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.150       4.351 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.366       4.717         coms1_reg_config/N8
                                   td                    0.365       5.082 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.082         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.044       5.126 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.126         coms1_reg_config/_N8398
                                   td                    0.044       5.170 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.170         coms1_reg_config/_N8400
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.170         Logic Levels: 3  
                                                                                   Logic: 1.186ns(57.267%), Route: 0.885ns(42.733%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
 Data arrival time                                                   5.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.636                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q1                    tco                   0.223       3.322 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.254       3.576         coms1_reg_config/clock_20k_cnt [2]
 CLMA_130_32/Y1                    td                    0.360       3.936 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.265       4.201         coms1_reg_config/_N734
 CLMS_130_41/Y0                    td                    0.150       4.351 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.366       4.717         coms1_reg_config/N8
                                   td                    0.365       5.082 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.082         coms1_reg_config/_N8396
 CLMA_126_33/COUT                  td                    0.044       5.126 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.126         coms1_reg_config/_N8398
 CLMA_126_37/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.126         Logic Levels: 3  
                                                                                   Logic: 1.142ns(56.339%), Route: 0.885ns(43.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
 Data arrival time                                                   5.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.676                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_126_37/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMA_126_37/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_37/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_126_41/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [9]
 CLMA_126_41/A1                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_126_33/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.062       3.136         coms1_reg_config/clock_20k_cnt [1]
 CLMA_126_33/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_10     
 CLMA_126_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q2                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.866         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_114_68/Y2                    td                    0.264       4.130 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.037       5.167         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.180       5.347 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.347         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
 CLMS_70_125/COUT                  td                    0.044       5.391 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.391         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
 CLMS_70_129/Y1                    td                    0.383       5.774 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.269       6.043         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [5]
 CLMA_70_120/Y2                    td                    0.150       6.193 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.256       6.449         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_70_124/COUT                  td                    0.387       6.836 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.836         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_128/Y1                    td                    0.383       7.219 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.075       7.294         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_128/C4                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.294         Logic Levels: 6  
                                                                                   Logic: 2.014ns(51.417%), Route: 1.903ns(48.583%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_70_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.094    1003.203                          

 Data required time                                               1003.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.203                          
 Data arrival time                                                   7.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.909                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q2                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.866         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_114_68/Y2                    td                    0.264       4.130 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.037       5.167         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.180       5.347 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.347         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
 CLMS_70_125/COUT                  td                    0.044       5.391 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.391         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
                                   td                    0.044       5.435 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.435         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9911
 CLMS_70_129/COUT                  td                    0.044       5.479 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.479         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9913
 CLMS_70_133/Y1                    td                    0.366       5.845 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.356       6.201         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_129/C1                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.201         Logic Levels: 4  
                                                                                   Logic: 1.165ns(41.254%), Route: 1.659ns(58.746%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMS_66_129/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.190    1003.107                          

 Data required time                                               1003.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.107                          
 Data arrival time                                                   6.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.906                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q2                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.866         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_114_68/Y2                    td                    0.264       4.130 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.037       5.167         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.180       5.347 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.347         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
 CLMS_70_125/COUT                  td                    0.044       5.391 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.391         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
                                   td                    0.044       5.435 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.435         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9911
 CLMS_70_129/COUT                  td                    0.044       5.479 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.479         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9913
                                   td                    0.044       5.523 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.523         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9915
 CLMS_70_133/Y3                    td                    0.365       5.888 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.254       6.142         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_70_128/C1                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.142         Logic Levels: 4  
                                                                                   Logic: 1.208ns(43.689%), Route: 1.557ns(56.311%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_70_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.190    1003.107                          

 Data required time                                               1003.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.107                          
 Data arrival time                                                   6.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.965                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/L4
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/CLK

 CLMA_114_60/Q1                    tco                   0.180       3.354 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.413         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [1]
 CLMA_114_60/C4                                                            f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.028       3.147                          

 Data required time                                                  3.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.147                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/D
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/CLK

 CLMA_122_60/Q2                    tco                   0.180       3.354 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/opit_0/Q
                                   net (fanout=1)        0.130       3.484         fram_buf/wr_buf_hdmi_in/ddr_rstn_1d
 CLMA_122_60/AD                                                            f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/D

 Data arrival time                                                   3.484         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_66_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK

 CLMA_66_128/Q1                    tco                   0.180       3.354 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.130       3.484         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_66_128/CD                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.484         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_66_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L3
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.376       7.333         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.358       7.691 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.281       7.972         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.151       8.123 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.310       8.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.150       8.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.311       8.894         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.222       9.116 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.422       9.538         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.151       9.689 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.420      10.109         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_214_109/Y2                   td                    0.264      10.373 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[10]/gateop_perm/Z
                                   net (fanout=2)        0.434      10.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [10]
 CLMA_218_116/COUT                 td                    0.391      11.198 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.198         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                   td                    0.044      11.242 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.242         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
 CLMA_218_120/COUT                 td                    0.044      11.286 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.286         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.044      11.330 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.330         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.044      11.374 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.374         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.044      11.418 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.418         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/COUT                 td                    0.044      11.462 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.462         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
                                   td                    0.044      11.506 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.506         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10076
 CLMA_218_132/COUT                 td                    0.044      11.550 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.550         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10078
                                   td                    0.044      11.594 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.594         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10080
 CLMA_218_136/COUT                 td                    0.044      11.638 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.638         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10082
 CLMA_218_140/Y0                   td                    0.206      11.844 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/gateop_perm/Y
                                   net (fanout=1)        0.269      12.113         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
 CLMS_214_133/D3                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L3

 Data arrival time                                                  12.113         Logic Levels: 13 
                                                                                   Logic: 2.556ns(47.518%), Route: 2.823ns(52.482%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMS_214_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Setup time                                             -0.287    1006.378                          

 Data required time                                               1006.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.378                          
 Data arrival time                                                  12.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/L2
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.376       7.333         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.358       7.691 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.281       7.972         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.151       8.123 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.310       8.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.150       8.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.311       8.894         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.222       9.116 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.422       9.538         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.151       9.689 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.420      10.109         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_214_109/Y2                   td                    0.264      10.373 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[10]/gateop_perm/Z
                                   net (fanout=2)        0.434      10.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [10]
 CLMA_218_116/COUT                 td                    0.391      11.198 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.198         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                   td                    0.044      11.242 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.242         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
 CLMA_218_120/COUT                 td                    0.044      11.286 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.286         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.044      11.330 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.330         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.044      11.374 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.374         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.044      11.418 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.418         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/Y3                   td                    0.387      11.805 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Y1
                                   net (fanout=1)        0.252      12.057         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [22]
 CLMS_214_121/D2                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.057         Logic Levels: 10 
                                                                                   Logic: 2.517ns(47.285%), Route: 2.806ns(52.715%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMS_214_121/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.283    1006.371                          

 Data required time                                               1006.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.371                          
 Data arrival time                                                  12.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_202_133/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.376       7.333         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMA_202_144/Y3                   td                    0.358       7.691 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_9/gateop_perm/Z
                                   net (fanout=1)        0.281       7.972         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90698
 CLMS_198_137/Y3                   td                    0.151       8.123 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/gateop_perm/Z
                                   net (fanout=4)        0.310       8.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
 CLMS_198_117/Y0                   td                    0.150       8.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/gateop_perm/Z
                                   net (fanout=5)        0.311       8.894         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
 CLMA_202_132/Y1                   td                    0.222       9.116 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.422       9.538         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
 CLMA_210_128/Y1                   td                    0.151       9.689 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.420      10.109         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_214_109/Y2                   td                    0.264      10.373 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[10]/gateop_perm/Z
                                   net (fanout=2)        0.434      10.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb6 [10]
 CLMA_218_116/COUT                 td                    0.391      11.198 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.198         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                   td                    0.044      11.242 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.242         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
 CLMA_218_120/COUT                 td                    0.044      11.286 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.286         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                   td                    0.044      11.330 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.330         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
 CLMA_218_124/COUT                 td                    0.044      11.374 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.374         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                   td                    0.044      11.418 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.418         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
 CLMA_218_128/COUT                 td                    0.044      11.462 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.462         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
 CLMA_218_132/Y1                   td                    0.383      11.845 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Y1
                                   net (fanout=1)        0.368      12.213         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [24]
 CLMS_214_125/B4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.213         Logic Levels: 11 
                                                                                   Logic: 2.557ns(46.669%), Route: 2.922ns(53.331%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMS_214_125/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.092    1006.562                          

 Data required time                                               1006.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.562                          
 Data arrival time                                                  12.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.349                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_250_89/CLK                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_250_89/Q2                    tco                   0.180       5.830 f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.130       5.960         udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/rptr [12]
 CLMA_250_88/AD                                                            f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   5.960         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_250_88/CLK                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                               0.040       5.705                          

 Data required time                                                  5.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.705                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMS_186_217/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/CLK

 CLMS_186_217/Q0                   tco                   0.179       5.829 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.133       5.962         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [22]
 CLMA_186_216/CD                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/D

 Data arrival time                                                   5.962         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_186_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[22]/opit_0_inv/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                               0.040       5.705                          

 Data required time                                                  5.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.705                          
 Data arrival time                                                   5.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/ADDRA[1]
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.777
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.934       5.689         udp_clk          
 CLMS_78_53/CLK                                                            r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_53/Q0                     tco                   0.182       5.871 r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.250       6.121         fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [0]
 DRM_82_68/ADA1[1]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/ADDRA[1]

 Data arrival time                                                   6.121         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.130%), Route: 0.250ns(57.870%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.968       6.777         udp_clk          
 DRM_82_68/CLKA[1]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.065       5.712                          
 clock uncertainty                                       0.000       5.712                          

 Hold time                                               0.144       5.856                          

 Data required time                                                  5.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.856                          
 Data arrival time                                                   6.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  4.039
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.641       4.039         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.223       4.262 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.876       5.138         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.250       5.388 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.044       5.432 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.432         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.044       5.476 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.044       5.520 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.520         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.044       5.564 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.564         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.044       5.608 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.608         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.044       5.652 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.652         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.387       6.039 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.518       6.557         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.440       6.997 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.372         _N164            
 CLMS_146_153/Y3                   td                    0.151       7.523 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.266       7.789         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_150_160/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.789         Logic Levels: 6  
                                                                                   Logic: 1.715ns(45.733%), Route: 2.035ns(54.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.252      10.726         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_150_160/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      10.996                          
 clock uncertainty                                      -0.150      10.846                          

 Setup time                                             -0.476      10.370                          

 Data required time                                                 10.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.370                          
 Data arrival time                                                   7.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.581                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.675
  Launch Clock Delay      :  4.039
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.641       4.039         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.223       4.262 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.876       5.138         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.250       5.388 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.044       5.432 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.432         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.044       5.476 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.044       5.520 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.520         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.044       5.564 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.564         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.044       5.608 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.608         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.044       5.652 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.652         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.387       6.039 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.518       6.557         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.440       6.997 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.372         _N164            
 CLMS_146_153/Y3                   td                    0.151       7.523 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.267       7.790         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_146_144/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   7.790         Logic Levels: 6  
                                                                                   Logic: 1.715ns(45.721%), Route: 2.036ns(54.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.547      11.021         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_144/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.270      11.291                          
 clock uncertainty                                      -0.150      11.141                          

 Setup time                                             -0.476      10.665                          

 Data required time                                                 10.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.665                          
 Data arrival time                                                   7.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.875                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.675
  Launch Clock Delay      :  4.039
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.641       4.039         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/CLK

 CLMA_146_120/Q1                   tco                   0.223       4.262 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.876       5.138         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h [5]
                                   td                    0.250       5.388 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9329
 CLMA_146_120/COUT                 td                    0.044       5.432 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.432         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9331
                                   td                    0.044       5.476 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.476         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9333
 CLMA_146_124/COUT                 td                    0.044       5.520 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.520         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9335
                                   td                    0.044       5.564 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.564         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9337
 CLMA_146_128/COUT                 td                    0.044       5.608 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.608         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9339
                                   td                    0.044       5.652 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.652         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9341
 CLMA_146_132/Y3                   td                    0.387       6.039 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.518       6.557         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_138_161/Y1                   td                    0.440       6.997 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.375       7.372         _N164            
 CLMS_146_153/Y3                   td                    0.151       7.523 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.267       7.790         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMA_146_144/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE

 Data arrival time                                                   7.790         Logic Levels: 6  
                                                                                   Logic: 1.715ns(45.721%), Route: 2.036ns(54.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.547      11.021         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_146_144/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[11]/opit_0_AQ/CLK
 clock pessimism                                         0.270      11.291                          
 clock uncertainty                                      -0.150      11.141                          

 Setup time                                             -0.476      10.665                          

 Data required time                                                 10.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.665                          
 Data arrival time                                                   7.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.875                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4366          
 CLMA_154_169/Y1                   td                    0.131       3.128 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.317       3.445         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.183       3.628 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.630       4.258         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 DRM_142_108/ADB0[3]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[3]

 Data arrival time                                                   4.258         Logic Levels: 0  
                                                                                   Logic: 0.183ns(22.509%), Route: 0.630ns(77.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.854       4.252         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_108/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/u_ram_scaler_h/U_ipml_sdpram_ram_8i8o_2048/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.270       3.982                          
 clock uncertainty                                       0.000       3.982                          

 Hold time                                               0.061       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                   4.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.816  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.769
  Launch Clock Delay      :  3.683
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4366          
 CLMA_154_169/Y1                   td                    0.131       3.128 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.555       3.683         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_154_109/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/CLK

 CLMA_154_109/Q3                   tco                   0.182       3.865 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.847       4.712         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_v [7]
 CLMS_102_81/M3                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/D

 Data arrival time                                                   4.712         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.687%), Route: 0.847ns(82.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.371       4.769         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_102_81/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/a_coff_v[7]/opit_0/CLK
 clock pessimism                                        -0.270       4.499                          
 clock uncertainty                                       0.000       4.499                          

 Hold time                                              -0.011       4.488                          

 Data required time                                                  4.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.488                          
 Data arrival time                                                   4.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/I10
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.279
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4366          
 CLMA_154_169/Y1                   td                    0.131       3.128 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.317       3.445         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_153/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/CLK

 CLMS_146_153/Q2                   tco                   0.183       3.628 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.545       4.173         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr [0]
 CLMS_146_113/B0                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/I10

 Data arrival time                                                   4.173         Logic Levels: 0  
                                                                                   Logic: 0.183ns(25.137%), Route: 0.545ns(74.863%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.881       4.279         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_146_113/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/ram_h_raddr[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.270       4.009                          
 clock uncertainty                                       0.000       4.009                          

 Hold time                                              -0.069       3.940                          

 Data required time                                                  3.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.940                          
 Data arrival time                                                   4.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.080       4.504         u_CORES/u_jtag_hub/data_ctrl
 CLMS_246_73/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.504         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.987%), Route: 1.080ns(83.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.273         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.058      28.098                          

 Data required time                                                 28.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.098                          
 Data arrival time                                                   4.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.997       4.421         u_CORES/u_jtag_hub/data_ctrl
 CLMA_246_72/A0                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.421         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.144%), Route: 0.997ns(81.856%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.273         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.134      28.022                          

 Data required time                                                 28.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.022                          
 Data arrival time                                                   4.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_262_8/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_262_8/Q0                     tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.981       4.405         u_CORES/u_jtag_hub/data_ctrl
 CLMS_246_73/B0                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.405         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.386%), Route: 0.981ns(81.614%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.273         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.129      28.027                          

 Data required time                                                 28.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.027                          
 Data arrival time                                                   4.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       2.963         ntclkbufg_3      
 CLMS_242_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_213/Q0                   tco                   0.179       3.142 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.201         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16]
 CLMS_242_213/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMS_242_213/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.029       2.935                          

 Data required time                                                  2.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.935                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       2.963         ntclkbufg_3      
 CLMA_230_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_173/Q0                   tco                   0.179       3.142 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.201         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42]
 CLMA_230_173/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_230_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.029       2.935                          

 Data required time                                                  2.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.935                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       2.963         ntclkbufg_3      
 CLMA_246_200/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_200/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99]
 CLMA_246_200/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_246_200/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150      27.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.075         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.283      28.358 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.669      29.027         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.233      29.260 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.211      29.471         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.244      29.715 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.176      30.891         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.264      31.155 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.150      31.305         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.151      31.456 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.167      31.623         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMS_246_173/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.623         Logic Levels: 4  
                                                                                   Logic: 1.175ns(33.117%), Route: 2.373ns(66.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.963         ntclkbufg_3      
 CLMS_246_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  31.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150      27.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.075         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.283      28.358 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.669      29.027         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.233      29.260 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.211      29.471         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.244      29.715 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.176      30.891         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.264      31.155 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.150      31.305         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.151      31.456 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.167      31.623         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_246_172/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.623         Logic Levels: 4  
                                                                                   Logic: 1.175ns(33.117%), Route: 2.373ns(66.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.963         ntclkbufg_3      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  31.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150      27.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.075         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_246_76/Y0                    tco                   0.283      28.358 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.669      29.027         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_242_61/Y3                    td                    0.233      29.260 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.211      29.471         u_CORES/u_debug_core_0/_N2320
 CLMS_242_73/Y1                    td                    0.244      29.715 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       1.176      30.891         u_CORES/u_debug_core_0/_N2339
 CLMA_246_176/Y2                   td                    0.264      31.155 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.150      31.305         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_246_176/Y3                   td                    0.151      31.456 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=7)        0.167      31.623         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_246_172/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.623         Logic Levels: 4  
                                                                                   Logic: 1.175ns(33.117%), Route: 2.373ns(66.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.068 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.963         ntclkbufg_3      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  31.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987      26.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.882         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_242_76/Q1                    tco                   0.180      28.062 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.151      28.213         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_242_72/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.213         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.381%), Route: 0.151ns(45.619%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_242_72/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.029       3.224                          

 Data required time                                                  3.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.224                          
 Data arrival time                                                  28.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987      26.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.882         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_242_76/Q3                    tco                   0.182      28.064 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.199      28.263         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_242_72/B0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.263         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_242_72/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.069       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                  28.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987      26.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.882         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_246_76/Q1                    tco                   0.184      28.066 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=7)        0.280      28.346         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_246_80/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.346         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.655%), Route: 0.280ns(60.345%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.278 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.203         ntclkbufg_3      
 CLMA_246_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.011       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                  28.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.542 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.492         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.352      79.065         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.065         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.569%), Route: 0.352ns(61.431%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987     126.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.882         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.882                          
 clock uncertainty                                      -0.050     127.832                          

 Setup time                                             -0.476     127.356                          

 Data required time                                                127.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.356                          
 Data arrival time                                                  79.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.542 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.492         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.352      79.065         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.065         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.569%), Route: 0.352ns(61.431%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987     126.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.882         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.882                          
 clock uncertainty                                      -0.050     127.832                          

 Setup time                                             -0.476     127.356                          

 Data required time                                                127.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.356                          
 Data arrival time                                                  79.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.542 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.492         ntclkbufg_3      
 CLMA_250_69/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_69/Q0                    tco                   0.221      78.713 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.352      79.065         u_CORES/conf_sel [0]
 CLMA_246_76/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.065         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.569%), Route: 0.352ns(61.431%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.987     126.987         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.882         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.882                          
 clock uncertainty                                      -0.050     127.832                          

 Setup time                                             -0.476     127.356                          

 Data required time                                                127.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.356                          
 Data arrival time                                                  79.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.273         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.612         u_CORES/id_o [4] 
 CLMA_246_76/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.612         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150     127.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.075         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.075                          
 clock uncertainty                                       0.050     128.125                          

 Hold time                                              -0.011     128.114                          

 Data required time                                                128.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.114                          
 Data arrival time                                                 128.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.273         ntclkbufg_3      
 CLMA_246_72/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_72/Q0                    tco                   0.179     128.452 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237     128.689         u_CORES/id_o [4] 
 CLMA_242_76/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.689         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.029%), Route: 0.237ns(56.971%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150     127.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.075         ntclkbufg_11     
 CLMA_242_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.075                          
 clock uncertainty                                       0.050     128.125                          

 Hold time                                               0.040     128.165                          

 Data required time                                                128.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.165                          
 Data arrival time                                                 128.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.355 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.273         ntclkbufg_3      
 CLMS_246_73/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_73/Q1                    tco                   0.201     128.474 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.203     128.677         u_CORES/id_o [1] 
 CLMA_246_76/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.677         Logic Levels: 0  
                                                                                   Logic: 0.201ns(49.752%), Route: 0.203ns(50.248%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.150     127.150         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.150 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.075         ntclkbufg_11     
 CLMA_246_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.075                          
 clock uncertainty                                       0.050     128.125                          

 Hold time                                              -0.011     128.114                          

 Data required time                                                128.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.114                          
 Data arrival time                                                 128.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      2.555       6.143         u_DDR3_50H/ddr_rstn
 CLMA_58_229/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   6.143         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.961%), Route: 2.555ns(92.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_58_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      2.445       6.033         u_DDR3_50H/ddr_rstn
 CLMA_42_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.033         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.290%), Route: 2.445ns(91.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_282_113/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_282_113/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=706)      2.380       5.968         u_DDR3_50H/ddr_rstn
 CLMA_90_193/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.968         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.497%), Route: 2.380ns(91.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_90_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.197       3.544         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_70_196/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.544         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.187       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.291       3.638         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_184/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.638         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.478%), Route: 0.291ns(61.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_62_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_70_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_70_193/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.291       3.638         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_62_184/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.638         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.478%), Route: 0.291ns(61.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_62_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.221       6.957 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.076       8.033         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.151       8.184 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.417       8.601         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.151       8.752 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.241       9.993         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   9.993         Logic Levels: 2  
                                                                                   Logic: 0.523ns(16.058%), Route: 2.734ns(83.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.887                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.221       6.957 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.076       8.033         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.151       8.184 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.417       8.601         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.151       8.752 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.241       9.993         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                   9.993         Logic Levels: 2  
                                                                                   Logic: 0.523ns(16.058%), Route: 2.734ns(83.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.887                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMS_166_225/CLK                                                          r       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/CLK

 CLMS_166_225/Q0                   tco                   0.221       6.957 f       fram_buf/mode_choice_inst/led[2]/opit_0_L5Q/Q
                                   net (fanout=70)       1.076       8.033         nt_led[2]        
 CLMA_138_164/Y1                   td                    0.151       8.184 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.417       8.601         fram_buf/u_processor_inst/N139
 CLMA_126_148/Y1                   td                    0.151       8.752 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=24)       1.241       9.993         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_94_120/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                   9.993         Logic Levels: 2  
                                                                                   Logic: 0.523ns(16.058%), Route: 2.734ns(83.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895      16.387         ntclkbufg_0      
 CLMA_94_120/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895       6.387         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.249       6.816         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.085       6.901 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.901         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.556%), Route: 0.249ns(48.444%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ras_n/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895       6.387         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.249       6.816         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.085       6.901 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.901         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/RS

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.556%), Route: 0.249ns(48.444%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[75]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.895       6.387         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_66_193/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=927)      0.249       6.816         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_66_200/RSCO                  td                    0.085       6.901 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.901         ntR749           
 CLMA_66_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/RS

 Data arrival time                                                   6.901         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.556%), Route: 0.249ns(48.444%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[120]/opit_0_inv/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.719
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.944       3.719         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.223       3.942 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.257       4.199         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.224       4.423 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       1.563       5.986         fram_buf/wr_buf_cmos1/wr_rst
 DRM_26_128/RSTA[0]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.986         Logic Levels: 1  
                                                                                   Logic: 0.447ns(19.718%), Route: 1.820ns(80.282%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      27.229         ntclkbufg_5      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Recovery time                                          -0.088      27.132                          

 Data required time                                                 27.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.132                          
 Data arrival time                                                   5.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.146                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.719
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.944       3.719         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.223       3.942 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.257       4.199         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.224       4.423 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       1.452       5.875         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_168/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.875         Logic Levels: 1  
                                                                                   Logic: 0.447ns(20.733%), Route: 1.709ns(79.267%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      27.229         ntclkbufg_5      
 DRM_82_168/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Recovery time                                          -0.088      27.132                          

 Data required time                                                 27.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.132                          
 Data arrival time                                                   5.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.257                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.719
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.944       3.719         ntclkbufg_5      
 CLMS_70_49/CLK                                                            r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_49/Q2                     tco                   0.223       3.942 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.257       4.199         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMS_74_45/Y1                     td                    0.224       4.423 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       1.342       5.765         fram_buf/wr_buf_cmos1/wr_rst
 DRM_26_128/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.765         Logic Levels: 1  
                                                                                   Logic: 0.447ns(21.848%), Route: 1.599ns(78.152%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      27.229         ntclkbufg_5      
 DRM_26_128/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.250      27.220                          

 Recovery time                                          -0.088      27.132                          

 Data required time                                                 27.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.132                          
 Data arrival time                                                   5.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.367                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.918       3.452         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.179       3.631 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.061       3.692         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.131       3.823 r       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.295       4.118         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.085       4.203 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.203         ntR662           
 CLMS_70_61/RSCI                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.203         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.597%), Route: 0.356ns(47.403%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.958       3.733         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.252       3.481                          
 clock uncertainty                                       0.200       3.681                          

 Removal time                                            0.000       3.681                          

 Data required time                                                  3.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.681                          
 Data arrival time                                                   4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.522                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.918       3.452         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.179       3.631 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.061       3.692         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.131       3.823 r       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.295       4.118         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.085       4.203 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.203         ntR662           
 CLMS_70_61/RSCI                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   4.203         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.597%), Route: 0.356ns(47.403%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.958       3.733         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.252       3.481                          
 clock uncertainty                                       0.200       3.681                          

 Removal time                                            0.000       3.681                          

 Data required time                                                  3.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.681                          
 Data arrival time                                                   4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.522                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.918       3.452         ntclkbufg_5      
 CLMS_74_45/CLK                                                            r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_74_45/Q0                     tco                   0.179       3.631 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.061       3.692         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMS_74_45/Y1                     td                    0.131       3.823 r       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=27)       0.295       4.118         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_70_57/RSCO                   td                    0.085       4.203 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.203         ntR662           
 CLMS_70_61/RSCI                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   4.203         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.597%), Route: 0.356ns(47.403%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.958       3.733         ntclkbufg_5      
 CLMS_70_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.252       3.481                          
 clock uncertainty                                       0.200       3.681                          

 Removal time                                            0.000       3.681                          

 Data required time                                                  3.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.681                          
 Data arrival time                                                   4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.522                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.222       7.497 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.071       7.568         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.264       7.832 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.537       9.369         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_148/RSTA[1]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.369         Logic Levels: 1  
                                                                                   Logic: 0.486ns(23.209%), Route: 1.608ns(76.791%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 DRM_26_148/CLKA[1]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.625      31.045                          
 clock uncertainty                                      -0.250      30.795                          

 Recovery time                                          -0.088      30.707                          

 Data required time                                                 30.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.707                          
 Data arrival time                                                   9.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.338                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.222       7.497 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.071       7.568         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.264       7.832 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.869       8.701         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_132/RS                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.701         Logic Levels: 1  
                                                                                   Logic: 0.486ns(34.081%), Route: 0.940ns(65.919%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 CLMA_78_132/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      31.045                          
 clock uncertainty                                      -0.250      30.795                          

 Recovery time                                          -0.476      30.319                          

 Data required time                                                 30.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.319                          
 Data arrival time                                                   8.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.618                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.275
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMS_94_69/Q3                     tco                   0.222       7.497 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.071       7.568         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMS_94_69/Y2                     td                    0.264       7.832 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.232       9.064         fram_buf/wr_buf_cmos2/wr_rst
 DRM_82_192/RSTA[0]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.064         Logic Levels: 1  
                                                                                   Logic: 0.486ns(27.166%), Route: 1.303ns(72.834%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370      28.042         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.242 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.242         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.242 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.525         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.525 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.420         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.625      31.045                          
 clock uncertainty                                      -0.250      30.795                          

 Recovery time                                          -0.088      30.707                          

 Data required time                                                 30.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.707                          
 Data arrival time                                                   9.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.643                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.275
  Launch Clock Delay      :  6.620
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.620         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.180       6.800 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.859         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.130       6.989 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.543       7.532         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.085       7.617 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.617         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   7.617         Logic Levels: 2  
                                                                                   Logic: 0.395ns(39.619%), Route: 0.602ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.636       6.639                          
 clock uncertainty                                       0.200       6.839                          

 Removal time                                            0.000       6.839                          

 Data required time                                                  6.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.839                          
 Data arrival time                                                   7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.275
  Launch Clock Delay      :  6.620
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.620         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.180       6.800 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.859         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.130       6.989 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.543       7.532         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.085       7.617 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.617         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   7.617         Logic Levels: 2  
                                                                                   Logic: 0.395ns(39.619%), Route: 0.602ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.636       6.639                          
 clock uncertainty                                       0.200       6.839                          

 Removal time                                            0.000       6.839                          

 Data required time                                                  6.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.839                          
 Data arrival time                                                   7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.275
  Launch Clock Delay      :  6.620
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.370       4.242         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.442 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.442         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.442 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.725         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.725 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.620         ntclkbufg_4      
 CLMS_94_69/CLK                                                            r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMS_94_69/Q1                     tco                   0.180       6.800 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.859         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMS_94_69/Y2                     td                    0.130       6.989 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.543       7.532         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_78_116/RSCO                  td                    0.085       7.617 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.617         ntR692           
 CLMA_78_120/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.617         Logic Levels: 2  
                                                                                   Logic: 0.395ns(39.619%), Route: 0.602ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.748       4.776         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.044 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.044         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.044 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.350         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.350 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.275         ntclkbufg_4      
 CLMA_78_120/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.636       6.639                          
 clock uncertainty                                       0.200       6.839                          

 Removal time                                            0.000       6.839                          

 Data required time                                                  6.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.839                          
 Data arrival time                                                   7.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  4.188
  Clock Pessimism Removal :  0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.188         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.408 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.778         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.929 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.093       6.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   6.022         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.229%), Route: 1.463ns(79.771%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.170      17.870                          
 clock uncertainty                                      -0.150      17.720                          

 Recovery time                                          -0.476      17.244                          

 Data required time                                                 17.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.244                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.222                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  4.188
  Clock Pessimism Removal :  0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.188         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.408 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.778         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.929 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.093       6.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.022         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.229%), Route: 1.463ns(79.771%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.170      17.870                          
 clock uncertainty                                      -0.150      17.720                          

 Recovery time                                          -0.476      17.244                          

 Data required time                                                 17.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.244                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.222                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  4.188
  Clock Pessimism Removal :  0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.188         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.408 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.778         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.929 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      1.093       6.022         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_186_172/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   6.022         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.229%), Route: 1.463ns(79.771%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_186_172/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.170      17.870                          
 clock uncertainty                                      -0.150      17.720                          

 Recovery time                                          -0.476      17.244                          

 Data required time                                                 17.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.244                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      1.868       4.938         vs_720p          
 DRM_82_4/RSTA[0]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.938         Logic Levels: 0  
                                                                                   Logic: 0.184ns(8.967%), Route: 1.868ns(91.033%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.476       4.923         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_4/CLKA[0]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.170       4.753                          
 clock uncertainty                                       0.000       4.753                          

 Removal time                                           -0.060       4.693                          

 Data required time                                                  4.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.693                          
 Data arrival time                                                   4.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.703
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      0.689       3.759         vs_720p          
 CLMA_134_120/Y3                   td                    0.158       3.917 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=31)       0.814       4.731         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/wr_rst
 DRM_82_44/RSTA[1]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.731         Logic Levels: 1  
                                                                                   Logic: 0.342ns(18.537%), Route: 1.503ns(81.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.256       4.703         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_44/CLKA[1]                                                         r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.170       4.533                          
 clock uncertainty                                       0.000       4.533                          

 Removal time                                           -0.056       4.477                          

 Data required time                                                  4.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.477                          
 Data arrival time                                                   4.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.928  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.984
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=113)      1.815       4.885         vs_720p          
 CLMA_78_32/RS                                                             r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                   4.885         Logic Levels: 0  
                                                                                   Logic: 0.184ns(9.205%), Route: 1.815ns(90.795%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.057       3.225         ntR4365          
 CLMA_154_169/Y1                   td                    0.222       3.447 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.537       4.984         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_78_32/CLK                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                        -0.170       4.814                          
 clock uncertainty                                       0.000       4.814                          

 Removal time                                           -0.187       4.627                          

 Data required time                                                  4.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.627                          
 Data arrival time                                                   4.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_282_112/CLK                                                          r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_282_112/Q3                   tco                   0.220       3.309 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.673         rstn_1ms[8]      
 CLMS_274_117/Y0                   td                    0.380       4.053 f       N149_11/gateop_perm/Z
                                   net (fanout=2)        0.253       4.306         _N86964          
 CLMS_274_113/Y2                   td                    0.150       4.456 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.243       4.699         ms72xx_ctl/N0    
 CLMS_274_117/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.699         Logic Levels: 2  
                                                                                   Logic: 0.750ns(46.584%), Route: 0.860ns(53.416%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   4.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.745                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMS_274_113/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q0                   tco                   0.179       3.061 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.123         rstn_1ms[0]      
 CLMS_274_113/Y2                   td                    0.274       3.397 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.193       3.590         ms72xx_ctl/N0    
 CLMS_274_117/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.590         Logic Levels: 1  
                                                                                   Logic: 0.453ns(63.983%), Route: 0.255ns(36.017%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                   3.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.880                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.289       3.666 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.260       3.926         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.264       4.190 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.799       5.989         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_192/RSTA[1]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.989         Logic Levels: 1  
                                                                                   Logic: 0.553ns(21.172%), Route: 2.059ns(78.828%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 DRM_26_192/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.088    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                   5.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.220                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.289       3.666 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.260       3.926         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.264       4.190 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.719       5.909         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_192/RSTA[0]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.909         Logic Levels: 1  
                                                                                   Logic: 0.553ns(21.840%), Route: 1.979ns(78.160%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 DRM_26_192/CLKA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.088    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                   5.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.300                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_122_60/Y0                    tco                   0.289       3.666 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.260       3.926         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_118_68/Y0                    td                    0.264       4.190 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       1.329       5.519         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_58_129/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.519         Logic Levels: 1  
                                                                                   Logic: 0.553ns(25.817%), Route: 1.589ns(74.183%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_58_129/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.476    1002.821                          

 Data required time                                               1002.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.821                          
 Data arrival time                                                   5.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.302                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.182       3.356 r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.219       3.575         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.130       3.705 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       0.703       4.408         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_54_88/RSTA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.408         Logic Levels: 1  
                                                                                   Logic: 0.312ns(25.284%), Route: 0.922ns(74.716%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_54_88/CLKA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.056       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   4.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.271                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.398
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.182       3.356 r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.219       3.575         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.130       3.705 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       0.875       4.580         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_44/RSTA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.580         Logic Levels: 1  
                                                                                   Logic: 0.312ns(22.191%), Route: 1.094ns(77.809%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.946       3.398         ntclkbufg_6      
 DRM_26_44/CLKA[1]                                                         r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.214                          
 clock uncertainty                                       0.000       3.214                          

 Removal time                                           -0.056       3.158                          

 Data required time                                                  3.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.158                          
 Data arrival time                                                   4.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.422                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_122_60/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_122_60/Q3                    tco                   0.182       3.356 r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.219       3.575         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_118_68/Y0                    td                    0.130       3.705 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=32)       0.868       4.573         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_82_148/RSTA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.573         Logic Levels: 1  
                                                                                   Logic: 0.312ns(22.302%), Route: 1.087ns(77.698%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_82_148/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                           -0.056       3.148                          

 Data required time                                                  3.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.148                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.425                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.223       6.957 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.366       8.323         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.244       8.567 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       1.835      10.402         fram_buf/u_wr_char/wr_rst
 DRM_54_252/RSTA[0]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  10.402         Logic Levels: 1  
                                                                                   Logic: 0.467ns(12.732%), Route: 3.201ns(87.268%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.005    1005.760         udp_clk          
 DRM_54_252/CLKA[0]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.814                          
 clock uncertainty                                      -0.050    1006.764                          

 Recovery time                                          -0.088    1006.676                          

 Data required time                                               1006.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.676                          
 Data arrival time                                                  10.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.274                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.223       6.957 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.366       8.323         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.244       8.567 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       1.725      10.292         fram_buf/u_wr_char/wr_rst
 DRM_54_252/RSTA[1]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  10.292         Logic Levels: 1  
                                                                                   Logic: 0.467ns(13.125%), Route: 3.091ns(86.875%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.005    1005.760         udp_clk          
 DRM_54_252/CLKA[1]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.814                          
 clock uncertainty                                      -0.050    1006.764                          

 Recovery time                                          -0.088    1006.676                          

 Data required time                                               1006.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.676                          
 Data arrival time                                                  10.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.384                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMS_190_149/CLK                                                          r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMS_190_149/Q1                   tco                   0.223       6.957 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=53)       1.366       8.323         udp_char_vs      
 CLMA_102_84/Y1                    td                    0.244       8.567 f       fram_buf/u_wr_char/N3/gateop_perm/Z
                                   net (fanout=34)       1.336       9.903         fram_buf/u_wr_char/wr_rst
 DRM_26_168/RSTA[0]                                                        f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.903         Logic Levels: 1  
                                                                                   Logic: 0.467ns(14.737%), Route: 2.702ns(85.263%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 DRM_26_168/CLKA[0]                                                        r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Recovery time                                          -0.088    1006.566                          

 Data required time                                               1006.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.566                          
 Data arrival time                                                   9.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.663                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.777
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_102_80/CLK                                                           r       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK

 CLMA_102_80/Q2                    tco                   0.180       5.830 f       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/Q
                                   net (fanout=5)        0.061       5.891         fram_buf/u_wr_char/ddr_rstn_2d
 CLMS_102_81/Y3                    td                    0.156       6.047 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=33)       0.389       6.436         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_68/RSTA[0]                                                         f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.436         Logic Levels: 1  
                                                                                   Logic: 0.336ns(42.748%), Route: 0.450ns(57.252%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.968       6.777         udp_clk          
 DRM_82_68/CLKA[0]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.065       5.712                          
 clock uncertainty                                       0.000       5.712                          

 Removal time                                           -0.038       5.674                          

 Data required time                                                  5.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.674                          
 Data arrival time                                                   6.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.777
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_102_80/CLK                                                           r       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/CLK

 CLMA_102_80/Q2                    tco                   0.180       5.830 f       fram_buf/u_wr_char/ddr_rstn_2d/opit_0/Q
                                   net (fanout=5)        0.061       5.891         fram_buf/u_wr_char/ddr_rstn_2d
 CLMS_102_81/Y3                    td                    0.158       6.049 r       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=33)       0.403       6.452         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_68/RSTA[1]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.452         Logic Levels: 1  
                                                                                   Logic: 0.338ns(42.145%), Route: 0.464ns(57.855%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.968       6.777         udp_clk          
 DRM_82_68/CLKA[1]                                                         r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -1.065       5.712                          
 clock uncertainty                                       0.000       5.712                          

 Removal time                                           -0.056       5.656                          

 Data required time                                                  5.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.656                          
 Data arrival time                                                   6.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_194_168/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_194_168/Q1                   tco                   0.184       5.834 r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=58)       0.642       6.476         udp_vs           
 DRM_278_168/RSTA[0]                                                       r       udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.476         Logic Levels: 0  
                                                                                   Logic: 0.184ns(22.276%), Route: 0.642ns(77.724%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 DRM_278_168/CLKA[0]                                                       r       udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                           -0.060       5.609                          

 Data required time                                                  5.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.609                          
 Data arrival time                                                   6.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.867                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  4.139
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.139         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.359 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.729         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.880 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      0.508       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_174_105/RSCO                 td                    0.113       5.501 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.501         ntR285           
 CLMS_174_109/RSCO                 td                    0.113       5.614 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.614         ntR284           
 CLMS_174_113/RSCO                 td                    0.113       5.727 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=2)        0.000       5.727         ntR283           
 CLMS_174_117/RSCO                 td                    0.113       5.840 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.840         ntR282           
 CLMS_174_121/RSCO                 td                    0.113       5.953 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.953         ntR281           
 CLMS_174_125/RSCO                 td                    0.113       6.066 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=1)        0.000       6.066         ntR280           
 CLMS_174_129/RSCO                 td                    0.113       6.179 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.179         ntR279           
 CLMS_174_133/RSCO                 td                    0.113       6.292 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.292         ntR278           
 CLMS_174_137/RSCO                 td                    0.113       6.405 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.405         ntR277           
 CLMS_174_141/RSCO                 td                    0.113       6.518 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.518         ntR276           
 CLMS_174_145/RSCO                 td                    0.113       6.631 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.631         ntR275           
 CLMS_174_149/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.631         Logic Levels: 12 
                                                                                   Logic: 1.614ns(64.767%), Route: 0.878ns(35.233%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.486      10.960         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_174_149/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      11.230                          
 clock uncertainty                                      -0.150      11.080                          

 Recovery time                                           0.000      11.080                          

 Data required time                                                 11.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.080                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.449                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  4.139
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.139         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.359 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.729         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.880 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      0.508       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_174_105/RSCO                 td                    0.113       5.501 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.501         ntR285           
 CLMS_174_109/RSCO                 td                    0.113       5.614 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.614         ntR284           
 CLMS_174_113/RSCO                 td                    0.113       5.727 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=2)        0.000       5.727         ntR283           
 CLMS_174_117/RSCO                 td                    0.113       5.840 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.840         ntR282           
 CLMS_174_121/RSCO                 td                    0.113       5.953 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.953         ntR281           
 CLMS_174_125/RSCO                 td                    0.113       6.066 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=1)        0.000       6.066         ntR280           
 CLMS_174_129/RSCO                 td                    0.113       6.179 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.179         ntR279           
 CLMS_174_133/RSCO                 td                    0.113       6.292 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.292         ntR278           
 CLMS_174_137/RSCO                 td                    0.113       6.405 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.405         ntR277           
 CLMS_174_141/RSCO                 td                    0.113       6.518 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.518         ntR276           
 CLMS_174_145/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.518         Logic Levels: 11 
                                                                                   Logic: 1.501ns(63.094%), Route: 0.878ns(36.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.500      10.974         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_174_145/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.270      11.244                          
 clock uncertainty                                      -0.150      11.094                          

 Recovery time                                           0.000      11.094                          

 Data required time                                                 11.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.094                          
 Data arrival time                                                   6.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.576                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.628
  Launch Clock Delay      :  4.139
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.741       4.139         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_166_121/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMS_166_121/Q3                   tco                   0.220       4.359 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.370       4.729         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMS_174_125/Y3                   td                    0.151       4.880 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=156)      0.508       5.388         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_174_105/RSCO                 td                    0.113       5.501 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.501         ntR285           
 CLMS_174_109/RSCO                 td                    0.113       5.614 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.614         ntR284           
 CLMS_174_113/RSCO                 td                    0.113       5.727 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=2)        0.000       5.727         ntR283           
 CLMS_174_117/RSCO                 td                    0.113       5.840 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.840         ntR282           
 CLMS_174_121/RSCO                 td                    0.113       5.953 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.953         ntR281           
 CLMS_174_125/RSCO                 td                    0.113       6.066 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_line[11]/opit_0_AQ/RSOUT
                                   net (fanout=1)        0.000       6.066         ntR280           
 CLMS_174_129/RSCO                 td                    0.113       6.179 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.179         ntR279           
 CLMS_174_133/RSCO                 td                    0.113       6.292 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.292         ntR278           
 CLMS_174_137/RSCO                 td                    0.113       6.405 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.405         ntR277           
 CLMS_174_141/RSCO                 td                    0.113       6.518 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.518         ntR276           
 CLMS_174_145/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.518         Logic Levels: 11 
                                                                                   Logic: 1.501ns(63.094%), Route: 0.878ns(36.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4366          
 CLMA_154_169/Y1                   td                    0.131      10.474 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.500      10.974         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_174_145/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.270      11.244                          
 clock uncertainty                                      -0.150      11.094                          

 Recovery time                                           0.000      11.094                          

 Data required time                                                 11.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.094                          
 Data arrival time                                                   6.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.515
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.320       3.393         vs_1080p         
 CLMA_158_168/Y0                   td                    0.167       3.560 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       1.066       4.626         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_82_252/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.626         Logic Levels: 1  
                                                                                   Logic: 0.349ns(20.115%), Route: 1.386ns(79.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.117       4.515         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_82_252/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       4.345                          
 clock uncertainty                                       0.000       4.345                          

 Removal time                                           -0.063       4.282                          

 Data required time                                                  4.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.282                          
 Data arrival time                                                   4.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.184
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.320       3.393         vs_1080p         
 CLMA_158_168/Y0                   td                    0.167       3.560 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       1.749       5.309         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_26_316/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.309         Logic Levels: 1  
                                                                                   Logic: 0.349ns(14.433%), Route: 2.069ns(85.567%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.786       5.184         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_26_316/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       5.014                          
 clock uncertainty                                       0.000       5.014                          

 Removal time                                           -0.063       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                   5.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.306
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_177/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_177/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.320       3.393         vs_1080p         
 CLMA_158_168/Y0                   td                    0.167       3.560 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=45)       0.885       4.445         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_54_148/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.445         Logic Levels: 1  
                                                                                   Logic: 0.349ns(22.458%), Route: 1.205ns(77.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4366          
 CLMA_154_169/Y1                   td                    0.162       3.398 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.908       4.306         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_54_148/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       4.136                          
 clock uncertainty                                       0.000       4.136                          

 Removal time                                           -0.063       4.073                          

 Data required time                                                  4.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.073                          
 Data arrival time                                                   4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.224       6.960 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.588       7.548         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    1.984       9.532 f       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        0.660      10.192         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.387      10.579 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.579         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.383      10.962 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.421      11.383         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.151      11.534 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.480      12.014         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.224      12.238 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.154      12.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.376      12.768 r       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        0.480      13.248         fram_buf/u_processor_inst/_N1081
 CLMA_150_240/Y3                   td                    0.358      13.606 f       fram_buf/u_processor_inst/vout_data_93[2]/gateop_perm/Z
                                   net (fanout=1)        1.112      14.718         fram_buf/u_processor_inst/_N16236
 CLMA_254_236/Y6AB                 td                    0.202      14.920 f       fram_buf/u_processor_inst/vout_data_96[2]_muxf6/F
                                   net (fanout=1)        1.221      16.141         nt_b_out[5]      
 IOL_327_169/DO                    td                    0.106      16.247 f       b_out_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000      16.247         b_out_obuf[5]/ntO
 IOBS_LR_328_168/PAD               td                    3.150      19.397 f       b_out_obuf[5]/opit_0/O
                                   net (fanout=1)        0.104      19.501         b_out[5]         
 R22                                                                       f       b_out[5] (port)  

 Data arrival time                                                  19.501         Logic Levels: 10 
                                                                                   Logic: 7.545ns(59.107%), Route: 5.220ns(40.893%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.224       6.960 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.588       7.548         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    1.984       9.532 f       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        0.660      10.192         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.387      10.579 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.579         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.383      10.962 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.421      11.383         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.151      11.534 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.480      12.014         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.224      12.238 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.154      12.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.381      12.773 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        0.286      13.059         fram_buf/u_processor_inst/_N1081
 CLMA_102_228/Y0                   td                    0.380      13.439 f       fram_buf/u_processor_inst/vout_data_93[0]/gateop_perm/Z
                                   net (fanout=1)        1.234      14.673         fram_buf/u_processor_inst/_N16234
 CLMA_250_236/Y6CD                 td                    0.214      14.887 f       fram_buf/u_processor_inst/vout_data_96[0]_muxf6/F
                                   net (fanout=1)        1.267      16.154         nt_b_out[3]      
 IOL_327_165/DO                    td                    0.106      16.260 f       b_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      16.260         b_out_obuf[3]/ntO
 IOBS_LR_328_164/PAD               td                    3.150      19.410 f       b_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.084      19.494         b_out[3]         
 T22                                                                       f       b_out[3] (port)  

 Data arrival time                                                  19.494         Logic Levels: 10 
                                                                                   Logic: 7.584ns(59.445%), Route: 5.174ns(40.555%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK
Endpoint    : b_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4907)     0.925       6.736         ntclkbufg_0      
 CLMA_150_240/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/CLK

 CLMA_150_240/Q2                   tco                   0.224       6.960 r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q/Q
                                   net (fanout=5)        0.588       7.548         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_228/P[8]                  td                    1.984       9.532 f       fram_buf/u_processor_inst/brightness_contrast_inst/N91/gopapm/P[8]
                                   net (fanout=2)        0.660      10.192         fram_buf/u_processor_inst/brightness_contrast_inst/N170 [8]
 CLMA_110_232/COUT                 td                    0.387      10.579 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.579         fram_buf/u_processor_inst/brightness_contrast_inst/_N8515
 CLMA_110_236/Y1                   td                    0.383      10.962 r       fram_buf/u_processor_inst/brightness_contrast_inst/N98_6/gateop_A2/Y1
                                   net (fanout=2)        0.421      11.383         fram_buf/u_processor_inst/brightness_contrast_inst/N163 [6]
 CLMA_118_236/Y1                   td                    0.151      11.534 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.480      12.014         fram_buf/u_processor_inst/brightness_contrast_inst/_N90513
 CLMS_102_241/Y1                   td                    0.224      12.238 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.154      12.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N1075
 CLMS_102_241/Y2                   td                    0.381      12.773 f       fram_buf/u_processor_inst/brightness_contrast_inst/N101_mux10_4/gateop_perm/Z
                                   net (fanout=5)        0.570      13.343         fram_buf/u_processor_inst/_N1081
 CLMA_150_236/Y2                   td                    0.150      13.493 f       fram_buf/u_processor_inst/vout_data_93[4]/gateop_perm/Z
                                   net (fanout=1)        1.112      14.605         fram_buf/u_processor_inst/_N16238
 CLMA_254_236/Y6CD                 td                    0.214      14.819 f       fram_buf/u_processor_inst/vout_data_96[4]_muxf6/F
                                   net (fanout=1)        1.346      16.165         nt_b_out[7]      
 IOL_327_138/DO                    td                    0.106      16.271 f       b_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      16.271         b_out_obuf[7]/ntO
 IOBS_LR_328_137/PAD               td                    3.150      19.421 f       b_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.060      19.481         b_out[7]         
 P19                                                                       f       b_out[7] (port)  

 Data arrival time                                                  19.481         Logic Levels: 10 
                                                                                   Logic: 7.354ns(57.701%), Route: 5.391ns(42.299%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_146_41/CLK         power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_146_41/CLK         power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_146_45/CLK         power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_157/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_38_145/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_102_45/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_102_45/CLK         cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_78_41/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_114_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_114_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_114_73/CLK         cmos2_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_26_4/CLKA[0]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_4/CLKA[0]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_26_4/CLKA[1]        fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_26_68/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_26_68/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_26_68/CLKA[1]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.497       7.407           0.910           High Pulse Width  APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.497       7.407           0.910           Low Pulse Width   APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.497       7.407           0.910           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_130_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_130_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_130_32/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{video_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_26_44/CLKA[0]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_26_44/CLKA[0]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_26_44/CLKA[1]       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{video_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.787     500.000         1.213           Low Pulse Width   IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_311_374/CLK_SYS     u_ethernet_1/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.763       3.673           0.910           Low Pulse Width   APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.763       3.673           0.910           High Pulse Width  APM_106_152/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.763       3.673           0.910           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_234_44/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_246_76/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                      
+----------------------------------------------------------------------------------------------+
| Input      | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_pnr.adf       
| Output     | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/video_top_rtp.adf     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/video_top.rtr         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/rtr.db                
+----------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,232 MB
Total CPU  time to report_timing completion : 0h:0m:3s
Process Total CPU  time to report_timing completion : 0h:0m:3s
Total real time to report_timing completion : 0h:0m:20s
