/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:01 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SHIMPHY_ADDR_CNTL_2_H__
#define BCHP_SHIMPHY_ADDR_CNTL_2_H__

/***************************************************************************
 *SHIMPHY_ADDR_CNTL_2 - DDR SHIMPHY   Control Registers
 ***************************************************************************/
#define BCHP_SHIMPHY_ADDR_CNTL_2_CONFIG          0x01208000 /* [RW] SHIMPHY Config register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SHIMPHY_REV_ID  0x01208004 /* [RO] SHIMPHY Revision ID Register. */
#define BCHP_SHIMPHY_ADDR_CNTL_2_RESET           0x01208008 /* [RW] DDR soft reset register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_CMD_DATA_FIFO   0x01208028 /* [RO] Command and Data FIFO Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_RD_DATAPATH     0x0120802c /* [RO] Read Datapath Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_FLAG_BUS        0x01208030 /* [RO] TP_OUT bus value Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_MISC            0x01208034 /* [RW] Miscellaneous Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_DFI_CONTROL     0x01208038 /* [RW] DFI Interface Control Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_DFI_STATUS      0x0120803c /* [RO] DFI Interface Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_PHY_LPM_STAT    0x01208040 /* [RO] PHY Power Control Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_ALERT_STATUS    0x01208044 /* [RW] DDR4 Alert Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_IDLE_POWER_SAVING 0x01208048 /* [RW] DDR PHY Idle power saving Control register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_DDR_PAD_CNTRL   0x0120808c /* [RW] DDR Pad control register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SHIMPHY_STATUS  0x0120809c /* [RO] SHIMPHY Status Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SPARE0_RW       0x012080a4 /* [RW] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SPARE1_RW       0x012080a8 /* [RW] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SPARE0_RO       0x012080ac /* [RO] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_SPARE1_RO       0x012080b0 /* [RO] Spare register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_DDR3_RESET_CNTRL 0x012080b4 /* [RW] FORCE_DDR3_RESET Deassert  Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CRC_CONTROL 0x012080b8 /* [RW] GDDR5 CRC CONTROL Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_31_0 0x012080bc /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_63_32 0x012080c0 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_95_64 0x012080c4 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_127_96 0x012080c8 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_159_128 0x012080cc /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_191_160 0x012080d0 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_223_192 0x012080d4 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CLIENT_CRC_EN_255_224 0x012080d8 /* [RW] GDDR5 Client CRC Enable Register */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CRC_WRITE_ERROR_CNT 0x012080dc /* [RW] GDDR5 Write CRC Error Count */
#define BCHP_SHIMPHY_ADDR_CNTL_2_GDDR5_CRC_READ_ERROR_CNT 0x012080e0 /* [RW] GDDR5 Read CRC Error Count */

#endif /* #ifndef BCHP_SHIMPHY_ADDR_CNTL_2_H__ */

/* End of File */
