// Seed: 2955389695
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  always @(posedge -1 or id_3) release id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd81,
    parameter id_7 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6[id_7] = 1;
  assign id_6[id_5] = 1;
endmodule
