{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e2cbcb21",
   "metadata": {},
   "outputs": [],
   "source": [
    "from __future__ import annotations\n",
    "\n",
    "from collections import defaultdict\n",
    "from enum import Enum\n",
    "from typing import Annotated, ClassVar, Generic, Literal, Type, TypeVar, Union\n",
    "\n",
    "from pydantic import BaseModel, Field, model_validator\n",
    "\n",
    "# ------------------------------------------------------------------\n",
    "# 1.  PORT SHAPES\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "\n",
    "class NoPort(BaseModel):\n",
    "    kind: Literal[\"none\"] = \"none\"\n",
    "\n",
    "\n",
    "class IntPort(BaseModel):\n",
    "    kind: Literal[\"int\"] = \"int\"\n",
    "    port: int  # 0-based output or input number\n",
    "\n",
    "\n",
    "class ModulePort(BaseModel):\n",
    "    kind: Literal[\"module\"] = \"module\"\n",
    "    module: int  # slot in a crate\n",
    "    port: int  # channel inside that slot\n",
    "\n",
    "\n",
    "# Discriminated union => automatic JSON tagging & validation\n",
    "Port = Annotated[Union[NoPort, IntPort, ModulePort], Field(discriminator=\"kind\")]\n",
    "\n",
    "# ------------------------------------------------------------------\n",
    "# 2.  INSTRUMENTS\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "P = TypeVar(\"P\", bound=BaseModel)\n",
    "\n",
    "\n",
    "class InstrumentKind(str, Enum):\n",
    "    RF_AWG = \"rf_awg\"\n",
    "    LF_AWG = \"lf_awg\"\n",
    "    UP_CONVERTER = \"upconverter\"\n",
    "    MIXER = \"mixer\"\n",
    "    CURRENT_GEN = \"current_gen\"\n",
    "    ADC = \"adc\"\n",
    "    VNA = \"vna\"\n",
    "    OSCILLOSCOPE = \"oscilloscope\"\n",
    "    FRIDGE = \"fridge\"\n",
    "\n",
    "\n",
    "class ImplTag(str, Enum):\n",
    "    # ── Pulsed-drive buses ───────────────────────────────────────────\n",
    "    PDRIVE_RF_AWG_SINGLE = \"pdrive_rf_awg_single\"\n",
    "    PDRIVE_LF_AWG_UPCONV = \"pdrive_lf_awg_upconv\"\n",
    "    PDRIVE_LF_AWG_UPCONV_MIXER = \"pdrive_lf_awg_upconv_mixer\"\n",
    "\n",
    "    # ── DC-flux buses ────────────────────────────────────────────────\n",
    "    DCFLUX_SINGLE_SRC = \"dcflux_single\"\n",
    "\n",
    "    # …add new tags here as needed\n",
    "\n",
    "\n",
    "class Instrument(BaseModel, Generic[P]):\n",
    "    \"\"\"\n",
    "    Generic instrument.\n",
    "\n",
    "    Sub-classes MUST set:\n",
    "      * Port       – the shape of their connectors\n",
    "      * kinds      – one or more InstrumentKind roles they can play\n",
    "      * impl_tags  – identifiers of bus-implementations they are legal in\n",
    "\n",
    "    Optionally they override validate_port(..) for value-range checks.\n",
    "    \"\"\"\n",
    "\n",
    "    name: str\n",
    "\n",
    "    Port: ClassVar[Type[P]]\n",
    "    kinds: ClassVar[tuple[InstrumentKind, ...]]\n",
    "    impl_tags: ClassVar[tuple[ImplTag, ...]]\n",
    "\n",
    "    __hash__ = object.__hash__  # identity hash\n",
    "\n",
    "    @classmethod\n",
    "    def validate_port(cls, port: P) -> P:  # pragma: no cover\n",
    "        \"\"\"Override for per-instrument numeric limits, etc.\"\"\"\n",
    "        return port\n",
    "\n",
    "    def setup(self, ctx: InstrumentContext) -> None:\n",
    "        \"\"\"\n",
    "        Override in subclasses.\n",
    "\n",
    "        The default implementation just prints, so nothing breaks if\n",
    "        you forget to implement the hook on a new instrument.\n",
    "        \"\"\"\n",
    "        print(f\"[DRY-RUN] {self.name}: would set up for {ctx.impl_tag} \" f\"with {list(ctx.associations)}\")\n",
    "\n",
    "\n",
    "# --- some example instruments --------------------------------------\n",
    "\n",
    "\n",
    "class QbloxCluster(Instrument[IntPort]):\n",
    "    Port = IntPort\n",
    "    kinds = (InstrumentKind.RF_AWG, InstrumentKind.LF_AWG)\n",
    "    impl_tags = (\n",
    "        ImplTag.PDRIVE_RF_AWG_SINGLE,\n",
    "        ImplTag.PDRIVE_LF_AWG_UPCONV,\n",
    "    )\n",
    "\n",
    "    @classmethod\n",
    "    def validate_port(cls, port: IntPort) -> IntPort:\n",
    "        if not 0 <= port.port <= 7:\n",
    "            raise ValueError(\"Cluster has 8 outputs (0-7)\")\n",
    "        return port\n",
    "\n",
    "    def setup(self, ctx: InstrumentContext) -> None:\n",
    "        super().setup(ctx)\n",
    "        if ctx.impl_tag is ImplTag.PDRIVE_RF_AWG_SINGLE:\n",
    "            # only one association, key \"rf\"\n",
    "            port = ctx.associations[\"rf\"].port  # IntPort\n",
    "            # self.device.set_rf_awg(channel=port.id)         # placeholder call\n",
    "\n",
    "        elif ctx.impl_tag is ImplTag.PDRIVE_LF_AWG_UPCONV:\n",
    "            i_port = ctx.associations[\"i\"].port\n",
    "            q_port = ctx.associations[\"q\"].port\n",
    "            # two LF-AWG channels drive I/Q\n",
    "            # self.device.set_lf_awg_iq(i_channel=i_port.id, q_channel=q_port.id)\n",
    "\n",
    "        else:\n",
    "            raise NotImplementedError(f\"{self.__class__.__name__} cannot handle {ctx.impl_tag}\")\n",
    "\n",
    "\n",
    "class ZurichUpConverter(Instrument[IntPort]):\n",
    "    Port = IntPort\n",
    "    kinds = (InstrumentKind.UP_CONVERTER,)\n",
    "    impl_tags = ImplTag.PDRIVE_LF_AWG_UPCONV\n",
    "\n",
    "    @classmethod\n",
    "    def validate_port(cls, port: IntPort) -> IntPort:\n",
    "        if port.port not in (0, 1, 2):\n",
    "            raise ValueError(\"Up-converter ports are 0, 1 (I/Q) and 2 (RF out)\")\n",
    "        return port\n",
    "\n",
    "\n",
    "class DeltaCurrentGen(Instrument[NoPort]):\n",
    "    Port = NoPort\n",
    "    kinds = (InstrumentKind.CURRENT_GEN,)\n",
    "    impl_tags = (ImplTag.DCFLUX_SINGLE_SRC,)\n",
    "\n",
    "\n",
    "# ------------------------------------------------------------------\n",
    "# 4.  ASSOCIATION  (instrument + one connector)\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "\n",
    "I = TypeVar(\"I\", bound=Instrument)  # concrete instrument type\n",
    "\n",
    "\n",
    "class Association(BaseModel, Generic[I, P]):\n",
    "    instrument: I\n",
    "    port: P\n",
    "\n",
    "    @model_validator(mode=\"after\")\n",
    "    def _shape_and_value_checks(self):\n",
    "        # 1) shape must match whatever the instrument declares\n",
    "        expected = self.instrument.Port\n",
    "        if not isinstance(self.port, expected):\n",
    "            raise ValueError(f\"Port must be {expected.__name__}\")\n",
    "        # 2) instrument-specific range rules\n",
    "        self.instrument.validate_port(self.port)\n",
    "        return self\n",
    "\n",
    "\n",
    "# Shortcut when we do not care about the generics in annotations\n",
    "AnyAssoc = Association[Instrument, Port]\n",
    "\n",
    "# ------------------------------------------------------------------\n",
    "# 5.  BUS IMPLEMENTATIONS\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "\n",
    "class BusImplementation(BaseModel):\n",
    "    \"\"\"\n",
    "    A *concrete* way to realise a logical bus.\n",
    "\n",
    "    Sub-classes set:\n",
    "      * kind           – a short id, referenced by instruments.impl_tags\n",
    "      * required_kinds – mapping {field_name: InstrumentKind}\n",
    "\n",
    "    Each field named in required_kinds must be an Association and satisfy:\n",
    "      1) the instrument kind matches, AND\n",
    "      2) that instrument declares compatibility via impl_tags.\n",
    "    \"\"\"\n",
    "\n",
    "    kind: ClassVar[ImplTag]\n",
    "    required_kinds: ClassVar[dict[str, InstrumentKind]]\n",
    "\n",
    "    @model_validator(mode=\"after\")\n",
    "    def _check_roles(self):\n",
    "        for fld, kind in self.required_kinds.items():\n",
    "            assoc: AnyAssoc = getattr(self, fld)\n",
    "\n",
    "            # instrument must be of the right *role*\n",
    "            if kind not in assoc.instrument.kinds:\n",
    "                raise ValueError(f\"Field “{fld}” expects a {kind}, \" f\"got {assoc.instrument.kinds}\")\n",
    "\n",
    "            # instrument must allow this *implementation*\n",
    "            if self.kind not in assoc.instrument.impl_tags:\n",
    "                raise ValueError(f\"{assoc.instrument.name} is not allowed in implementation {self.kind}\")\n",
    "        return self\n",
    "\n",
    "    def setup(self) -> None:\n",
    "        \"\"\"\n",
    "        Walk through all Association fields, group them per instrument,\n",
    "        create an InstrumentContext for each, and call its setup().\n",
    "        \"\"\"\n",
    "        per_instr: dict[Instrument, dict[str, AnyAssoc]] = defaultdict(dict)\n",
    "\n",
    "        # 1) gather every Association that is part of this impl\n",
    "        for field_name in self.required_kinds:\n",
    "            assoc: AnyAssoc = getattr(self, field_name)\n",
    "            per_instr[assoc.instrument][field_name] = assoc\n",
    "\n",
    "        # 2) call setup once per instrument\n",
    "        for instr, mapping in per_instr.items():\n",
    "            ctx = InstrumentContext(\n",
    "                impl_tag=self.kind,  # ← an ImplTag, not a str\n",
    "                associations=mapping,\n",
    "            )\n",
    "            instr.setup(ctx)\n",
    "\n",
    "\n",
    "class InstrumentContext(BaseModel):\n",
    "    \"\"\"\n",
    "    What an instrument needs to know in order to set itself up.\n",
    "\n",
    "    * impl_tag    – which wiring-scheme we are in\n",
    "    * associations – mapping {\"field-name-in-impl\": Association}\n",
    "                    containing *only* the connectors that belong\n",
    "                    to *this* instrument inside the implementation\n",
    "    \"\"\"\n",
    "\n",
    "    impl_tag: ImplTag\n",
    "    associations: dict[str, AnyAssoc]\n",
    "\n",
    "\n",
    "# --- Pulsed-drive IMPLEMENTATION A  (single RF-AWG) ----------------\n",
    "\n",
    "\n",
    "class PulsedDrive_RF_AWG(BusImplementation):\n",
    "    kind = ImplTag.PDRIVE_RF_AWG_SINGLE\n",
    "    required_kinds = {\"rf\": InstrumentKind.RF_AWG}\n",
    "\n",
    "    rf: AnyAssoc\n",
    "\n",
    "\n",
    "# --- Pulsed-drive IMPLEMENTATION B  (LF I/Q + Up-converter) --------\n",
    "\n",
    "\n",
    "class PulsedDrive_LF_AWG_UpConv(BusImplementation):\n",
    "    kind = ImplTag.PDRIVE_LF_AWG_UPCONV\n",
    "    required_kinds = {\n",
    "        \"i\": InstrumentKind.LF_AWG,\n",
    "        \"q\": InstrumentKind.LF_AWG,\n",
    "        \"up_i\": InstrumentKind.UP_CONVERTER,\n",
    "        \"up_q\": InstrumentKind.UP_CONVERTER,\n",
    "        \"up_out\": InstrumentKind.UP_CONVERTER,\n",
    "    }\n",
    "\n",
    "    i: AnyAssoc\n",
    "    q: AnyAssoc\n",
    "    up_i: AnyAssoc\n",
    "    up_q: AnyAssoc\n",
    "    up_out: AnyAssoc\n",
    "\n",
    "    # extra rule: the three up-converter ports must belong to the *same* unit\n",
    "    @model_validator(mode=\"after\")\n",
    "    def _same_upconverter(self):\n",
    "        if not (self.up_i.instrument is self.up_q.instrument is self.up_out.instrument):\n",
    "            raise ValueError(\"I, Q and RF-out must be on the same up-converter\")\n",
    "        return self\n",
    "\n",
    "\n",
    "# --- DC-Flux IMPLEMENTATION  (single current source) ---------------\n",
    "\n",
    "\n",
    "class DCFlux_Single(BusImplementation):\n",
    "    kind = ImplTag.DCFLUX_SINGLE_SRC\n",
    "    required_kinds = {\"src\": InstrumentKind.CURRENT_GEN}\n",
    "\n",
    "    src: AnyAssoc\n",
    "\n",
    "\n",
    "# ------------------------------------------------------------------\n",
    "# 3.  BUS HIERARCHY\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "\n",
    "BI = TypeVar(\"BI\", bound=\"BusImplementation\")\n",
    "\n",
    "\n",
    "class Bus(BaseModel, Generic[BI]):\n",
    "    name: str\n",
    "    impl: BI\n",
    "\n",
    "    # list of classes, e.g. (PulsedDrive_RF_AWG, PulsedDrive_LF_AWG_UpConv)\n",
    "    AllowedImpls: ClassVar[tuple[type[BusImplementation], ...]]\n",
    "\n",
    "    @model_validator(mode=\"after\")\n",
    "    def _check_impl_class(self):\n",
    "        if not isinstance(self.impl, self.AllowedImpls):\n",
    "            allowed = \", \".join(c.__name__ for c in self.AllowedImpls)\n",
    "            raise TypeError(f\"{self.__class__.__name__} accepts only: {allowed}\")\n",
    "        return self\n",
    "\n",
    "    # expose the hardware-setup entry point\n",
    "    def setup(self) -> None:\n",
    "        self.impl.setup()\n",
    "\n",
    "\n",
    "# Top-level categories\n",
    "class DriveBus(Bus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class ReadoutBus(Bus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class FluxBus(Bus):\n",
    "    pass\n",
    "\n",
    "\n",
    "# Concrete buses\n",
    "class PulsedDriveBus(Bus[Union[PulsedDrive_RF_AWG, PulsedDrive_LF_AWG_UpConv]]):\n",
    "    AllowedImpls = (PulsedDrive_RF_AWG, PulsedDrive_LF_AWG_UpConv)\n",
    "\n",
    "\n",
    "class ContinuousDriveBus(DriveBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class ADCReadoutBus(ReadoutBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class VNAReadoutBus(ReadoutBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class OscilloscopeReadoutBus(ReadoutBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class FridgeReadoutBus(ReadoutBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class ACFluxBus(FluxBus):\n",
    "    pass\n",
    "\n",
    "\n",
    "class DCFluxBus(Bus[\"DCFlux_Single\"]):\n",
    "    AllowedImpls = (DCFlux_Single,)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "69a85a0b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# ------------------------------------------------------------------\n",
    "# 6.  EXAMPLE USAGE\n",
    "# ------------------------------------------------------------------\n",
    "\n",
    "# ----------------------------------------------------------------\n",
    "# create some hardware\n",
    "# ----------------------------------------------------------------\n",
    "awg0 = QbloxCluster(name=\"cluster-0\")\n",
    "awg1 = QbloxCluster(name=\"cluster-1\")\n",
    "upc = ZurichUpConverter(name=\"up-0\")\n",
    "dc = DeltaCurrentGen(name=\"delta-0\")\n",
    "\n",
    "# logical buses for one qubit\n",
    "# --- build drive bus with a LF-AWG + up-converter implementation ------\n",
    "drive_bus = PulsedDriveBus(\n",
    "    name=\"drive-q0\",\n",
    "    impl=PulsedDrive_LF_AWG_UpConv(\n",
    "        i=AnyAssoc(instrument=awg0, port=IntPort(port=0)),\n",
    "        q=AnyAssoc(instrument=awg0, port=IntPort(port=1)),\n",
    "        up_i=AnyAssoc(instrument=upc, port=IntPort(port=0)),\n",
    "        up_q=AnyAssoc(instrument=upc, port=IntPort(port=1)),\n",
    "        up_out=AnyAssoc(instrument=upc, port=IntPort(port=2)),\n",
    "    ),\n",
    ")\n",
    "\n",
    "# --- build flux bus with its single-source implementation -------------\n",
    "flux_bus = DCFluxBus(\n",
    "    name=\"flux-q0\",\n",
    "    impl=DCFlux_Single(\n",
    "        src=AnyAssoc(instrument=dc, port=NoPort()),\n",
    "    ),\n",
    ")\n",
    "\n",
    "# print('drive-bus wiring OK →', impl_drive.model_dump())\n",
    "# print('flux-bus  wiring OK →', impl_flux.model_dump())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "eea69ebb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[DRY-RUN] cluster-0: would set up for pdrive_lf_awg_upconv with ['i', 'q']\n",
      "[DRY-RUN] up-0: would set up for pdrive_lf_awg_upconv with ['up_i', 'up_q', 'up_out']\n",
      "[DRY-RUN] delta-0: would set up for dcflux_single with ['src']\n"
     ]
    }
   ],
   "source": [
    "drive_bus.setup()\n",
    "flux_bus.setup()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
