{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 17:07:31 2019 " "Info: Processing started: Mon Oct 07 17:07:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcaddressmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srcaddressmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcAddressMem " "Info: Found entity 1: SrcAddressMem" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcA " "Info: Found entity 1: ALUSrcA" {  } { { "ALUSrcA.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcB " "Info: Found entity 1: ALUSrcB" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemToReg " "Info: Found entity 1: MemToReg" {  } { { "MemToReg.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/MemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst " "Info: Found entity 1: RegDst" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSource " "Info: Found entity 1: PCSource" {  } { { "PCSource.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/PCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disregshamt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disregshamt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisRegShamt " "Info: Found entity 1: DisRegShamt" {  } { { "DisRegShamt.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegShamt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disregentry.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disregentry.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisRegEntry " "Info: Found entity 1: DisRegEntry" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" SrcLo.v(14) " "Error (10170): Verilog HDL syntax error at SrcLo.v(14) near text \"end\";  expecting \"endcase\"" {  } { { "SrcLo.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcLo.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srclo.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file srclo.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" SrcHi.v(14) " "Error (10170): Verilog HDL syntax error at SrcHi.v(14) near text \"end\";  expecting \"endcase\"" {  } { { "SrcHi.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcHi.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srchi.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file srchi.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4421 " "Error: Peak virtual memory: 4421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 17:07:33 2019 " "Error: Processing ended: Mon Oct 07 17:07:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
