$comment
	File created using the following command:
		vcd file RippleCarryAdder.msim.vcd -direction
$end
$date
	Wed Mar 01 23:18:46 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module RippleCarryAdder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ Sum [3] $end
$var wire 1 % Sum [2] $end
$var wire 1 & Sum [1] $end
$var wire 1 ' Sum [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 0 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 1 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 2 Sum[0]~output_o $end
$var wire 1 3 Sum[1]~output_o $end
$var wire 1 4 Sum[2]~output_o $end
$var wire 1 5 Sum[3]~output_o $end
$var wire 1 6 B[0]~input_o $end
$var wire 1 7 A[0]~input_o $end
$var wire 1 8 cin~input_o $end
$var wire 1 9 Sini|sum~0_combout $end
$var wire 1 : Sini|cout~0_combout $end
$var wire 1 ; A[1]~input_o $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = S[1]|sum~combout $end
$var wire 1 > S[1]|cout~0_combout $end
$var wire 1 ? B[2]~input_o $end
$var wire 1 @ A[2]~input_o $end
$var wire 1 A S[2]|sum~combout $end
$var wire 1 B B[3]~input_o $end
$var wire 1 C A[3]~input_o $end
$var wire 1 D S[3]|sum~0_combout $end
$var wire 1 E S[3]|sum~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1100 "
0#
1'
1&
1%
1$
0(
1)
x*
1+
1,
1-
0.
z/
z0
z1
12
13
14
15
06
17
08
19
0:
1;
0<
1=
0>
1?
0@
1A
1B
0C
1D
1E
$end
#1000000
