
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: dflipflop                       |Circuit 2: dflipflop                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (7)                |sky130_fd_pr__pfet_01v8 (7)                
sky130_fd_pr__nfet_01v8 (7)                |sky130_fd_pr__nfet_01v8 (7)                
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with property errors.
sky130_fd_pr__pfet_01v8:M10 vs. sky130_fd_pr__pfet_01v8:4:
 W circuit1: 4   circuit2: 3.95   (delta=1.26%, cutoff=1%)

Subcircuit pins:
Circuit 1: dflipflop                       |Circuit 2: dflipflop                       
-------------------------------------------|-------------------------------------------
Qn                                         |Qn                                         
Q                                          |Q                                          
GND                                        |VN **Mismatch**                            
VDD                                        |VP **Mismatch**                            
Dn                                         |Dn                                         
D                                          |D                                          
CLK                                        |CLK                                        
---------------------------------------------------------------------------------------
Cell pin lists for dflipflop and dflipflop altered to match.
Device classes dflipflop and dflipflop are equivalent.

Subcircuit summary:
Circuit 1: shiftreg4_xschem.spice          |Circuit 2: shiftreg4_magic.spice           
-------------------------------------------|-------------------------------------------
dflipflop (4)                              |dflipflop (4)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Cells have no pins;  pin matching not needed.
Device classes shiftreg4_xschem.spice and shiftreg4_magic.spice are equivalent.

Final result: Circuits match uniquely.
.

The following cells had property errors:
 dflipflop
