git clone --depth 1 --no-tags https://github.com/DarhenWu/SIMPLE_RISC_CPU_linux.git f:/verilog_sva_gh_scraper/data/full_repos/737931324
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/RVF32-Floating-Point-Extension.git f:/verilog_sva_gh_scraper/data/full_repos/738748895
git clone --depth 1 --no-tags https://github.com/MariammAbdelkader/8259_PIC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/735066387
git clone --depth 1 --no-tags https://github.com/CSIE523/2023_CA_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/737988535
git clone --depth 1 --no-tags https://github.com/2763981847/mycpu.git f:/verilog_sva_gh_scraper/data/full_repos/737450657
git clone --depth 1 --no-tags https://github.com/OguzKahramn/ZedBoard-OV7670-cam.git f:/verilog_sva_gh_scraper/data/full_repos/732627119
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/cocotbext-bow.git f:/verilog_sva_gh_scraper/data/full_repos/733487528
git clone --depth 1 --no-tags https://github.com/LiuziqiOvO/RISC-V_Snake.git f:/verilog_sva_gh_scraper/data/full_repos/736184391
git clone --depth 1 --no-tags https://github.com/iliasslasri/fpga-sv.git f:/verilog_sva_gh_scraper/data/full_repos/737244455
git clone --depth 1 --no-tags https://github.com/nadiazhou/ece241-digitalsystems.git f:/verilog_sva_gh_scraper/data/full_repos/733181470
git clone --depth 1 --no-tags https://github.com/atri45/colab.git f:/verilog_sva_gh_scraper/data/full_repos/736212376
git clone --depth 1 --no-tags https://github.com/Shylie/eightbit.git f:/verilog_sva_gh_scraper/data/full_repos/739491395
git clone --depth 1 --no-tags https://github.com/Tiru373/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/737207298
git clone --depth 1 --no-tags https://github.com/wishvamadushanka/cache.git f:/verilog_sva_gh_scraper/data/full_repos/737152915
git clone --depth 1 --no-tags https://github.com/prayogak/VRegisterFile.git f:/verilog_sva_gh_scraper/data/full_repos/737034926
git clone --depth 1 --no-tags https://github.com/jandrovins/PA-project.git f:/verilog_sva_gh_scraper/data/full_repos/738085885
git clone --depth 1 --no-tags https://github.com/AGstars/Vivado_TrafficSystem.git f:/verilog_sva_gh_scraper/data/full_repos/737277576
git clone --depth 1 --no-tags https://github.com/KishorKumar0/RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735540611
git clone --depth 1 --no-tags https://github.com/flytt-away/FPGA-Video-Capture.git f:/verilog_sva_gh_scraper/data/full_repos/740061725
git clone --depth 1 --no-tags https://github.com/openasic-org/xkDLA.git f:/verilog_sva_gh_scraper/data/full_repos/743351639
git clone --depth 1 --no-tags https://github.com/mashahedurrahman/Security-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/740224683
git clone --depth 1 --no-tags https://github.com/NCTUTHEBEST/ICLAB_2023_FALL.git f:/verilog_sva_gh_scraper/data/full_repos/740083017
git clone --depth 1 --no-tags https://github.com/Molotovgirl1/NKUCS_Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/745851698
git clone --depth 1 --no-tags https://github.com/Burijjibenzen/FPGA-Super-Mario-Bros.git f:/verilog_sva_gh_scraper/data/full_repos/740410226
git clone --depth 1 --no-tags https://github.com/mbaykenar/openlane-designs.git f:/verilog_sva_gh_scraper/data/full_repos/741165809
git clone --depth 1 --no-tags https://github.com/cis5710/cis5710-homework.git f:/verilog_sva_gh_scraper/data/full_repos/745339155
git clone --depth 1 --no-tags https://github.com/JN513/Risco-5.git f:/verilog_sva_gh_scraper/data/full_repos/745236428
git clone --depth 1 --no-tags https://github.com/Monish-Alavalapati/DualPort_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/743631652
git clone --depth 1 --no-tags https://github.com/Lau-pq/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/742816416
git clone --depth 1 --no-tags https://github.com/hw-sw-contracts/riscv-contract-synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/742351576
git clone --depth 1 --no-tags https://github.com/emeb/icebreaker_z80.git f:/verilog_sva_gh_scraper/data/full_repos/744309378
git clone --depth 1 --no-tags https://github.com/geniusneverdie/jisuanjzuchengyuanli.git f:/verilog_sva_gh_scraper/data/full_repos/746508416
git clone --depth 1 --no-tags https://github.com/bonanyan/attentionlego.git f:/verilog_sva_gh_scraper/data/full_repos/746163634
git clone --depth 1 --no-tags https://github.com/Stanlazy/sp24_ece425_.release.git f:/verilog_sva_gh_scraper/data/full_repos/746078792
git clone --depth 1 --no-tags https://github.com/P-Smriti-22/Adaptive-Digital-Beamforming.git f:/verilog_sva_gh_scraper/data/full_repos/747248046
git clone --depth 1 --no-tags https://github.com/hawashra/Multi-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/744666480
git clone --depth 1 --no-tags https://github.com/multigcs/riocore.git f:/verilog_sva_gh_scraper/data/full_repos/745205239
git clone --depth 1 --no-tags https://github.com/HB2102/D-Flip-Flop-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/742934859
git clone --depth 1 --no-tags https://github.com/francobottini99/MIPSFPGA-2023.git f:/verilog_sva_gh_scraper/data/full_repos/743752293
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/PPS-PhaseMonitor.git f:/verilog_sva_gh_scraper/data/full_repos/745010345
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_sp24.git f:/verilog_sva_gh_scraper/data/full_repos/746382894
git clone --depth 1 --no-tags https://github.com/danielespo/learnverilog.v.git f:/verilog_sva_gh_scraper/data/full_repos/746418016
git clone --depth 1 --no-tags https://github.com/shun6-6/Tri_Eth_UDP_pro_stack.git f:/verilog_sva_gh_scraper/data/full_repos/742724952
git clone --depth 1 --no-tags https://github.com/psvm26/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/742998173
git clone --depth 1 --no-tags https://github.com/manavshah-28/-RiScKy-.git f:/verilog_sva_gh_scraper/data/full_repos/744591150
git clone --depth 1 --no-tags https://github.com/MNQadim/RISC-V-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/743417635
git clone --depth 1 --no-tags https://github.com/cheee123/CNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/746147805
git clone --depth 1 --no-tags https://github.com/YnuGuoLab/DATE_FPGA_Approx_Mul.git f:/verilog_sva_gh_scraper/data/full_repos/740488396
git clone --depth 1 --no-tags https://github.com/gaurav136/Pathfinder-Robot-with-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/743497037
git clone --depth 1 --no-tags https://github.com/os-fpga/FPGA_PRIMITIVES_MODELS.git f:/verilog_sva_gh_scraper/data/full_repos/741858665
git clone --depth 1 --no-tags https://github.com/HB2102/Micro-Hardware-Implementation-of-Logic-Microoperations-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744753635
git clone --depth 1 --no-tags https://github.com/SkyWhite2295/23_Design-of-Digital-Logic-Circuits-Based-on-Verilog-Hardware-Description-Language.git f:/verilog_sva_gh_scraper/data/full_repos/747096330
git clone --depth 1 --no-tags https://github.com/WTrenyer/-artix7_uart_file.git f:/verilog_sva_gh_scraper/data/full_repos/741475070
git clone --depth 1 --no-tags https://github.com/asimkhan8107/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/742419173
git clone --depth 1 --no-tags https://github.com/SkyWhite2295/23_VerilogHDL-32-bits-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/747236843
git clone --depth 1 --no-tags https://github.com/Shwetank96/Digital_Lock.git f:/verilog_sva_gh_scraper/data/full_repos/745046744
git clone --depth 1 --no-tags https://github.com/JRJittu/Ring-and-Johnson-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/745070868
git clone --depth 1 --no-tags https://github.com/asreed666/thursdayVGA.git f:/verilog_sva_gh_scraper/data/full_repos/748259763
git clone --depth 1 --no-tags https://github.com/os-fpga/Raptor_Tools.git f:/verilog_sva_gh_scraper/data/full_repos/744691516
git clone --depth 1 --no-tags https://github.com/ybhphoenix/A_Low_latency_A2B.git f:/verilog_sva_gh_scraper/data/full_repos/740080059
git clone --depth 1 --no-tags https://github.com/Diskard/FPGA_Music_Player.git f:/verilog_sva_gh_scraper/data/full_repos/746589030
git clone --depth 1 --no-tags https://github.com/suhasbv/Router-1x3-.git f:/verilog_sva_gh_scraper/data/full_repos/741475140
git clone --depth 1 --no-tags https://github.com/JanCCruzSoto/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/739884261
git clone --depth 1 --no-tags https://github.com/HB2102/Computer-Architecture-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/744761680
git clone --depth 1 --no-tags https://github.com/elafatal/jk-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/743741993
git clone --depth 1 --no-tags https://github.com/himanshu1308/PS_PL_Templates.git f:/verilog_sva_gh_scraper/data/full_repos/745521001
git clone --depth 1 --no-tags https://github.com/nhchung11/I2C-APB-interface.git f:/verilog_sva_gh_scraper/data/full_repos/741809563
git clone --depth 1 --no-tags https://github.com/HB2102/Arithmetic-Circuit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744749044
git clone --depth 1 --no-tags https://github.com/HB2102/Arithnetic-Logic-Shift-Unit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744758101
git clone --depth 1 --no-tags https://github.com/elafatal/T-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/743743831
git clone --depth 1 --no-tags https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/746952177
git clone --depth 1 --no-tags https://github.com/MahdiHaeri/Logic_Circuit_Project.git f:/verilog_sva_gh_scraper/data/full_repos/746470410
git clone --depth 1 --no-tags https://github.com/pietrea2/8-Bit-Breadboard-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/747451811
git clone --depth 1 --no-tags https://github.com/Chihan-Zheng/AHB2APB_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/744801904
git clone --depth 1 --no-tags https://github.com/p810105b/ICDC.git f:/verilog_sva_gh_scraper/data/full_repos/746830747
git clone --depth 1 --no-tags https://github.com/qulad/simple-8-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/742090418
git clone --depth 1 --no-tags https://github.com/Dianne722/temp-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/743455914
git clone --depth 1 --no-tags https://github.com/tylkostudent/PBL.git f:/verilog_sva_gh_scraper/data/full_repos/740400739
git clone --depth 1 --no-tags https://github.com/visaladi/Risc-32-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/746103961
git clone --depth 1 --no-tags https://github.com/italown/IF674-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/744162422
git clone --depth 1 --no-tags https://github.com/adervay1/BCIM.git f:/verilog_sva_gh_scraper/data/full_repos/739950449
git clone --depth 1 --no-tags https://github.com/ArrowElectronics/ghrd-socfpga.git f:/verilog_sva_gh_scraper/data/full_repos/744996289
git clone --depth 1 --no-tags https://github.com/HB2102/T-Flip-Flop-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/743762608
git clone --depth 1 --no-tags https://github.com/HB2102/Bus-Input-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744760573
git clone --depth 1 --no-tags https://github.com/Labourguignonn/CPU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741500010
git clone --depth 1 --no-tags https://github.com/TONYHEGUAGUA/CPU-ON-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/745003199
git clone --depth 1 --no-tags https://github.com/yangbright-2001/5-stage-pipelined-CPU-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/739726833
git clone --depth 1 --no-tags https://github.com/YukiJuda111/Arch.git f:/verilog_sva_gh_scraper/data/full_repos/742880919
git clone --depth 1 --no-tags https://github.com/rishabh4749/Serial_Peripheral_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/743176670
git clone --depth 1 --no-tags https://github.com/pudaykiran07/75daysRTL.git f:/verilog_sva_gh_scraper/data/full_repos/746793448
git clone --depth 1 --no-tags https://github.com/hvdanyan/CPU-ON-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/745946301
git clone --depth 1 --no-tags https://github.com/elafatal/ALU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/743744521
git clone --depth 1 --no-tags https://github.com/HB2102/JK-Flip-Flop-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/743761206
git clone --depth 1 --no-tags https://github.com/luis-fk/Laboratorio-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/745742033
git clone --depth 1 --no-tags https://github.com/luminousleek/fyp.git f:/verilog_sva_gh_scraper/data/full_repos/740808297
git clone --depth 1 --no-tags https://github.com/NaClCode/whut_digit_logic.git f:/verilog_sva_gh_scraper/data/full_repos/744021562
git clone --depth 1 --no-tags https://github.com/chanchaltiwari01/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/744658459
git clone --depth 1 --no-tags https://github.com/npz7yyk/2PGreedySnake.git f:/verilog_sva_gh_scraper/data/full_repos/742313355
git clone --depth 1 --no-tags https://github.com/SyedMisbahUrRehman/RISCV-PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/742855275
git clone --depth 1 --no-tags https://github.com/v5run/DE1-SoC-ComboLock.git f:/verilog_sva_gh_scraper/data/full_repos/742601800
