# Created from RP2040.svd (Rev 0)

name: ADC
description: Control and data interface to SAR ADC
registers:
  - name: CS
    addressOffset: 0
    description: ADC Control and Status
    resetValue: 0
    fields:
      - name: EN
        description: "Power on ADC and enable its clock. \n                      \
          \      1 - enabled. 0 - disabled."
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: TS_EN
        description: Power on temperature sensor. 1 - enabled. 0 - disabled.
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: START_ONCE
        description: Start a single conversion. Self-clearing. Ignored if 
          start_many is asserted.
        access: write-only
        bitOffset: 2
        bitWidth: 1
      - name: START_MANY
        description: Continuously perform conversions whilst this bit is 1. A 
          new conversion will start immediately after the previous finishes.
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: READY
        description: "1 if the ADC is ready to start a new conversion. Implies any
          previous conversion has completed. \n                            0 whilst
          conversion in progress."
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: ERR
        description: The most recent ADC conversion encountered an error; result
          is undefined or noisy.
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: ERR_STICKY
        description: Some past ADC conversion encountered an error. Write 1 to 
          clear.
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 10
        bitWidth: 1
      - name: AINSEL
        description: Select analog mux input. Updated automatically in 
          round-robin mode.
        access: read-write
        bitOffset: 12
        bitWidth: 3
      - name: RROBIN
        description: "Round-robin sampling. 1 bit per channel. Set all bits to 0 to
          disable. \n                            Otherwise, the ADC will cycle through
          each enabled channel in a round-robin fashion. \n                      \
          \      The first channel to be sampled will be the one currently indicated
          by AINSEL. \n                            AINSEL will be updated after each
          conversion with the newly-selected channel."
        access: read-write
        bitOffset: 16
        bitWidth: 5
  - name: RESULT
    addressOffset: 4
    description: Result of most recent ADC conversion
    resetValue: 0
    fields:
      - name: RESULT
        access: read-only
        bitOffset: 0
        bitWidth: 12
  - name: FCS
    addressOffset: 8
    description: FIFO control and status
    resetValue: 0
    fields:
      - name: EN
        description: 'If 1: write result to the FIFO after each conversion.'
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: SHIFT
        description: 'If 1: FIFO results are right-shifted to be one byte in size.
          Enables DMA to byte buffers.'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: ERR
        description: 'If 1: conversion error bit appears in the FIFO alongside the
          result'
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: DREQ_EN
        description: 'If 1: assert DMA requests when FIFO contains data'
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: EMPTY
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: FULL
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: UNDER
        description: 1 if the FIFO has been underflowed. Write 1 to clear.
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 10
        bitWidth: 1
      - name: OVER
        description: 1 if the FIFO has been overflowed. Write 1 to clear.
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 11
        bitWidth: 1
      - name: LEVEL
        description: The number of conversion results currently waiting in the 
          FIFO
        access: read-only
        bitOffset: 16
        bitWidth: 4
      - name: THRESH
        description: DREQ/IRQ asserted when level >= threshold
        access: read-write
        bitOffset: 24
        bitWidth: 4
  - name: FIFO
    addressOffset: 12
    description: Conversion result FIFO
    resetValue: 0
    fields:
      - name: VAL
        access: read-only
        readAction: modify
        bitOffset: 0
        bitWidth: 12
      - name: ERR
        description: 1 if this particular sample experienced a conversion error.
          Remains in the same location if the sample is shifted.
        access: read-only
        readAction: modify
        bitOffset: 15
        bitWidth: 1
  - name: DIV
    addressOffset: 16
    description: "Clock divider. If non-zero, CS_START_MANY will start conversions\
      \ \n                    at regular intervals rather than back-to-back. \n  \
      \                  The divider is reset when either of these fields are written.\
      \ \n                    Total period is 1 + INT + FRAC / 256"
    resetValue: 0
    fields:
      - name: FRAC
        description: Fractional part of clock divisor. First-order delta-sigma.
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer part of clock divisor.
        access: read-write
        bitOffset: 8
        bitWidth: 16
  - name: INTR
    addressOffset: 20
    description: Raw Interrupts
    resetValue: 0
    fields:
      - name: FIFO
        description: "Triggered when the sample FIFO reaches a certain level. \n \
          \                           This level can be programmed via the FCS_THRESH
          field."
        access: read-only
        bitOffset: 0
        bitWidth: 1
  - name: INTE
    addressOffset: 24
    description: Interrupt Enable
    resetValue: 0
    fields:
      - name: FIFO
        description: "Triggered when the sample FIFO reaches a certain level. \n \
          \                           This level can be programmed via the FCS_THRESH
          field."
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: INTF
    addressOffset: 28
    description: Interrupt Force
    resetValue: 0
    fields:
      - name: FIFO
        description: "Triggered when the sample FIFO reaches a certain level. \n \
          \                           This level can be programmed via the FCS_THRESH
          field."
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: INTS
    addressOffset: 32
    description: Interrupt status after masking & forcing
    resetValue: 0
    fields:
      - name: FIFO
        description: "Triggered when the sample FIFO reaches a certain level. \n \
          \                           This level can be programmed via the FCS_THRESH
          field."
        access: read-only
        bitOffset: 0
        bitWidth: 1
interrupts:
  - name: ADC_IRQ_FIFO
addressBlocks:
  - offset: 0
    size: 36
    usage: registers
