INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/imports/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
