$comment
	File created using the following command:
		vcd file shuffle_fsm.msim.vcd -direction
$end
$date
	Wed Jun 12 16:25:43 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module shuffle_fsm_vlg_vec_tst $end
$var reg 1 ! CLOCK_50 $end
$var reg 8 " index [7:0] $end
$var reg 1 # reset $end
$var reg 8 $ s [7:0] $end
$var reg 24 % secret_key [23:0] $end
$var wire 1 & address [7] $end
$var wire 1 ' address [6] $end
$var wire 1 ( address [5] $end
$var wire 1 ) address [4] $end
$var wire 1 * address [3] $end
$var wire 1 + address [2] $end
$var wire 1 , address [1] $end
$var wire 1 - address [0] $end
$var wire 1 . data [7] $end
$var wire 1 / data [6] $end
$var wire 1 0 data [5] $end
$var wire 1 1 data [4] $end
$var wire 1 2 data [3] $end
$var wire 1 3 data [2] $end
$var wire 1 4 data [1] $end
$var wire 1 5 data [0] $end
$var wire 1 6 shuffle_finished $end
$var wire 1 7 sij_ready $end
$var wire 1 8 write_enable $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? write_enable~output_o $end
$var wire 1 @ sij_ready~output_o $end
$var wire 1 A data[0]~output_o $end
$var wire 1 B data[1]~output_o $end
$var wire 1 C data[2]~output_o $end
$var wire 1 D data[3]~output_o $end
$var wire 1 E data[4]~output_o $end
$var wire 1 F data[5]~output_o $end
$var wire 1 G data[6]~output_o $end
$var wire 1 H data[7]~output_o $end
$var wire 1 I address[0]~output_o $end
$var wire 1 J address[1]~output_o $end
$var wire 1 K address[2]~output_o $end
$var wire 1 L address[3]~output_o $end
$var wire 1 M address[4]~output_o $end
$var wire 1 N address[5]~output_o $end
$var wire 1 O address[6]~output_o $end
$var wire 1 P address[7]~output_o $end
$var wire 1 Q shuffle_finished~output_o $end
$var wire 1 R CLOCK_50~input_o $end
$var wire 1 S reset~input_o $end
$var wire 1 T index[0]~input_o $end
$var wire 1 U index[5]~input_o $end
$var wire 1 V index[6]~input_o $end
$var wire 1 W index[7]~input_o $end
$var wire 1 X Equal1~0_combout $end
$var wire 1 Y index[1]~input_o $end
$var wire 1 Z index[2]~input_o $end
$var wire 1 [ Equal1~1_combout $end
$var wire 1 \ index[3]~input_o $end
$var wire 1 ] index[4]~input_o $end
$var wire 1 ^ Equal1~2_combout $end
$var wire 1 _ Equal1~3_combout $end
$var wire 1 ` Decoder0~0_combout $end
$var wire 1 a secret_key[5]~input_o $end
$var wire 1 b secret_key[11]~input_o $end
$var wire 1 c secret_key[18]~input_o $end
$var wire 1 d secret_key[19]~input_o $end
$var wire 1 e secret_key[20]~input_o $end
$var wire 1 f secret_key[21]~input_o $end
$var wire 1 g secret_key[22]~input_o $end
$var wire 1 h secret_key[23]~input_o $end
$var wire 1 i Equal2~0_combout $end
$var wire 1 j secret_key[12]~input_o $end
$var wire 1 k secret_key[13]~input_o $end
$var wire 1 l secret_key[14]~input_o $end
$var wire 1 m secret_key[15]~input_o $end
$var wire 1 n secret_key[16]~input_o $end
$var wire 1 o secret_key[17]~input_o $end
$var wire 1 p Equal2~1_combout $end
$var wire 1 q secret_key[0]~input_o $end
$var wire 1 r secret_key[1]~input_o $end
$var wire 1 s secret_key[2]~input_o $end
$var wire 1 t secret_key[3]~input_o $end
$var wire 1 u secret_key[4]~input_o $end
$var wire 1 v Equal2~2_combout $end
$var wire 1 w secret_key[6]~input_o $end
$var wire 1 x secret_key[7]~input_o $end
$var wire 1 y secret_key[8]~input_o $end
$var wire 1 z secret_key[9]~input_o $end
$var wire 1 { secret_key[10]~input_o $end
$var wire 1 | Equal2~3_combout $end
$var wire 1 } Equal2~4_combout $end
$var wire 1 ~ Selector2~0_combout $end
$var wire 1 !! Selector2~1_combout $end
$var wire 1 "! Selector1~0_combout $end
$var wire 1 #! Selector1~1_combout $end
$var wire 1 $! Selector4~0_combout $end
$var wire 1 %! Selector4~1_combout $end
$var wire 1 &! Equal0~0_combout $end
$var wire 1 '! Selector3~0_combout $end
$var wire 1 (! Selector3~1_combout $end
$var wire 1 )! Selector3~2_combout $end
$var wire 1 *! Selector3~3_combout $end
$var wire 1 +! k[4]~0_combout $end
$var wire 1 ,! a_i[7]~0_combout $end
$var wire 1 -! a_i[7]~1_combout $end
$var wire 1 .! Equal0~1_combout $end
$var wire 1 /! s_i[0]~0_combout $end
$var wire 1 0! Selector0~0_combout $end
$var wire 1 1! Selector0~1_combout $end
$var wire 1 2! Selector0~2_combout $end
$var wire 1 3! state~0_combout $end
$var wire 1 4! state~1_combout $end
$var wire 1 5! s[0]~input_o $end
$var wire 1 6! s_i[0]~1_combout $end
$var wire 1 7! data[0]~0_combout $end
$var wire 1 8! data[0]~1_combout $end
$var wire 1 9! data[0]~reg0_q $end
$var wire 1 :! s[1]~input_o $end
$var wire 1 ;! data[1]~reg0_q $end
$var wire 1 <! s[2]~input_o $end
$var wire 1 =! data[2]~reg0_q $end
$var wire 1 >! s[3]~input_o $end
$var wire 1 ?! data[3]~reg0_q $end
$var wire 1 @! s[4]~input_o $end
$var wire 1 A! data[4]~reg0_q $end
$var wire 1 B! s[5]~input_o $end
$var wire 1 C! data[5]~reg0_q $end
$var wire 1 D! s[6]~input_o $end
$var wire 1 E! data[6]~reg0_q $end
$var wire 1 F! s[7]~input_o $end
$var wire 1 G! data[7]~reg0_q $end
$var wire 1 H! Selector5~0_combout $end
$var wire 1 I! k[4]~1_combout $end
$var wire 1 J! k[4]~2_combout $end
$var wire 1 K! Selector6~0_combout $end
$var wire 1 L! Selector7~0_combout $end
$var wire 1 M! Mod0|auto_generated|divider|divider|op_5~1_sumout $end
$var wire 1 N! Mod0|auto_generated|divider|divider|op_3~1_sumout $end
$var wire 1 O! Mod0|auto_generated|divider|divider|op_2~10 $end
$var wire 1 P! Mod0|auto_generated|divider|divider|op_2~6 $end
$var wire 1 Q! Mod0|auto_generated|divider|divider|op_2~1_sumout $end
$var wire 1 R! Mod0|auto_generated|divider|divider|op_2~5_sumout $end
$var wire 1 S! Mod0|auto_generated|divider|divider|op_2~9_sumout $end
$var wire 1 T! Mod0|auto_generated|divider|divider|op_3~2 $end
$var wire 1 U! Mod0|auto_generated|divider|divider|op_3~14 $end
$var wire 1 V! Mod0|auto_generated|divider|divider|op_3~10_cout $end
$var wire 1 W! Mod0|auto_generated|divider|divider|op_3~5_sumout $end
$var wire 1 X! Mod0|auto_generated|divider|divider|StageOut[6]~6_combout $end
$var wire 1 Y! Mod0|auto_generated|divider|divider|StageOut[3]~10_combout $end
$var wire 1 Z! Mod0|auto_generated|divider|divider|op_3~13_sumout $end
$var wire 1 [! Mod0|auto_generated|divider|divider|StageOut[3]~11_combout $end
$var wire 1 \! Mod0|auto_generated|divider|divider|op_4~10 $end
$var wire 1 ]! Mod0|auto_generated|divider|divider|op_4~6 $end
$var wire 1 ^! Mod0|auto_generated|divider|divider|op_4~14_cout $end
$var wire 1 _! Mod0|auto_generated|divider|divider|op_4~1_sumout $end
$var wire 1 `! Mod0|auto_generated|divider|divider|op_4~5_sumout $end
$var wire 1 a! Mod0|auto_generated|divider|divider|StageOut[6]~7_combout $end
$var wire 1 b! Mod0|auto_generated|divider|divider|op_4~9_sumout $end
$var wire 1 c! Mod0|auto_generated|divider|divider|op_5~2 $end
$var wire 1 d! Mod0|auto_generated|divider|divider|op_5~14 $end
$var wire 1 e! Mod0|auto_generated|divider|divider|op_5~10_cout $end
$var wire 1 f! Mod0|auto_generated|divider|divider|op_5~5_sumout $end
$var wire 1 g! Mod0|auto_generated|divider|divider|StageOut[12]~2_combout $end
$var wire 1 h! Mod0|auto_generated|divider|divider|StageOut[9]~8_combout $end
$var wire 1 i! Mod0|auto_generated|divider|divider|op_5~13_sumout $end
$var wire 1 j! Mod0|auto_generated|divider|divider|StageOut[9]~9_combout $end
$var wire 1 k! Mod0|auto_generated|divider|divider|op_6~10 $end
$var wire 1 l! Mod0|auto_generated|divider|divider|op_6~6 $end
$var wire 1 m! Mod0|auto_generated|divider|divider|op_6~14_cout $end
$var wire 1 n! Mod0|auto_generated|divider|divider|op_6~1_sumout $end
$var wire 1 o! Mod0|auto_generated|divider|divider|op_6~5_sumout $end
$var wire 1 p! Mod0|auto_generated|divider|divider|StageOut[12]~3_combout $end
$var wire 1 q! Mod0|auto_generated|divider|divider|op_6~9_sumout $end
$var wire 1 r! Mod0|auto_generated|divider|divider|op_7~6 $end
$var wire 1 s! Mod0|auto_generated|divider|divider|op_7~14 $end
$var wire 1 t! Mod0|auto_generated|divider|divider|op_7~10_cout $end
$var wire 1 u! Mod0|auto_generated|divider|divider|op_7~1_sumout $end
$var wire 1 v! Mod0|auto_generated|divider|divider|op_7~5_sumout $end
$var wire 1 w! Mod0|auto_generated|divider|divider|op_8~10 $end
$var wire 1 x! Mod0|auto_generated|divider|divider|op_8~1_sumout $end
$var wire 1 y! Mod0|auto_generated|divider|divider|StageOut[15]~4_combout $end
$var wire 1 z! Mod0|auto_generated|divider|divider|op_7~13_sumout $end
$var wire 1 {! Mod0|auto_generated|divider|divider|StageOut[15]~5_combout $end
$var wire 1 |! Mod0|auto_generated|divider|divider|op_8~2 $end
$var wire 1 }! Mod0|auto_generated|divider|divider|op_8~14_cout $end
$var wire 1 ~! Mod0|auto_generated|divider|divider|op_8~5_sumout $end
$var wire 1 !" Mod0|auto_generated|divider|divider|StageOut[22]~0_combout $end
$var wire 1 "" Mod0|auto_generated|divider|divider|op_8~9_sumout $end
$var wire 1 #" Mod0|auto_generated|divider|divider|StageOut[21]~1_combout $end
$var wire 1 $" Mux0~13_combout $end
$var wire 1 %" Mux0~0_combout $end
$var wire 1 &" Mux0~17_combout $end
$var wire 1 '" Mux0~4_combout $end
$var wire 1 (" Mux0~21_combout $end
$var wire 1 )" Mux0~8_combout $end
$var wire 1 *" Mux0~12_combout $end
$var wire 1 +" _~1_sumout $end
$var wire 1 ," Decoder0~1_combout $end
$var wire 1 -" address[0]~0_combout $end
$var wire 1 ." address[0]~1_combout $end
$var wire 1 /" address[0]~2_combout $end
$var wire 1 0" address[0]~reg0_q $end
$var wire 1 1" _~2 $end
$var wire 1 2" _~3 $end
$var wire 1 3" _~5_sumout $end
$var wire 1 4" address[1]~reg0_q $end
$var wire 1 5" _~6 $end
$var wire 1 6" _~7 $end
$var wire 1 7" _~9_sumout $end
$var wire 1 8" address[2]~reg0_q $end
$var wire 1 9" _~10 $end
$var wire 1 :" _~11 $end
$var wire 1 ;" _~13_sumout $end
$var wire 1 <" address[3]~reg0_q $end
$var wire 1 =" _~14 $end
$var wire 1 >" _~15 $end
$var wire 1 ?" _~17_sumout $end
$var wire 1 @" address[4]~reg0_q $end
$var wire 1 A" _~18 $end
$var wire 1 B" _~19 $end
$var wire 1 C" _~21_sumout $end
$var wire 1 D" address[5]~reg0_q $end
$var wire 1 E" _~22 $end
$var wire 1 F" _~23 $end
$var wire 1 G" _~25_sumout $end
$var wire 1 H" address[6]~reg0_q $end
$var wire 1 I" _~26 $end
$var wire 1 J" _~27 $end
$var wire 1 K" _~29_sumout $end
$var wire 1 L" address[7]~reg0_q $end
$var wire 1 M" k [7] $end
$var wire 1 N" k [6] $end
$var wire 1 O" k [5] $end
$var wire 1 P" k [4] $end
$var wire 1 Q" k [3] $end
$var wire 1 R" k [2] $end
$var wire 1 S" k [1] $end
$var wire 1 T" k [0] $end
$var wire 1 U" state [6] $end
$var wire 1 V" state [5] $end
$var wire 1 W" state [4] $end
$var wire 1 X" state [3] $end
$var wire 1 Y" state [2] $end
$var wire 1 Z" state [1] $end
$var wire 1 [" state [0] $end
$var wire 1 \" a_i [7] $end
$var wire 1 ]" a_i [6] $end
$var wire 1 ^" a_i [5] $end
$var wire 1 _" a_i [4] $end
$var wire 1 `" a_i [3] $end
$var wire 1 a" a_i [2] $end
$var wire 1 b" a_i [1] $end
$var wire 1 c" a_i [0] $end
$var wire 1 d" s_i [7] $end
$var wire 1 e" s_i [6] $end
$var wire 1 f" s_i [5] $end
$var wire 1 g" s_i [4] $end
$var wire 1 h" s_i [3] $end
$var wire 1 i" s_i [2] $end
$var wire 1 j" s_i [1] $end
$var wire 1 k" s_i [0] $end
$var wire 1 l" a_j [7] $end
$var wire 1 m" a_j [6] $end
$var wire 1 n" a_j [5] $end
$var wire 1 o" a_j [4] $end
$var wire 1 p" a_j [3] $end
$var wire 1 q" a_j [2] $end
$var wire 1 r" a_j [1] $end
$var wire 1 s" a_j [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
0#
b1000101 $
b11 %
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
06
07
08
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
1X
0Y
0Z
0[
0\
0]
1^
0_
1`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
1p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
1*!
1+!
1,!
1-!
0.!
1/!
00!
11!
02!
13!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
1N!
0O!
0P!
1Q!
0R!
1S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
1b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
1q!
0r!
0s!
0t!
1u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
1""
0#"
1$"
1%"
0&"
0'"
0("
0)"
1*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0T"
0S"
0R"
0Q"
0P"
zO"
zN"
zM"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
$end
#40000
1!
1R
1X"
1c"
1I!
03!
0/!
0,!
0)!
1~
1w!
0""
1[
1#"
1x!
1_
0-!
1J!
1!!
0*!
#80000
0!
0R
#120000
1!
1R
1T"
0X"
1W"
1."
01!
0+!
1)!
0I!
13!
1/!
1,!
1-!
16!
0J!
0,!
1/"
1*!
0-!
#160000
0!
0R
#200000
1!
1R
1X"
10"
1e"
1i"
1k"
1I
0."
1,"
03!
0/!
0)!
1"!
0~
12"
1-
0+"
17"
1G"
06!
0/"
13"
0!!
1#!
0*!
#240000
0!
0R
#280000
1!
1R
1m"
1q"
1r"
0X"
1V"
0W"
1."
0,"
1)!
1-"
13!
15"
1:"
1J"
03"
07"
0G"
1/"
17"
1;"
1K"
14!
1*!
#290000
b101 $
b100101 $
b101101 $
b101001 $
b101011 $
b101010 $
05!
1:!
0<!
1>!
1B!
0D!
#320000
0!
0R
#360000
1!
1R
1X"
1H"
18"
14"
00"
1["
1?
0I
1J
1K
1O
0-"
17!
0)!
1~
1'
1+
1,
0-
18
18!
1!!
0*!
#400000
0!
0R
#440000
1!
1R
0X"
1W"
0H"
08"
04"
10"
1C!
1?!
1;!
1B
1D
1F
1I
0J
0K
0O
1)!
1$!
0"!
1-"
03!
0'
0+
0,
1-
10
12
14
04!
1%!
1*!
#480000
0!
0R
#520000
1!
1R
1X"
1H"
18"
14"
00"
1E!
0C!
0?!
1=!
0;!
19!
0["
1Z"
1@
0?
1A
0B
1C
0D
0F
1G
0I
1J
1K
1O
0."
0-"
07!
10!
0)!
1'!
0~
0/"
08!
1+!
11!
1'
1+
1,
0-
1/
00
02
13
04
15
08
17
1I!
1,!
1(!
0!!
0*!
1*!
1!!
#560000
0!
0R
#600000
1!
1R
#640000
0!
0R
#680000
1!
1R
#720000
0!
0R
#760000
1!
1R
#800000
0!
0R
#840000
1!
1R
#880000
0!
0R
#920000
1!
1R
#960000
0!
0R
#1000000
