From 947e8a118d466c4bd2af08733084df3d5cfb837e Mon Sep 17 00:00:00 2001
From: Richard Zhu <r65037@freescale.com>
Date: Fri, 27 Jun 2008 14:03:24 +0800
Subject: [PATCH] ENGR00082086 Remvoe the pad macro defintion in MX35 ATA driver

Remvoe the pad macro defintion in MX35 ATA driver

Signed-off-by: Richard Zhu <r65037@freescale.com>
---
 arch/arm/mach-mx35/mx35_3stack_gpio.c |   83 ++++++++++++++++-----------------
 1 files changed, 41 insertions(+), 42 deletions(-)

diff --git a/arch/arm/mach-mx35/mx35_3stack_gpio.c b/arch/arm/mach-mx35/mx35_3stack_gpio.c
index f4593fc..57f3f6d 100644
--- a/arch/arm/mach-mx35/mx35_3stack_gpio.c
+++ b/arch/arm/mach-mx35/mx35_3stack_gpio.c
@@ -762,6 +762,8 @@ EXPORT_SYMBOL(gpio_activate_audio_ports);
  */
 void gpio_ata_active(void)
 {
+	unsigned int ata_ctl_pad_cfg, ata_dat_pad_cfg;
+
 	/*IOMUX Settings */
 	/*PATA_DIOR */
 	mxc_request_iomux(MX35_PIN_ATA_DIOR, MUX_CONFIG_FUNC);
@@ -824,53 +826,50 @@ void gpio_ata_active(void)
 	mxc_request_iomux(MX35_PIN_ATA_DATA15, MUX_CONFIG_FUNC);
 
 	/* IOMUX Pad Settings */
-#define ATA_CTL_PAD_CFG (PAD_CTL_SRE_SLOW | PAD_CTL_DRV_NORMAL | \
-			 PAD_CTL_ODE_CMOS | PAD_CTL_PKE_ENABLE | \
-			 PAD_CTL_PUE_PUD | PAD_CTL_100K_PD | \
-			 PAD_CTL_HYS_CMOS | PAD_CTL_DRV_3_3V)
-
-#define ATA_DAT_PAD_CFG (PAD_CTL_SRE_FAST | PAD_CTL_DRV_MAX | \
-			 PAD_CTL_ODE_CMOS | PAD_CTL_PKE_ENABLE | \
-			 PAD_CTL_PUE_PUD | PAD_CTL_100K_PD | \
-			 PAD_CTL_HYS_SCHMITZ | PAD_CTL_DRV_3_3V)
-
-	mxc_iomux_set_pad(MX35_PIN_ATA_DMARQ, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DIOR, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DIOW, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DMACK, ATA_CTL_PAD_CFG);
+	ata_ctl_pad_cfg = PAD_CTL_SRE_SLOW | PAD_CTL_DRV_NORMAL |
+	    PAD_CTL_ODE_COMS | PAD_CTL_PKE_ENABLE |
+	    PAD_CTL_PUE_PUD | PAD_CTL_100K_PD |
+	    PAD_CTL_HYS_CMOS | PAD_CTL_DRV_3_3V;
+	ata_dat_pad_cfg = PAD_CTL_SRE_FAST | PAD_CTL_DRV_MAX |
+	    PAD_CTL_ODE_CMOS | PAD_CTL_PKE_ENABLE |
+	    PAD_CTL_PUE_PUD | PAD_CTL_100K_PD |
+	    PAD_CTL_HYS_SCHMITZ | PAD_CTL_DRV_3_3V;
+
+	mxc_iomux_set_pad(MX35_PIN_ATA_DMARQ, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DIOR, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DIOW, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DMACK, ata_ctl_pad_cfg);
 	mxc_iomux_set_pad(MX35_PIN_ATA_RESET_B, PAD_CTL_SRE_SLOW |
 			  PAD_CTL_DRV_NORMAL | PAD_CTL_ODE_CMOS |
 			  PAD_CTL_PKE_ENABLE | PAD_CTL_PUE_PUD |
 			  PAD_CTL_100K_PU | PAD_CTL_HYS_CMOS |
 			  PAD_CTL_DRV_3_3V);
-	mxc_iomux_set_pad(MX35_PIN_ATA_IORDY, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_INTRQ, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_CS0, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_CS1, ATA_CTL_PAD_CFG);
-
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA0, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA1, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA2, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA3, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA4, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA5, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA6, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA7, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA8, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA9, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA10, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA11, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA12, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA13, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA14, ATA_DAT_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DATA15, ATA_DAT_PAD_CFG);
-
-	mxc_iomux_set_pad(MX35_PIN_ATA_DA0, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DA1, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_DA2, ATA_CTL_PAD_CFG);
-	mxc_iomux_set_pad(MX35_PIN_ATA_BUFF_EN, ATA_CTL_PAD_CFG);
-#undef ATA_CTL_PAD_CFG
-#undef ATA_DAT_PAD_CFG
+	mxc_iomux_set_pad(MX35_PIN_ATA_IORDY, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_INTRQ, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_CS0, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_CS1, ata_ctl_pad_cfg);
+
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA0, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA1, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA2, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA3, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA4, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA5, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA6, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA7, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA8, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA9, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA10, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA11, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA12, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA13, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA14, ata_dat_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DATA15, ata_dat_pad_cfg);
+
+	mxc_iomux_set_pad(MX35_PIN_ATA_DA0, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DA1, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_DA2, ata_ctl_pad_cfg);
+	mxc_iomux_set_pad(MX35_PIN_ATA_BUFF_EN, ata_ctl_pad_cfg);
 
 	/* HDD_ENBALE */
 	pmic_gpio_set_bit_val(MCU_GPIO_REG_GPIO_CONTROL_1, 3, 0);
-- 
1.5.4.4

