{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685938592779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685938592779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 04 21:16:32 2023 " "Processing started: Sun Jun 04 21:16:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685938592779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938592779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938592779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685938593240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685938593240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ISLESSTHAN islessthan riscv_final_32bit.v(62) " "Verilog HDL Declaration information at riscv_final_32bit.v(62): object \"ISLESSTHAN\" differs only in case from object \"islessthan\" in the same scope" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685938599316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riscv_final_32bit.v 1 1 " "Using design file riscv_final_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_FINAL_32bit " "Found entity 1: RISCV_FINAL_32bit" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_FINAL_32bit " "Elaborating entity \"RISCV_FINAL_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685938599320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXPC riscv_final_32bit.v(56) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(56): object \"IDEXPC\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMPC riscv_final_32bit.v(56) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(56): object \"EXMEMPC\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXIR riscv_final_32bit.v(72) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(72): object \"IDEXIR\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMrs1 riscv_final_32bit.v(74) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(74): object \"EXMEMrs1\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMrs2 riscv_final_32bit.v(74) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(74): object \"EXMEMrs2\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 riscv_final_32bit.v(183) " "Verilog HDL assignment warning at riscv_final_32bit.v(183): truncated value with size 34 to match size of target (32)" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riscv_final_32bit.v(309) " "Verilog HDL assignment warning at riscv_final_32bit.v(309): truncated value with size 32 to match size of target (16)" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685938599339 "|RISCV_FINAL_32bit"}
{ "Warning" "WSGN_SEARCH_FILE" "pclogic.v 1 1 " "Using design file pclogic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PClogic " "Found entity 1: PClogic" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PClogic PClogic:PClogic " "Elaborating entity \"PClogic\" for hierarchy \"PClogic:PClogic\"" {  } { { "riscv_final_32bit.v" "PClogic" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 pclogic.v(26) " "Verilog HDL assignment warning at pclogic.v(26): truncated value with size 34 to match size of target (32)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timeswrong pclogic.v(64) " "Verilog HDL Always Construct warning at pclogic.v(64): variable \"timeswrong\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pclogic.v(64) " "Verilog HDL assignment warning at pclogic.v(64): truncated value with size 32 to match size of target (16)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ISBLT pclogic.v(65) " "Verilog HDL Always Construct warning at pclogic.v(65): variable \"ISBLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TotalBranches pclogic.v(65) " "Verilog HDL Always Construct warning at pclogic.v(65): variable \"TotalBranches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pclogic.v(65) " "Verilog HDL assignment warning at pclogic.v(65): truncated value with size 32 to match size of target (16)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rstn pclogic.v(66) " "Verilog HDL Always Construct warning at pclogic.v(66): variable \"rstn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeswrong pclogic.v(63) " "Verilog HDL Always Construct warning at pclogic.v(63): inferring latch(es) for variable \"timeswrong\", which holds its previous value in one or more paths through the always construct" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TotalBranches pclogic.v(63) " "Verilog HDL Always Construct warning at pclogic.v(63): inferring latch(es) for variable \"TotalBranches\", which holds its previous value in one or more paths through the always construct" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[0\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[0\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[1\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[1\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[2\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[2\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[3\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[3\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[4\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[4\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[5\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[5\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[6\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[6\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[7\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[7\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[8\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[8\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[9\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[9\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[10\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[10\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[11\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[11\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[12\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[12\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[13\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[13\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[14\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[14\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[15\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[15\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[0\] pclogic.v(66) " "Inferred latch for \"timeswrong\[0\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[1\] pclogic.v(66) " "Inferred latch for \"timeswrong\[1\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[2\] pclogic.v(66) " "Inferred latch for \"timeswrong\[2\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[3\] pclogic.v(66) " "Inferred latch for \"timeswrong\[3\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[4\] pclogic.v(66) " "Inferred latch for \"timeswrong\[4\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[5\] pclogic.v(66) " "Inferred latch for \"timeswrong\[5\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[6\] pclogic.v(66) " "Inferred latch for \"timeswrong\[6\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[7\] pclogic.v(66) " "Inferred latch for \"timeswrong\[7\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[8\] pclogic.v(66) " "Inferred latch for \"timeswrong\[8\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[9\] pclogic.v(66) " "Inferred latch for \"timeswrong\[9\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[10\] pclogic.v(66) " "Inferred latch for \"timeswrong\[10\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[11\] pclogic.v(66) " "Inferred latch for \"timeswrong\[11\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[12\] pclogic.v(66) " "Inferred latch for \"timeswrong\[12\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599358 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[13\] pclogic.v(66) " "Inferred latch for \"timeswrong\[13\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599359 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[14\] pclogic.v(66) " "Inferred latch for \"timeswrong\[14\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599359 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[15\] pclogic.v(66) " "Inferred latch for \"timeswrong\[15\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938599359 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WSGN_SEARCH_FILE" "branchpredictor.v 1 1 " "Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/branchpredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor PClogic:PClogic\|BranchPredictor:BP " "Elaborating entity \"BranchPredictor\" for hierarchy \"PClogic:PClogic\|BranchPredictor:BP\"" {  } { { "pclogic.v" "BP" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:I_Memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:I_Memory\"" {  } { { "riscv_final_32bit.v" "I_Memory" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:D_Memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:D_Memory\"" {  } { { "riscv_final_32bit.v" "D_Memory" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599411 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "800 0 1199 ram.v(18) " "Verilog HDL warning at ram.v(18): number of words (800) in memory file does not match the number of elements in the address range \[0:1199\]" {  } { { "ram.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/ram.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685938599419 "|RISCV_FINAL_32bit|RAM:D_Memory"}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "alucontrol.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "riscv_final_32bit.v" "ALUControl" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599462 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alucontrol.v(14) " "Verilog HDL Casex/Casez warning at alucontrol.v(14): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "alucontrol.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/alucontrol.v" 14 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1685938599470 "|RISCV_FINAL_32bit|ALUControl:ALUControl"}
{ "Warning" "WSGN_SEARCH_FILE" "riscvalu.v 1 1 " "Using design file riscvalu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVALU " "Found entity 1: RISCVALU" {  } { { "riscvalu.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscvalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCVALU RISCVALU:ALU " "Elaborating entity \"RISCVALU\" for hierarchy \"RISCVALU:ALU\"" {  } { { "riscv_final_32bit.v" "ALU" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarding.v 1 1 " "Using design file forwarding.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "forwarding.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:Mainforwarding " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:Mainforwarding\"" {  } { { "riscv_final_32bit.v" "Mainforwarding" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938599511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685938599511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MainControl " "Elaborating entity \"Control\" for hierarchy \"Control:MainControl\"" {  } { { "riscv_final_32bit.v" "MainControl" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938599512 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[0\] " "Converted tri-state buffer \"RealALUCtl\[0\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[1\] " "Converted tri-state buffer \"RealALUCtl\[1\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[2\] " "Converted tri-state buffer \"RealALUCtl\[2\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[3\] " "Converted tri-state buffer \"RealALUCtl\[3\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control:MainControl\|ALUOp\[0\] " "Converted tri-state buffer \"Control:MainControl\|ALUOp\[0\]\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control:MainControl\|ALUOp\[1\] " "Converted tri-state buffer \"Control:MainControl\|ALUOp\[1\]\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685938600078 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685938600078 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:D_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:D_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1200 " "Parameter NUMWORDS_B set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif " "Parameter INIT_FILE set to db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:I_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:I_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif " "Parameter INIT_FILE set to db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685938600582 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685938600582 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685938600582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:D_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:D_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938600727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:D_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:D_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600727 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685938600727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qrp1 " "Found entity 1: altsyncram_qrp1" {  } { { "db/altsyncram_qrp1.tdf" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/db/altsyncram_qrp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938600786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938600786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:I_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:I_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938600822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:I_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:I_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685938600822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685938600822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhf1 " "Found entity 1: altsyncram_qhf1" {  } { { "db/altsyncram_qhf1.tdf" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/db/altsyncram_qhf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685938600857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938600857 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685938601049 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1685938601049 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685938601051 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685938601051 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938601668 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685938601668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685938601802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685938602943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.map.smsg " "Generated suppressed messages file C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938603074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685938603343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685938603343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938603618 "|RISCV_FINAL_32bit|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938603618 "|RISCV_FINAL_32bit|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685938603618 "|RISCV_FINAL_32bit|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685938603618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2962 " "Implemented 2962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685938603624 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685938603624 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685938603624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2819 " "Implemented 2819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685938603624 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685938603624 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685938603624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685938603624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685938603648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 04 21:16:43 2023 " "Processing ended: Sun Jun 04 21:16:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685938603648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685938603648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685938603648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685938603648 ""}
