$date
	Sun Oct 23 05:05:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#210795
b11010 !
1"
#210798
b11010 &
b11010 %
1$
#210799
0"
#210802
b1101 &
b1101 %
#210806
b101000 &
b101000 %
#210810
b10100 &
b10100 %
#210814
b1010 &
b1010 %
#210818
b101 &
b101 %
#210822
b10000 &
b10000 %
#210826
b1000 &
b1000 %
#210830
b100 &
b100 %
#210834
b10 &
b10 %
#210838
b1 &
1#
b1 %
#210842
b0 &
b0 %
0#
0$
#1153857
b1 !
1"
#1153858
b1 &
b1 %
1$
#1153859
0"
#1153862
1#
#1153866
b0 &
b0 %
0#
0$
#2210226
b10100 &
b10100 %
1$
b10100 !
1"
#2210227
0"
#2210230
b1010 &
b1010 %
#2210234
b101 &
b101 %
#2210238
b10000 &
b10000 %
#2210242
b1000 &
b1000 %
#2210246
b100 &
b100 %
#2210250
b10 &
b10 %
#2210254
b1 &
1#
b1 %
#2210258
b0 &
b0 %
0#
0$
#4500012
