// Seed: 399599372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_0 = 1;
  assign id_7 = id_8;
endmodule
module module_1 (
    input  wire  id_0
    , id_12,
    input  uwire id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  wire  id_6
    , id_13,
    input  tri0  id_7,
    input  tri1  id_8,
    input  tri0  id_9,
    input  uwire id_10
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
