Project: Pipelined RISC Processor in Verilog
=================================================

## ðŸ§  Overview
This project implements a **5-stage pipelined RISC processor** in Verilog. It includes instruction fetch (IF), decode (ID), execute (EX), memory access (MEM), and write-back (WB) stages. The design integrates hazard detection, data forwarding, and basic branch prediction mechanisms. An instruction tracer and hazard logger are included for deeper architectural analysis.

---

## ðŸ“ Directory Structure
```
pipelined_risc_processor/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ if_stage.v
â”‚   â”œâ”€â”€ id_stage.v
â”‚   â”œâ”€â”€ ex_stage.v
â”‚   â”œâ”€â”€ mem_stage.v
â”‚   â”œâ”€â”€ wb_stage.v
â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”œâ”€â”€ forwarding_unit.v
â”‚   â”œâ”€â”€ branch_predictor.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â””â”€â”€ top.v
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ test_top.v
â”‚   â”œâ”€â”€ program.mem         # Assembled machine code to run
â”œâ”€â”€ tools/
â”‚   â”œâ”€â”€ assembler.py        # Converts custom ASM to binary
â”‚   â”œâ”€â”€ tracer.py           # Logs pipeline stages and hazards
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ architecture.md     # Design overview and diagrams
â”œâ”€â”€ Makefile
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```

---

## ðŸ”§ Features
- **5-Stage Pipeline:** IF, ID, EX, MEM, WB
- **Hazard Detection Unit:** Stalls pipeline on RAW hazards
- **Data Forwarding Unit:** Avoids unnecessary stalls
- **Branch Predictor:** Static (always-taken) or configurable
- **Instruction Set:** Simple custom ISA with R-type, I-type, and branch instructions
- **Tracer:** Pipeline visualizer showing instruction movement and hazard triggers
- **Assembler:** Console tool to convert assembly to memory image

---

## â–¶ï¸ Getting Started
### Prerequisites
- Icarus Verilog / ModelSim / Vivado Simulator
- Python 3.x (for assembler + tracer)

### Build & Run
```bash
make run       # Compiles Verilog and runs testbench
python tools/assembler.py test.asm -o testbench/program.mem
python tools/tracer.py testbench/output.log
```

---

## âœ… Sample Output
```
Cycle 3:  ADD x1, x2, x3       (IF)
Cycle 4:  ADD x1, x2, x3       (ID)
          LW x4, 0(x1)         (IF)
Cycle 5:  ADD x1, x2, x3       (EX)
          LW x4, 0(x1)         (ID) - Hazard detected â†’ Stalled
```

---

## ðŸš€ Future Improvements
- Out-of-order execution
- Support for interrupts/exceptions
- Integration with a simple compiler

---

## ðŸ“œ License
MIT License

---

> Designed to demonstrate architectural thinking, RTL design skills, and performance-oriented coding in Verilog.
