============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Aug 31 2025  12:41:23 pm
  Module:                 input_taker_5
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin data_reg[18]/CLK->D
          Group: clk
     Startpoint: (R) state_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) data_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     662            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     662            0     
                                              
             Setup:-      45                  
       Uncertainty:-     200                  
     Required Time:=     417                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  state_reg[2]/CLK -       -       R     (arrival)    114    -   250     0       0    (-,-) 
  state_reg[2]/QN  -       CLK->QN R     DFFX2          8 24.8    78   183     183    (-,-) 
  fopt5/ZN         -       INP->ZN F     INVX1          6 17.8    67    49     232    (-,-) 
  g6779__5115/QN   -       IN1->QN R     NAND4X0        1  2.8    82    41     272    (-,-) 
  g6739__4319/QN   -       IN1->QN F     NAND2X1        1  6.9    73    43     315    (-,-) 
  g6705/ZN         -       INP->ZN R     INVX2         12 34.8    76    47     362    (-,-) 
  g6673__8246/QN   -       IN2->QN F     NAND2X1        1  2.8    40    29     391    (-,-) 
  g6563__5477/QN   -       IN2->QN R     NAND2X1        1  1.7    37    26     416    (-,-) 
  data_reg[18]/D   <<<     -       R     DFFX1          1    -     -     0     416    (-,-) 
#-------------------------------------------------------------------------------------------

