Classic Timing Analyzer report for sisau
Thu May 23 19:49:26 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.450 ns                         ; senzor_2                               ; Logica_miscare:inst6|dreapta           ; --         ; senzor_3 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 29.417 ns                        ; afisare_multiplexata:inst11|f          ; f                                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.635 ns                        ; senzor_2                               ; debouncing:inst17|inst                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 92.34 MHz ( period = 10.830 ns ) ; intarziere_semnal:inst3|semnal_out     ; afisare_multiplexata:inst11|mux_out[1] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|g          ; clk        ; clk      ; 42           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 42           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 92.34 MHz ( period = 10.830 ns )                    ; intarziere_semnal:inst3|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 93.41 MHz ( period = 10.706 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 93.52 MHz ( period = 10.693 ns )                    ; intarziere_semnal:inst3|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A                                     ; 94.46 MHz ( period = 10.586 ns )                    ; intarziere_semnal:inst3|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 95.65 MHz ( period = 10.455 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 119.40 MHz ( period = 8.375 ns )                    ; intarziere_semnal:inst3|semnal_out                                   ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 121.14 MHz ( period = 8.255 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 125.88 MHz ( period = 7.944 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 136.69 MHz ( period = 7.316 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 175.04 MHz ( period = 5.713 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 177.59 MHz ( period = 5.631 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|mux_out[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|mux_out[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 215.42 MHz ( period = 4.642 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 265.67 MHz ( period = 3.764 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 274.42 MHz ( period = 3.644 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 3.281 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; count_ture:inst12|count_ture[0]                                      ; afisare_multiplexata:inst11|mux_out[0]                               ; clk        ; clk      ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.285 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|count_ture[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|count_ture[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|count_ture[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst3|counter[2]                                   ; intarziere_semnal:inst3|semnal_out                                   ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[1]                                      ; count_ture:inst12|count_ture[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[1]                                      ; count_ture:inst12|count_ture[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 1.848 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 1.761 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.968 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 0.962 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[0]                                    ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[2]                                      ; count_ture:inst12|count_ture[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[2]                                    ; intarziere_semnal:inst|semnal_out                                    ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst3|counter[2]                                   ; intarziere_semnal:inst3|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst3|counter[2]                                   ; intarziere_semnal:inst3|counter[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[3]                                      ; count_ture:inst12|count_ture[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[2]                                      ; count_ture:inst12|count_ture[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[1]                                      ; count_ture:inst12|count_ture[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|count_ture[0]                                      ; count_ture:inst12|count_ture[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[2]                                    ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst3|counter[0]                                   ; intarziere_semnal:inst3|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst3|counter[0]                                   ; intarziere_semnal:inst3|counter[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.150 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.148 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.146 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.113 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.092 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                        ; None                      ; 1.019 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                        ; None                      ; 1.017 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.917 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.909 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.495 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                   ; To                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 3.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 3.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[1] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 3.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[2] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 3.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[3] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 3.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|a      ; clk        ; clk      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|g      ; clk        ; clk      ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|f      ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|c      ; clk        ; clk      ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|b      ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|e      ; clk        ; clk      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|mux_out[0] ; afisare_multiplexata:inst11|d      ; clk        ; clk      ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]        ; Selectie_proba:inst1|circuit[1]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]        ; Selectie_proba:inst1|circuit[0]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                 ; START_STOP:inst15|inst             ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|count_ture[3]        ; count_ture:inst12|count_ture[3]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|count_ture[2]        ; count_ture:inst12|count_ture[2]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|count_ture[1]        ; count_ture:inst12|count_ture[1]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|count_ture[0]        ; count_ture:inst12|count_ture[0]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]        ; count_ture:inst12|cifra_zeci[0]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]        ; count_ture:inst12|cifra_zeci[3]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]        ; count_ture:inst12|cifra_zeci[2]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]        ; count_ture:inst12|cifra_zeci[1]    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]     ; count_ture:inst12|cifra_unitati[3] ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]     ; count_ture:inst12|cifra_unitati[1] ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]     ; count_ture:inst12|cifra_unitati[2] ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------+------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.450 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 5.047 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 4.987 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 4.981 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 4.916 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_5 ;
; N/A   ; None         ; 4.820 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzon_1 ;
; N/A   ; None         ; 4.584 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 4.578 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 4.513 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_5 ;
; N/A   ; None         ; 4.417 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzon_1 ;
; N/A   ; None         ; -2.302 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -2.456 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -6.037 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A   ; None         ; -6.539 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A   ; None         ; -6.964 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A   ; None         ; -9.137 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A   ; None         ; -11.202 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -11.298 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -11.363 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -11.369 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------+
; tco                                                                                                   ;
+-------+--------------+------------+--------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To                  ; From Clock ;
+-------+--------------+------------+--------------------------------+---------------------+------------+
; N/A   ; None         ; 29.417 ns  ; afisare_multiplexata:inst11|f  ; f                   ; clk        ;
; N/A   ; None         ; 29.172 ns  ; afisare_multiplexata:inst11|e  ; e                   ; clk        ;
; N/A   ; None         ; 29.002 ns  ; afisare_multiplexata:inst11|g  ; g                   ; clk        ;
; N/A   ; None         ; 28.828 ns  ; afisare_multiplexata:inst11|d  ; d                   ; clk        ;
; N/A   ; None         ; 28.713 ns  ; afisare_multiplexata:inst11|a  ; a                   ; clk        ;
; N/A   ; None         ; 28.574 ns  ; afisare_multiplexata:inst11|c  ; c                   ; clk        ;
; N/A   ; None         ; 28.363 ns  ; afisare_multiplexata:inst11|b  ; b                   ; clk        ;
; N/A   ; None         ; 26.363 ns  ; afisare_multiplexata:inst11|D1 ; D1                  ; clk        ;
; N/A   ; None         ; 26.321 ns  ; afisare_multiplexata:inst11|D3 ; D3                  ; clk        ;
; N/A   ; None         ; 26.275 ns  ; afisare_multiplexata:inst11|D2 ; D2                  ; clk        ;
; N/A   ; None         ; 25.957 ns  ; afisare_multiplexata:inst11|D4 ; D4                  ; clk        ;
; N/A   ; None         ; 20.067 ns  ; Selectie_proba:inst1|led3      ; info_circuit3_board ; clk        ;
; N/A   ; None         ; 20.050 ns  ; Selectie_proba:inst1|led2      ; info_circuit2_board ; clk        ;
; N/A   ; None         ; 20.040 ns  ; Selectie_proba:inst1|led1      ; info_circuit1_board ; clk        ;
; N/A   ; None         ; 19.005 ns  ; START_STOP:inst15|inst         ; PWM_D               ; clk        ;
; N/A   ; None         ; 18.995 ns  ; START_STOP:inst15|inst         ; PWM_C               ; clk        ;
; N/A   ; None         ; 18.487 ns  ; START_STOP:inst15|inst         ; PWM_B               ; clk        ;
; N/A   ; None         ; 17.799 ns  ; START_STOP:inst15|inst         ; PWM_A               ; clk        ;
+-------+--------------+------------+--------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 11.635 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 11.629 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 11.564 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 11.468 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.350 ns ; senzor_3         ; afisare_multiplexata:inst11|mux_out[0] ; clk      ;
; N/A           ; None        ; 7.961 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[1] ; clk      ;
; N/A           ; None        ; 7.952 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[2] ; clk      ;
; N/A           ; None        ; 7.780 ns  ; senzor_3         ; afisare_multiplexata:inst11|mux_out[3] ; clk      ;
; N/A           ; None        ; 2.722 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 2.568 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; -3.211 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzon_1 ;
; N/A           ; None        ; -3.307 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_5 ;
; N/A           ; None        ; -3.372 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -3.378 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -3.550 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzon_1 ;
; N/A           ; None        ; -3.646 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_5 ;
; N/A           ; None        ; -3.711 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -3.717 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -3.841 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -4.180 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 23 19:49:26 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|run" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverB[1]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[0]" is a latch
    Warning: Node "Logica_miscare:inst6|directie_driverA[1]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 37 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|run" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|a~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|mux_out[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~2" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
Info: Clock "clk" has Internal fmax of 92.34 MHz between source register "intarziere_semnal:inst3|semnal_out" and destination register "afisare_multiplexata:inst11|mux_out[1]" (period= 10.83 ns)
    Info: + Longest register to register delay is 3.374 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N21; Fanout = 8; REG Node = 'intarziere_semnal:inst3|semnal_out'
        Info: 2: + IC(1.176 ns) + CELL(0.370 ns) = 1.546 ns; Loc. = LCCOMB_X15_Y5_N30; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~2'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.106 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 2; COMB Node = 'afisare_multiplexata:inst11|Mux6~3'
        Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 2.708 ns; Loc. = LCCOMB_X15_Y5_N22; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~0'
        Info: 5: + IC(0.352 ns) + CELL(0.206 ns) = 3.266 ns; Loc. = LCCOMB_X15_Y5_N28; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Mux6~1'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.374 ns; Loc. = LCFF_X15_Y5_N29; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[1]'
        Info: Total cell delay = 1.096 ns ( 32.48 % )
        Info: Total interconnect delay = 2.278 ns ( 67.52 % )
    Info: - Smallest clock skew is -7.192 ns
        Info: + Shortest clock path from clock "clk" to destination register is 16.706 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.795 ns) + CELL(0.970 ns) = 6.350 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.939 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X17_Y11_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 10.637 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(2.240 ns) + CELL(0.970 ns) = 13.847 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(2.193 ns) + CELL(0.666 ns) = 16.706 ns; Loc. = LCFF_X15_Y5_N29; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[1]'
            Info: Total cell delay = 6.616 ns ( 39.60 % )
            Info: Total interconnect delay = 10.090 ns ( 60.40 % )
        Info: - Longest clock path from clock "clk" to source register is 23.898 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.795 ns) + CELL(0.970 ns) = 6.350 ns; Loc. = LCFF_X13_Y6_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.147 ns) + CELL(0.970 ns) = 8.467 ns; Loc. = LCFF_X13_Y9_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.204 ns) + CELL(0.970 ns) = 11.641 ns; Loc. = LCFF_X2_Y12_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(0.404 ns) + CELL(0.970 ns) = 13.015 ns; Loc. = LCFF_X2_Y12_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(2.452 ns) + CELL(0.970 ns) = 16.437 ns; Loc. = LCFF_X12_Y6_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.396 ns) + CELL(0.970 ns) = 17.803 ns; Loc. = LCFF_X12_Y6_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(1.417 ns) + CELL(0.970 ns) = 20.190 ns; Loc. = LCFF_X18_Y6_N7; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(2.215 ns) + CELL(0.000 ns) = 22.405 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl'
            Info: 11: + IC(0.827 ns) + CELL(0.666 ns) = 23.898 ns; Loc. = LCFF_X15_Y5_N21; Fanout = 8; REG Node = 'intarziere_semnal:inst3|semnal_out'
            Info: Total cell delay = 9.526 ns ( 39.86 % )
            Info: Total interconnect delay = 14.372 ns ( 60.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|mux_out[3]" and destination pin or register "afisare_multiplexata:inst11|g" for clock "clk" (Hold time is 4.211 ns)
    Info: + Largest clock skew is 6.970 ns
        Info: + Longest clock path from clock "clk" to destination register is 23.676 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.795 ns) + CELL(0.970 ns) = 6.350 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.939 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X17_Y11_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 10.637 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(2.240 ns) + CELL(0.970 ns) = 13.847 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(2.193 ns) + CELL(0.970 ns) = 17.010 ns; Loc. = LCFF_X15_Y5_N27; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[2]'
            Info: 8: + IC(1.178 ns) + CELL(0.650 ns) = 18.838 ns; Loc. = LCCOMB_X14_Y5_N26; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|a~0'
            Info: 9: + IC(3.132 ns) + CELL(0.000 ns) = 21.970 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'afisare_multiplexata:inst11|a~0clkctrl'
            Info: 10: + IC(1.340 ns) + CELL(0.366 ns) = 23.676 ns; Loc. = LCCOMB_X14_Y5_N30; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|g'
            Info: Total cell delay = 7.936 ns ( 33.52 % )
            Info: Total interconnect delay = 15.740 ns ( 66.48 % )
        Info: - Shortest clock path from clock "clk" to source register is 16.706 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.795 ns) + CELL(0.970 ns) = 6.350 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.939 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X17_Y11_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 10.637 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(2.240 ns) + CELL(0.970 ns) = 13.847 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(2.193 ns) + CELL(0.666 ns) = 16.706 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[3]'
            Info: Total cell delay = 6.616 ns ( 39.60 % )
            Info: Total interconnect delay = 10.090 ns ( 60.40 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N3; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[3]'
        Info: 2: + IC(0.804 ns) + CELL(0.651 ns) = 1.455 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|WideOr13~0'
        Info: 3: + IC(0.385 ns) + CELL(0.615 ns) = 2.455 ns; Loc. = LCCOMB_X14_Y5_N30; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|g'
        Info: Total cell delay = 1.266 ns ( 51.57 % )
        Info: Total interconnect delay = 1.189 ns ( 48.43 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_3") is 5.450 ns
    Info: + Longest pin to register delay is 8.024 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
        Info: 2: + IC(6.455 ns) + CELL(0.624 ns) = 8.024 ns; Loc. = LCCOMB_X27_Y7_N2; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 19.55 % )
        Info: Total interconnect delay = 6.455 ns ( 80.45 % )
    Info: + Micro setup delay of destination is 1.270 ns
    Info: - Shortest clock path from clock "senzor_3" to destination register is 3.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 13; CLK Node = 'senzor_3'
        Info: 2: + IC(1.443 ns) + CELL(0.319 ns) = 2.707 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA~4'
        Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.272 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 3.844 ns; Loc. = LCCOMB_X27_Y7_N2; Fanout = 5; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.676 ns ( 43.60 % )
        Info: Total interconnect delay = 2.168 ns ( 56.40 % )
Info: tco from clock "clk" to destination pin "f" through register "afisare_multiplexata:inst11|f" is 29.417 ns
    Info: + Longest clock path from clock "clk" to source register is 23.678 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N13; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.795 ns) + CELL(0.970 ns) = 6.350 ns; Loc. = LCFF_X13_Y6_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
        Info: 4: + IC(1.939 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X17_Y11_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
        Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 10.637 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
        Info: 6: + IC(2.240 ns) + CELL(0.970 ns) = 13.847 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
        Info: 7: + IC(2.193 ns) + CELL(0.970 ns) = 17.010 ns; Loc. = LCFF_X15_Y5_N27; Fanout = 8; REG Node = 'afisare_multiplexata:inst11|mux_out[2]'
        Info: 8: + IC(1.178 ns) + CELL(0.650 ns) = 18.838 ns; Loc. = LCCOMB_X14_Y5_N26; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|a~0'
        Info: 9: + IC(3.132 ns) + CELL(0.000 ns) = 21.970 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'afisare_multiplexata:inst11|a~0clkctrl'
        Info: 10: + IC(1.342 ns) + CELL(0.366 ns) = 23.678 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|f'
        Info: Total cell delay = 7.936 ns ( 33.52 % )
        Info: Total interconnect delay = 15.742 ns ( 66.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|f'
        Info: 2: + IC(2.493 ns) + CELL(3.246 ns) = 5.739 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'f'
        Info: Total cell delay = 3.246 ns ( 56.56 % )
        Info: Total interconnect delay = 2.493 ns ( 43.44 % )
Info: th for register "debouncing:inst17|inst" (data pin = "senzor_2", clock pin = "clk") is 11.635 ns
    Info: + Longest clock path from clock "clk" to destination register is 15.805 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.515 ns) + CELL(0.970 ns) = 3.585 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(1.490 ns) + CELL(0.970 ns) = 6.045 ns; Loc. = LCFF_X21_Y8_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.408 ns) + CELL(0.970 ns) = 7.423 ns; Loc. = LCFF_X21_Y8_N5; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.102 ns) + CELL(0.970 ns) = 9.495 ns; Loc. = LCFF_X17_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
        Info: 6: + IC(1.113 ns) + CELL(0.970 ns) = 11.578 ns; Loc. = LCFF_X18_Y11_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
        Info: 7: + IC(0.400 ns) + CELL(0.970 ns) = 12.948 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
        Info: 8: + IC(2.191 ns) + CELL(0.666 ns) = 15.805 ns; Loc. = LCFF_X27_Y7_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 7.586 ns ( 48.00 % )
        Info: Total interconnect delay = 8.219 ns ( 52.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
        Info: 2: + IC(1.831 ns) + CELL(0.206 ns) = 2.982 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 4; COMB Node = 'Logica_miscare:inst6|always0~2'
        Info: 3: + IC(1.034 ns) + CELL(0.460 ns) = 4.476 ns; Loc. = LCFF_X27_Y7_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 1.611 ns ( 35.99 % )
        Info: Total interconnect delay = 2.865 ns ( 64.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Thu May 23 19:49:27 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


