;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @125, @108
	MOV 0, 123
	SUB @127, <108
	ADD 270, 60
	SPL 0, <750
	ADD 270, 60
	SUB #-30, 9
	MOV -1, <-20
	ADD 210, 60
	ADD 210, 60
	JMN -887, @-20
	MOV -1, <-20
	JMN -887, @-20
	JMP @12, #200
	SUB #12, @200
	MOV -1, <-20
	SUB @0, @2
	SUB @127, 108
	SUB @0, @2
	SLT @121, 106
	ADD 270, 60
	JMP <121, 106
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	SUB @121, 106
	SUB @121, 106
	ADD @121, 106
	ADD @121, 106
	SLT 210, 60
	JMN @70, #0
	CMP -207, <-120
	JMN -7, @-20
	ADD 270, <60
	SPL 210, 30
	JMN -7, @-20
	SUB @0, @2
	SPL 210, 30
	JMN -7, @-20
	JMN -7, @-20
	MOV 0, 123
	MOV 800, <-50
	SUB @-127, 100
	SLT 210, 60
	JMN -7, @-20
	ADD 270, 60
	SLT 210, 60
	SUB @127, <108
