{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511547103014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511547103020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:11:42 2017 " "Processing started: Fri Nov 24 16:11:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511547103020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547103020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547103022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511547103398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511547103399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador32.vhd" "" { Text "/home/parallels/Documents/MIPS/registrador32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120027 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador32.vhd" "" { Text "/home/parallels/Documents/MIPS/registrador32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-Behavioral " "Found design unit 1: mux32-Behavioral" {  } { { "mux32.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-Behavioral " "Found design unit 1: mux5-Behavioral" {  } { { "mux5.vhd" "" { Text "/home/parallels/Documents/MIPS/mux5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120029 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "/home/parallels/Documents/MIPS/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-Behavioral " "Found design unit 1: add32-Behavioral" {  } { { "add32.vhd" "" { Text "/home/parallels/Documents/MIPS/add32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120030 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.vhd" "" { Text "/home/parallels/Documents/MIPS/add32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext16to32-Behavioral " "Found design unit 1: ext16to32-Behavioral" {  } { { "ext16to32.vhd" "" { Text "/home/parallels/Documents/MIPS/ext16to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext16to32 " "Found entity 1: ext16to32" {  } { { "ext16to32.vhd" "" { Text "/home/parallels/Documents/MIPS/ext16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter2_32to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter2_32to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2_32to32-bhv " "Found design unit 1: shifter2_32to32-bhv" {  } { { "shifter2_32to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_32to32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120031 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2_32to32 " "Found entity 1: shifter2_32to32" {  } { { "shifter2_32to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_32to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter2_26to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter2_26to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2_26to32-bhv " "Found design unit 1: shifter2_26to32-bhv" {  } { { "shifter2_26to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_26to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120032 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2_26to32 " "Found entity 1: shifter2_26to32" {  } { { "shifter2_26to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_26to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerBank32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerBank32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerBank32-behavioral " "Found design unit 1: registerBank32-behavioral" {  } { { "registerBank32.vhd" "" { Text "/home/parallels/Documents/MIPS/registerBank32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120033 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerBank32 " "Found entity 1: registerBank32" {  } { { "registerBank32.vhd" "" { Text "/home/parallels/Documents/MIPS/registerBank32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32-behavior " "Found design unit 1: nor32-behavior" {  } { { "nor32.vhd" "" { Text "/home/parallels/Documents/MIPS/nor32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120036 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "nor32.vhd" "" { Text "/home/parallels/Documents/MIPS/nor32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-Behavioral " "Found design unit 1: and32-Behavioral" {  } { { "and32.vhd" "" { Text "/home/parallels/Documents/MIPS/and32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120037 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "/home/parallels/Documents/MIPS/and32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-Behavioral " "Found design unit 1: or32-Behavioral" {  } { { "or32.vhd" "" { Text "/home/parallels/Documents/MIPS/or32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120037 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "/home/parallels/Documents/MIPS/or32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_4-Behavioral " "Found design unit 1: mux32_4-Behavioral" {  } { { "mux32_4.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120038 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_4 " "Found entity 1: mux32_4" {  } { { "mux32_4.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow-Behavioral " "Found design unit 1: overflow-Behavioral" {  } { { "overflow.vhd" "" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120039 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow " "Found entity 1: overflow" {  } { { "overflow.vhd" "" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120040 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoverf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andoverf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andoverf-Behavioral " "Found design unit 1: andoverf-Behavioral" {  } { { "andoverf.vhd" "" { Text "/home/parallels/Documents/MIPS/andoverf.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120040 ""} { "Info" "ISGN_ENTITY_NAME" "1 andoverf " "Found entity 1: andoverf" {  } { { "andoverf.vhd" "" { Text "/home/parallels/Documents/MIPS/andoverf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-bhv " "Found design unit 1: ALUControl-bhv" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120041 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-Behavioral " "Found design unit 1: InstructionMemory-Behavioral" {  } { { "instructionMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120041 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instructionMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120042 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDeDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDeDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDeDados-fluxo " "Found design unit 1: FluxoDeDados-fluxo" {  } { { "FluxoDeDados.vhd" "" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120043 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDeDados " "Found entity 1: FluxoDeDados" {  } { { "FluxoDeDados.vhd" "" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor32-Behavioral " "Found design unit 1: inversor32-Behavioral" {  } { { "inversor32.vhd" "" { Text "/home/parallels/Documents/MIPS/inversor32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120044 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor32 " "Found entity 1: inversor32" {  } { { "inversor32.vhd" "" { Text "/home/parallels/Documents/MIPS/inversor32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-bhv " "Found design unit 1: UnidadeDeControle-bhv" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/parallels/Documents/MIPS/UnidadeDeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120045 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/parallels/Documents/MIPS/UnidadeDeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor32-Behavioral " "Found design unit 1: xor32-Behavioral" {  } { { "xor32.vhd" "" { Text "/home/parallels/Documents/MIPS/xor32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120045 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.vhd" "" { Text "/home/parallels/Documents/MIPS/xor32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/MIPS/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120046 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/MIPS/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/parallels/Documents/MIPS/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120047 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/parallels/Documents/MIPS/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-bhv " "Found design unit 1: MIPS-bhv" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120048 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511547120048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547120048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511547120156 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enderecoReg1Test MIPS.vhd(17) " "VHDL Signal Declaration warning at MIPS.vhd(17): used implicit default value for signal \"enderecoReg1Test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547120163 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enderecoReg2Test MIPS.vhd(18) " "VHDL Signal Declaration warning at MIPS.vhd(18): used implicit default value for signal \"enderecoReg2Test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547120163 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instrucaoTest MIPS.vhd(19) " "VHDL Signal Declaration warning at MIPS.vhd(19): used implicit default value for signal \"instrucaoTest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547120163 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entraAULATest MIPS.vhd(20) " "VHDL Signal Declaration warning at MIPS.vhd(20): used implicit default value for signal \"entraAULATest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547120164 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entraBULATest MIPS.vhd(21) " "VHDL Signal Declaration warning at MIPS.vhd(21): used implicit default value for signal \"entraBULATest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547120164 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:BTN_RST " "Elaborating entity \"debounce\" for hierarchy \"debounce:BTN_RST\"" {  } { { "MIPS.vhd" "BTN_RST" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:UC " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:UC\"" {  } { { "MIPS.vhd" "UC" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDeDados FluxoDeDados:FD " "Elaborating entity \"FluxoDeDados\" for hierarchy \"FluxoDeDados:FD\"" {  } { { "MIPS.vhd" "FD" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador FluxoDeDados:FD\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"FluxoDeDados:FD\|registrador:PC\"" {  } { { "FluxoDeDados.vhd" "PC" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory FluxoDeDados:FD\|InstructionMemory:Mem_Inst " "Elaborating entity \"InstructionMemory\" for hierarchy \"FluxoDeDados:FD\|InstructionMemory:Mem_Inst\"" {  } { { "FluxoDeDados.vhd" "Mem_Inst" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 FluxoDeDados:FD\|mux5:muxRt_Rd " "Elaborating entity \"mux5\" for hierarchy \"FluxoDeDados:FD\|mux5:muxRt_Rd\"" {  } { { "FluxoDeDados.vhd" "muxRt_Rd" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank32 FluxoDeDados:FD\|registerBank32:Banco_Regis " "Elaborating entity \"registerBank32\" for hierarchy \"FluxoDeDados:FD\|registerBank32:Banco_Regis\"" {  } { { "FluxoDeDados.vhd" "Banco_Regis" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext16to32 FluxoDeDados:FD\|ext16to32:Esten_Sinal " "Elaborating entity \"ext16to32\" for hierarchy \"FluxoDeDados:FD\|ext16to32:Esten_Sinal\"" {  } { { "FluxoDeDados.vhd" "Esten_Sinal" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 FluxoDeDados:FD\|mux32:muxAntesULA " "Elaborating entity \"mux32\" for hierarchy \"FluxoDeDados:FD\|mux32:muxAntesULA\"" {  } { { "FluxoDeDados.vhd" "muxAntesULA" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl FluxoDeDados:FD\|ALUControl:UC_ULA " "Elaborating entity \"ALUControl\" for hierarchy \"FluxoDeDados:FD\|ALUControl:UC_ULA\"" {  } { { "FluxoDeDados.vhd" "UC_ULA" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA FluxoDeDados:FD\|ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\"" {  } { { "FluxoDeDados.vhd" "ALU" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor32 FluxoDeDados:FD\|ULA:ALU\|inversor32:Anot " "Elaborating entity \"inversor32\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|inversor32:Anot\"" {  } { { "ULA.vhd" "Anot" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 FluxoDeDados:FD\|ULA:ALU\|and32:andop " "Elaborating entity \"and32\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|and32:andop\"" {  } { { "ULA.vhd" "andop" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 FluxoDeDados:FD\|ULA:ALU\|or32:orop " "Elaborating entity \"or32\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|or32:orop\"" {  } { { "ULA.vhd" "orop" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow FluxoDeDados:FD\|ULA:ALU\|overflow:overf " "Elaborating entity \"overflow\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|overflow:overf\"" {  } { { "ULA.vhd" "overf" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andoverf FluxoDeDados:FD\|ULA:ALU\|overflow:overf\|andoverf:and3_1 " "Elaborating entity \"andoverf\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|overflow:overf\|andoverf:and3_1\"" {  } { { "overflow.vhd" "and3_1" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_4 FluxoDeDados:FD\|ULA:ALU\|mux32_4:opmux " "Elaborating entity \"mux32_4\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|mux32_4:opmux\"" {  } { { "ULA.vhd" "opmux" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 FluxoDeDados:FD\|ULA:ALU\|nor32:norZero " "Elaborating entity \"nor32\" for hierarchy \"FluxoDeDados:FD\|ULA:ALU\|nor32:norZero\"" {  } { { "ULA.vhd" "norZero" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory FluxoDeDados:FD\|memory:Mem_dados " "Elaborating entity \"memory\" for hierarchy \"FluxoDeDados:FD\|memory:Mem_dados\"" {  } { { "FluxoDeDados.vhd" "Mem_dados" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 FluxoDeDados:FD\|xor32:comparadorDisplay " "Elaborating entity \"xor32\" for hierarchy \"FluxoDeDados:FD\|xor32:comparadorDisplay\"" {  } { { "FluxoDeDados.vhd" "comparadorDisplay" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 FluxoDeDados:FD\|add32:add4toPC " "Elaborating entity \"add32\" for hierarchy \"FluxoDeDados:FD\|add32:add4toPC\"" {  } { { "FluxoDeDados.vhd" "add4toPC" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter2_26to32 FluxoDeDados:FD\|shifter2_26to32:shifter26to32 " "Elaborating entity \"shifter2_26to32\" for hierarchy \"FluxoDeDados:FD\|shifter2_26to32:shifter26to32\"" {  } { { "FluxoDeDados.vhd" "shifter26to32" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter2_32to32 FluxoDeDados:FD\|shifter2_32to32:shifter32to32 " "Elaborating entity \"shifter2_32to32\" for hierarchy \"FluxoDeDados:FD\|shifter2_32to32:shifter32to32\"" {  } { { "FluxoDeDados.vhd" "shifter32to32" { Text "/home/parallels/Documents/MIPS/FluxoDeDados.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "MIPS.vhd" "display0" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547120219 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FluxoDeDados:FD\|registerBank32:Banco_Regis\|registers " "RAM logic \"FluxoDeDados:FD\|registerBank32:Banco_Regis\|registers\" is uninferred due to asynchronous read logic" {  } { { "registerBank32.vhd" "registers" { Text "/home/parallels/Documents/MIPS/registerBank32.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511547120848 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FluxoDeDados:FD\|InstructionMemory:Mem_Inst\|MemoriaDeInstrucao " "RAM logic \"FluxoDeDados:FD\|InstructionMemory:Mem_Inst\|MemoriaDeInstrucao\" is uninferred due to inappropriate RAM size" {  } { { "instructionMemory.vhd" "MemoriaDeInstrucao" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1511547120848 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FluxoDeDados:FD\|memory:Mem_dados\|Memoria " "RAM logic \"FluxoDeDados:FD\|memory:Mem_dados\|Memoria\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.vhd" "Memoria" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511547120848 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511547120848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg1Test\[0\] GND " "Pin \"enderecoReg1Test\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg1Test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg1Test\[1\] GND " "Pin \"enderecoReg1Test\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg1Test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg1Test\[2\] GND " "Pin \"enderecoReg1Test\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg1Test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg1Test\[3\] GND " "Pin \"enderecoReg1Test\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg1Test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg1Test\[4\] GND " "Pin \"enderecoReg1Test\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg1Test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg2Test\[0\] GND " "Pin \"enderecoReg2Test\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg2Test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg2Test\[1\] GND " "Pin \"enderecoReg2Test\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg2Test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg2Test\[2\] GND " "Pin \"enderecoReg2Test\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg2Test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg2Test\[3\] GND " "Pin \"enderecoReg2Test\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg2Test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoReg2Test\[4\] GND " "Pin \"enderecoReg2Test\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|enderecoReg2Test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[0\] GND " "Pin \"instrucaoTest\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[1\] GND " "Pin \"instrucaoTest\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[2\] GND " "Pin \"instrucaoTest\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[3\] GND " "Pin \"instrucaoTest\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[4\] GND " "Pin \"instrucaoTest\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[5\] GND " "Pin \"instrucaoTest\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[6\] GND " "Pin \"instrucaoTest\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[7\] GND " "Pin \"instrucaoTest\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[8\] GND " "Pin \"instrucaoTest\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[9\] GND " "Pin \"instrucaoTest\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[10\] GND " "Pin \"instrucaoTest\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[11\] GND " "Pin \"instrucaoTest\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[12\] GND " "Pin \"instrucaoTest\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[13\] GND " "Pin \"instrucaoTest\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[14\] GND " "Pin \"instrucaoTest\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[15\] GND " "Pin \"instrucaoTest\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[16\] GND " "Pin \"instrucaoTest\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[17\] GND " "Pin \"instrucaoTest\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[18\] GND " "Pin \"instrucaoTest\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[19\] GND " "Pin \"instrucaoTest\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[20\] GND " "Pin \"instrucaoTest\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[21\] GND " "Pin \"instrucaoTest\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[22\] GND " "Pin \"instrucaoTest\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[23\] GND " "Pin \"instrucaoTest\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[24\] GND " "Pin \"instrucaoTest\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[25\] GND " "Pin \"instrucaoTest\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[26\] GND " "Pin \"instrucaoTest\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[27\] GND " "Pin \"instrucaoTest\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[28\] GND " "Pin \"instrucaoTest\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[29\] GND " "Pin \"instrucaoTest\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[30\] GND " "Pin \"instrucaoTest\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucaoTest\[31\] GND " "Pin \"instrucaoTest\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|instrucaoTest[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[0\] GND " "Pin \"entraAULATest\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[1\] GND " "Pin \"entraAULATest\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[2\] GND " "Pin \"entraAULATest\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[3\] GND " "Pin \"entraAULATest\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[4\] GND " "Pin \"entraAULATest\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[5\] GND " "Pin \"entraAULATest\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[6\] GND " "Pin \"entraAULATest\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[7\] GND " "Pin \"entraAULATest\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[8\] GND " "Pin \"entraAULATest\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[9\] GND " "Pin \"entraAULATest\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[10\] GND " "Pin \"entraAULATest\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[11\] GND " "Pin \"entraAULATest\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[12\] GND " "Pin \"entraAULATest\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[13\] GND " "Pin \"entraAULATest\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[14\] GND " "Pin \"entraAULATest\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[15\] GND " "Pin \"entraAULATest\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[16\] GND " "Pin \"entraAULATest\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[17\] GND " "Pin \"entraAULATest\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[18\] GND " "Pin \"entraAULATest\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[19\] GND " "Pin \"entraAULATest\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[20\] GND " "Pin \"entraAULATest\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[21\] GND " "Pin \"entraAULATest\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[22\] GND " "Pin \"entraAULATest\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[23\] GND " "Pin \"entraAULATest\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[24\] GND " "Pin \"entraAULATest\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[25\] GND " "Pin \"entraAULATest\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[26\] GND " "Pin \"entraAULATest\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[27\] GND " "Pin \"entraAULATest\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[28\] GND " "Pin \"entraAULATest\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[29\] GND " "Pin \"entraAULATest\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[30\] GND " "Pin \"entraAULATest\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraAULATest\[31\] GND " "Pin \"entraAULATest\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraAULATest[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[0\] GND " "Pin \"entraBULATest\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[1\] GND " "Pin \"entraBULATest\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[2\] GND " "Pin \"entraBULATest\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[3\] GND " "Pin \"entraBULATest\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[4\] GND " "Pin \"entraBULATest\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[5\] GND " "Pin \"entraBULATest\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[6\] GND " "Pin \"entraBULATest\[6\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[7\] GND " "Pin \"entraBULATest\[7\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[8\] GND " "Pin \"entraBULATest\[8\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[9\] GND " "Pin \"entraBULATest\[9\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[10\] GND " "Pin \"entraBULATest\[10\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[11\] GND " "Pin \"entraBULATest\[11\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[12\] GND " "Pin \"entraBULATest\[12\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[13\] GND " "Pin \"entraBULATest\[13\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[14\] GND " "Pin \"entraBULATest\[14\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[15\] GND " "Pin \"entraBULATest\[15\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[16\] GND " "Pin \"entraBULATest\[16\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[17\] GND " "Pin \"entraBULATest\[17\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[18\] GND " "Pin \"entraBULATest\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[19\] GND " "Pin \"entraBULATest\[19\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[20\] GND " "Pin \"entraBULATest\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[21\] GND " "Pin \"entraBULATest\[21\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[22\] GND " "Pin \"entraBULATest\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[23\] GND " "Pin \"entraBULATest\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[24\] GND " "Pin \"entraBULATest\[24\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[25\] GND " "Pin \"entraBULATest\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[26\] GND " "Pin \"entraBULATest\[26\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[27\] GND " "Pin \"entraBULATest\[27\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[28\] GND " "Pin \"entraBULATest\[28\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[29\] GND " "Pin \"entraBULATest\[29\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[30\] GND " "Pin \"entraBULATest\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entraBULATest\[31\] GND " "Pin \"entraBULATest\[31\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511547121539 "|MIPS|entraBULATest[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511547121539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511547121629 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511547122109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511547122369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511547122369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511547122533 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511547122533 "|MIPS|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511547122533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "567 " "Implemented 567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511547122533 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511547122533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511547122533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511547122533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511547122550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:12:02 2017 " "Processing ended: Fri Nov 24 16:12:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511547122550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511547122550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511547122550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511547122550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511547123980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511547123987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:12:03 2017 " "Processing started: Fri Nov 24 16:12:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511547123987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511547123987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511547123987 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511547124075 ""}
{ "Info" "0" "" "Project  = MIPS_QuartusPrimeProject" {  } {  } 0 0 "Project  = MIPS_QuartusPrimeProject" 0 0 "Fitter" 0 0 1511547124076 ""}
{ "Info" "0" "" "Revision = MIPS_QuartusPrimeProject" {  } {  } 0 0 "Revision = MIPS_QuartusPrimeProject" 0 0 "Fitter" 0 0 1511547124077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511547124183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511547124183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_QuartusPrimeProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPS_QuartusPrimeProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511547124197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511547124256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511547124256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511547124770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511547124779 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511547124943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511547124943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511547124952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511547124952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511547124952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511547124952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511547124952 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511547124952 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511547124960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "106 176 " "No exact pin location assignment(s) for 106 pins of 176 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511547125914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_QuartusPrimeProject.sdc " "Synopsys Design Constraints File file not found: 'MIPS_QuartusPrimeProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511547126547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511547126548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511547126557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511547126558 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511547126559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511547126630 ""}  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511547126630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:BTN_CLK\|output\[0\]  " "Automatically promoted node debounce:BTN_CLK\|output\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511547126630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:BTN_CLK\|output~0 " "Destination node debounce:BTN_CLK\|output~0" {  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/MIPS/debounce.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511547126630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511547126630 ""}  } { { "debounce.vhd" "" { Text "/home/parallels/Documents/MIPS/debounce.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511547126630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511547127049 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511547127052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511547127053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511547127057 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511547127066 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1511547127066 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1511547127066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511547127066 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511547127071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511547127072 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511547127073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511547127074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Output Buffer " "Packed 1 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511547127075 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Created 1 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1511547127075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511547127075 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "106 unused 2.5V 0 106 0 " "Number of I/O pins in group: 106 (unused VREF, 2.5V VCCIO, 0 input, 106 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1511547127086 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1511547127086 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511547127086 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 72 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 49 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 60 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511547127089 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511547127089 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511547127089 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511547127387 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1511547127387 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511547127402 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511547127410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511547126423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511547126636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511547126689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511547140227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511547140227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511547140721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 12 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511547146597 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511547146597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511547149354 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511547149354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511547149358 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511547149551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511547149575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511547150134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511547150135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511547150588 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511547151334 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511547151767 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/parallels/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/parallels/Documents/MIPS/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511547151781 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1511547151781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parallels/Documents/MIPS/output_files/MIPS_QuartusPrimeProject.fit.smsg " "Generated suppressed messages file /home/parallels/Documents/MIPS/output_files/MIPS_QuartusPrimeProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511547151950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 465 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 465 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1347 " "Peak virtual memory: 1347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511547152371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:12:32 2017 " "Processing ended: Fri Nov 24 16:12:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511547152371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511547152371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511547152371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511547152371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511547153707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511547153713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:12:33 2017 " "Processing started: Fri Nov 24 16:12:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511547153713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511547153713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511547153713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1511547153993 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511547158959 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511547159161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511547159546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:12:39 2017 " "Processing ended: Fri Nov 24 16:12:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511547159546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511547159546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511547159546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511547159546 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511547159771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511547160680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511547160681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:12:40 2017 " "Processing started: Fri Nov 24 16:12:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511547160681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_sta MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160681 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511547160723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547160956 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_QuartusPrimeProject.sdc " "Synopsys Design Constraints File file not found: 'MIPS_QuartusPrimeProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161545 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:BTN_CLK\|output\[0\] debounce:BTN_CLK\|output\[0\] " "create_clock -period 1.000 -name debounce:BTN_CLK\|output\[0\] debounce:BTN_CLK\|output\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511547161548 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511547161548 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161555 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511547161557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511547161567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511547161607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.861 " "Worst-case setup slack is -9.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.861            -424.706 debounce:BTN_CLK\|output\[0\]  " "   -9.861            -424.706 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689            -119.094 CLOCK_50  " "   -4.689            -119.094 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CLOCK_50  " "    0.442               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 debounce:BTN_CLK\|output\[0\]  " "    0.444               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.064 " "Worst-case recovery slack is -1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064              -6.384 debounce:BTN_CLK\|output\[0\]  " "   -1.064              -6.384 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.414 " "Worst-case removal slack is 1.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.414               0.000 debounce:BTN_CLK\|output\[0\]  " "    1.414               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.675 CLOCK_50  " "   -3.000             -73.675 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -79.670 debounce:BTN_CLK\|output\[0\]  " "   -1.285             -79.670 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547161620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511547161682 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547161707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511547162277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.786 " "Worst-case setup slack is -8.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.786            -376.827 debounce:BTN_CLK\|output\[0\]  " "   -8.786            -376.827 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.178            -102.627 CLOCK_50  " "   -4.178            -102.627 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 debounce:BTN_CLK\|output\[0\]  " "    0.400               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.878 " "Worst-case recovery slack is -0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -5.268 debounce:BTN_CLK\|output\[0\]  " "   -0.878              -5.268 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.272 " "Worst-case removal slack is 1.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 debounce:BTN_CLK\|output\[0\]  " "    1.272               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.675 CLOCK_50  " "   -3.000             -73.675 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -79.670 debounce:BTN_CLK\|output\[0\]  " "   -1.285             -79.670 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162293 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511547162376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511547162469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.366 " "Worst-case setup slack is -4.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366            -178.693 debounce:BTN_CLK\|output\[0\]  " "   -4.366            -178.693 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836             -32.156 CLOCK_50  " "   -1.836             -32.156 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK_50  " "    0.201               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 debounce:BTN_CLK\|output\[0\]  " "    0.201               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.088 " "Worst-case recovery slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.528 debounce:BTN_CLK\|output\[0\]  " "   -0.088              -0.528 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.629 " "Worst-case removal slack is 0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 debounce:BTN_CLK\|output\[0\]  " "    0.629               0.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.927 CLOCK_50  " "   -3.000             -73.927 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 debounce:BTN_CLK\|output\[0\]  " "   -1.000             -62.000 debounce:BTN_CLK\|output\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511547162504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547162504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547163187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547163189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511547163280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:12:43 2017 " "Processing ended: Fri Nov 24 16:12:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511547163280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511547163280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511547163280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547163280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511547164553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511547164555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 16:12:44 2017 " "Processing started: Fri Nov 24 16:12:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511547164555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511547164555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1511547164555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1511547164880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_7_1200mv_85c_slow.vo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_7_1200mv_85c_slow.vo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_7_1200mv_0c_slow.vo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_7_1200mv_0c_slow.vo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_min_1200mv_0c_fast.vo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_min_1200mv_0c_fast.vo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165292 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject.vo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject.vo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_7_1200mv_85c_v_slow.sdo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_7_1200mv_85c_v_slow.sdo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_7_1200mv_0c_v_slow.sdo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_7_1200mv_0c_v_slow.sdo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_min_1200mv_0c_v_fast.sdo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_min_1200mv_0c_v_fast.sdo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_QuartusPrimeProject_v.sdo /home/parallels/Documents/MIPS/simulation/modelsim/ simulation " "Generated file MIPS_QuartusPrimeProject_v.sdo in folder \"/home/parallels/Documents/MIPS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1511547165629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511547165681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 16:12:45 2017 " "Processing ended: Fri Nov 24 16:12:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511547165681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511547165681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511547165681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511547165681 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 597 s " "Quartus Prime Full Compilation was successful. 0 errors, 597 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1511547166377 ""}
