// Seed: 4039416129
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    input uwire id_0
    , id_14,
    output logic id_1,
    output tri0 _id_2,
    input tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input wor id_12
);
  logic [-1 : id_2] id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_12,
      id_7,
      id_5,
      id_8
  );
  always for (id_6 = id_12; -1; id_15 = id_4) id_1 = id_4;
  wire id_16, id_17;
  assign id_6 = 1;
  always id_14 = -1;
  xor primCall (id_9, id_8, id_11, id_15, id_0, id_14, id_10, id_7, id_5, id_12, id_3, id_4);
endmodule
