{
    "Function": "sprd_rx_full_thld",
    "astEdges": [
        [
            15,
            17
        ],
        [
            15,
            16
        ],
        [
            10,
            11
        ],
        [
            10,
            12
        ],
        [
            3,
            5
        ],
        [
            3,
            4
        ],
        [
            3,
            13
        ],
        [
            3,
            10
        ],
        [
            3,
            18
        ],
        [
            0,
            1
        ],
        [
            0,
            22
        ],
        [
            0,
            2
        ],
        [
            0,
            3
        ],
        [
            18,
            21
        ],
        [
            18,
            20
        ],
        [
            18,
            19
        ],
        [
            13,
            14
        ],
        [
            13,
            15
        ],
        [
            5,
            6
        ],
        [
            5,
            7
        ],
        [
            7,
            8
        ],
        [
            7,
            9
        ]
    ],
    "candidateNodeList": [
        6,
        8,
        9,
        11,
        12,
        14,
        16,
        17,
        19,
        20,
        21
    ],
    "cfgEdges": [
        [
            15,
            13
        ],
        [
            10,
            15
        ],
        [
            0,
            7
        ],
        [
            18,
            22
        ],
        [
            13,
            18
        ],
        [
            5,
            10
        ],
        [
            7,
            5
        ]
    ],
    "ddgEdges": [
        [
            15,
            22
        ],
        [
            15,
            22
        ],
        [
            15,
            13
        ],
        [
            15,
            13
        ],
        [
            10,
            22
        ],
        [
            10,
            13
        ],
        [
            0,
            5
        ],
        [
            0,
            15
        ],
        [
            0,
            10
        ],
        [
            0,
            18
        ],
        [
            0,
            13
        ],
        [
            0,
            7
        ],
        [
            18,
            22
        ],
        [
            18,
            22
        ],
        [
            18,
            22
        ],
        [
            18,
            22
        ],
        [
            13,
            22
        ],
        [
            13,
            18
        ],
        [
            5,
            22
        ],
        [
            5,
            10
        ],
        [
            7,
            5
        ],
        [
            7,
            5
        ],
        [
            7,
            18
        ],
        [
            7,
            18
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            11
        ],
        [
            11,
            12
        ],
        [
            12,
            14
        ],
        [
            14,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            20
        ],
        [
            20,
            21
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "LOCAL",
        "5": "<operator>.assignment",
        "6": "val",
        "7": "serial_in",
        "8": "port",
        "9": "SPRD_CTL2",
        "10": "<operators>.assignmentAnd",
        "11": "val",
        "12": "~THLD_RX_FULL_MASK",
        "13": "<operators>.assignmentOr",
        "14": "val",
        "15": "<operator>.and",
        "16": "thld",
        "17": "THLD_RX_FULL_MASK",
        "18": "serial_out",
        "19": "port",
        "20": "SPRD_CTL2",
        "21": "val",
        "22": "METHOD_RETURN"
    }
}