//============================================================================
// snapregs.cpp -- GENERATED register values from tools/bake-regs.mjs.
// CPU state captured from qemu with the VM PAUSED.
// Translated from Hemu-wasm/src/snapregs.HC.
//============================================================================
#include "cpu.h"

// All externs are declared in cpu.h (included above)

void SetSnapRegs()
{
    reg[0]=0x15f8ba28;  reg[1]=0x11125640;  reg[2]=0x0;         reg[3]=0xaa8f;
    reg[4]=0x15f86c40;  reg[5]=0x1111d0c8;  reg[6]=0x100300;    reg[7]=0x15f8c028;
    reg[8]=0x11125638;  reg[9]=0x117ba628;   reg[10]=0x0;        reg[11]=0x0;
    reg[12]=0x0;         reg[13]=0x1;         reg[14]=0x11b20;    reg[15]=0x0;

    rip = 0xcc3a;
    rfl = 0x246;

    cr0 = 0x80000031;
    cr3 = 0x509000;
    cr4 = 0xb0;
    msr_efer = 0x500;

    msr_fsbase = 0x15f8ba28;
    msr_gsbase = 0x15f8c028;

    gdtr_base  = 0x8020;
    gdtr_limit = 0x107f;
    idtr_base  = 0x15e82c28;
    idtr_limit = 0xfff;

    g_cs = 0x40;
    g_ss = 0x60;
    halted = 0;
    icount = 0;
    g_badop = 0;

    // Timer: IRQ0->vec 0x20 (PIC IW2), unmask IRQ0(timer)+IRQ2(cascade), pulse IRQ0.
    pic1_base = 0x20;
    pic2_base = 0x28;
    pic1_mask = 0xF8;
    pic2_mask = 0xEF;
    pic1_irr = 0;
    pic2_irr = 0;
    pic1_isr = 0;
    pic2_isr = 0;

    pit_div = 20000;
    pit_counter = 20000;
    tsc = 0;
    irq_count = 0;
    hpet_ctr = 0;

    // CMOS RTC base
    rtc_idx = 0;
    rtc_base_sec = 5819;
    rtc_dow = 3;
    rtc_day = 3;
    rtc_mon = 6;
    rtc_year = 24;
}
