{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/barrido.sv:1.1-32.10",
        "dynports": "00000000000000000000000000000001"
      },
      "ports": {
        "col": {
          "direction": "output",
          "bits": [ 3877689, 3877686, 3877683, 3877680, 3877677, 3877674, 3877671, 3877668 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "clockCounter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877471 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877470 ]
          }
        },
        "clockCounter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877477 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877476 ]
          }
        },
        "clockCounter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877480 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877479 ]
          }
        },
        "clockCounter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877483 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877482 ]
          }
        },
        "clockCounter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877486 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877485 ]
          }
        },
        "clockCounter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877489 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877488 ]
          }
        },
        "clockCounter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877492 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877491 ]
          }
        },
        "clockCounter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877495 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877494 ]
          }
        },
        "clockCounter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877498 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877497 ]
          }
        },
        "clockCounter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877501 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877500 ]
          }
        },
        "clockCounter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877503 ]
          }
        },
        "clockCounter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877507 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877506 ]
          }
        },
        "clockCounter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877510 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877509 ]
          }
        },
        "clockCounter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877513 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877512 ]
          }
        },
        "clockCounter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877516 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877515 ]
          }
        },
        "clockCounter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877519 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877518 ]
          }
        },
        "clockCounter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877522 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877521 ]
          }
        },
        "clockCounter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877525 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877524 ]
          }
        },
        "clockCounter_DFFR_Q_25_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877528 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877527 ]
          }
        },
        "clockCounter_DFFR_Q_26_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877531 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877530 ]
          }
        },
        "clockCounter_DFFR_Q_27_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877534 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877533 ]
          }
        },
        "clockCounter_DFFR_Q_28_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877537 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877536 ]
          }
        },
        "clockCounter_DFFR_Q_29_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877540 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877539 ]
          }
        },
        "clockCounter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877543 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877542 ]
          }
        },
        "clockCounter_DFFR_Q_30_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877546 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877545 ]
          }
        },
        "clockCounter_DFFR_Q_31_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877549 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877548 ]
          }
        },
        "clockCounter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877552 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877551 ]
          }
        },
        "clockCounter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877555 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877554 ]
          }
        },
        "clockCounter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877558 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877557 ]
          }
        },
        "clockCounter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877561 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877560 ]
          }
        },
        "clockCounter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877564 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877563 ]
          }
        },
        "clockCounter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877567 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "col_reg_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877973 ],
            "CE": [ 3877472 ],
            "Q": [ 3877688 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877667 ]
          }
        },
        "col_reg_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877667 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877670 ]
          }
        },
        "col_reg_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877670 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877673 ]
          }
        },
        "col_reg_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877673 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877676 ]
          }
        },
        "col_reg_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877676 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877679 ]
          }
        },
        "col_reg_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877679 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877682 ]
          }
        },
        "col_reg_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877682 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877685 ]
          }
        },
        "col_reg_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/barrido.sv:20.5-27.8|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877472 ],
            "Q": [ 3877685 ],
            "F": [  ],
            "CLK": [ 3877467 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877688 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877731 ],
            "CLK": [  ],
            "D": [ 3877552 ],
            "C": [ 3877555 ],
            "B": [ 3877558 ],
            "A": [ 3877561 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877730 ],
            "CLK": [  ],
            "D": [ 3877471 ],
            "C": [ 3877477 ],
            "B": [ 3877510 ],
            "A": [ 3877543 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [ 3877525 ],
            "C": [ 3877534 ],
            "B": [ 3877537 ],
            "A": [ 3877540 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877704 ],
            "CLK": [  ],
            "D": [ 3877480 ],
            "C": [ 3877483 ],
            "B": [ 3877492 ],
            "A": [ 3877522 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877563 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877564 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877566 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877567 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877479 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877480 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877482 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877483 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877485 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877486 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877488 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877489 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877491 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877492 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877494 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877495 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877497 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877498 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877500 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877501 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877503 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877504 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877506 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877507 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877512 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877513 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877515 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877516 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877518 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877519 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877521 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877522 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877524 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877525 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877527 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877528 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877530 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877531 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877533 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877534 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877536 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877537 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877539 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877540 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877545 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877546 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877548 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877549 ],
            "A": [ 3877975 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877560 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877561 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877557 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877558 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877554 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877555 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877551 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877552 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877542 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877543 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877835 ],
            "SEL": [ 3877549 ],
            "I1": [ 3877928 ],
            "I0": [ 3877927 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877885 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877889 ],
            "I0": [ 3877888 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877708 ],
            "SEL": [ 3877546 ],
            "I1": [ 3877835 ],
            "I0": [ 3877834 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877873 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877881 ],
            "I0": [ 3877880 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877872 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877876 ],
            "I0": [ 3877875 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877857 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877865 ],
            "I0": [ 3877864 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877901 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877905 ],
            "I0": [ 3877904 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877856 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877860 ],
            "I0": [ 3877859 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877717 ],
            "SEL": [ 3877708 ],
            "I1": [ 3877721 ],
            "I0": [ 3877720 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877703 ],
            "SEL": [ 3877708 ],
            "I1": [ 3877713 ],
            "I0": [ 3877712 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877702 ],
            "SEL": [ 3877708 ],
            "I1": [ 3877707 ],
            "I0": [ 3877706 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877943 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877947 ],
            "I0": [ 3877946 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877944 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877952 ],
            "I0": [ 3877951 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877928 ],
            "SEL": [ 3877564 ],
            "I1": [ 3877944 ],
            "I0": [ 3877943 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877698 ],
            "SEL": [ 3877704 ],
            "I1": [ 3877703 ],
            "I0": [ 3877702 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877699 ],
            "SEL": [ 3877704 ],
            "I1": [ 3877718 ],
            "I0": [ 3877717 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877840 ],
            "SEL": [ 3877507 ],
            "I1": [ 3877844 ],
            "I0": [ 3877843 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877841 ],
            "SEL": [ 3877507 ],
            "I1": [ 3877857 ],
            "I0": [ 3877856 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877844 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877852 ],
            "I0": [ 3877851 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877886 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877894 ],
            "I0": [ 3877893 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877869 ],
            "SEL": [ 3877507 ],
            "I1": [ 3877873 ],
            "I0": [ 3877872 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877870 ],
            "SEL": [ 3877507 ],
            "I1": [ 3877886 ],
            "I0": [ 3877885 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877898 ],
            "SEL": [ 3877564 ],
            "I1": [ 3877902 ],
            "I0": [ 3877901 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877899 ],
            "SEL": [ 3877564 ],
            "I1": [ 3877915 ],
            "I0": [ 3877914 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877927 ],
            "SEL": [ 3877564 ],
            "I1": [ 3877931 ],
            "I0": [ 3877930 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877472 ],
            "SEL": [ 3877700 ],
            "I1": [ 3877699 ],
            "I0": [ 3877698 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877837 ],
            "SEL": [ 3877504 ],
            "I1": [ 3877841 ],
            "I0": [ 3877840 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877838 ],
            "SEL": [ 3877504 ],
            "I1": [ 3877870 ],
            "I0": [ 3877869 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877834 ],
            "SEL": [ 3877549 ],
            "I1": [ 3877899 ],
            "I0": [ 3877898 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877843 ],
            "SEL": [ 3877531 ],
            "I1": [ 3877847 ],
            "I0": [ 3877846 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877718 ],
            "SEL": [ 3877708 ],
            "I1": [ 3877726 ],
            "I0": [ 3877725 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877732 ],
            "SEL": [ 3877501 ],
            "I1": [ 3877838 ],
            "I0": [ 3877837 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877509 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877510 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877476 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877477 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877470 ],
            "CLK": [  ],
            "D": [ 3877975 ],
            "C": [ 3877975 ],
            "B": [ 3877471 ],
            "A": [ 3877973 ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C37_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877975 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877811 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877549 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877774 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877546 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877825 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877540 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877820 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877537 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877817 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877534 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877814 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877531 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877809 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877528 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877777 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877525 ],
            "A": [ 3877973 ]
          }
        },
        "col_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C25_IOBA",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877685 ],
            "PAD": [  ]
          }
        },
        "col_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C47_IOBA",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877682 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877946 ],
            "CLK": [  ],
            "D": [ 3877486 ],
            "C": [ 3877489 ],
            "B": [ 3877495 ],
            "A": [ 3877498 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877726 ],
            "CLK": [  ],
            "D": [ 3877732 ],
            "C": [ 3877731 ],
            "B": [ 3877730 ],
            "A": [ 3877729 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877725 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877720 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877742 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877522 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877739 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877519 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877806 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877516 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877889 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R29C26_IOBA",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877670 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877804 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877513 ],
            "A": [ 3877975 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3877975 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877801 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877507 ],
            "A": [ 3877975 ]
          }
        },
        "col_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C1_IOBB",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877679 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877914 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877918 ],
            "I0": [ 3877917 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877902 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877910 ],
            "I0": [ 3877909 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877798 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877504 ],
            "A": [ 3877975 ]
          }
        },
        "col_OBUF_O_7$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C26_IOBB",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877688 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877795 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877501 ],
            "A": [ 3877975 ]
          }
        },
        "col_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R29C26_IOBB",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877667 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877792 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877498 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877789 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877495 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877786 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877492 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877783 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877489 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877780 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877486 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877770 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877483 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877767 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877480 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877764 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877567 ],
            "A": [ 3877975 ]
          }
        },
        "col_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C25_IOBB",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877676 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877761 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877564 ],
            "A": [ 3877975 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877758 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877561 ],
            "A": [ 3877973 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "../design/barrido.sv:9.30-9.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877467 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877755 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877558 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877752 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877555 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877749 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877552 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877746 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877543 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877827 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877510 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877823 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877477 ],
            "A": [ 3877973 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877735 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877975 ],
            "B": [ 3877471 ],
            "A": [ 3877973 ]
          }
        },
        "col_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R29C25_IOBA",
            "src": "../design/barrido.sv:10.30-10.33"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877673 ],
            "PAD": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877931 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877939 ],
            "I0": [ 3877938 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877930 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877934 ],
            "I0": [ 3877933 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877915 ],
            "SEL": [ 3877567 ],
            "I1": [ 3877923 ],
            "I0": [ 3877922 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877975 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877712 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877918 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877707 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877706 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877951 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877923 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877933 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877846 ],
            "CLK": [  ],
            "D": [ 3877528 ],
            "C": [ 3877519 ],
            "B": [ 3877513 ],
            "A": [ 3877516 ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877934 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877847 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877859 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877864 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877865 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877876 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877881 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877938 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877851 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877852 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3877975 ]
          }
        }
      },
      "netnames": {
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R13C31_F6;;1;R13C31_I0MUX6;R13C31_F6_DUMMY_I0MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877931 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF4;;1;R13C31_I1MUX5;R13C31_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877930 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF6;;1;R13C31_I0MUX5;R13C31_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF1;;1;R13C31_I1MUX3;R13C31_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF5;;1;R13C31_I0MUX3;R13C31_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877923 ] ,
          "attributes": {
            "ROUTING": "R13C32_F1;;1;R13C32_I1MUX0;R13C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R13C32_F0;;1;R13C32_I0MUX0;R13C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877918 ] ,
          "attributes": {
            "ROUTING": "R13C32_F3;;1;R13C32_I1MUX2;R13C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R13C32_F2;;1;R13C32_I0MUX2;R13C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF0;;1;R13C32_I1MUX1;R13C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF2;;1;R13C32_I0MUX1;R13C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877910 ] ,
          "attributes": {
            "ROUTING": "R13C32_F5;;1;R13C32_I1MUX4;R13C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R13C32_F4;;1;R13C32_I0MUX4;R13C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877905 ] ,
          "attributes": {
            "ROUTING": "R13C32_F7;;1;R13C32_I1MUX6;R13C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877904 ] ,
          "attributes": {
            "ROUTING": "R13C32_F6;;1;R13C32_I0MUX6;R13C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF4;;1;R13C32_I1MUX5;R13C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877901 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF6;;1;R13C32_I0MUX5;R13C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF1;;1;R13C32_I1MUX3;R13C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF5;;1;R13C32_I0MUX3;R13C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R11C33_F1;;1;R11C33_I1MUX0;R11C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R11C33_F0;;1;R11C33_I0MUX0;R11C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877889 ] ,
          "attributes": {
            "ROUTING": "R11C33_F3;;1;R11C33_I1MUX2;R11C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R11C33_F2;;1;R11C33_I0MUX2;R11C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF0;;1;R11C33_I1MUX1;R11C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF2;;1;R11C33_I0MUX1;R11C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R11C33_F5;;1;R11C33_I1MUX4;R11C33_F5_DUMMY_I1MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877880 ] ,
          "attributes": {
            "ROUTING": "R11C33_F4;;1;R11C33_I0MUX4;R11C33_F4_DUMMY_I0MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877876 ] ,
          "attributes": {
            "ROUTING": "R11C33_F7;;1;R11C33_I1MUX6;R11C33_F7_DUMMY_I1MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": "R11C33_F6;;1;R11C33_I0MUX6;R11C33_F6_DUMMY_I0MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877873 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF4;;1;R11C33_I1MUX5;R11C33_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF6;;1;R11C33_I0MUX5;R11C33_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877870 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF1;;1;R11C33_I1MUX3;R11C33_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF5;;1;R11C33_I0MUX3;R11C33_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877865 ] ,
          "attributes": {
            "ROUTING": "R11C34_F1;;1;R11C34_I1MUX0;R11C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R11C34_F0;;1;R11C34_I0MUX0;R11C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R11C34_F3;;1;R11C34_I1MUX2;R11C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": "R11C34_F2;;1;R11C34_I0MUX2;R11C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF0;;1;R11C34_I1MUX1;R11C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877856 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF2;;1;R11C34_I0MUX1;R11C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R11C34_F5;;1;R11C34_I1MUX4;R11C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R11C34_F4;;1;R11C34_I0MUX4;R11C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877847 ] ,
          "attributes": {
            "ROUTING": "R11C34_F7;;1;R11C34_I1MUX6;R11C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R11C34_F6;;1;R11C34_I0MUX6;R11C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877844 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF4;;1;R11C34_I1MUX5;R11C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF6;;1;R11C34_I0MUX5;R11C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF1;;1;R11C34_I1MUX3;R11C34_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877840 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF5;;1;R11C34_I0MUX3;R11C34_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF3;;1;R11C33_I1MUX7;R11C33_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": "R11C34_OF3;;1;R11C33_I0MUX7;R11C33_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF3;;1;R13C31_I1MUX7;R13C31_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3877834 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF3;;1;R13C31_I0MUX7;R13C31_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877819 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877816 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877803 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877800 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877797 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877794 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877789 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877788 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877785 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877780 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877779 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877776 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877773 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877772 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877769 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877760 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877751 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877745 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877738 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/barrido.sv:22.13-22.38|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": "R11C33_OF7;;1;R11C33_E13;R11C33_OF7_E130;1;R11C34_E23;R11C34_E131_E230;1;R11C35_X06;R11C35_E231_X06;1;R11C35_D1;R11C35_X06_D1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877731 ] ,
          "attributes": {
            "ROUTING": "R13C36_F6;;1;R13C36_N26;R13C36_F6_N260;1;R11C36_W26;R11C36_N262_W260;1;R11C35_C1;R11C35_W261_C1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R12C37_F6;;1;R12C37_N13;R12C37_F6_N130;1;R11C37_W23;R11C37_N131_W230;1;R11C35_B1;R11C35_W232_B1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": "R12C33_F7;;1;R12C33_SN10;R12C33_F7_SN10;1;R11C33_E25;R11C33_N111_E250;1;R11C35_A1;R11C35_E252_A1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": "R11C35_F1;;1;R11C35_I1MUX0;R11C35_F1_DUMMY_I1MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877725 ] ,
          "attributes": {
            "ROUTING": "R11C35_F0;;1;R11C35_I0MUX0;R11C35_F0_DUMMY_I0MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877721 ] ,
          "attributes": {
            "ROUTING": "R11C35_F3;;1;R11C35_I1MUX2;R11C35_F3_DUMMY_I1MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877720 ] ,
          "attributes": {
            "ROUTING": "R11C35_F2;;1;R11C35_I0MUX2;R11C35_F2_DUMMY_I0MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF0;;1;R11C35_I1MUX1;R11C35_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877717 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF2;;1;R11C35_I0MUX1;R11C35_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877713 ] ,
          "attributes": {
            "ROUTING": "R11C35_F5;;1;R11C35_I1MUX4;R11C35_F5_DUMMY_I1MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": "R11C35_F4;;1;R11C35_I0MUX4;R11C35_F4_DUMMY_I0MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877708 ] ,
          "attributes": {
            "ROUTING": "R11C35_SEL2;R11C35_X08_SEL2;1;R11C35_SEL4;R11C35_X08_SEL4;1;R11C35_SEL0;R11C35_X08_SEL0;1;R13C31_OF7;;1;R13C31_N27;R13C31_OF7_N270;1;R11C31_E27;R11C31_N272_E270;1;R11C33_E27;R11C33_E272_E270;1;R11C35_X08;R11C35_E272_X08;1;R11C35_SEL6;R11C35_X08_SEL6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877707 ] ,
          "attributes": {
            "ROUTING": "R11C35_F7;;1;R11C35_I1MUX6;R11C35_F7_DUMMY_I1MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877706 ] ,
          "attributes": {
            "ROUTING": "R11C35_F6;;1;R11C35_I0MUX6;R11C35_F6_DUMMY_I0MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877704 ] ,
          "attributes": {
            "ROUTING": "R11C35_SEL1;R11C35_N261_SEL1;1;R12C35_F6;;1;R12C35_N26;R12C35_F6_N260;1;R11C35_SEL5;R11C35_N261_SEL5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF4;;1;R11C35_I1MUX5;R11C35_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF6;;1;R11C35_I0MUX5;R11C35_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3877700 ] ,
          "attributes": {
            "ROUTING": "R12C37_F3;;1;R12C37_W23;R12C37_F3_W230;1;R12C35_N23;R12C35_W232_N230;1;R11C35_X02;R11C35_N231_X02;1;R11C35_SEL3;R11C35_X02_SEL3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877699 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF1;;1;R11C35_I1MUX3;R11C35_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R11C35_OF5;;1;R11C35_I0MUX3;R11C35_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877934 ] ,
          "attributes": {
            "ROUTING": "R13C31_F7;;1;R13C31_I1MUX6;R13C31_F7_DUMMY_I1MUX6;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg[0]": {
          "hide_name": 0,
          "bits": [ 3877688 ] ,
          "attributes": {
            "ROUTING": "R11C26_N26;R11C26_N121_N260;1;R9C26_N26;R9C26_N262_N260;1;R7C26_N26;R7C26_N262_N260;1;R5C26_N27;R5C26_N262_N270;1;R3C26_N22;R3C26_N272_N220;1;R1C26_D1;R1C26_N222_D1;1;R12C26_Q0;;1;R12C26_SN20;R12C26_Q0_SN20;1;R11C26_A5;R11C26_N121_A5;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877938 ] ,
          "attributes": {
            "ROUTING": "R13C31_F4;;1;R13C31_I0MUX4;R13C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg[1]": {
          "hide_name": 0,
          "bits": [ 3877685 ] ,
          "attributes": {
            "ROUTING": "R11C25_N27;R11C25_W131_N270;1;R9C25_N27;R9C25_N272_N270;1;R7C25_N27;R7C25_N272_N270;1;R5C25_N22;R5C25_N272_N220;1;R3C25_N23;R3C25_N222_N230;1;R1C25_X02;R1C25_N232_X02;1;R1C25_A0;R1C25_X02_A0;1;R11C26_Q5;;1;R11C26_W13;R11C26_Q5_W130;1;R11C25_A2;R11C25_W131_A2;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": "R13C31_F5;;1;R13C31_I1MUX4;R13C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg[2]": {
          "hide_name": 0,
          "bits": [ 3877682 ] ,
          "attributes": {
            "ROUTING": "R11C25_E22;R11C25_Q2_E220;1;R11C27_E23;R11C27_E222_E230;1;R11C29_E23;R11C29_E232_E230;1;R11C31_E23;R11C31_E232_E230;1;R11C33_E26;R11C33_E232_E260;1;R11C35_E26;R11C35_E262_E260;1;R11C37_E27;R11C37_E262_E270;1;R11C39_E27;R11C39_E272_E270;1;R11C41_E27;R11C41_E272_E270;1;R11C43_E27;R11C43_E272_E270;1;R11C45_E27;R11C45_E272_E270;1;R11C47_A0;R11C47_E272_A0;1;R11C25_Q2;;1;R11C25_X05;R11C25_Q2_X05;1;R11C25_A4;R11C25_X05_A4;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877943 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF2;;1;R13C31_I0MUX1;R13C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "col_reg[3]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R11C25_W24;R11C25_Q4_W240;1;R11C23_W25;R11C23_W242_W250;1;R11C21_W25;R11C21_W252_W250;1;R11C19_W25;R11C19_W252_W250;1;R11C17_W20;R11C17_W252_W200;1;R11C15_W20;R11C15_W202_W200;1;R11C13_W20;R11C13_W202_W200;1;R11C11_W20;R11C11_W202_W200;1;R11C9_W21;R11C9_W202_W210;1;R11C7_W24;R11C7_W212_W240;1;R11C5_W25;R11C5_W242_W250;1;R11C3_W20;R11C3_W252_W200;1;R11C1_D1;R11C1_W202_D1;1;R11C25_Q4;;1;R11C25_X07;R11C25_Q4_X07;1;R11C25_A3;R11C25_X07_A3;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF0;;1;R13C31_I1MUX1;R13C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "col_reg[4]": {
          "hide_name": 0,
          "bits": [ 3877676 ] ,
          "attributes": {
            "ROUTING": "R11C25_N23;R11C25_Q3_N230;1;R9C25_N23;R9C25_N232_N230;1;R7C25_N26;R7C25_N232_N260;1;R5C25_N27;R5C25_N262_N270;1;R3C25_N22;R3C25_N272_N220;1;R1C25_D1;R1C25_N222_D1;1;R11C25_Q3;;1;R11C25_S23;R11C25_Q3_S230;1;R13C25_X02;R13C25_S232_X02;1;R13C25_A0;R13C25_X02_A0;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R13C31_F2;;1;R13C31_I0MUX2;R13C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg[5]": {
          "hide_name": 0,
          "bits": [ 3877673 ] ,
          "attributes": {
            "ROUTING": "R13C25_S20;R13C25_Q0_S200;1;R15C25_S20;R15C25_S202_S200;1;R17C25_S21;R17C25_S202_S210;1;R19C25_S24;R19C25_S212_S240;1;R21C25_S24;R21C25_S242_S240;1;R23C25_S24;R23C25_S242_S240;1;R25C25_S24;R25C25_S242_S240;1;R27C25_S25;R27C25_S242_S250;1;R29C25_A0;R29C25_S252_A0;1;R13C25_Q0;;1;R13C25_E13;R13C25_Q0_E130;1;R13C26_S27;R13C26_E131_S270;1;R14C26_A2;R14C26_S271_A2;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R13C31_F3;;1;R13C31_I1MUX2;R13C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "col_reg[6]": {
          "hide_name": 0,
          "bits": [ 3877670 ] ,
          "attributes": {
            "ROUTING": "R14C26_S22;R14C26_Q2_S220;1;R16C26_S22;R16C26_S222_S220;1;R18C26_S22;R18C26_S222_S220;1;R20C26_S22;R20C26_S222_S220;1;R22C26_S23;R22C26_S222_S230;1;R24C26_S26;R24C26_S232_S260;1;R26C26_S26;R26C26_S262_S260;1;R28C26_S27;R28C26_S262_S270;1;R29C26_A0;R29C26_S271_A0;1;R14C26_Q2;;1;R14C26_X05;R14C26_Q2_X05;1;R14C26_A4;R14C26_X05_A4;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877951 ] ,
          "attributes": {
            "ROUTING": "R13C31_F0;;1;R13C31_I0MUX0;R13C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "col_reg[7]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": "R14C26_S24;R14C26_Q4_S240;1;R16C26_S24;R16C26_S242_S240;1;R18C26_S25;R18C26_S242_S250;1;R20C26_S20;R20C26_S252_S200;1;R22C26_S21;R22C26_S202_S210;1;R24C26_S24;R24C26_S212_S240;1;R26C26_S25;R26C26_S242_S250;1;R28C26_S20;R28C26_S252_S200;1;R29C26_D1;R29C26_S201_D1;1;R14C26_Q4;;1;R14C26_N24;R14C26_Q4_N240;1;R12C26_X03;R12C26_N242_X03;1;R12C26_A0;R12C26_X03_A0;1",
            "src": "../design/barrido.sv:17.23-17.30"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877644 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877632 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877629 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877620 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877617 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877603 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877585 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877582 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R12C37_W22;R12C37_VCC_W220;1;R12C37_C2;R12C37_W220_C2;1;R14C35_C3;R14C35_X04_C3;1;R14C35_C0;R14C35_X04_C0;1;R14C35_D5;R14C35_X04_D5;1;R14C33_D1;R14C33_X08_D1;1;R14C37_W22;R14C37_VCC_W220;1;R14C37_C2;R14C37_W220_C2;1;R14C36_D3;R14C36_S270_D3;1;R12C34_A0;R12C34_N200_A0;1;R14C36_C1;R14C36_N220_C1;1;R14C32_D2;R14C32_X03_D2;1;R12C32_C0;R12C32_X04_C0;1;R14C36_C2;R14C36_W220_C2;1;R14C32_C2;R14C32_X04_C2;1;R14C34_C5;R14C34_X08_C5;1;R12C34_C5;R12C34_X08_C5;1;R12C34_C2;R12C34_X04_C2;1;R12C33_A5;R12C33_X07_A5;1;R12C34_A3;R12C34_E200_A3;1;R14C36_D5;R14C36_X07_D5;1;R12C35_C1;R12C35_X04_C1;1;R14C37_D1;R14C37_E270_D1;1;R14C33_D5;R14C33_X04_D5;1;R14C34_C3;R14C34_X04_C3;1;R12C36_C2;R12C36_W220_C2;1;R14C32_C4;R14C32_X08_C4;1;R14C33_D4;R14C33_X04_D4;1;R12C34_C0;R12C34_X04_C0;1;R12C33_X07;R12C33_VCC_X07;1;R12C33_A4;R12C33_X07_A4;1;R12C33_C3;R12C33_X04_C3;1;R12C35_C4;R12C35_S220_C4;1;R12C34_A4;R12C34_S200_A4;1;R14C36_N22;R14C36_VCC_N220;1;R14C36_C0;R14C36_N220_C0;1;R14C32_C3;R14C32_X04_C3;1;R12C34_E20;R12C34_VCC_E200;1;R12C34_A2;R12C34_E200_A2;1;R12C34_A5;R12C34_S200_A5;1;R1C1_C4;R1C1_S220_C4;1;R12C34_N20;R12C34_VCC_N200;1;R12C34_A1;R12C34_N200_A1;1;R12C33_A0;R12C33_X03_A0;1;R14C35_C4;R14C35_X08_C4;1;R12C36_W22;R12C36_VCC_W220;1;R12C36_C3;R12C36_W220_C3;1;R14C37_N22;R14C37_VCC_N220;1;R14C37_C0;R14C37_N220_C0;1;R14C35_D2;R14C35_X08_D2;1;R12C35_S22;R12C35_VCC_S220;1;R12C35_C5;R12C35_S220_C5;1;R14C36_X07;R14C36_VCC_X07;1;R14C36_D4;R14C36_X07_D4;1;R12C36_N22;R12C36_VCC_N220;1;R12C36_C1;R12C36_N220_C1;1;R1C1_S22;R1C1_VCC_S220;1;R14C33_C1;R14C33_X04_C1;1;R12C35_A5;R12C35_X07_A5;1;R14C35_C2;R14C35_X04_C2;1;R14C32_D4;R14C32_X04_D4;1;R14C33_C0;R14C33_X04_C0;1;R12C37_C0;R12C37_N220_C0;1;R14C35_C5;R14C35_X08_C5;1;R14C33_C5;R14C33_X08_C5;1;R14C37_S27;R14C37_VCC_S270;1;R14C37_D2;R14C37_S270_D2;1;R14C36_D0;R14C36_S260_D0;1;R14C32_D1;R14C32_X08_D1;1;R14C33_C2;R14C33_X04_C2;1;R12C35_C3;R12C35_X04_C3;1;R12C32_C3;R12C32_X04_C3;1;R12C36_C5;R12C36_X08_C5;1;R12C32_C2;R12C32_X04_C2;1;R14C34_D1;R14C34_X08_D1;1;R12C36_X08;R12C36_VCC_X08;1;R12C36_C4;R12C36_X08_C4;1;R14C33_D2;R14C33_X08_D2;1;R14C37_E27;R14C37_VCC_E270;1;R14C37_D0;R14C37_E270_D0;1;R14C32_D5;R14C32_X04_D5;1;R14C34_C0;R14C34_X04_C0;1;R14C36_W22;R14C36_VCC_W220;1;R14C36_C3;R14C36_W220_C3;1;R12C35_X07;R12C35_VCC_X07;1;R12C35_A2;R12C35_X07_A2;1;R14C34_C2;R14C34_X04_C2;1;R14C32_X08;R14C32_VCC_X08;1;R14C32_C5;R14C32_X08_C5;1;R14C36_S27;R14C36_VCC_S270;1;R14C36_D2;R14C36_S270_D2;1;R14C33_D3;R14C33_X08_D3;1;R12C33_C5;R12C33_S220_C5;1;R12C33_S22;R12C33_VCC_S220;1;R12C33_C4;R12C33_S220_C4;1;R12C32_C4;R12C32_X08_C4;1;R12C32_X08;R12C32_VCC_X08;1;R12C32_C5;R12C32_X08_C5;1;R14C35_D4;R14C35_X04_D4;1;R12C34_C3;R12C34_X04_C3;1;R12C33_C2;R12C33_X04_C2;1;R14C35_D1;R14C35_X08_D1;1;R14C32_C1;R14C32_X04_C1;1;R12C35_C0;R12C35_X04_C0;1;R12C33_C0;R12C33_X04_C0;1;R14C34_D3;R14C34_X08_D3;1;R14C36_C5;R14C36_S220_C5;1;R12C34_S20;R12C34_VCC_S200;1;R12C34_X08;R12C34_VCC_X08;1;R12C34_C4;R12C34_X08_C4;1;R12C37_N22;R12C37_VCC_N220;1;R12C37_C1;R12C37_N220_C1;1;R14C33_X04;R14C33_VCC_X04;1;R14C33_C3;R14C33_X04_C3;1;R14C33_C4;R14C33_X08_C4;1;R14C34_D2;R14C34_X08_D2;1;R14C36_S26;R14C36_VCC_S260;1;R14C36_D1;R14C36_S260_D1;1;R12C36_X03;R12C36_VCC_X03;1;R12C36_A0;R12C36_X03_A0;1;R14C33_X08;R14C33_VCC_X08;1;R14C33_D0;R14C33_X08_D0;1;R14C35_D0;R14C35_X08_D0;1;R14C34_D4;R14C34_X04_D4;1;R12C32_X04;R12C32_VCC_X04;1;R12C32_C1;R12C32_X04_C1;1;R12C33_X03;R12C33_VCC_X03;1;R12C33_A1;R12C33_X03_A1;1;R14C34_C1;R14C34_X04_C1;1;R14C34_D0;R14C34_X08_D0;1;R14C35_X04;R14C35_VCC_X04;1;R14C35_C1;R14C35_X04_C1;1;R14C37_C1;R14C37_N220_C1;1;R12C36_C0;R12C36_N220_C0;1;R14C32_D3;R14C32_X03_D3;1;R12C33_X04;R12C33_VCC_X04;1;R12C33_C1;R12C33_X04_C1;1;R14C32_X04;R14C32_VCC_X04;1;R14C32_C0;R14C32_X04_C0;1;R14C34_X04;R14C34_VCC_X04;1;R14C34_D5;R14C34_X04_D5;1;R14C35_X08;R14C35_VCC_X08;1;R14C35_D3;R14C35_X08_D3;1;R14C32_X03;R14C32_VCC_X03;1;R14C32_A1;R14C32_X03_A1;1;R14C34_X08;R14C34_VCC_X08;1;R14C34_C4;R14C34_X08_C4;1;R14C36_S22;R14C36_VCC_S220;1;R14C36_C4;R14C36_S220_C4;1;R12C34_X04;R12C34_VCC_X04;1;R12C34_C1;R12C34_X04_C1;1;R12C35_X04;R12C35_VCC_X04;1;R12C35_C2;R12C35_X04_C2;1;VCC;;1;R12C35_N20;R12C35_VCC_N200;1;R12C35_A1;R12C35_N200_A1;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R12C34_D5;R12C34_W270_D5;1;R14C36_A1;R14C36_E210_A1;1;R14C35_A1;R14C35_E210_A1;1;R14C37_A1;R14C37_E210_A1;1;R12C33_A2;R12C33_N210_A2;1;R14C35_E21;R14C35_VSS_E210;1;R14C35_A0;R14C35_E210_A0;1;R14C34_A1;R14C34_E210_A1;1;R14C36_A4;R14C36_W210_A4;1;R12C35_D2;R12C35_S270_D2;1;R12C35_D1;R12C35_E270_D1;1;R12C33_D4;R12C33_W270_D4;1;R12C36_D2;R12C36_S270_D2;1;R14C34_A4;R14C34_W210_A4;1;R12C34_W27;R12C34_VSS_W270;1;R12C34_D4;R12C34_W270_D4;1;R12C33_W27;R12C33_VSS_W270;1;R12C33_D5;R12C33_W270_D5;1;R12C32_A3;R12C32_N210_A3;1;R12C36_D5;R12C36_W270_D5;1;R12C33_D3;R12C33_S270_D3;1;R12C32_D4;R12C32_W270_D4;1;R14C34_E21;R14C34_VSS_E210;1;R14C34_A0;R14C34_E210_A0;1;R12C32_D3;R12C32_S270_D3;1;R14C36_A3;R14C36_N210_A3;1;R14C35_A4;R14C35_W210_A4;1;R14C37_N21;R14C37_VSS_N210;1;R14C37_A2;R14C37_N210_A2;1;R14C33_A4;R14C33_W210_A4;1;R14C33_A1;R14C33_E210_A1;1;R14C34_W21;R14C34_VSS_W210;1;R14C34_A5;R14C34_W210_A5;1;R14C32_A3;R14C32_N210_A3;1;R12C35_E21;R12C35_VSS_E210;1;R12C35_A0;R12C35_E210_A0;1;R14C36_N21;R14C36_VSS_N210;1;R14C36_A2;R14C36_N210_A2;1;R12C37_N21;R12C37_VSS_N210;1;R12C37_A2;R12C37_N210_A2;1;R14C36_W21;R14C36_VSS_W210;1;R14C36_A5;R14C36_W210_A5;1;R12C37_S27;R12C37_VSS_S270;1;R12C37_D2;R12C37_S270_D2;1;R12C35_W21;R12C35_VSS_W210;1;R12C35_A4;R12C35_W210_A4;1;R12C35_S27;R12C35_VSS_S270;1;R12C35_D3;R12C35_S270_D3;1;R12C36_E21;R12C36_VSS_E210;1;R12C36_A1;R12C36_E210_A1;1;R12C33_S27;R12C33_VSS_S270;1;R12C33_D2;R12C33_S270_D2;1;R14C35_A2;R14C35_E271_A2;1;R14C33_W21;R14C33_VSS_W210;1;R14C33_A5;R14C33_W210_A5;1;R14C36_E21;R14C36_VSS_E210;1;R14C36_A0;R14C36_E210_A0;1;R12C32_E21;R12C32_VSS_E210;1;R12C32_A1;R12C32_E210_A1;1;R12C36_A2;R12C36_N210_A2;1;R12C36_D0;R12C36_E270_D0;1;R12C37_D1;R12C37_E270_D1;1;R12C36_E27;R12C36_VSS_E270;1;R12C36_D1;R12C36_E270_D1;1;R11C32_S25;R11C32_VSS_S250;1;R12C32_X06;R12C32_S251_X06;1;R12C32_D1;R12C32_X06_D1;1;R12C35_E27;R12C35_VSS_E270;1;R12C35_D0;R12C35_E270_D0;1;R12C36_A5;R12C36_W210_A5;1;R12C33_D0;R12C33_X06_D0;1;R14C33_A3;R14C33_N271_A3;1;R12C34_D2;R12C34_S270_D2;1;R12C32_W27;R12C32_VSS_W270;1;R12C32_D5;R12C32_W270_D5;1;R12C33_N21;R12C33_VSS_N210;1;R12C33_A3;R12C33_N210_A3;1;R14C34_A3;R14C34_N271_A3;1;R12C32_E23;R12C32_VSS_E230;1;R12C33_X06;R12C33_E231_X06;1;R12C33_D1;R12C33_X06_D1;1;R14C34_E27;R14C34_VSS_E270;1;R14C35_A3;R14C35_E271_A3;1;R12C32_A4;R12C32_W210_A4;1;R12C32_W21;R12C32_VSS_W210;1;R12C32_A5;R12C32_W210_A5;1;R12C36_N21;R12C36_VSS_N210;1;R12C36_A3;R12C36_N210_A3;1;R14C32_A5;R14C32_S231_A5;1;R14C32_N21;R14C32_VSS_N210;1;R14C32_A2;R14C32_N210_A2;1;R15C34_N27;R15C34_VSS_N270;1;R14C34_A2;R14C34_N271_A2;1;R14C35_W21;R14C35_VSS_W210;1;R14C35_A5;R14C35_W210_A5;1;R12C32_N21;R12C32_VSS_N210;1;R12C32_A2;R12C32_N210_A2;1;R12C37_A1;R12C37_E210_A1;1;R12C35_D5;R12C35_W270_D5;1;R12C34_D0;R12C34_E270_D0;1;R12C36_W21;R12C36_VSS_W210;1;R12C36_A4;R12C36_W210_A4;1;R12C34_S27;R12C34_VSS_S270;1;R12C34_D3;R12C34_S270_D3;1;R13C32_S23;R13C32_VSS_S230;1;R14C32_A4;R14C32_S231_A4;1;R12C35_N21;R12C35_VSS_N210;1;R12C35_A3;R12C35_N210_A3;1;R12C34_E27;R12C34_VSS_E270;1;R12C34_D1;R12C34_E270_D1;1;R12C32_S27;R12C32_VSS_S270;1;R12C32_D2;R12C32_S270_D2;1;R12C35_W27;R12C35_VSS_W270;1;R12C35_D4;R12C35_W270_D4;1;R14C33_E21;R14C33_VSS_E210;1;R14C33_A0;R14C33_E210_A0;1;R12C36_W27;R12C36_VSS_W270;1;R12C36_D4;R12C36_W270_D4;1;R12C37_E27;R12C37_VSS_E270;1;R12C37_D0;R12C37_E270_D0;1;R15C33_N27;R15C33_VSS_N270;1;R14C33_A2;R14C33_N271_A2;1;R12C37_E21;R12C37_VSS_E210;1;R12C37_A0;R12C37_E210_A0;1;R12C36_S27;R12C36_VSS_S270;1;R12C36_D3;R12C36_S270_D3;1;R14C37_E21;R14C37_VSS_E210;1;R14C37_A0;R14C37_E210_A0;1;VSS;;1;R13C26_N27;R13C26_VSS_N270;1;R12C26_LSR0;R12C26_N271_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877570 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": "R13C31_SEL4;R13C31_X05_SEL4;1;R13C31_SEL2;R13C31_X05_SEL2;1;R13C32_SEL0;R13C32_X05_SEL0;1;R13C32_SEL6;R13C32_X05_SEL6;1;R13C32_SEL2;R13C32_X05_SEL2;1;R13C31_SEL0;R13C31_X05_SEL0;1;R13C32_X05;R13C32_W202_X05;1;R13C32_SEL4;R13C32_X05_SEL4;1;R13C35_W10;R13C35_Q3_W100;1;R13C34_W20;R13C34_W101_W200;1;R13C32_W20;R13C32_W202_W200;1;R13C31_X05;R13C31_W201_X05;1;R13C31_SEL6;R13C31_X05_SEL6;1;R13C35_N23;R13C35_Q3_N230;1;R12C35_X08;R12C35_N231_X08;1;R12C35_B5;R12C35_X08_B5;1;R13C35_Q3;;1;R13C35_SN20;R13C35_Q3_SN20;1;R14C35_B5;R14C35_S121_B5;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R14C35_F5;;1;R14C35_N25;R14C35_F5_N250;1;R13C35_A3;R13C35_N251_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 3877564 ] ,
          "attributes": {
            "ROUTING": "R13C32_SEL1;R13C32_X02_SEL1;1;R12C36_W25;R12C36_N111_W250;1;R12C36_B0;R12C36_W250_B0;1;R13C31_SEL1;R13C31_X02_SEL1;1;R13C32_X02;R13C32_W232_X02;1;R13C32_SEL5;R13C32_X02_SEL5;1;R13C36_W22;R13C36_Q2_W220;1;R13C34_W23;R13C34_W222_W230;1;R13C32_W23;R13C32_W232_W230;1;R13C31_X02;R13C31_W231_X02;1;R13C31_SEL5;R13C31_X02_SEL5;1;R13C36_Q2;;1;R13C36_SN10;R13C36_Q2_SN10;1;R14C36_B0;R14C36_S111_B0;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R14C36_F0;;1;R14C36_SN10;R14C36_F0_SN10;1;R13C36_A2;R13C36_N111_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[24]": {
          "hide_name": 0,
          "bits": [ 3877561 ] ,
          "attributes": {
            "ROUTING": "R13C36_W10;R13C36_Q5_W100;1;R13C36_N23;R13C36_W100_N230;1;R12C36_B1;R12C36_N231_B1;1;R13C36_E13;R13C36_Q5_E130;1;R13C36_A6;R13C36_E130_A6;1;R13C36_Q5;;1;R13C36_S25;R13C36_Q5_S250;1;R14C36_X04;R14C36_S251_X04;1;R14C36_B1;R14C36_X04_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R14C36_F1;;1;R14C36_SN20;R14C36_F1_SN20;1;R13C36_A5;R13C36_N121_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[25]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R12C36_X04;R12C36_N272_X04;1;R12C36_B2;R12C36_X04_B2;1;R14C36_N27;R14C36_N131_N270;1;R13C36_B6;R13C36_N271_B6;1;R15C36_Q2;;1;R15C36_N13;R15C36_Q2_N130;1;R14C36_B2;R14C36_N131_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[25]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R14C36_F2;;1;R14C36_S13;R14C36_F2_S130;1;R15C36_A2;R15C36_S131_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[26]": {
          "hide_name": 0,
          "bits": [ 3877555 ] ,
          "attributes": {
            "ROUTING": "R13C36_N13;R13C36_Q4_N130;1;R13C36_C6;R13C36_N130_C6;1;R13C36_N24;R13C36_Q4_N240;1;R12C36_W24;R12C36_N241_W240;1;R12C36_B3;R12C36_W240_B3;1;R13C36_Q4;;1;R13C36_S24;R13C36_Q4_S240;1;R14C36_X03;R14C36_S241_X03;1;R14C36_B3;R14C36_X03_B3;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[26]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R14C36_F3;;1;R14C36_N23;R14C36_F3_N230;1;R13C36_A4;R13C36_N231_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[27]": {
          "hide_name": 0,
          "bits": [ 3877552 ] ,
          "attributes": {
            "ROUTING": "R13C36_N10;R13C36_Q3_N100;1;R12C36_B4;R12C36_N101_B4;1;R13C36_X02;R13C36_Q3_X02;1;R13C36_D6;R13C36_X02_D6;1;R13C36_Q3;;1;R13C36_S23;R13C36_Q3_S230;1;R14C36_X08;R14C36_S231_X08;1;R14C36_B4;R14C36_X08_B4;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[27]": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R14C36_F4;;1;R14C36_N24;R14C36_F4_N240;1;R13C36_X05;R13C36_N241_X05;1;R13C36_A3;R13C36_X05_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877549 ] ,
          "attributes": {
            "ROUTING": "R14C31_EW20;R14C31_Q2_EW20;1;R14C32_N22;R14C32_E121_N220;1;R12C32_X05;R12C32_N222_X05;1;R12C32_B1;R12C32_X05_B1;1;R13C31_E27;R13C31_N131_E270;1;R13C32_X04;R13C32_E271_X04;1;R13C32_SEL3;R13C32_X04_SEL3;1;R14C31_N13;R14C31_Q2_N130;1;R14C31_N24;R14C31_N130_N240;1;R13C31_SEL3;R13C31_N241_SEL3;1;R14C31_Q2;;1;R14C31_E22;R14C31_Q2_E220;1;R14C32_X05;R14C32_E221_X05;1;R14C32_B1;R14C32_X05_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R14C32_F1;;1;R14C32_W21;R14C32_F1_W210;1;R14C31_X02;R14C31_W211_X02;1;R14C31_A2;R14C31_X02_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877546 ] ,
          "attributes": {
            "ROUTING": "R14C31_S13;R14C31_Q3_S130;1;R14C31_N25;R14C31_S130_N250;1;R13C31_X04;R13C31_N251_X04;1;R13C31_SEL7;R13C31_X04_SEL7;1;R14C32_N23;R14C32_E231_N230;1;R12C32_B2;R12C32_N232_B2;1;R14C31_Q3;;1;R14C31_E23;R14C31_Q3_E230;1;R14C32_B2;R14C32_E231_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877545 ] ,
          "attributes": {
            "ROUTING": "R14C32_F2;;1;R14C32_W13;R14C32_F2_W130;1;R14C31_A3;R14C31_W131_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[28]": {
          "hide_name": 0,
          "bits": [ 3877543 ] ,
          "attributes": {
            "ROUTING": "R13C36_W13;R13C36_Q1_W130;1;R13C36_N27;R13C36_W130_N270;1;R12C36_B5;R12C36_N271_B5;1;R12C36_E22;R12C36_N121_E220;1;R12C37_X01;R12C37_E221_X01;1;R12C37_A6;R12C37_X01_A6;1;R13C36_Q1;;1;R13C36_SN20;R13C36_Q1_SN20;1;R14C36_B5;R14C36_S121_B5;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[28]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R14C36_F5;;1;R14C36_N25;R14C36_F5_N250;1;R13C36_A1;R13C36_N251_A1;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877540 ] ,
          "attributes": {
            "ROUTING": "R13C32_N23;R13C32_N222_N230;1;R12C32_B3;R12C32_N231_B3;1;R15C32_N22;R15C32_Q2_N220;1;R13C32_E22;R13C32_N222_E220;1;R13C33_N22;R13C33_E221_N220;1;R12C33_X01;R12C33_N221_X01;1;R12C33_A7;R12C33_X01_A7;1;R15C32_Q2;;1;R15C32_N13;R15C32_Q2_N130;1;R14C32_B3;R14C32_N131_B3;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R14C32_F3;;1;R14C32_S13;R14C32_F3_S130;1;R15C32_A2;R15C32_S131_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877537 ] ,
          "attributes": {
            "ROUTING": "R12C32_B4;R12C32_N272_B4;1;R14C32_N27;R14C32_E131_N270;1;R12C32_E27;R12C32_N272_E270;1;R12C33_X08;R12C33_E271_X08;1;R12C33_B7;R12C33_X08_B7;1;R14C31_Q4;;1;R14C31_E13;R14C31_Q4_E130;1;R14C32_B4;R14C32_E131_B4;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877536 ] ,
          "attributes": {
            "ROUTING": "R14C32_F4;;1;R14C32_W24;R14C32_F4_W240;1;R14C31_X07;R14C31_W241_X07;1;R14C31_A4;R14C31_X07_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R12C32_E20;R12C32_N202_E200;1;R12C33_X05;R12C33_E201_X05;1;R12C33_C7;R12C33_X05_C7;1;R14C32_N20;R14C32_N101_N200;1;R12C32_X03;R12C32_N202_X03;1;R12C32_B5;R12C32_X03_B5;1;R15C32_Q5;;1;R15C32_N10;R15C32_Q5_N100;1;R14C32_B5;R14C32_N101_B5;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R14C32_F5;;1;R14C32_S10;R14C32_F5_S100;1;R15C32_A5;R15C32_S101_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877531 ] ,
          "attributes": {
            "ROUTING": "R11C34_SEL6;R11C34_X06_SEL6;1;R12C33_B0;R12C33_N211_B0;1;R11C34_SEL2;R11C34_X06_SEL2;1;R11C33_SEL6;R11C33_X08_SEL6;1;R11C33_SEL4;R11C33_X08_SEL4;1;R11C33_E21;R11C33_N212_E210;1;R13C33_N21;R13C33_Q1_N210;1;R11C33_X08;R11C33_N212_X08;1;R11C33_SEL0;R11C33_X08_SEL0;1;R11C34_SEL0;R11C34_X06_SEL0;1;R11C33_SEL2;R11C33_X08_SEL2;1;R11C34_X06;R11C34_E211_X06;1;R11C34_SEL4;R11C34_X06_SEL4;1;R13C33_Q1;;1;R13C33_S21;R13C33_Q1_S210;1;R14C33_B0;R14C33_S211_B0;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R14C33_F0;;1;R14C33_SN10;R14C33_F0_SN10;1;R13C33_A1;R13C33_N111_A1;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877528 ] ,
          "attributes": {
            "ROUTING": "R13C33_EW20;R13C33_Q2_EW20;1;R13C34_N26;R13C34_E121_N260;1;R11C34_D6;R11C34_N262_D6;1;R12C33_W25;R12C33_N111_W250;1;R12C33_B1;R12C33_W250_B1;1;R13C33_Q2;;1;R13C33_SN10;R13C33_Q2_SN10;1;R14C33_B1;R14C33_S111_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R14C33_F1;;1;R14C33_N21;R14C33_F1_N210;1;R13C33_X02;R13C33_N211_X02;1;R13C33_A2;R13C33_X02_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877525 ] ,
          "attributes": {
            "ROUTING": "R12C33_X02;R12C33_N231_X02;1;R12C33_D7;R12C33_X02_D7;1;R13C33_N23;R13C33_W100_N230;1;R12C33_B2;R12C33_N231_B2;1;R13C33_W10;R13C33_Q0_W100;1;R13C33_Q0;;1;R13C33_S20;R13C33_Q0_S200;1;R14C33_X01;R14C33_S201_X01;1;R14C33_B2;R14C33_X01_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R14C33_F2;;1;R14C33_N22;R14C33_F2_N220;1;R13C33_X01;R13C33_N221_X01;1;R13C33_A0;R13C33_X01_A0;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R12C33_E27;R12C33_N131_E270;1;R12C35_A6;R12C35_E272_A6;1;R12C33_B3;R12C33_N131_B3;1;R13C33_N13;R13C33_Q4_N130;1;R13C33_Q4;;1;R13C33_S24;R13C33_Q4_S240;1;R14C33_X03;R14C33_S241_X03;1;R14C33_B3;R14C33_X03_B3;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R14C33_F3;;1;R14C33_N23;R14C33_F3_N230;1;R13C33_A4;R13C33_N231_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R13C33_S13;R13C33_Q3_S130;1;R13C33_N25;R13C33_S130_N250;1;R12C33_B4;R12C33_N251_B4;1;R12C34_N22;R12C34_E221_N220;1;R11C34_C6;R11C34_N221_C6;1;R12C33_E22;R12C33_N121_E220;1;R13C33_Q3;;1;R13C33_SN20;R13C33_Q3_SN20;1;R14C33_B4;R14C33_S121_B4;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R14C33_F4;;1;R14C33_N24;R14C33_F4_N240;1;R13C33_X05;R13C33_N241_X05;1;R13C33_A3;R13C33_X05_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877516 ] ,
          "attributes": {
            "ROUTING": "R13C33_N10;R13C33_Q5_N100;1;R12C33_B5;R12C33_N101_B5;1;R13C33_EW10;R13C33_Q5_EW10;1;R13C34_N21;R13C34_E111_N210;1;R11C34_A6;R11C34_N212_A6;1;R13C33_Q5;;1;R13C33_S25;R13C33_Q5_S250;1;R14C33_B5;R14C33_S251_B5;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R14C33_F5;;1;R14C33_SN20;R14C33_F5_SN20;1;R13C33_A5;R13C33_N121_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R12C34_X07;R12C34_N221_X07;1;R12C34_B0;R12C34_X07_B0;1;R13C34_N22;R13C34_Q2_N220;1;R11C34_X05;R11C34_N222_X05;1;R11C34_B6;R11C34_X05_B6;1;R13C34_Q2;;1;R13C34_S22;R13C34_Q2_S220;1;R14C34_X07;R14C34_S221_X07;1;R14C34_B0;R14C34_X07_B0;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R14C34_F0;;1;R14C34_N20;R14C34_F0_N200;1;R13C34_X07;R13C34_N201_X07;1;R13C34_A2;R13C34_X07_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[29]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R12C37_B6;R12C37_N252_B6;1;R14C37_N25;R14C37_Q5_N250;1;R12C37_X04;R12C37_N252_X04;1;R12C37_B0;R12C37_X04_B0;1;R14C37_Q5;;1;R14C37_X04;R14C37_Q5_X04;1;R14C37_B0;R14C37_X04_B0;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[29]": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R14C37_F0;;1;R14C37_E10;R14C37_F0_E100;1;R14C37_A5;R14C37_E100_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877507 ] ,
          "attributes": {
            "ROUTING": "R11C33_SEL5;R11C33_X02_SEL5;1;R11C34_W23;R11C34_N232_W230;1;R11C33_X02;R11C33_W231_X02;1;R11C33_SEL1;R11C33_X02_SEL1;1;R11C34_SEL1;R11C34_X02_SEL1;1;R12C34_B1;R12C34_N231_B1;1;R11C34_SEL5;R11C34_X02_SEL5;1;R13C34_N23;R13C34_Q3_N230;1;R11C34_X02;R11C34_N232_X02;1;R13C34_Q3;;1;R13C34_S23;R13C34_Q3_S230;1;R14C34_B1;R14C34_S231_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R14C34_F1;;1;R14C34_N21;R14C34_F1_N210;1;R13C34_X02;R13C34_N211_X02;1;R13C34_A3;R13C34_X02_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R12C34_X03;R12C34_N241_X03;1;R12C34_B2;R12C34_X03_B2;1;R13C34_N24;R13C34_Q4_N240;1;R11C34_SEL3;R11C34_N242_SEL3;1;R13C33_N24;R13C33_W101_N240;1;R11C33_SEL3;R11C33_N242_SEL3;1;R13C34_W10;R13C34_Q4_W100;1;R13C34_Q4;;1;R13C34_S24;R13C34_Q4_S240;1;R14C34_X03;R14C34_S241_X03;1;R14C34_B2;R14C34_X03_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877503 ] ,
          "attributes": {
            "ROUTING": "R14C34_F2;;1;R14C34_SN20;R14C34_F2_SN20;1;R13C34_A4;R13C34_N121_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 3877501 ] ,
          "attributes": {
            "ROUTING": "R13C34_N13;R13C34_Q5_N130;1;R12C34_B3;R12C34_N131_B3;1;R13C34_N25;R13C34_Q5_N250;1;R11C34_W25;R11C34_N252_W250;1;R11C33_X04;R11C33_W251_X04;1;R11C33_SEL7;R11C33_X04_SEL7;1;R13C34_Q5;;1;R13C34_SN10;R13C34_Q5_SN10;1;R14C34_B3;R14C34_S111_B3;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877500 ] ,
          "attributes": {
            "ROUTING": "R14C34_F3;;1;R14C34_N23;R14C34_F3_N230;1;R13C34_A5;R13C34_N231_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 3877498 ] ,
          "attributes": {
            "ROUTING": "R13C34_N27;R13C34_W130_N270;1;R12C34_B4;R12C34_N271_B4;1;R13C34_W13;R13C34_Q1_W130;1;R13C33_W27;R13C33_W131_W270;1;R13C31_A2;R13C31_W272_A2;1;R13C34_Q1;;1;R13C34_SN20;R13C34_Q1_SN20;1;R14C34_B4;R14C34_S121_B4;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R14C34_F4;;1;R14C34_SN10;R14C34_F4_SN10;1;R13C34_A1;R13C34_N111_A1;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 3877495 ] ,
          "attributes": {
            "ROUTING": "R13C34_EW20;R13C34_Q0_EW20;1;R13C33_W26;R13C33_W121_W260;1;R13C31_X03;R13C31_W262_X03;1;R13C31_B2;R13C31_X03_B2;1;R13C34_N10;R13C34_Q0_N100;1;R12C34_B5;R12C34_N101_B5;1;R13C34_Q0;;1;R13C34_S20;R13C34_Q0_S200;1;R14C34_X01;R14C34_S201_X01;1;R14C34_B5;R14C34_X01_B5;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877494 ] ,
          "attributes": {
            "ROUTING": "R14C34_F5;;1;R14C34_N25;R14C34_F5_N250;1;R13C34_A0;R13C34_N251_A0;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 3877492 ] ,
          "attributes": {
            "ROUTING": "R13C35_N24;R13C35_Q4_N240;1;R12C35_X05;R12C35_N241_X05;1;R12C35_B0;R12C35_X05_B0;1;R13C35_N10;R13C35_Q4_N100;1;R12C35_B6;R12C35_N101_B6;1;R13C35_Q4;;1;R13C35_S24;R13C35_Q4_S240;1;R14C35_X05;R14C35_S241_X05;1;R14C35_B0;R14C35_X05_B0;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R14C35_F0;;1;R14C35_SN20;R14C35_F0_SN20;1;R13C35_A4;R13C35_N121_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R13C35_S10;R13C35_Q2_S100;1;R13C35_N21;R13C35_S100_N210;1;R12C35_B1;R12C35_N211_B1;1;R13C35_W22;R13C35_Q2_W220;1;R13C33_W22;R13C33_W222_W220;1;R13C31_X01;R13C31_W222_X01;1;R13C31_C2;R13C31_X01_C2;1;R13C35_Q2;;1;R13C35_S22;R13C35_Q2_S220;1;R14C35_X07;R14C35_S221_X07;1;R14C35_B1;R14C35_X07_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877488 ] ,
          "attributes": {
            "ROUTING": "R14C35_F1;;1;R14C35_N21;R14C35_F1_N210;1;R13C35_X02;R13C35_N211_X02;1;R13C35_A2;R13C35_X02_A2;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 3877486 ] ,
          "attributes": {
            "ROUTING": "R13C35_W20;R13C35_Q0_W200;1;R13C33_W20;R13C33_W202_W200;1;R13C31_D2;R13C31_W202_D2;1;R13C35_N20;R13C35_Q0_N200;1;R12C35_X01;R12C35_N201_X01;1;R12C35_B2;R12C35_X01_B2;1;R13C35_Q0;;1;R13C35_SN10;R13C35_Q0_SN10;1;R14C35_B2;R14C35_S111_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R14C35_F2;;1;R14C35_SN10;R14C35_F2_SN10;1;R13C35_A0;R13C35_N111_A0;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R12C35_X06;R12C35_N232_X06;1;R12C35_C6;R12C35_X06_C6;1;R14C35_N23;R14C35_N131_N230;1;R12C35_B3;R12C35_N232_B3;1;R15C35_Q3;;1;R15C35_N13;R15C35_Q3_N130;1;R14C35_B3;R14C35_N131_B3;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877482 ] ,
          "attributes": {
            "ROUTING": "R14C35_F3;;1;R14C35_S13;R14C35_F3_S130;1;R15C35_A3;R15C35_S131_A3;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 3877480 ] ,
          "attributes": {
            "ROUTING": "R13C35_N13;R13C35_Q5_N130;1;R12C35_D6;R12C35_N131_D6;1;R13C35_N25;R13C35_Q5_N250;1;R12C35_B4;R12C35_N251_B4;1;R13C35_Q5;;1;R13C35_S25;R13C35_Q5_S250;1;R14C35_B4;R14C35_S251_B4;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877479 ] ,
          "attributes": {
            "ROUTING": "R14C35_F4;;1;R14C35_N24;R14C35_F4_N240;1;R13C35_X05;R13C35_N241_X05;1;R13C35_A5;R13C35_X05_A5;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[30]": {
          "hide_name": 0,
          "bits": [ 3877477 ] ,
          "attributes": {
            "ROUTING": "R12C37_C6;R12C37_N111_C6;1;R12C37_W25;R12C37_N111_W250;1;R12C37_B1;R12C37_W250_B1;1;R13C37_Q0;;1;R13C37_SN10;R13C37_Q0_SN10;1;R14C37_B1;R14C37_S111_B1;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[30]": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R14C37_F1;;1;R14C37_SN10;R14C37_F1_SN10;1;R13C37_A0;R13C37_N111_A0;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877472 ] ,
          "attributes": {
            "ROUTING": "R13C29_W27;R13C29_W262_W270;1;R13C27_S27;R13C27_W272_S270;1;R14C27_W27;R14C27_S271_W270;1;R14C26_X08;R14C26_W271_X08;1;R14C26_CE1;R14C26_X08_CE1;1;R13C33_LSR0;R13C33_X06_LSR0;1;R13C36_LSR0;R13C36_X06_LSR0;1;R13C35_LSR1;R13C35_X06_LSR1;1;R15C35_E23;R15C35_S232_E230;1;R15C36_X06;R15C36_E231_X06;1;R15C36_LSR1;R15C36_X06_LSR1;1;R13C35_LSR0;R13C35_X06_LSR0;1;R11C25_CE1;R11C25_X08_CE1;1;R11C25_X08;R11C25_W272_X08;1;R11C25_CE2;R11C25_X08_CE2;1;R11C26_S27;R11C26_W271_S270;1;R12C26_X06;R12C26_S271_X06;1;R12C26_CE0;R12C26_X06_CE0;1;R11C33_S23;R11C33_W232_S230;1;R13C33_X08;R13C33_S232_X08;1;R13C33_LSR2;R13C33_X08_LSR2;1;R13C34_LSR0;R13C34_X06_LSR0;1;R13C36_LSR1;R13C36_X06_LSR1;1;R13C35_X06;R13C35_S232_X06;1;R13C35_LSR2;R13C35_X06_LSR2;1;R11C35_W23;R11C35_OF3_W230;1;R11C33_W26;R11C33_W232_W260;1;R11C31_W26;R11C31_W262_W260;1;R11C29_W27;R11C29_W262_W270;1;R11C27_W27;R11C27_W272_W270;1;R11C26_X08;R11C26_W271_X08;1;R11C26_CE2;R11C26_X08_CE2;1;R13C33_X06;R13C33_W232_X06;1;R13C33_LSR1;R13C33_X06_LSR1;1;R14C31_LSR1;R14C31_X08_LSR1;1;R13C34_LSR2;R13C34_X06_LSR2;1;R13C36_X06;R13C36_E231_X06;1;R13C36_LSR2;R13C36_X06_LSR2;1;R13C35_S23;R13C35_S232_S230;1;R15C35_X08;R15C35_S232_X08;1;R15C35_LSR1;R15C35_X08_LSR1;1;R13C37_X06;R13C37_E232_X06;1;R13C37_LSR0;R13C37_X06_LSR0;1;R13C31_S23;R13C31_W232_S230;1;R14C31_X08;R14C31_S231_X08;1;R14C31_LSR2;R14C31_X08_LSR2;1;R13C35_E23;R13C35_S232_E230;1;R13C37_S23;R13C37_E232_S230;1;R14C37_X08;R14C37_S231_X08;1;R14C37_LSR2;R14C37_X08_LSR2;1;R13C34_X06;R13C34_W231_X06;1;R13C34_LSR1;R13C34_X06_LSR1;1;R13C33_W23;R13C33_W232_W230;1;R13C31_W26;R13C31_W232_W260;1;R13C29_W26;R13C29_W262_W260;1;R13C27_W27;R13C27_W262_W270;1;R13C25_X08;R13C25_W272_X08;1;R13C25_CE0;R13C25_X08_CE0;1;R14C33_W23;R14C33_S231_W230;1;R14C31_W23;R14C31_W232_W230;1;R14C29_W26;R14C29_W232_W260;1;R14C27_W26;R14C27_W262_W260;1;R14C26_X07;R14C26_W261_X07;1;R14C26_CE2;R14C26_X07_CE2;1;R15C32_LSR1;R15C32_X06_LSR1;1;R11C35_OF3;;1;R11C35_S23;R11C35_OF3_S230;1;R13C35_W23;R13C35_S232_W230;1;R13C33_S23;R13C33_W232_S230;1;R15C33_W23;R15C33_S232_W230;1;R15C32_X06;R15C32_W231_X06;1;R15C32_LSR2;R15C32_X06_LSR2;1"
          }
        },
        "clockCounter[31]": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R12C37_X03;R12C37_N242_X03;1;R12C37_B2;R12C37_X03_B2;1;R14C37_N24;R14C37_Q4_N240;1;R12C37_D6;R12C37_N242_D6;1;R14C37_Q4;;1;R14C37_X03;R14C37_Q4_X03;1;R14C37_B2;R14C37_X03_B2;1",
            "src": "../design/barrido.sv:14.18-14.30"
          }
        },
        "clockCounter_DFFR_Q_D[31]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R14C37_F2;;1;R14C37_X05;R14C37_F2_X05;1;R14C37_A4;R14C37_X05_A4;1",
            "src": "../design/barrido.sv:21.25-21.41|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877467 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R14C37_CLK2;R14C37_GB00_CLK2;5;R14C36_GBO0;R14C36_GT00_GBO0;5;R20C36_GT00;R20C36_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R13C37_CLK0;R13C37_GB00_CLK0;5;R13C36_GBO0;R13C36_GT00_GBO0;5;R13C35_CLK2;R13C35_GB00_CLK2;5;R15C35_CLK1;R15C35_GB00_CLK1;5;R15C36_GBO0;R15C36_GT00_GBO0;5;R13C35_CLK0;R13C35_GB00_CLK0;5;R13C35_CLK1;R13C35_GB00_CLK1;5;R13C34_CLK0;R13C34_GB00_CLK0;5;R13C32_GBO0;R13C32_GT00_GBO0;5;R20C32_GT00;R20C32_SPINE24_GT00;5;R13C34_CLK2;R13C34_GB00_CLK2;5;R13C34_CLK1;R13C34_GB00_CLK1;5;R13C33_CLK2;R13C33_GB00_CLK2;5;R13C33_CLK1;R13C33_GB00_CLK1;5;R13C33_CLK0;R13C33_GB00_CLK0;5;R15C32_CLK2;R15C32_GB00_CLK2;5;R15C32_GBO0;R15C32_GT00_GBO0;5;R14C31_CLK2;R14C31_GB00_CLK2;5;R14C32_GBO0;R14C32_GT00_GBO0;5;R15C32_CLK1;R15C32_GB00_CLK1;5;R13C36_CLK0;R13C36_GB00_CLK0;5;R14C31_CLK1;R14C31_GB00_CLK1;5;R13C36_CLK1;R13C36_GB00_CLK1;5;R13C36_CLK2;R13C36_GB00_CLK2;5;R15C36_CLK1;R15C36_GB00_CLK1;5;R14C26_CLK2;R14C26_GB00_CLK2;5;R14C24_GBO0;R14C24_GT00_GBO0;5;R20C24_GT00;R20C24_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R14C26_CLK1;R14C26_GB00_CLK1;5;R13C25_CLK0;R13C25_GB00_CLK0;5;R13C24_GBO0;R13C24_GT00_GBO0;5;R11C25_CLK1;R11C25_GB00_CLK1;5;R11C24_GBO0;R11C24_GT00_GBO0;5;R11C25_CLK2;R11C25_GB00_CLK2;5;R11C26_CLK2;R11C26_GB00_CLK2;5;R12C26_CLK0;R12C26_GB00_CLK0;5;R12C24_GBO0;R12C24_GT00_GBO0;5"
          }
        },
        "col_reg_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877952 ] ,
          "attributes": {
            "ROUTING": "R13C31_F1;;1;R13C31_I1MUX0;R13C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\Users\\yairg\\DOCUME~1\\TEC\\DISENY~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
