
;; Function narisi_velik_kvadrat (narisi_velik_kvadrat, funcdef_no=866, decl_uid=11965, cgraph_uid=870, symbol_order=877)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 164: local to bb 2 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 130: def dominates all uses has unique first use
Reg 166: local to bb 2 def dominates all uses has unique first use
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 132 uninteresting (no unique first use)
Reg 136: def dominates all uses has unique first use
Reg 141 uninteresting
Reg 144 uninteresting
Reg 122 uninteresting
Reg 146 uninteresting
Reg 150 uninteresting
Reg 153 uninteresting
Reg 155 uninteresting
Reg 156 uninteresting
Reg 160: local to bb 7 def dominates all uses has unique first use
Reg 162: local to bb 7 def dominates all uses has unique first use
Reg 130 not local to one basic block
Examining insn 11, def for 135
  all ok
Reg 136 not local to one basic block
Ignoring reg 137 with equiv init insn
Ignoring reg 160 with equiv init insn
Examining insn 91, def for 162
  all ok
Found def insn 122 for 164 to be not moveable
Found def insn 124 for 166 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 58 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 86 (nil))

Pass 1 for finding pseudo/allocno costs

    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r160,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a1(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a3(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a4(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a5(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a7(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a9(r150,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a10(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a12(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a13(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r141,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a16(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a17(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a18(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a19(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a21(r166,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a22(r164,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a23(r165,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:45000,45000 MEM:40000,40000

   Insn 93(l0): point = 1
   Insn 88(l0): point = 3
   Insn 84(l0): point = 5
   Insn 91(l0): point = 7
   Insn 83(l0): point = 9
   Insn 86(l0): point = 11
   Insn 82(l0): point = 13
   Insn 78(l0): point = 16
   Insn 77(l0): point = 18
   Insn 76(l0): point = 20
   Insn 73(l0): point = 22
   Insn 72(l0): point = 24
   Insn 66(l0): point = 27
   Insn 64(l0): point = 29
   Insn 60(l0): point = 31
   Insn 58(l0): point = 33
   Insn 56(l0): point = 35
   Insn 55(l0): point = 37
   Insn 54(l0): point = 39
   Insn 50(l0): point = 42
   Insn 49(l0): point = 44
   Insn 48(l0): point = 46
   Insn 45(l0): point = 48
   Insn 42(l0): point = 50
   Insn 38(l0): point = 53
   Insn 36(l0): point = 55
   Insn 32(l0): point = 57
   Insn 30(l0): point = 59
   Insn 28(l0): point = 61
   Insn 27(l0): point = 63
   Insn 26(l0): point = 65
   Insn 22(l0): point = 68
   Insn 21(l0): point = 70
   Insn 12(l0): point = 72
   Insn 4(l0): point = 74
   Insn 20(l0): point = 76
   Insn 17(l0): point = 78
   Insn 124(l0): point = 80
   Insn 2(l0): point = 82
   Insn 11(l0): point = 84
   Insn 123(l0): point = 86
   Insn 122(l0): point = 88
 a0(r160): [2..11]
 a1(r162): [2..7]
 a2(r132): [2..74]
 a3(r119): [4..22]
 a4(r157): [4..13]
 a5(r156): [19..20]
 a6(r130): [23..82]
 a7(r155): [23..24]
 a8(r136): [25..72]
 a9(r150): [28..33]
 a10(r153): [28..29]
 a11(r116): [30..48]
 a12(r147): [32..39]
 a13(r146): [45..46]
 a14(r122): [49..50]
 a15(r141): [54..59]
 a16(r144): [54..55]
 a17(r113): [56..78]
 a18(r138): [58..65]
 a19(r137): [71..76]
 a20(r135): [73..84]
 a21(r166): [75..80]
 a22(r164): [83..88]
 a23(r165): [85..86]
Compressing live ranges: from 91 to 28 - 30%
Ranges after the compression:
 a0(r160): [0..1]
 a1(r162): [0..1]
 a2(r132): [0..21]
 a3(r119): [0..3]
 a4(r157): [0..1]
 a5(r156): [2..3]
 a6(r130): [4..23]
 a7(r155): [4..5]
 a8(r136): [6..19]
 a9(r150): [6..9]
 a10(r153): [6..7]
 a11(r116): [8..11]
 a12(r147): [8..9]
 a13(r146): [10..11]
 a14(r122): [12..13]
 a15(r141): [14..17]
 a16(r144): [14..15]
 a17(r113): [16..23]
 a18(r138): [16..17]
 a19(r137): [18..23]
 a20(r135): [20..25]
 a21(r166): [22..23]
 a22(r164): [24..27]
 a23(r165): [26..27]
+++Allocating 192 bytes for conflict table (uncompressed size 192)
;; a0(r160,l0) conflicts: a1(r162,l0) a4(r157,l0) a3(r119,l0) a2(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r162,l0) conflicts: a0(r160,l0) a4(r157,l0) a3(r119,l0) a2(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r132,l0) conflicts: a0(r160,l0) a1(r162,l0) a4(r157,l0) a3(r119,l0) a5(r156,l0) a7(r155,l0) a6(r130,l0) a10(r153,l0) a9(r150,l0) a8(r136,l0) a12(r147,l0) a11(r116,l0) a13(r146,l0) a14(r122,l0) a16(r144,l0) a15(r141,l0) a18(r138,l0) a17(r113,l0) a19(r137,l0) a20(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r160,l0) a1(r162,l0) a4(r157,l0) a2(r132,l0) a5(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r157,l0) conflicts: a0(r160,l0) a1(r162,l0) a3(r119,l0) a2(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r156,l0) conflicts: a3(r119,l0) a2(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r130,l0) conflicts: a2(r132,l0) a7(r155,l0) a10(r153,l0) a9(r150,l0) a8(r136,l0) a12(r147,l0) a11(r116,l0) a13(r146,l0) a14(r122,l0) a16(r144,l0) a15(r141,l0) a18(r138,l0) a17(r113,l0) a19(r137,l0) a20(r135,l0) a21(r166,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a7(r155,l0) conflicts: a2(r132,l0) a6(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r136,l0) conflicts: a2(r132,l0) a6(r130,l0) a10(r153,l0) a9(r150,l0) a12(r147,l0) a11(r116,l0) a13(r146,l0) a14(r122,l0) a16(r144,l0) a15(r141,l0) a18(r138,l0) a17(r113,l0) a19(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r150,l0) conflicts: a2(r132,l0) a6(r130,l0) a10(r153,l0) a8(r136,l0) a12(r147,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r153,l0) conflicts: a2(r132,l0) a6(r130,l0) a9(r150,l0) a8(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r116,l0) conflicts: a2(r132,l0) a6(r130,l0) a9(r150,l0) a8(r136,l0) a12(r147,l0) a13(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r147,l0) conflicts: a2(r132,l0) a6(r130,l0) a9(r150,l0) a8(r136,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r146,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a11(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r122,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r141,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a16(r144,l0) a18(r138,l0) a17(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r144,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a15(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r113,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a15(r141,l0) a18(r138,l0) a19(r137,l0) a20(r135,l0) a21(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r138,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a15(r141,l0) a17(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r137,l0) conflicts: a2(r132,l0) a6(r130,l0) a8(r136,l0) a17(r113,l0) a20(r135,l0) a21(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r135,l0) conflicts: a2(r132,l0) a6(r130,l0) a17(r113,l0) a19(r137,l0) a21(r166,l0) a22(r164,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a21(r166,l0) conflicts: a6(r130,l0) a17(r113,l0) a19(r137,l0) a20(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r164,l0) conflicts: a20(r135,l0) a23(r165,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a23(r165,l0) conflicts: a22(r164,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2


  cp0:a7(r155)<->a8(r136)@125:shuffle
  cp1:a3(r119)<->a7(r155)@125:shuffle
  cp2:a3(r119)<->a6(r130)@125:shuffle
  cp3:a10(r153)<->a11(r116)@62:shuffle
  cp4:a11(r116)<->a14(r122)@125:shuffle
  cp5:a16(r144)<->a17(r113)@62:shuffle
  cp6:a20(r135)<->a23(r165)@250:shuffle
  cp7:a6(r130)<->a22(r164)@1000:move
  cp8:a2(r132)<->a21(r166)@1000:move
  cp9:a8(r136)<->a20(r135)@125:shuffle
  pref0:a22(r164)<-hr0@2000
  pref1:a23(r165)<-hr1@2000
  pref2:a21(r166)<-hr2@2000
  regions=1, blocks=9, points=28
    allocnos=24 (big 0), copies=10, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r160 1r162 2r132 3r119 4r157 5r156 6r130 7r155 8r136 9r150 10r153 11r116 12r147 13r146 14r122 15r141 16r144 17r113 18r138 19r137 20r135 21r166 22r164 23r165
    modified regnos: 113 116 119 122 130 132 135 136 137 138 141 144 146 147 150 153 155 156 157 160 162 164 165 166
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1116000
          2:( 0-1 3-12 14)@224000
            3:( 0 3-12 14)@116000
      Allocno a0r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r130 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a7r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r135 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a21r166 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a22r164 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a23r165 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Forming thread by copy 6:a20r135-a23r165 (freq=250):
        Result (freq=6000): a20r135(3000) a23r165(3000)
      Forming thread by copy 0:a7r155-a8r136 (freq=125):
        Result (freq=5000): a7r155(2000) a8r136(3000)
      Forming thread by copy 1:a3r119-a7r155 (freq=125):
        Result (freq=8000): a3r119(3000) a7r155(2000) a8r136(3000)
      Forming thread by copy 4:a11r116-a14r122 (freq=125):
        Result (freq=5000): a11r116(3000) a14r122(2000)
      Forming thread by copy 9:a8r136-a20r135 (freq=125):
        Result (freq=14000): a3r119(3000) a20r135(3000) a23r165(3000) a7r155(2000) a8r136(3000)
      Forming thread by copy 3:a10r153-a11r116 (freq=62):
        Result (freq=6000): a10r153(1000) a11r116(3000) a14r122(2000)
      Forming thread by copy 5:a16r144-a17r113 (freq=62):
        Result (freq=4000): a16r144(1000) a17r113(3000)
      Pushing a1(r162,l0)(cost 0)
      Pushing a15(r141,l0)(cost 0)
      Pushing a9(r150,l0)(cost 0)
      Pushing a0(r160,l0)(cost 0)
      Pushing a22(r164,l0)(cost 0)
      Pushing a21(r166,l0)(cost 0)
      Pushing a19(r137,l0)(cost 0)
      Forming thread by copy 7:a6r130-a22r164 (freq=1000):
        Result (freq=6000): a6r130(4000) a22r164(2000)
        Making a6(r130,l0) colorable
      Pushing a18(r138,l0)(cost 0)
      Pushing a13(r146,l0)(cost 0)
      Forming thread by copy 8:a2r132-a21r166 (freq=1000):
        Result (freq=7500): a2r132(5500) a21r166(2000)
        Making a2(r132,l0) colorable
      Pushing a12(r147,l0)(cost 0)
      Pushing a5(r156,l0)(cost 0)
      Pushing a4(r157,l0)(cost 0)
      Pushing a16(r144,l0)(cost 0)
      Pushing a17(r113,l0)(cost 0)
      Pushing a10(r153,l0)(cost 0)
      Pushing a14(r122,l0)(cost 0)
      Pushing a11(r116,l0)(cost 0)
      Pushing a6(r130,l0)(cost 40000)
      Pushing a2(r132,l0)(cost 55000)
      Pushing a7(r155,l0)(cost 0)
      Pushing a8(r136,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a23(r165,l0)(cost 0)
      Pushing a20(r135,l0)(cost 0)
      Popping a20(r135,l0)  -- assign reg 1
      Popping a23(r165,l0)  -- assign reg 1
      Popping a3(r119,l0)  -- assign reg 1
      Popping a8(r136,l0)  -- assign reg 3
      Popping a7(r155,l0)  -- assign reg 3
      Popping a2(r132,l0)  -- assign reg 2
      Popping a6(r130,l0)  -- assign reg 0
      Popping a11(r116,l0)  -- assign reg 1
      Popping a14(r122,l0)  -- assign reg 1
      Popping a10(r153,l0)  -- assign reg 1
      Popping a17(r113,l0)  -- assign reg 12
      Popping a16(r144,l0)  -- assign reg 12
      Popping a4(r157,l0)  -- assign reg 3
      Popping a5(r156,l0)  -- assign reg 3
      Popping a12(r147,l0)  -- assign reg 12
      Popping a13(r146,l0)  -- assign reg 12
      Popping a18(r138,l0)  -- assign reg 1
      Popping a19(r137,l0)  -- assign reg 14
      Popping a21(r166,l0)  -- assign reg 2
      Popping a22(r164,l0)  -- assign reg 0
      Popping a0(r160,l0)  -- assign reg 0
      Popping a9(r150,l0)  -- assign reg 4
      Popping a15(r141,l0)  -- assign reg 4
      Popping a1(r162,l0)  -- assign reg 4
Disposition:
   17:r113 l0    12   11:r116 l0     1    3:r119 l0     1   14:r122 l0     1
    6:r130 l0     0    2:r132 l0     2   20:r135 l0     1    8:r136 l0     3
   19:r137 l0    14   18:r138 l0     1   15:r141 l0     4   16:r144 l0    12
   13:r146 l0    12   12:r147 l0    12    9:r150 l0     4   10:r153 l0     1
    7:r155 l0     3    5:r156 l0     3    4:r157 l0     3    0:r160 l0     0
    1:r162 l0     4   22:r164 l0     0   23:r165 l0     1   21:r166 l0     2
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


narisi_velik_kvadrat

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,3u,1e} r116={1d,3u,1e} r119={1d,3u,1e} r122={1d,2u} r130={1d,3u} r132={1d,9u} r135={1d,2u} r136={1d,4u} r137={1d,1u} r138={3d,3u} r141={1d,2u} r144={1d,1u} r146={1d,1u} r147={3d,3u} r150={1d,2u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={3d,3u} r160={1d,2u} r162={1d,1u} r164={1d,1u} r165={1d,2u} r166={1d,1u} 
;;    total ref usage 153{58d,92u,3e} in 60{60 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 5 2 NOTE_INSN_DELETED)
(note 5 3 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 10 122 2 (debug_marker) "../System/pomozne_funkcije.c":29:2 -1
     (nil))
(insn 122 8 123 2 (set (reg:SI 164)
        (reg:SI 0 r0 [ x ])) "../System/pomozne_funkcije.c":28:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))
(insn 123 122 11 2 (set (reg:SI 165)
        (reg:SI 1 r1 [ y ])) "../System/pomozne_funkcije.c":28:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y ])
        (nil)))
(insn 11 123 2 2 (set (reg:SI 135)
        (minus:SI (ashift:SI (reg:SI 165)
                (const_int 4 [0x4]))
            (reg:SI 165))) "../System/pomozne_funkcije.c":29:6 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 2 11 124 2 (set (reg/v:SI 130 [ x ])
        (reg:SI 164)) "../System/pomozne_funkcije.c":28:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 124 2 17 2 (set (reg:SI 166)
        (reg:SI 2 r2 [ c ])) "../System/pomozne_funkcije.c":28:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ c ])
        (nil)))
(insn 17 124 20 2 (set (reg:SI 113 [ _1 ])
        (plus:SI (ashift:SI (reg:SI 135)
                (const_int 4 [0x4]))
            (reg/v:SI 130 [ x ]))) "../System/pomozne_funkcije.c":30:7 318 {*add_shiftsi}
     (nil))
(insn 20 17 4 2 (set (reg:SI 137)
        (const_int 57597 [0xe0fd])) "../System/pomozne_funkcije.c":30:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57597 [0xe0fd])
        (nil)))
(insn 4 20 12 2 (set (reg/v:SI 132 [ c ])
        (reg:SI 166)) "../System/pomozne_funkcije.c":28:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 12 4 15 2 (set (reg:SI 136)
        (ashift:SI (reg:SI 135)
            (const_int 4 [0x4]))) "../System/pomozne_funkcije.c":29:6 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 15 12 16 2 (var_location:SI ay (reg:SI 136)) "../System/pomozne_funkcije.c":29:6 -1
     (nil))
(debug_insn 16 15 21 2 (debug_marker) "../System/pomozne_funkcije.c":30:2 -1
     (nil))
(insn 21 16 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (reg:SI 137))) "../System/pomozne_funkcije.c":30:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 113 [ _1 ])
                (const_int 57597 [0xe0fd]))
            (nil))))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../System/pomozne_funkcije.c":30:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../System/pomozne_funkcije.c":31:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../System/pomozne_funkcije.c":32:3 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 138 [ c ])
        (const_int 0 [0])) "../System/pomozne_funkcije.c":31:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 26 28 3 (set (zero_extract:SI (reg:SI 138 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":31:20 99 {insv_t2}
     (nil))
(insn 28 27 30 3 (set (zero_extract:SI (reg:SI 138 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":31:20 99 {insv_t2}
     (nil))
(insn 30 28 32 3 (set (reg/f:SI 141)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":31:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 32 30 33 3 (set (mem:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 141)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.49_36]+0 S4 A16])
        (unspec:SI [
                (reg:SI 138 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":31:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 138 [ c ])
        (nil)))
(debug_insn 33 32 36 3 (debug_marker) "../System/pomozne_funkcije.c":33:3 -1
     (nil))
(insn 36 33 38 3 (set (reg:SI 144)
        (plus:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":33:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 38 36 39 3 (set (mem:HI (plus:SI (mult:SI (reg:SI 144)
                    (const_int 2 [0x2]))
                (reg/f:SI 141)) [3 pixels[_5]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":33:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
(code_label 39 38 40 4 2 (nil) [1 uses])
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 4 (debug_marker) "../System/pomozne_funkcije.c":36:2 -1
     (nil))
(insn 42 41 43 4 (set (reg/v:SI 122 [ ay ])
        (plus:SI (reg:SI 136)
            (const_int 240 [0xf0]))) "../System/pomozne_funkcije.c":36:5 7 {*arm_addsi3}
     (nil))
(debug_insn 43 42 44 4 (var_location:SI ay (reg/v:SI 122 [ ay ])) "../System/pomozne_funkcije.c":36:5 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/pomozne_funkcije.c":37:2 -1
     (nil))
(insn 45 44 48 4 (set (reg:SI 116 [ _7 ])
        (plus:SI (reg/v:SI 130 [ x ])
            (reg/v:SI 122 [ ay ]))) "../System/pomozne_funkcije.c":37:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 122 [ ay ])
        (nil)))
(insn 48 45 49 4 (set (reg:SI 146)
        (const_int 57597 [0xe0fd])) "../System/pomozne_funkcije.c":37:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57597 [0xe0fd])
        (nil)))
(insn 49 48 50 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _7 ])
            (reg:SI 146))) "../System/pomozne_funkcije.c":37:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 116 [ _7 ])
                (const_int 57597 [0xe0fd]))
            (nil))))
(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "../System/pomozne_funkcije.c":37:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 67)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (debug_marker) "../System/pomozne_funkcije.c":38:3 -1
     (nil))
(debug_insn 53 52 54 5 (debug_marker) "../System/pomozne_funkcije.c":39:3 -1
     (nil))
(insn 54 53 55 5 (set (reg:SI 147 [ c ])
        (const_int 0 [0])) "../System/pomozne_funkcije.c":38:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 55 54 56 5 (set (zero_extract:SI (reg:SI 147 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":38:20 99 {insv_t2}
     (nil))
(insn 56 55 58 5 (set (zero_extract:SI (reg:SI 147 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":38:20 99 {insv_t2}
     (nil))
(insn 58 56 60 5 (set (reg/f:SI 150)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":38:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 60 58 61 5 (set (mem:SI (plus:SI (mult:SI (reg:SI 116 [ _7 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 150)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.51_42]+0 S4 A16])
        (unspec:SI [
                (reg:SI 147 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":38:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 147 [ c ])
        (nil)))
(debug_insn 61 60 64 5 (debug_marker) "../System/pomozne_funkcije.c":40:3 -1
     (nil))
(insn 64 61 66 5 (set (reg:SI 153)
        (plus:SI (reg:SI 116 [ _7 ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":40:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _7 ])
        (nil)))
(insn 66 64 67 5 (set (mem:HI (plus:SI (mult:SI (reg:SI 153)
                    (const_int 2 [0x2]))
                (reg/f:SI 150)) [3 pixels[_11]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":40:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/f:SI 150)
            (nil))))
(code_label 67 66 68 6 3 (nil) [1 uses])
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 6 (debug_marker) "../System/pomozne_funkcije.c":43:2 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI ay (plus:SI (reg:SI 136)
        (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":43:5 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../System/pomozne_funkcije.c":44:2 -1
     (nil))
(insn 72 71 73 6 (set (reg:SI 155 [ ay ])
        (plus:SI (reg:SI 136)
            (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":43:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 73 72 76 6 (set (reg:SI 119 [ _13 ])
        (plus:SI (reg:SI 155 [ ay ])
            (reg/v:SI 130 [ x ]))) "../System/pomozne_funkcije.c":44:7 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ ay ])
        (expr_list:REG_DEAD (reg/v:SI 130 [ x ])
            (nil))))
(insn 76 73 77 6 (set (reg:SI 156)
        (const_int 57597 [0xe0fd])) "../System/pomozne_funkcije.c":44:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57597 [0xe0fd])
        (nil)))
(insn 77 76 78 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _13 ])
            (reg:SI 156))) "../System/pomozne_funkcije.c":44:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 119 [ _13 ])
                (const_int 57597 [0xe0fd]))
            (nil))))
(jump_insn 78 77 79 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../System/pomozne_funkcije.c":44:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 79 78 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 7 (debug_marker) "../System/pomozne_funkcije.c":45:3 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker) "../System/pomozne_funkcije.c":46:3 -1
     (nil))
(insn 82 81 86 7 (set (reg:SI 157 [ c ])
        (const_int 0 [0])) "../System/pomozne_funkcije.c":45:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 86 82 83 7 (set (reg/f:SI 160)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":45:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 83 86 91 7 (set (zero_extract:SI (reg:SI 157 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":45:20 99 {insv_t2}
     (nil))
(insn 91 83 84 7 (set (reg:SI 162)
        (plus:SI (reg:SI 119 [ _13 ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":47:22 7 {*arm_addsi3}
     (nil))
(insn 84 91 88 7 (set (zero_extract:SI (reg:SI 157 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) "../System/pomozne_funkcije.c":45:20 99 {insv_t2}
     (nil))
(insn 88 84 89 7 (set (mem:SI (plus:SI (mult:SI (reg:SI 119 [ _13 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 160)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.53_46]+0 S4 A16])
        (unspec:SI [
                (reg:SI 157 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":45:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 157 [ c ])
        (expr_list:REG_DEAD (reg:SI 119 [ _13 ])
            (nil))))
(debug_insn 89 88 93 7 (debug_marker) "../System/pomozne_funkcije.c":47:3 -1
     (nil))
(insn 93 89 96 7 (set (mem:HI (plus:SI (mult:SI (reg:SI 162)
                    (const_int 2 [0x2]))
                (reg/f:SI 160)) [3 pixels[_16]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":47:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/f:SI 160)
            (expr_list:REG_DEAD (reg/v:SI 132 [ c ])
                (nil)))))
(code_label 96 93 97 8 1 (nil) [1 uses])
(note 97 96 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 128 97 0 NOTE_INSN_DELETED)

;; Function narisi_velik_kvadrat_stene (narisi_velik_kvadrat_stene, funcdef_no=867, decl_uid=11969, cgraph_uid=871, symbol_order=878)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 161: local to bb 2 def dominates all uses has unique first use
Reg 162 uninteresting
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 130: def dominates all uses has unique first use
Reg 163: local to bb 2 def dominates all uses has unique first use
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 132 uninteresting (no unique first use)
Reg 136: def dominates all uses has unique first use
Reg 140 uninteresting
Reg 125 uninteresting
Reg 143 uninteresting
Reg 122 uninteresting
Reg 145 uninteresting
Reg 148 uninteresting
Reg 127 uninteresting
Reg 151 uninteresting
Reg 153 uninteresting
Reg 154 uninteresting
Reg 157: local to bb 7 def dominates all uses has unique first use
Reg 129: local to bb 7 def dominates all uses has unique first use
Reg 159: local to bb 7 def dominates all uses has unique first use
Examining insn 99, def for 129
  all ok
Reg 130 not local to one basic block
Examining insn 12, def for 135
  all ok
Reg 136 not local to one basic block
Ignoring reg 137 with equiv init insn
Ignoring reg 157 with equiv init insn
Examining insn 104, def for 159
  all ok
Found def insn 111 for 161 to be not moveable
Found def insn 113 for 163 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 34 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 85 (nil))
init_insns for 157: (insn_list:REG_DEP_TRUE 98 (nil))

Pass 1 for finding pseudo/allocno costs

    r163: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r157,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a3(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a5(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a6(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a8(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a10(r148,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a13(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a15(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a16(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r140,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a19(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a20(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a21(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:82500,82500 VFP_LO_REGS:82500,82500 ALL_REGS:82500,82500 MEM:55000,55000
  a22(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a23(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a24(r163,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a25(r161,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a26(r162,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:45000,45000 MEM:40000,40000

   Insn 106(l0): point = 1
   Insn 101(l0): point = 3
   Insn 104(l0): point = 5
   Insn 100(l0): point = 7
   Insn 91(l0): point = 9
   Insn 99(l0): point = 11
   Insn 90(l0): point = 13
   Insn 89(l0): point = 15
   Insn 98(l0): point = 17
   Insn 87(l0): point = 20
   Insn 86(l0): point = 22
   Insn 85(l0): point = 24
   Insn 82(l0): point = 26
   Insn 81(l0): point = 28
   Insn 75(l0): point = 31
   Insn 73(l0): point = 33
   Insn 69(l0): point = 35
   Insn 67(l0): point = 37
   Insn 68(l0): point = 39
   Insn 66(l0): point = 41
   Insn 59(l0): point = 43
   Insn 58(l0): point = 45
   Insn 57(l0): point = 47
   Insn 55(l0): point = 50
   Insn 54(l0): point = 52
   Insn 53(l0): point = 54
   Insn 50(l0): point = 56
   Insn 47(l0): point = 58
   Insn 43(l0): point = 61
   Insn 41(l0): point = 63
   Insn 37(l0): point = 65
   Insn 35(l0): point = 67
   Insn 36(l0): point = 69
   Insn 34(l0): point = 71
   Insn 27(l0): point = 73
   Insn 26(l0): point = 75
   Insn 25(l0): point = 77
   Insn 23(l0): point = 80
   Insn 22(l0): point = 82
   Insn 13(l0): point = 84
   Insn 4(l0): point = 86
   Insn 21(l0): point = 88
   Insn 18(l0): point = 90
   Insn 113(l0): point = 92
   Insn 2(l0): point = 94
   Insn 12(l0): point = 96
   Insn 112(l0): point = 98
   Insn 111(l0): point = 100
 a0(r157): [2..17]
 a1(r159): [2..5]
 a2(r132): [2..86]
 a3(r129): [4..11]
 a4(r155): [4..15]
 a5(r119): [6..26]
 a6(r154): [23..24]
 a7(r130): [27..94]
 a8(r153): [27..28]
 a9(r136): [29..84]
 a10(r148): [32..41]
 a11(r151): [32..33]
 a12(r116): [34..56]
 a13(r127): [36..37]
 a14(r146): [36..47]
 a15(r145): [53..54]
 a16(r122): [57..58]
 a17(r140): [62..71]
 a18(r143): [62..63]
 a19(r113): [64..90]
 a20(r125): [66..67]
 a21(r138): [66..77]
 a22(r137): [83..88]
 a23(r135): [85..96]
 a24(r163): [87..92]
 a25(r161): [95..100]
 a26(r162): [97..98]
Compressing live ranges: from 103 to 30 - 29%
Ranges after the compression:
 a0(r157): [0..3]
 a1(r159): [0..1]
 a2(r132): [0..23]
 a3(r129): [0..3]
 a4(r155): [0..3]
 a5(r119): [2..5]
 a6(r154): [4..5]
 a7(r130): [6..25]
 a8(r153): [6..7]
 a9(r136): [8..21]
 a10(r148): [8..11]
 a11(r151): [8..9]
 a12(r116): [10..13]
 a13(r127): [10..11]
 a14(r146): [10..11]
 a15(r145): [12..13]
 a16(r122): [14..15]
 a17(r140): [16..19]
 a18(r143): [16..17]
 a19(r113): [18..25]
 a20(r125): [18..19]
 a21(r138): [18..19]
 a22(r137): [20..25]
 a23(r135): [22..27]
 a24(r163): [24..25]
 a25(r161): [26..29]
 a26(r162): [28..29]
+++Allocating 216 bytes for conflict table (uncompressed size 216)
;; a0(r157,l0) conflicts: a1(r159,l0) a3(r129,l0) a4(r155,l0) a2(r132,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r159,l0) conflicts: a0(r157,l0) a3(r129,l0) a4(r155,l0) a2(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r132,l0) conflicts: a1(r159,l0) a0(r157,l0) a3(r129,l0) a4(r155,l0) a5(r119,l0) a6(r154,l0) a8(r153,l0) a7(r130,l0) a11(r151,l0) a10(r148,l0) a9(r136,l0) a13(r127,l0) a14(r146,l0) a12(r116,l0) a15(r145,l0) a16(r122,l0) a18(r143,l0) a17(r140,l0) a20(r125,l0) a21(r138,l0) a19(r113,l0) a22(r137,l0) a23(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r129,l0) conflicts: a1(r159,l0) a0(r157,l0) a4(r155,l0) a2(r132,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r155,l0) conflicts: a1(r159,l0) a0(r157,l0) a3(r129,l0) a2(r132,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a0(r157,l0) a3(r129,l0) a4(r155,l0) a2(r132,l0) a6(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r154,l0) conflicts: a2(r132,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a2(r132,l0) a8(r153,l0) a11(r151,l0) a10(r148,l0) a9(r136,l0) a13(r127,l0) a14(r146,l0) a12(r116,l0) a15(r145,l0) a16(r122,l0) a18(r143,l0) a17(r140,l0) a20(r125,l0) a21(r138,l0) a19(r113,l0) a22(r137,l0) a23(r135,l0) a24(r163,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a8(r153,l0) conflicts: a2(r132,l0) a7(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r136,l0) conflicts: a2(r132,l0) a7(r130,l0) a11(r151,l0) a10(r148,l0) a13(r127,l0) a14(r146,l0) a12(r116,l0) a15(r145,l0) a16(r122,l0) a18(r143,l0) a17(r140,l0) a20(r125,l0) a21(r138,l0) a19(r113,l0) a22(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r148,l0) conflicts: a2(r132,l0) a7(r130,l0) a11(r151,l0) a9(r136,l0) a13(r127,l0) a14(r146,l0) a12(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r151,l0) conflicts: a2(r132,l0) a7(r130,l0) a10(r148,l0) a9(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r116,l0) conflicts: a2(r132,l0) a7(r130,l0) a10(r148,l0) a9(r136,l0) a13(r127,l0) a14(r146,l0) a15(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r127,l0) conflicts: a2(r132,l0) a7(r130,l0) a10(r148,l0) a9(r136,l0) a14(r146,l0) a12(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r146,l0) conflicts: a2(r132,l0) a7(r130,l0) a10(r148,l0) a9(r136,l0) a13(r127,l0) a12(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r145,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a12(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r122,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r140,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a18(r143,l0) a20(r125,l0) a21(r138,l0) a19(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r143,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a17(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r113,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a17(r140,l0) a20(r125,l0) a21(r138,l0) a22(r137,l0) a23(r135,l0) a24(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r125,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a17(r140,l0) a21(r138,l0) a19(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r138,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a17(r140,l0) a20(r125,l0) a19(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r137,l0) conflicts: a2(r132,l0) a7(r130,l0) a9(r136,l0) a19(r113,l0) a23(r135,l0) a24(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r135,l0) conflicts: a2(r132,l0) a7(r130,l0) a19(r113,l0) a22(r137,l0) a24(r163,l0) a25(r161,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a24(r163,l0) conflicts: a7(r130,l0) a19(r113,l0) a22(r137,l0) a23(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r161,l0) conflicts: a23(r135,l0) a26(r162,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a26(r162,l0) conflicts: a25(r161,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2


  cp0:a1(r159)<->a5(r119)@62:shuffle
  cp1:a8(r153)<->a9(r136)@125:shuffle
  cp2:a5(r119)<->a8(r153)@125:shuffle
  cp3:a5(r119)<->a7(r130)@125:shuffle
  cp4:a11(r151)<->a12(r116)@62:shuffle
  cp5:a12(r116)<->a16(r122)@125:shuffle
  cp6:a18(r143)<->a19(r113)@62:shuffle
  cp7:a23(r135)<->a26(r162)@250:shuffle
  cp8:a7(r130)<->a25(r161)@1000:move
  cp9:a2(r132)<->a24(r163)@1000:move
  cp10:a9(r136)<->a23(r135)@125:shuffle
  pref0:a25(r161)<-hr0@2000
  pref1:a26(r162)<-hr1@2000
  pref2:a24(r163)<-hr2@2000
  regions=1, blocks=9, points=30
    allocnos=27 (big 0), copies=11, conflicts=0, ranges=27

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r157 1r159 2r132 3r129 4r155 5r119 6r154 7r130 8r153 9r136 10r148 11r151 12r116 13r127 14r146 15r145 16r122 17r140 18r143 19r113 20r125 21r138 22r137 23r135 24r163 25r161 26r162
    modified regnos: 113 116 119 122 125 127 129 130 132 135 136 137 138 140 143 145 146 148 151 153 154 155 157 159 161 162 163
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1266000
          2:( 0-1 3-12 14)@224000
            3:( 0 3-12 14)@116000
      Allocno a0r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a8r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r135 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a24r163 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a25r161 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a26r162 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Forming thread by copy 7:a23r135-a26r162 (freq=250):
        Result (freq=6000): a23r135(3000) a26r162(3000)
      Forming thread by copy 1:a8r153-a9r136 (freq=125):
        Result (freq=5000): a8r153(2000) a9r136(3000)
      Forming thread by copy 2:a5r119-a8r153 (freq=125):
        Result (freq=8500): a5r119(3500) a8r153(2000) a9r136(3000)
      Forming thread by copy 5:a12r116-a16r122 (freq=125):
        Result (freq=5500): a12r116(3500) a16r122(2000)
      Forming thread by copy 0:a1r159-a5r119 (freq=62):
        Result (freq=9500): a1r159(1000) a5r119(3500) a8r153(2000) a9r136(3000)
      Forming thread by copy 4:a11r151-a12r116 (freq=62):
        Result (freq=6500): a11r151(1000) a12r116(3500) a16r122(2000)
      Forming thread by copy 6:a18r143-a19r113 (freq=62):
        Result (freq=4500): a18r143(1000) a19r113(3500)
      Pushing a20(r125,l0)(cost 0)
      Pushing a13(r127,l0)(cost 0)
      Forming thread by copy 10:a9r136-a23r135 (freq=125):
        Result (freq=15500): a1r159(1000) a23r135(3000) a26r162(3000) a5r119(3500) a8r153(2000) a9r136(3000)
        Making a9(r136,l0) colorable
      Pushing a3(r129,l0)(cost 0)
      Pushing a25(r161,l0)(cost 0)
      Pushing a24(r163,l0)(cost 0)
      Pushing a22(r137,l0)(cost 0)
      Pushing a17(r140,l0)(cost 0)
      Pushing a15(r145,l0)(cost 0)
      Forming thread by copy 8:a7r130-a25r161 (freq=1000):
        Result (freq=6000): a7r130(4000) a25r161(2000)
        Making a7(r130,l0) colorable
      Pushing a10(r148,l0)(cost 0)
      Pushing a6(r154,l0)(cost 0)
      Pushing a0(r157,l0)(cost 0)
      Pushing a21(r138,l0)(cost 0)
      Forming thread by copy 9:a2r132-a24r163 (freq=1000):
        Result (freq=7500): a2r132(5500) a24r163(2000)
        Making a2(r132,l0) colorable
      Pushing a14(r146,l0)(cost 0)
      Pushing a4(r155,l0)(cost 0)
      Pushing a18(r143,l0)(cost 0)
      Pushing a19(r113,l0)(cost 0)
      Pushing a7(r130,l0)(cost 40000)
      Pushing a2(r132,l0)(cost 55000)
      Pushing a9(r136,l0)(cost 30000)
      Pushing a26(r162,l0)(cost 0)
      Pushing a23(r135,l0)(cost 0)
      Pushing a11(r151,l0)(cost 0)
      Pushing a16(r122,l0)(cost 0)
      Pushing a12(r116,l0)(cost 0)
      Pushing a1(r159,l0)(cost 0)
      Pushing a8(r153,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Popping a5(r119,l0)  -- assign reg 0
      Popping a8(r153,l0)  -- assign reg 1
      Popping a1(r159,l0)  -- assign reg 0
      Popping a12(r116,l0)  -- assign reg 3
      Popping a16(r122,l0)  -- assign reg 3
      Popping a11(r151,l0)  -- assign reg 3
      Popping a23(r135,l0)  -- assign reg 1
      Popping a26(r162,l0)  -- assign reg 1
      Popping a9(r136,l0)  -- assign reg 1
      Popping a2(r132,l0)  -- assign reg 2
      Popping a7(r130,l0)  -- assign reg 0
      Popping a19(r113,l0)  -- assign reg 3
      Popping a18(r143,l0)  -- assign reg 3
      Popping a4(r155,l0)  -- assign reg 3
      Popping a14(r146,l0)  -- assign reg 12
      Popping a21(r138,l0)  -- assign reg 12
      Popping a0(r157,l0)  -- assign reg 1
      Popping a6(r154,l0)  -- assign reg 3
      Popping a10(r148,l0)  -- assign reg 4
      Popping a15(r145,l0)  -- assign reg 4
      Popping a17(r140,l0)  -- assign reg 4
      Popping a22(r137,l0)  -- assign reg 4
      Popping a24(r163,l0)  -- assign reg 2
      Popping a25(r161,l0)  -- assign reg 0
      Popping a3(r129,l0)  -- assign reg 4
      Popping a13(r127,l0)  -- assign reg 14
      Popping a20(r125,l0)  -- assign reg 14
Disposition:
   19:r113 l0     3   12:r116 l0     3    5:r119 l0     0   16:r122 l0     3
   20:r125 l0    14   13:r127 l0    14    3:r129 l0     4    7:r130 l0     0
    2:r132 l0     2   23:r135 l0     1    9:r136 l0     1   22:r137 l0     4
   21:r138 l0    12   17:r140 l0     4   18:r143 l0     3   15:r145 l0     4
   14:r146 l0    12   10:r148 l0     4   11:r151 l0     3    8:r153 l0     1
    6:r154 l0     3    4:r155 l0     3    0:r157 l0     1    1:r159 l0     0
   25:r161 l0     0   26:r162 l0     1   24:r163 l0     2
New iteration of spill/restore move
+++Costs: overall -58000, reg -58000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


narisi_velik_kvadrat_stene

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,8u} r103={1d,7u} r113={1d,4u,1e} r116={1d,4u,1e} r119={1d,4u,1e} r122={1d,2u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,3u} r132={1d,9u} r135={1d,2u} r136={1d,4u} r137={1d,1u} r138={3d,4u} r140={1d,3u} r143={1d,1u} r145={1d,1u} r146={3d,4u} r148={1d,3u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={3d,4u} r157={1d,3u} r159={1d,1u} r161={1d,1u} r162={1d,2u} r163={1d,1u} 
;;    total ref usage 168{61d,104u,3e} in 73{73 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 5 2 NOTE_INSN_DELETED)
(note 5 3 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 11 9 2 (debug_marker) "../System/pomozne_funkcije.c":53:2 -1
     (nil))
(debug_insn 9 8 111 2 (debug_marker) "../System/pomozne_funkcije.c":54:2 -1
     (nil))
(insn 111 9 112 2 (set (reg:SI 161)
        (reg:SI 0 r0 [ x ])) "../System/pomozne_funkcije.c":52:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))
(insn 112 111 12 2 (set (reg:SI 162)
        (reg:SI 1 r1 [ y ])) "../System/pomozne_funkcije.c":52:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y ])
        (nil)))
(insn 12 112 2 2 (set (reg:SI 135)
        (minus:SI (ashift:SI (reg:SI 162)
                (const_int 4 [0x4]))
            (reg:SI 162))) "../System/pomozne_funkcije.c":54:5 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 2 12 113 2 (set (reg/v:SI 130 [ x ])
        (reg:SI 161)) "../System/pomozne_funkcije.c":52:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 113 2 18 2 (set (reg:SI 163)
        (reg:SI 2 r2 [ c ])) "../System/pomozne_funkcije.c":52:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ c ])
        (nil)))
(insn 18 113 21 2 (set (reg:SI 113 [ _1 ])
        (plus:SI (ashift:SI (reg:SI 135)
                (const_int 4 [0x4]))
            (reg/v:SI 130 [ x ]))) "../System/pomozne_funkcije.c":55:7 318 {*add_shiftsi}
     (nil))
(insn 21 18 4 2 (set (reg:SI 137)
        (const_int 57595 [0xe0fb])) "../System/pomozne_funkcije.c":55:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57595 [0xe0fb])
        (nil)))
(insn 4 21 13 2 (set (reg/v:SI 132 [ c ])
        (reg:SI 163)) "../System/pomozne_funkcije.c":52:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 13 4 16 2 (set (reg:SI 136)
        (ashift:SI (reg:SI 135)
            (const_int 4 [0x4]))) "../System/pomozne_funkcije.c":54:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 16 13 17 2 (var_location:SI ay (reg:SI 136)) "../System/pomozne_funkcije.c":54:5 -1
     (nil))
(debug_insn 17 16 22 2 (debug_marker) "../System/pomozne_funkcije.c":55:2 -1
     (nil))
(insn 22 17 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (reg:SI 137))) "../System/pomozne_funkcije.c":55:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 113 [ _1 ])
                (const_int 57595 [0xe0fb]))
            (nil))))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../System/pomozne_funkcije.c":55:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 44)
(note 24 23 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 33 24 25 3 NOTE_INSN_DELETED)
(insn 25 33 26 3 (set (reg:SI 138 [ c ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 26 25 27 3 (set (zero_extract:SI (reg:SI 138 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(insn 27 26 29 3 (set (zero_extract:SI (reg:SI 138 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(debug_insn 29 27 30 3 (debug_marker) "../System/pomozne_funkcije.c":56:3 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../System/pomozne_funkcije.c":57:3 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../System/pomozne_funkcije.c":58:3 -1
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../System/pomozne_funkcije.c":59:3 -1
     (nil))
(insn 34 32 36 3 (set (reg/f:SI 140)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 36 34 35 3 (set (mem:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 140)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.58_56]+0 S4 A16])
        (unspec:SI [
                (reg:SI 138 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":56:20 158 {unaligned_storesi}
     (nil))
(insn 35 36 37 3 (set (reg/f:SI 125 [ vectp.58 ])
        (plus:SI (ashift:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1]))
            (reg/f:SI 140))) 318 {*add_shiftsi}
     (nil))
(insn 37 35 38 3 (set (mem:SI (plus:SI (reg/f:SI 125 [ vectp.58 ])
                (const_int 4 [0x4])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.58_56 + 4B]+0 S4 A16])
        (unspec:SI [
                (reg:SI 138 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":56:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 138 [ c ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ vectp.58 ])
            (nil))))
(debug_insn 38 37 41 3 (debug_marker) "../System/pomozne_funkcije.c":60:3 -1
     (nil))
(insn 41 38 43 3 (set (reg:SI 143)
        (plus:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../System/pomozne_funkcije.c":60:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 43 41 44 3 (set (mem:HI (plus:SI (mult:SI (reg:SI 143)
                    (const_int 2 [0x2]))
                (reg/f:SI 140)) [3 pixels[_9]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":60:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (nil))))
(code_label 44 43 45 4 10 (nil) [1 uses])
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../System/pomozne_funkcije.c":63:2 -1
     (nil))
(insn 47 46 48 4 (set (reg/v:SI 122 [ ay ])
        (plus:SI (reg:SI 136)
            (const_int 240 [0xf0]))) "../System/pomozne_funkcije.c":63:5 7 {*arm_addsi3}
     (nil))
(debug_insn 48 47 49 4 (var_location:SI ay (reg/v:SI 122 [ ay ])) "../System/pomozne_funkcije.c":63:5 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker) "../System/pomozne_funkcije.c":64:2 -1
     (nil))
(insn 50 49 53 4 (set (reg:SI 116 [ _11 ])
        (plus:SI (reg/v:SI 130 [ x ])
            (reg/v:SI 122 [ ay ]))) "../System/pomozne_funkcije.c":64:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 122 [ ay ])
        (nil)))
(insn 53 50 54 4 (set (reg:SI 145)
        (const_int 57595 [0xe0fb])) "../System/pomozne_funkcije.c":64:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57595 [0xe0fb])
        (nil)))
(insn 54 53 55 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _11 ])
            (reg:SI 145))) "../System/pomozne_funkcije.c":64:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 116 [ _11 ])
                (const_int 57595 [0xe0fb]))
            (nil))))
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../System/pomozne_funkcije.c":64:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 76)
(note 56 55 65 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 65 56 57 5 NOTE_INSN_DELETED)
(insn 57 65 58 5 (set (reg:SI 146 [ c ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 58 57 59 5 (set (zero_extract:SI (reg:SI 146 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(insn 59 58 61 5 (set (zero_extract:SI (reg:SI 146 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(debug_insn 61 59 62 5 (debug_marker) "../System/pomozne_funkcije.c":65:3 -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../System/pomozne_funkcije.c":66:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../System/pomozne_funkcije.c":67:3 -1
     (nil))
(debug_insn 64 63 66 5 (debug_marker) "../System/pomozne_funkcije.c":68:3 -1
     (nil))
(insn 66 64 68 5 (set (reg/f:SI 148)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 68 66 67 5 (set (mem:SI (plus:SI (mult:SI (reg:SI 116 [ _11 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 148)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.60_64]+0 S4 A16])
        (unspec:SI [
                (reg:SI 146 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":65:20 158 {unaligned_storesi}
     (nil))
(insn 67 68 69 5 (set (reg/f:SI 127 [ vectp.60 ])
        (plus:SI (ashift:SI (reg:SI 116 [ _11 ])
                (const_int 1 [0x1]))
            (reg/f:SI 148))) 318 {*add_shiftsi}
     (nil))
(insn 69 67 70 5 (set (mem:SI (plus:SI (reg/f:SI 127 [ vectp.60 ])
                (const_int 4 [0x4])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.60_64 + 4B]+0 S4 A16])
        (unspec:SI [
                (reg:SI 146 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":65:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 146 [ c ])
        (expr_list:REG_DEAD (reg/f:SI 127 [ vectp.60 ])
            (nil))))
(debug_insn 70 69 73 5 (debug_marker) "../System/pomozne_funkcije.c":69:3 -1
     (nil))
(insn 73 70 75 5 (set (reg:SI 151)
        (plus:SI (reg:SI 116 [ _11 ])
            (const_int 4 [0x4]))) "../System/pomozne_funkcije.c":69:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _11 ])
        (nil)))
(insn 75 73 76 5 (set (mem:HI (plus:SI (mult:SI (reg:SI 151)
                    (const_int 2 [0x2]))
                (reg/f:SI 148)) [3 pixels[_19]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":69:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/f:SI 148)
            (nil))))
(code_label 76 75 77 6 11 (nil) [1 uses])
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 6 (debug_marker) "../System/pomozne_funkcije.c":72:2 -1
     (nil))
(debug_insn 79 78 80 6 (var_location:SI ay (plus:SI (reg:SI 136)
        (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":72:5 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../System/pomozne_funkcije.c":73:2 -1
     (nil))
(insn 81 80 82 6 (set (reg:SI 153 [ ay ])
        (plus:SI (reg:SI 136)
            (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":72:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 82 81 85 6 (set (reg:SI 119 [ _21 ])
        (plus:SI (reg:SI 153 [ ay ])
            (reg/v:SI 130 [ x ]))) "../System/pomozne_funkcije.c":73:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153 [ ay ])
        (expr_list:REG_DEAD (reg/v:SI 130 [ x ])
            (nil))))
(insn 85 82 86 6 (set (reg:SI 154)
        (const_int 57595 [0xe0fb])) "../System/pomozne_funkcije.c":73:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 57595 [0xe0fb])
        (nil)))
(insn 86 85 87 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _21 ])
            (reg:SI 154))) "../System/pomozne_funkcije.c":73:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 119 [ _21 ])
                (const_int 57595 [0xe0fb]))
            (nil))))
(jump_insn 87 86 88 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../System/pomozne_funkcije.c":73:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 109)
(note 88 87 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 97 88 98 7 NOTE_INSN_DELETED)
(insn 98 97 89 7 (set (reg/f:SI 157)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 89 98 90 7 (set (reg:SI 155 [ c ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 90 89 99 7 (set (zero_extract:SI (reg:SI 155 [ c ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(insn 99 90 91 7 (set (reg/f:SI 129 [ vectp.62 ])
        (plus:SI (ashift:SI (reg:SI 119 [ _21 ])
                (const_int 1 [0x1]))
            (reg/f:SI 157))) 318 {*add_shiftsi}
     (nil))
(insn 91 99 93 7 (set (zero_extract:SI (reg:SI 155 [ c ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 132 [ c ])) 99 {insv_t2}
     (nil))
(debug_insn 93 91 94 7 (debug_marker) "../System/pomozne_funkcije.c":74:3 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../System/pomozne_funkcije.c":75:3 -1
     (nil))
(debug_insn 95 94 96 7 (debug_marker) "../System/pomozne_funkcije.c":76:3 -1
     (nil))
(debug_insn 96 95 100 7 (debug_marker) "../System/pomozne_funkcije.c":77:3 -1
     (nil))
(insn 100 96 104 7 (set (mem:SI (plus:SI (mult:SI (reg:SI 119 [ _21 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 157)) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.62_72]+0 S4 A16])
        (unspec:SI [
                (reg:SI 155 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":74:20 158 {unaligned_storesi}
     (nil))
(insn 104 100 101 7 (set (reg:SI 159)
        (plus:SI (reg:SI 119 [ _21 ])
            (const_int 4 [0x4]))) "../System/pomozne_funkcije.c":78:22 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _21 ])
        (nil)))
(insn 101 104 102 7 (set (mem:SI (plus:SI (reg/f:SI 129 [ vectp.62 ])
                (const_int 4 [0x4])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.62_72 + 4B]+0 S4 A16])
        (unspec:SI [
                (reg:SI 155 [ c ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/pomozne_funkcije.c":74:20 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 155 [ c ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ vectp.62 ])
            (nil))))
(debug_insn 102 101 106 7 (debug_marker) "../System/pomozne_funkcije.c":78:3 -1
     (nil))
(insn 106 102 109 7 (set (mem:HI (plus:SI (mult:SI (reg:SI 159)
                    (const_int 2 [0x2]))
                (reg/f:SI 157)) [3 pixels[_26]+0 S2 A16])
        (subreg/s/v:HI (reg/v:SI 132 [ c ]) 0)) "../System/pomozne_funkcije.c":78:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (expr_list:REG_DEAD (reg/v:SI 132 [ c ])
                (nil)))))
(code_label 109 106 110 8 9 (nil) [1 uses])
(note 110 109 117 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 117 110 0 NOTE_INSN_DELETED)

;; Function reset (reset, funcdef_no=868, decl_uid=11970, cgraph_uid=872, symbol_order=879)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 3, latch 5
;;  depth 1, outer 0
;;  nodes: 3 5 4
;;
;; Loop 2
;;  header 4, latch 4
;;  depth 2, outer 1
;;  nodes: 4
;; 2 succs { 3 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 3 6 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 127: def dominates all uses has unique first use
Reg 152: def dominates all uses has unique first use
Reg 132: def dominates all uses has unique first use
Reg 148: def dominates all uses has unique first use
Reg 154 uninteresting
Reg 155 uninteresting
Reg 126 uninteresting
Reg 128: local to bb 3 def dominates all uses has unique first use
Reg 137: local to bb 3 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 139: local to bb 3 def dominates all uses has unique first use
Reg 141: local to bb 3 def dominates all uses has unique first use
Reg 133: local to bb 3 def dominates all uses has unique first use
Reg 136: local to bb 3 def dominates all uses has unique first use
Reg 135: local to bb 3 def dominates all uses has unique first use
Reg 144: local to bb 3 def dominates all uses has unique first use
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 123: local to bb 3 def dominates all uses has unique first use
Reg 156 uninteresting
Examining insn 47, def for 118
  all ok
Examining insn 109, def for 123
  all ok
Examining insn 41, def for 125
  all ok
Reg 127 not local to one basic block
Examining insn 38, def for 128
  all ok
Reg 132 not local to one basic block
Examining insn 44, def for 133
  all ok
Examining insn 46, def for 135
  all ok
Examining insn 53, def for 136
  all ok
Examining insn 49, def for 137
  all ok
Examining insn 50, def for 139
  all ok
Examining insn 52, def for 141
  all ok
Examining insn 56, def for 144
  all ok
Reg 148 not local to one basic block
Reg 152 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 3, latch 5
;;  depth 1, outer 0
;;  nodes: 3 5 4
;;
;; Loop 2
;;  header 4, latch 4
;;  depth 2, outer 1
;;  nodes: 4
;; 2 succs { 3 }
;; 3 succs { 4 }
;; 4 succs { 4 5 }
;; 5 succs { 3 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 100 (nil))
Reg 152 has equivalence, initial gains 4

Pass 1 for finding pseudo/allocno costs

    r156: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a31 (r152,l2) best NO_REGS, allocno NO_REGS
    a9 (r152,l1) best NO_REGS, allocno NO_REGS
    a2 (r152,l0) best NO_REGS, allocno NO_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r148,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r127,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a6 (r127,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r148,l0) costs: LO_REGS:0,0 HI_REGS:0,220 CALLER_SAVE_REGS:0,220 EVEN_REG:0,220 GENERAL_REGS:0,220 VFP_D0_D7_REGS:15,1665 VFP_LO_REGS:15,1665 ALL_REGS:15,1665 MEM:10,1110
  a1(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a2(r152,l0) costs: GENERAL_REGS:2,2222 VFP_D0_D7_REGS:17,33317 VFP_LO_REGS:17,33317 ALL_REGS:17,16667 MEM:12,22212
  a3(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a4(r127,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a5(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a6(r127,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r132,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r148,l1) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a9(r152,l1) costs: GENERAL_REGS:220,2220 VFP_D0_D7_REGS:3300,33300 VFP_LO_REGS:3300,33300 ALL_REGS:1650,16650 MEM:2200,22200
  a10(r118,l1) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:4950,4950 MEM:4400,4400
  a11(r123,l1) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:4950,4950 MEM:4400,4400
  a12(r144,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a13(r135,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a14(r136,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a15(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a16(r133,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a17(r141,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a18(r139,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a19(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a20(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a21(r137,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a22(r130,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a23(r128,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a24(r126,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a25(r155,l1) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a26(r154,l1) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a27(r122,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a28(r127,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a29(r132,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a30(r148,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a31(r152,l2) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:15000,15000 MEM:20000,20000
  a32(r156,l2) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 61(l0): point = 1
   Insn 42(l0): point = 3
   Insn 100(l0): point = 5
   Insn 3(l0): point = 7
   Insn 36(l0): point = 9
   Insn 8(l0): point = 11
   Insn 7(l0): point = 13
   Insn 71(l1): point = 16
   Insn 70(l1): point = 18
   Insn 67(l1): point = 20
   Insn 66(l1): point = 22
   Insn 65(l1): point = 24
   Insn 64(l1): point = 26
   Insn 63(l1): point = 28
   Insn 62(l1): point = 30
   Insn 109(l1): point = 32
   Insn 47(l1): point = 34
   Insn 56(l1): point = 36
   Insn 46(l1): point = 38
   Insn 53(l1): point = 40
   Insn 44(l1): point = 42
   Insn 52(l1): point = 44
   Insn 50(l1): point = 46
   Insn 41(l1): point = 48
   Insn 40(l1): point = 50
   Insn 49(l1): point = 52
   Insn 38(l1): point = 54
   Insn 37(l1): point = 56
   Insn 33(l1): point = 58
   Insn 107(l1): point = 60
   Insn 32(l1): point = 62
   Insn 29(l1): point = 64
   Insn 106(l1): point = 66
   Insn 28(l1): point = 68
   Insn 92(l1): point = 71
   Insn 91(l1): point = 73
   Insn 84(l2): point = 76
   Insn 108(l2): point = 78
   Insn 79(l2): point = 80
   Insn 78(l2): point = 82
   Insn 103(l2): point = 84
 a0(r148): [1..1]
 a1(r132): [1..3]
 a2(r152): [1..5]
 a3(r122): [1..7]
 a4(r127): [1..9]
 a5(r122): [16..75]
 a6(r127): [16..75]
 a7(r132): [16..75]
 a8(r148): [16..75]
 a9(r152): [16..75]
 a10(r118): [23..34]
 a11(r123): [25..32]
 a12(r144): [33..36]
 a13(r135): [35..38]
 a14(r136): [37..40]
 a15(r116): [37..58]
 a16(r133): [39..42]
 a17(r141): [41..44]
 a18(r139): [41..46]
 a19(r125): [43..48]
 a20(r113): [43..64]
 a21(r137): [47..52]
 a22(r130): [49..50]
 a23(r128): [49..54]
 a24(r126): [55..56]
 a25(r155): [59..60]
 a26(r154): [65..66]
 a27(r122): [76..86]
 a28(r127): [76..86]
 a29(r132): [76..86]
 a30(r148): [76..86]
 a31(r152): [76..86]
 a32(r156): [77..78]
 Rebuilding regno allocno list for 156
 Rebuilding regno allocno list for 155
 Rebuilding regno allocno list for 154
      Moving ranges of a31r152 to a9r152:  [76..86]
      Moving ranges of a9r152 to a2r152:  [16..86]
      Moving ranges of a30r148 to a8r148:  [76..86]
      Moving ranges of a8r148 to a0r148:  [16..86]
 Rebuilding regno allocno list for 144
 Rebuilding regno allocno list for 141
 Rebuilding regno allocno list for 139
 Rebuilding regno allocno list for 137
 Rebuilding regno allocno list for 136
 Rebuilding regno allocno list for 135
 Rebuilding regno allocno list for 133
      Moving ranges of a29r132 to a7r132:  [76..86]
      Moving ranges of a7r132 to a1r132:  [16..86]
 Rebuilding regno allocno list for 130
 Rebuilding regno allocno list for 128
      Moving ranges of a28r127 to a6r127:  [76..86]
      Moving ranges of a6r127 to a4r127:  [16..86]
 Rebuilding regno allocno list for 126
 Rebuilding regno allocno list for 125
 Rebuilding regno allocno list for 123
      Moving ranges of a27r122 to a5r122:  [76..86]
      Moving ranges of a5r122 to a3r122:  [16..86]
 Rebuilding regno allocno list for 118
 Rebuilding regno allocno list for 116
 Rebuilding regno allocno list for 113
Compressing live ranges: from 87 to 28 - 32%
Ranges after the compression:
 a0(r148): [2..27] [0..0]
 a1(r132): [0..27]
 a2(r152): [0..27]
 a3(r122): [0..27]
 a4(r127): [0..27]
 a10(r118): [2..5]
 a11(r123): [2..3]
 a12(r144): [4..7]
 a13(r135): [6..9]
 a14(r136): [8..11]
 a15(r116): [8..21]
 a16(r133): [10..13]
 a17(r141): [12..15]
 a18(r139): [12..15]
 a19(r125): [14..17]
 a20(r113): [14..23]
 a21(r137): [16..19]
 a22(r130): [18..19]
 a23(r128): [18..19]
 a24(r126): [20..21]
 a25(r155): [22..23]
 a26(r154): [24..25]
 a32(r156): [26..27]
+++Allocating 184 bytes for conflict table (uncompressed size 264)
;; a0(r148,l0) conflicts: a1(r132,l0) a3(r122,l0) a4(r127,l0) a11(r123,l0) a10(r118,l0) a12(r144,l0) a13(r135,l0) a14(r136,l0) a15(r116,l0) a16(r133,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0) a25(r155,l0) a26(r154,l0) a32(r156,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a1(r132,l0) conflicts: a0(r148,l0) a3(r122,l0) a4(r127,l0) a11(r123,l0) a10(r118,l0) a12(r144,l0) a13(r135,l0) a14(r136,l0) a15(r116,l0) a16(r133,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0) a25(r155,l0) a26(r154,l0) a32(r156,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r152,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a0(r148,l0) a1(r132,l0) a4(r127,l0) a11(r123,l0) a10(r118,l0) a12(r144,l0) a13(r135,l0) a14(r136,l0) a15(r116,l0) a16(r133,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0) a25(r155,l0) a26(r154,l0) a32(r156,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r127,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a11(r123,l0) a10(r118,l0) a12(r144,l0) a13(r135,l0) a14(r136,l0) a15(r116,l0) a16(r133,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0) a25(r155,l0) a26(r154,l0) a32(r156,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a10(r118,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a11(r123,l0) a12(r144,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a11(r123,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a10(r118,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a12(r144,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a10(r118,l0) a13(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r135,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a12(r144,l0) a14(r136,l0) a15(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r136,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a13(r135,l0) a15(r116,l0) a16(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r116,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a13(r135,l0) a14(r136,l0) a16(r133,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r133,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a14(r136,l0) a15(r116,l0) a17(r141,l0) a18(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r141,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a16(r133,l0) a18(r139,l0) a19(r125,l0) a20(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r139,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a16(r133,l0) a17(r141,l0) a19(r125,l0) a20(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r125,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a17(r141,l0) a18(r139,l0) a20(r113,l0) a21(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r113,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a17(r141,l0) a18(r139,l0) a19(r125,l0) a21(r137,l0) a22(r130,l0) a23(r128,l0) a24(r126,l0) a25(r155,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a21(r137,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a19(r125,l0) a20(r113,l0) a22(r130,l0) a23(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r130,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a20(r113,l0) a21(r137,l0) a23(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r128,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a20(r113,l0) a21(r137,l0) a22(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r126,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a15(r116,l0) a20(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r155,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0) a20(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r154,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r156,l0) conflicts: a0(r148,l0) a1(r132,l0) a3(r122,l0) a4(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a20(r113)<->a26(r154)@110:move
  cp1:a15(r116)<->a25(r155)@110:move
  cp2:a23(r128)<->a24(r126)@13:shuffle
  cp3:a19(r125)<->a22(r130)@13:shuffle
  cp4:a19(r125)<->a23(r128)@13:shuffle
  cp5:a18(r139)<->a21(r137)@13:shuffle
  cp6:a16(r133)<->a20(r113)@13:shuffle
  cp7:a16(r133)<->a19(r125)@13:shuffle
  cp8:a14(r136)<->a17(r141)@13:shuffle
  cp9:a14(r136)<->a18(r139)@13:shuffle
  cp10:a13(r135)<->a16(r133)@13:shuffle
  cp11:a12(r144)<->a15(r116)@13:shuffle
  cp12:a12(r144)<->a14(r136)@13:shuffle
  cp13:a10(r118)<->a13(r135)@13:shuffle
  cp14:a11(r123)<->a12(r144)@13:shuffle
  pref0:a26(r154)<-hr0@220
  pref1:a25(r155)<-hr0@220
  pref2:a11(r123)<-hr1@220
  pref3:a10(r118)<-hr0@220
  pref4:a32(r156)<-hr0@2000
  regions=3, blocks=7, points=28
    allocnos=33 (big 0), copies=15, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r148 1r132 2r152 3r122 4r127 10r118 11r123 12r144 13r135 14r136 15r116 16r133 17r141 18r139 19r125 20r113 21r137 22r130 23r128 24r126 25r155 26r154 32r156
    modified regnos: 113 116 118 122 123 125 126 127 128 130 132 133 135 136 137 139 141 144 148 152 154 155 156
    border:
    Pressure: GENERAL_REGS=10
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@200920
          2:( 1-11)@11000
            3:( 4-11)@20100
      Spill a2(r152,l0)
      Allocno a0r148 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a1r132 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r122 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r127 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a10r118 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, ^node:  0-12 14 (confl regs =  1-3 13 15-106)
      Allocno a11r123 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, ^node:  0-12 14 (confl regs =  2-3 13 15-106)
      Allocno a12r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r113 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a21r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r155 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a26r154 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a32r156 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 2:a23r128-a24r126 (freq=13):
        Result (freq=440): a23r128(220) a24r126(220)
      Forming thread by copy 3:a19r125-a22r130 (freq=13):
        Result (freq=440): a19r125(220) a22r130(220)
      Forming thread by copy 5:a18r139-a21r137 (freq=13):
        Result (freq=440): a18r139(220) a21r137(220)
      Forming thread by copy 6:a16r133-a20r113 (freq=13):
        Result (freq=770): a16r133(220) a20r113(550)
      Forming thread by copy 8:a14r136-a17r141 (freq=13):
        Result (freq=440): a14r136(220) a17r141(220)
      Forming thread by copy 10:a13r135-a16r133 (freq=13):
        Result (freq=990): a13r135(220) a16r133(220) a20r113(550)
      Forming thread by copy 11:a12r144-a15r116 (freq=13):
        Result (freq=770): a12r144(220) a15r116(550)
      Forming thread by copy 13:a10r118-a13r135 (freq=13):
        Result (freq=1320): a10r118(330) a13r135(220) a16r133(220) a20r113(550)
      Forming thread by copy 14:a11r123-a12r144 (freq=13):
        Result (freq=1100): a11r123(330) a12r144(220) a15r116(550)
      Pushing a26(r154,l0)(cost 0)
      Pushing a25(r155,l0)(cost 0)
      Pushing a24(r126,l0)(cost 0)
      Pushing a23(r128,l0)(cost 0)
      Forming thread by copy 1:a15r116-a25r155 (freq=110):
        Result (freq=1320): a11r123(330) a25r155(220) a12r144(220) a15r116(550)
        Making a15(r116,l0) colorable
      Forming thread by copy 0:a20r113-a26r154 (freq=110):
        Result (freq=1540): a10r118(330) a26r154(220) a13r135(220) a16r133(220) a20r113(550)
        Making a20(r113,l0) colorable
      Pushing a22(r130,l0)(cost 0)
      Pushing a19(r125,l0)(cost 0)
      Pushing a21(r137,l0)(cost 0)
      Pushing a18(r139,l0)(cost 0)
      Pushing a17(r141,l0)(cost 0)
      Pushing a14(r136,l0)(cost 0)
      Pushing a12(r144,l0)(cost 0)
      Pushing a11(r123,l0)(cost 0)
      Pushing a15(r116,l0)(cost 5500)
      Pushing a16(r133,l0)(cost 0)
        Making a0(r148,l0) colorable
        Making a1(r132,l0) colorable
        Making a3(r122,l0) colorable
        Making a4(r127,l0) colorable
      Pushing a0(r148,l0)(cost 1110)
      Pushing a4(r127,l0)(cost 2210)
      Pushing a1(r132,l0)(cost 2210)
      Pushing a3(r122,l0)(cost 2210)
      Pushing a13(r135,l0)(cost 0)
      Pushing a10(r118,l0)(cost 0)
      Pushing a20(r113,l0)(cost 5500)
      Pushing a32(r156,l0)(cost 0)
      Popping a32(r156,l0)  -- assign reg 0
      Popping a20(r113,l0)  -- assign reg 4
      Popping a10(r118,l0)  -- assign reg 0
      Popping a13(r135,l0)  -- assign reg 4
      Popping a3(r122,l0)  -- assign reg 5
      Popping a1(r132,l0)  -- assign reg 6
      Popping a4(r127,l0)  -- assign reg 7
      Popping a0(r148,l0)  -- assign reg 8
      Popping a16(r133,l0)  -- assign reg 4
      Popping a15(r116,l0)  -- assign reg 0
      Popping a11(r123,l0)  -- assign reg 1
      Popping a12(r144,l0)  -- assign reg 1
      Popping a14(r136,l0)  -- assign reg 1
      Popping a17(r141,l0)  -- assign reg 1
      Popping a18(r139,l0)  -- assign reg 3
      Popping a21(r137,l0)  -- assign reg 1
      Popping a19(r125,l0)  -- assign reg 2
      Popping a22(r130,l0)  -- assign reg 2
      Popping a23(r128,l0)  -- assign reg 3
      Popping a24(r126,l0)  -- assign reg 2
      Popping a25(r155,l0)  -- assign reg 0
      Popping a26(r154,l0)  -- assign reg 0
Disposition:
   20:r113 l0     4   15:r116 l0     0   10:r118 l0     0    3:r122 l0     5
   11:r123 l0     1   19:r125 l0     2   24:r126 l0     2    4:r127 l0     7
   23:r128 l0     3   22:r130 l0     2    1:r132 l0     6   16:r133 l0     4
   13:r135 l0     4   14:r136 l0     1   21:r137 l0     1   18:r139 l0     3
   17:r141 l0     1   12:r144 l0     1    0:r148 l0     8    2:r152 l0   mem
   26:r154 l0     0   25:r155 l0     0   32:r156 l0     0
New iteration of spill/restore move
+++Costs: overall -12168, reg -34380, mem 22212, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


reset

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,2u} r2={8d,1u} r3={8d,1u} r7={1d,6u} r12={12d} r13={1d,14u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={8d,1u} r101={6d} r102={1d,7u,3e} r103={1d,5u} r104={6d} r105={6d} r106={6d} r113={1d,5u,1e} r116={1d,5u,1e} r118={1d,2u} r122={2d,2u} r123={1d,2u} r125={1d,1u} r126={1d,1u} r127={1d,2u} r128={1d,1u} r130={1d,1u} r132={1d,2u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r144={1d,1u} r148={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d,1u} r156={1d,1u} 
;;    total ref usage 631{545d,81u,5e} in 71{65 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/pomozne_funkcije.c":92:2 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/pomozne_funkcije.c":92:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 8 7 9 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>) [0 LEDs_off S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":92:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 9 8 10 2 (debug_marker) "../System/pomozne_funkcije.c":93:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/pomozne_funkcije.c":94:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI counter (const_int 0 [0])) "../System/pomozne_funkcije.c":94:6 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/pomozne_funkcije.c":95:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI r (const_int 255 [0xff])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI red (const_int 63488 [0xf800])) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/pomozne_funkcije.c":97:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI counter (const_int 0 [0])) -1
     (nil))
(debug_insn 24 23 36 2 (debug_marker) "../System/pomozne_funkcije.c":97:8 -1
     (nil))
(insn 36 24 3 2 (set (reg:SI 127)
        (const_int -1935500283 [0xffffffff8ca29c05])) "../System/pomozne_funkcije.c":98:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1935500283 [0xffffffff8ca29c05])
        (nil)))
(insn 3 36 100 2 (set (reg:SI 122 [ ivtmp_10 ])
        (const_int 700 [0x2bc])) "../System/pomozne_funkcije.c":92:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 700 [0x2bc])
        (nil)))
(insn 100 3 42 2 (set (reg/f:SI 152)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(insn 42 100 61 2 (set (reg:SI 132)
        (const_int 233 [0xe9])) "../System/pomozne_funkcije.c":98:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 233 [0xe9])
        (nil)))
(insn 61 42 90 2 (set (reg:SI 148)
        (const_int 63488 [0xf800])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 63488 [0xf800])
        (nil)))
(code_label 90 61 25 3 18 (nil) [1 uses])
(note 25 90 39 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 39 25 43 3 NOTE_INSN_DELETED)
(note 43 39 51 3 NOTE_INSN_DELETED)
(note 51 43 55 3 NOTE_INSN_DELETED)
(note 55 51 59 3 NOTE_INSN_DELETED)
(note 59 55 60 3 NOTE_INSN_DELETED)
(note 60 59 26 3 NOTE_INSN_DELETED)
(debug_insn 26 60 27 3 (var_location:SI counter (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../System/pomozne_funkcije.c":98:3 -1
     (nil))
(call_insn 28 27 106 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":98:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 106 28 29 3 (set (reg:SI 154)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":98:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 29 106 30 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 154)) "../System/pomozne_funkcije.c":98:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 30 29 31 3 (var_location:HI x (plus:HI (subreg:HI (mod:SI (reg:SI 113 [ _1 ])
                (const_int 233 [0xe9])) 0)
        (const_int 40 [0x28]))) "../System/pomozne_funkcije.c":98:5 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../System/pomozne_funkcije.c":99:3 -1
     (nil))
(call_insn 32 31 107 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":99:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 107 32 33 3 (set (reg:SI 155)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":99:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 33 107 34 3 (set (reg:SI 116 [ _4 ])
        (reg:SI 155)) "../System/pomozne_funkcije.c":99:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 34 33 35 3 (var_location:HI y (subreg:HI (mod:SI (reg:SI 116 [ _4 ])
            (const_int 233 [0xe9])) 0)) "../System/pomozne_funkcije.c":99:5 -1
     (nil))
(debug_insn 35 34 37 3 (debug_marker) "../System/pomozne_funkcije.c":101:3 -1
     (nil))
(insn 37 35 38 3 (parallel [
            (set (reg:SI 126)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 113 [ _1 ]))
                            (sign_extend:DI (reg:SI 127)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":98:14 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 113 [ _1 ]))
                    (const_int -1935500283 [0xffffffff8ca29c05]))
                (const_int 32 [0x20])))
        (nil)))
(insn 38 37 49 3 (set (reg:SI 128)
        (plus:SI (reg:SI 126)
            (reg:SI 113 [ _1 ]))) "../System/pomozne_funkcije.c":98:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 49 38 40 3 (parallel [
            (set (reg:SI 137)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 116 [ _4 ]))
                            (sign_extend:DI (reg:SI 127)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":99:14 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 116 [ _4 ]))
                    (const_int -1935500283 [0xffffffff8ca29c05]))
                (const_int 32 [0x20])))
        (nil)))
(insn 40 49 41 3 (set (reg:SI 130)
        (ashiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":98:14 147 {*arm_shiftsi3}
     (nil))
(insn 41 40 50 3 (set (reg:SI 125)
        (minus:SI (ashiftrt:SI (reg:SI 128)
                (const_int 7 [0x7]))
            (reg:SI 130))) "../System/pomozne_funkcije.c":98:14 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 128)
            (nil))))
(insn 50 41 52 3 (set (reg:SI 139)
        (plus:SI (reg:SI 137)
            (reg:SI 116 [ _4 ]))) "../System/pomozne_funkcije.c":99:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 52 50 44 3 (set (reg:SI 141)
        (ashiftrt:SI (reg:SI 116 [ _4 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":99:14 147 {*arm_shiftsi3}
     (nil))
(insn 44 52 53 3 (set (reg:SI 133)
        (minus:SI (reg:SI 113 [ _1 ])
            (mult:SI (reg:SI 132)
                (reg:SI 125)))) "../System/pomozne_funkcije.c":98:14 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 53 44 46 3 (set (reg:SI 136)
        (minus:SI (ashiftrt:SI (reg:SI 139)
                (const_int 7 [0x7]))
            (reg:SI 141))) "../System/pomozne_funkcije.c":99:14 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 46 53 56 3 (set (reg:SI 135)
        (plus:SI (reg:SI 133)
            (const_int 40 [0x28]))) "../System/pomozne_funkcije.c":98:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 56 46 47 3 (set (reg:SI 144)
        (minus:SI (reg:SI 116 [ _4 ])
            (mult:SI (reg:SI 132)
                (reg:SI 136)))) "../System/pomozne_funkcije.c":99:14 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 47 56 109 3 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (subreg:HI (reg:SI 135) 0))) "../System/pomozne_funkcije.c":101:3 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 109 47 62 3 (set (reg:SI 123 [ _15 ])
        (zero_extend:SI (subreg:HI (reg:SI 144) 0))) 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 62 109 63 3 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 148)) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 3 (set (reg:SI 3 r3)
        (plus:SI (reg:SI 123 [ _15 ])
            (const_int 8 [0x8]))) "../System/pomozne_funkcije.c":101:3 7 {*arm_addsi3}
     (nil))
(insn 64 63 65 3 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 118 [ _6 ])
            (const_int 8 [0x8]))) "../System/pomozne_funkcije.c":101:3 7 {*arm_addsi3}
     (nil))
(insn 65 64 66 3 (set (reg:SI 1 r1)
        (reg:SI 123 [ _15 ])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 66 65 67 3 (set (reg:SI 0 r0)
        (reg:SI 118 [ _6 ])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(call_insn 67 66 68 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":101:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 68 67 70 3 (debug_marker) "../System/pomozne_funkcije.c":102:3 -1
     (nil))
(insn 70 68 71 3 (set (reg:SI 0 r0)
        (reg/f:SI 152)) "../System/pomozne_funkcije.c":102:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 71 70 72 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":102:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 72 71 82 3 (debug_marker) "../System/pomozne_funkcije.c":103:3 -1
     (nil))
(code_label 82 72 73 4 17 (nil) [1 uses])
(note 73 82 80 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 80 73 83 4 NOTE_INSN_DELETED)
(note 83 80 74 4 NOTE_INSN_DELETED)
(debug_insn 74 83 75 4 (debug_marker) "../System/pomozne_funkcije.c":103:56 -1
     (nil))
(debug_insn 75 74 103 4 (debug_marker) "../System/pomozne_funkcije.c":103:8 -1
     (nil))
(insn 103 75 78 4 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 103 79 4 (set (reg:SI 0 r0)
        (reg/f:SI 152)) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 79 78 108 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>) [0 TIMUT_stopwatch_has_X_ms_passed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":103:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 108 79 84 4 (set (reg:SI 156)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 84 108 85 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 156)
                        (const_int 0 [0]))
                    (label_ref:SI 82)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":103:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 82)
(note 85 84 89 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 89 85 86 5 NOTE_INSN_DELETED)
(debug_insn 86 89 87 5 (debug_marker) "../System/pomozne_funkcije.c":105:3 -1
     (nil))
(debug_insn 87 86 88 5 (var_location:SI counter (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 88 87 91 5 (debug_marker) "../System/pomozne_funkcije.c":97:8 -1
     (nil))
(insn 91 88 92 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 122 [ ivtmp_10 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 122 [ ivtmp_10 ])
                (plus:SI (reg:SI 122 [ ivtmp_10 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/pomozne_funkcije.c":97:8 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 92 91 93 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 90)
            (pc))) "../System/pomozne_funkcije.c":97:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 90)
(note 93 92 111 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 111 93 0 NOTE_INSN_DELETED)

;; Function popraviKot (popraviKot, funcdef_no=870, decl_uid=11972, cgraph_uid=874, symbol_order=881)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 4 }
;; 3 succs { 7 }
;; 4 succs { 5 6 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 115: def dominates all uses has unique first use
Reg 129 uninteresting
Reg 130 uninteresting
Reg 115 not local to one basic block
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 4 }
;; 3 succs { 7 }
;; 4 succs { 5 6 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r117: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:44985,44985 HI_REGS:44985,44985 CALLER_SAVE_REGS:44985,44985 EVEN_REG:44985,44985 GENERAL_REGS:44985,44985 VFP_LO_REGS:3026,3026 ALL_REGS:31011,31011 MEM:30503,30503
  a1(r118,l0) costs: LO_REGS:54273,54273 HI_REGS:54273,54273 CALLER_SAVE_REGS:54273,54273 EVEN_REG:54273,54273 GENERAL_REGS:54273,54273 VFP_LO_REGS:14985,14985 ALL_REGS:52275,52275 MEM:44840,44840
  a2(r130,l0) costs: GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:11250,11250 VFP_LO_REGS:11250,11250 ALL_REGS:8000,8000 MEM:7750,7750
  a3(r115,l0) costs: GENERAL_REGS:500,500 VFP_D0_D7_REGS:18540,18540 VFP_LO_REGS:18540,18540 ALL_REGS:14790,14790 MEM:12360,12360
  a4(r129,l0) costs: LO_REGS:1472,1472 HI_REGS:4416,4416 CALLER_SAVE_REGS:4416,4416 EVEN_REG:4416,4416 GENERAL_REGS:2944,2944 VFP_D0_D7_REGS:33120,33120 VFP_LO_REGS:33120,33120 ALL_REGS:22080,22080 MEM:22080,22080
  a5(r128,l0) costs: GENERAL_REGS:1472,1472 VFP_D0_D7_REGS:33120,33120 VFP_LO_REGS:33120,33120 ALL_REGS:22080,22080 MEM:22080,22080
  a6(r127,l0) costs: GENERAL_REGS:1052,1052 VFP_D0_D7_REGS:11835,11835 VFP_LO_REGS:11835,11835 ALL_REGS:8416,8416 MEM:8153,8153
  a7(r126,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 59(l0): point = 0
   Insn 58(l0): point = 2
   Insn 4(l0): point = 5
   Insn 80(l0): point = 8
   Insn 52(l0): point = 10
   Insn 75(l0): point = 12
   Insn 51(l0): point = 14
   Insn 48(l0): point = 16
   Insn 47(l0): point = 18
   Insn 46(l0): point = 20
   Insn 40(l0): point = 23
   Insn 74(l0): point = 25
   Insn 37(l0): point = 27
   Insn 35(l0): point = 29
   Insn 33(l0): point = 31
   Insn 73(l0): point = 33
   Insn 32(l0): point = 35
   Insn 31(l0): point = 37
   Insn 77(l0): point = 40
   Insn 25(l0): point = 42
   Insn 72(l0): point = 44
   Insn 24(l0): point = 46
   Insn 21(l0): point = 48
   Insn 19(l0): point = 50
   Insn 17(l0): point = 52
   Insn 16(l0): point = 54
   Insn 10(l0): point = 57
   Insn 83(l0): point = 59
   Insn 82(l0): point = 61
   Insn 2(l0): point = 63
   Insn 71(l0): point = 65
 a0(r117): [40..42] [8..10] [3..5]
 a1(r118): [55..63] [23..39] [6..7]
 a2(r130): [11..12]
 a3(r115 [0]): [19..31]
 a3(r115 [1]): [19..31]
 a4(r129): [24..25]
 a5(r128 [0]): [32..33]
 a5(r128 [1]): [32..33]
 a6(r127): [43..44]
 a7(r126): [64..65]
Compressing live ranges: from 68 to 20 - 29%
Ranges after the compression:
 a0(r117): [12..13] [4..5] [0..1]
 a1(r118): [16..17] [8..11] [2..3]
 a2(r130): [6..7]
 a3(r115 [0]): [8..9]
 a3(r115 [1]): [8..9]
 a4(r129): [8..9]
 a5(r128 [0]): [10..11]
 a5(r128 [1]): [10..11]
 a6(r127): [14..15]
 a7(r126): [18..19]
+++Allocating 72 bytes for conflict table (uncompressed size 80)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r118,l0) conflicts: a4(r129,l0) a5(r128,w0,l0) a5(r128,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r130,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts:
;;   subobject 0: a4(r129,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a4(r129,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r129,l0) conflicts: a1(r118,l0) a3(r115,w0,l0) a3(r115,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r128,l0) conflicts:
;;   subobject 0: a1(r118,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a1(r118,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a6(r127,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r117)<->a1(r118)@486:move
  cp1:a0(r117)<->a2(r130)@250:move
  cp2:a3(r115)<->a5(r128)@736:move
  cp3:a0(r117)<->a6(r127)@263:move
  cp4:a1(r118)<->a7(r126)@1000:move
  pref0:a0(r117)<-hr16@2000
  pref1:a3(r115)<-hr0@500
  pref2:a2(r130)<-hr0@500
  pref3:a5(r128)<-hr0@736
  pref4:a4(r129)<-hr0@1472
  pref5:a6(r127)<-hr0@526
  pref6:a7(r126)<-hr16@2000
  regions=1, blocks=8, points=20
    allocnos=8 (big 2), copies=5, conflicts=0, ranges=14

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r117 1r118 2r130 3r115 4r129 5r128 6r127 7r126
    modified regnos: 115 117 118 126 127 128 129 130
    border:
    Pressure: GENERAL_REGS=8 VFP_LO_REGS=1
 Removing pref1:hr0@500
 Removing pref3:hr0@736
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@117182
          2:( 2-12)@63296
            3:( 4-11)@25720
        4:( 16-47)@238664
      Allocno a0r117 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a1r118 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a2r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-106),  obj 1 (confl regs =  0-3 12-106)
      Allocno a4r129 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r128 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a6r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r126 of ALL_REGS(46) has 32 avail. regs  16-47, node:  16-47 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a1r118-a7r126 (freq=1000):
        Result (freq=5485): a1r118(3485) a7r126(2000)
      Forming thread by copy 2:a3r115-a5r128 (freq=736):
        Result (freq=2458): a3r115(986) a5r128(1472)
      Forming thread by copy 0:a0r117-a1r118 (freq=486):
        Result (freq=7484): a0r117(1999) a1r118(3485) a7r126(2000)
      Forming thread by copy 3:a0r117-a6r127 (freq=263):
        Result (freq=8010): a0r117(1999) a6r127(526) a1r118(3485) a7r126(2000)
      Forming thread by copy 1:a0r117-a2r130 (freq=250):
        Result (freq=8510): a0r117(1999) a2r130(500) a6r127(526) a1r118(3485) a7r126(2000)
      Pushing a4(r129,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a5(r128,l0)(cost 0)
      Pushing a2(r130,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a7(r126,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Popping a1(r118,l0)  -- assign reg 32
      Popping a7(r126,l0)  -- assign reg 16
      Popping a0(r117,l0)  -- assign reg 16
      Popping a6(r127,l0)  -- assign reg 0
      Popping a2(r130,l0)  -- assign reg 0
      Popping a5(r128,l0)  -- assign reg 2
      Popping a3(r115,l0)  -- assign reg 4
      Popping a4(r129,l0)  -- assign reg 0
Assigning 4 to a5r128
Disposition:
    3:r115 l0     4    0:r117 l0    16    1:r118 l0    32    7:r126 l0    16
    6:r127 l0     0    5:r128 l0     4    4:r129 l0     0    2:r130 l0     0
New iteration of spill/restore move
+++Costs: overall -32625, reg -32625, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


popraviKot

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 16 [s0] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={11d,11u} r1={13d,6u} r2={11d,3u} r3={11d,3u} r7={1d,7u} r12={14d} r13={1d,14u} r14={8d} r15={7d} r16={9d,3u} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={9d,1u} r101={8d,1u} r102={1d,7u} r103={1d,6u} r104={7d} r105={7d} r106={7d} r115={1d,1u} r117={3d,1u} r118={1d,4u,1e} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 694{620d,73u,1e} in 35{28 regular + 7 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 71 2 (debug_marker) "../System/pomozne_funkcije.c":150:2 -1
     (nil))
(insn 71 7 2 2 (set (reg:SF 126)
        (reg:SF 16 s0 [ kot ])) "../System/pomozne_funkcije.c":149:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ kot ])
        (nil)))
(insn 2 71 82 2 (set (reg/v:SF 118 [ kot ])
        (reg:SF 126)) "../System/pomozne_funkcije.c":149:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 126)
        (nil)))
(insn 82 2 83 2 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 118 [ kot ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/pomozne_funkcije.c":150:5 828 {*cmpsf_trap_vfp}
     (nil))
(insn 83 82 10 2 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":150:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 10 83 14 2 (set (pc)
        (if_then_else (unge (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../System/pomozne_funkcije.c":150:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 790703484 (nil)))
 -> 76)
(note 14 10 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 16 3 (debug_marker) "../System/pomozne_funkcije.c":150:15 -1
     (nil))
(insn 16 15 17 3 (set (reg:SF 0 r0)
        (reg/v:SF 118 [ kot ])) "../System/pomozne_funkcije.c":150:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 118 [ kot ])
        (nil)))
(call_insn/u 17 16 19 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":150:26 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 19 17 21 3 (set (reg:DF 2 r2)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/pomozne_funkcije.c":150:26 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 21 19 24 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":150:26 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 24 21 72 3 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":150:26 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 72 24 25 3 (set (reg:SF 127)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":150:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 25 72 77 3 (set (reg:SF 117 [ <retval> ])
        (reg:SF 127)) "../System/pomozne_funkcije.c":150:26 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 127)
        (nil)))
(jump_insn 77 25 78 3 (set (pc)
        (label_ref 57)) "../System/pomozne_funkcije.c":150:26 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 78 77 76)
(code_label 76 78 29 4 33 (nil) [1 uses])
(note 29 76 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 29 39 4 NOTE_INSN_DELETED)
(note 39 38 30 4 NOTE_INSN_DELETED)
(debug_insn 30 39 31 4 (debug_marker) "../System/pomozne_funkcije.c":151:7 -1
     (nil))
(insn 31 30 32 4 (set (reg:SF 0 r0)
        (reg/v:SF 118 [ kot ])) "../System/pomozne_funkcije.c":151:15 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 32 31 73 4 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":151:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 73 32 33 4 (set (reg:DF 128)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":151:15 739 {*thumb2_movdf_vfp}
     (nil))
(insn 33 73 35 4 (set (reg:DF 115 [ _3 ])
        (reg:DF 128)) "../System/pomozne_funkcije.c":151:15 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 128)
        (expr_list:REG_EQUAL (float_extend:DF (reg/v:SF 118 [ kot ]))
            (nil))))
(insn 35 33 37 4 (set (reg:DF 2 r2)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/pomozne_funkcije.c":151:10 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 37 35 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 00000000067e4d00 __aeabi_dcmpgt>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":151:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpgt") [flags 0x41]  <function_decl 00000000067e4d00 __aeabi_dcmpgt>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 74 37 40 4 (set (reg:SI 129)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":151:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 40 74 44 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 129)
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":151:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 708669604 (nil))))
 -> 79)
(note 44 40 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 5 (debug_marker) "../System/pomozne_funkcije.c":151:25 -1
     (nil))
(insn 46 45 47 5 (set (reg:DF 2 r2)
        (const_double:DF 6.28317999999999976523668010486289858818054199219e+0 [0x0.c90fcf80dc337p+3])) "../System/pomozne_funkcije.c":151:36 739 {*thumb2_movdf_vfp}
     (nil))
(insn 47 46 48 5 (set (reg:DF 0 r0)
        (reg:DF 115 [ _3 ])) "../System/pomozne_funkcije.c":151:36 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 115 [ _3 ])
        (nil)))
(call_insn/u 48 47 51 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":151:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 51 48 75 5 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":151:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 75 51 52 5 (set (reg:SF 130)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":151:36 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 52 75 80 5 (set (reg:SF 117 [ <retval> ])
        (reg:SF 130)) "../System/pomozne_funkcije.c":151:36 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 130)
        (nil)))
(jump_insn 80 52 81 5 (set (pc)
        (label_ref 57)) "../System/pomozne_funkcije.c":151:36 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 81 80 79)
(code_label 79 81 63 6 34 (nil) [1 uses])
(note 63 79 4 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 4 63 57 6 (set (reg:SF 117 [ <retval> ])
        (reg/v:SF 118 [ kot ])) "../System/pomozne_funkcije.c":152:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 118 [ kot ])
        (nil)))
(code_label 57 4 60 7 25 (nil) [2 uses])
(note 60 57 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 60 59 7 (set (reg/i:SF 16 s0)
        (reg:SF 117 [ <retval> ])) "../System/pomozne_funkcije.c":153:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 117 [ <retval> ])
        (nil)))
(insn 59 58 84 7 (use (reg/i:SF 16 s0)) "../System/pomozne_funkcije.c":153:1 -1
     (nil))
(note 84 59 0 NOTE_INSN_DELETED)

;; Function create_rgb (create_rgb, funcdef_no=871, decl_uid=11976, cgraph_uid=875, symbol_order=882)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 129 uninteresting
Examining insn 9, def for 125
  all ok
Examining insn 12, def for 128
  all ok
Found def insn 23 for 131 to be not moveable
Found def insn 24 for 132 to be not moveable
Found def insn 25 for 133 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r133,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a6(r132,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 21(l0): point = 0
   Insn 20(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 9(l0): point = 10
   Insn 23(l0): point = 12
   Insn 25(l0): point = 14
   Insn 24(l0): point = 16
 a0(r128): [3..6]
 a1(r129): [3..4]
 a2(r131): [5..12]
 a3(r127): [7..8]
 a4(r125): [7..10]
 a5(r133): [9..14]
 a6(r132): [11..16]
Compressing live ranges: from 19 to 10 - 52%
Ranges after the compression:
 a0(r128): [0..3]
 a1(r129): [0..1]
 a2(r131): [2..9]
 a3(r127): [4..5]
 a4(r125): [4..7]
 a5(r133): [6..9]
 a6(r132): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r128,l0) conflicts: a1(r129,l0) a2(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r129,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r131,l0) conflicts: a0(r128,l0) a3(r127,l0) a4(r125,l0) a5(r133,l0) a6(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r127,l0) conflicts: a2(r131,l0) a4(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a2(r131,l0) a3(r127,l0) a5(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r133,l0) conflicts: a2(r131,l0) a4(r125,l0) a6(r132,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r132,l0) conflicts: a2(r131,l0) a5(r133,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2


  cp0:a4(r125)<->a6(r132)@125:shuffle
  cp1:a3(r127)<->a5(r133)@125:shuffle
  cp2:a0(r128)<->a3(r127)@125:shuffle
  cp3:a0(r128)<->a4(r125)@125:shuffle
  cp4:a1(r129)<->a2(r131)@125:shuffle
  pref0:a6(r132)<-hr1@2000
  pref1:a5(r133)<-hr2@2000
  pref2:a2(r131)<-hr0@2000
  pref3:a0(r128)<-hr0@125
  pref4:a1(r129)<-hr0@125
  regions=1, blocks=3, points=10
    allocnos=7 (big 0), copies=5, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r128 1r129 2r131 3r127 4r125 5r133 6r132
    modified regnos: 125 127 128 129 131 132 133
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@277000
          2:( 1-12 14)@116000
            3:( 1 3-12 14)@116000
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r133 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a6r132 of ALL_REGS(46) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15 48-106)
      Forming thread by copy 0:a4r125-a6r132 (freq=125):
        Result (freq=4000): a4r125(2000) a6r132(2000)
      Forming thread by copy 1:a3r127-a5r133 (freq=125):
        Result (freq=4000): a3r127(2000) a5r133(2000)
      Forming thread by copy 2:a0r128-a3r127 (freq=125):
        Result (freq=6000): a0r128(2000) a3r127(2000) a5r133(2000)
      Forming thread by copy 4:a1r129-a2r131 (freq=125):
        Result (freq=4000): a1r129(2000) a2r131(2000)
      Pushing a4(r125,l0)(cost 0)
      Pushing a6(r132,l0)(cost 0)
      Pushing a1(r129,l0)(cost 0)
      Pushing a2(r131,l0)(cost 0)
      Pushing a3(r127,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a5(r133,l0)(cost 0)
      Popping a5(r133,l0)  -- assign reg 2
      Popping a0(r128,l0)  -- assign reg 2
      Popping a3(r127,l0)  -- assign reg 2
      Popping a2(r131,l0)  -- assign reg 0
      Popping a1(r129,l0)  -- assign reg 0
      Popping a6(r132,l0)  -- assign reg 1
      Popping a4(r125,l0)  -- assign reg 1
Disposition:
    4:r125 l0     1    3:r127 l0     2    0:r128 l0     2    1:r129 l0     0
    2:r131 l0     0    6:r132 l0     1    5:r133 l0     2
New iteration of spill/restore move
+++Costs: overall -84250, reg -84250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


create_rgb

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 4 2 NOTE_INSN_DELETED)
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 5 14 2 NOTE_INSN_DELETED)
(note 14 10 15 2 NOTE_INSN_DELETED)
(note 15 14 8 2 NOTE_INSN_DELETED)
(debug_insn 8 15 24 2 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(insn 24 8 25 2 (set (reg:SI 132)
        (reg:SI 1 r1 [ g ])) "../System/pomozne_funkcije.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ g ])
        (nil)))
(insn 25 24 23 2 (set (reg:SI 133)
        (reg:SI 2 r2 [ b ])) "../System/pomozne_funkcije.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ b ])
        (nil)))
(insn 23 25 9 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ r ])) "../System/pomozne_funkcije.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ r ])
        (nil)))
(insn 9 23 11 2 (set (reg:SI 125)
        (ashiftrt:SI (reg:SI 132)
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":156:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 11 9 12 2 (set (reg:SI 127)
        (ashiftrt:SI (reg:SI 133)
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 12 11 13 2 (set (reg:SI 128)
        (ior:SI (ashift:SI (reg:SI 125)
                (const_int 5 [0x5]))
            (reg:SI 127))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg:SI 125)
            (nil))))
(insn 13 12 20 2 (set (reg:SI 129)
        (ashiftrt:SI (reg:SI 131)
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:14 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 20 13 21 2 (set (reg/i:SI 0 r0)
        (ior:SI (ashift:SI (reg:SI 129)
                (const_int 11 [0xb]))
            (reg:SI 128))) "../System/pomozne_funkcije.c":157:1 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 128)
            (nil))))
(insn 21 20 26 2 (use (reg/i:SI 0 r0)) "../System/pomozne_funkcije.c":157:1 -1
     (nil))
(note 26 21 0 NOTE_INSN_DELETED)

;; Function visibility (visibility, funcdef_no=872, decl_uid=11978, cgraph_uid=876, symbol_order=883)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 129 uninteresting
Reg 130 uninteresting
Reg 123 uninteresting
Reg 131 uninteresting
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 133 uninteresting
Reg 134 uninteresting
Found def insn 48 for 132 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r134,l0) costs: LO_REGS:17000,17000 HI_REGS:17000,17000 CALLER_SAVE_REGS:17000,17000 EVEN_REG:17000,17000 GENERAL_REGS:17000,17000 VFP_D0_D7_REGS:17000,17000 VFP_LO_REGS:17000,17000 ALL_REGS:30000,30000 MEM:40000,40000
  a1(r133,l0) costs: LO_REGS:17000,17000 HI_REGS:17000,17000 CALLER_SAVE_REGS:17000,17000 EVEN_REG:17000,17000 GENERAL_REGS:17000,17000 VFP_D0_D7_REGS:17000,17000 VFP_LO_REGS:17000,17000 ALL_REGS:30000,30000 MEM:40000,40000
  a2(r127,l0) costs: GENERAL_REGS:15000,15000 VFP_D0_D7_REGS:62000,62000 VFP_LO_REGS:62000,62000 ALL_REGS:60000,60000 MEM:50000,50000
  a3(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a4(r132,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a5(r123,l0) costs: GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:45000,45000 MEM:50000,50000
  a6(r131,l0) costs: GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:30000,30000 MEM:40000,40000
  a7(r130,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r129,l0) costs: LO_REGS:17000,17000 HI_REGS:17000,17000 CALLER_SAVE_REGS:17000,17000 EVEN_REG:17000,17000 GENERAL_REGS:17000,17000 VFP_D0_D7_REGS:17000,17000 VFP_LO_REGS:17000,17000 ALL_REGS:30000,30000 MEM:40000,40000

   Insn 41(l0): point = 0
   Insn 40(l0): point = 2
   Insn 50(l0): point = 4
   Insn 34(l0): point = 6
   Insn 33(l0): point = 8
   Insn 49(l0): point = 10
   Insn 31(l0): point = 12
   Insn 30(l0): point = 14
   Insn 29(l0): point = 16
   Insn 28(l0): point = 18
   Insn 27(l0): point = 20
   Insn 44(l0): point = 22
   Insn 48(l0): point = 24
   Insn 26(l0): point = 26
   Insn 24(l0): point = 28
   Insn 22(l0): point = 30
   Insn 20(l0): point = 32
   Insn 47(l0): point = 34
   Insn 17(l0): point = 36
   Insn 15(l0): point = 38
   Insn 13(l0): point = 40
   Insn 46(l0): point = 42
   Insn 12(l0): point = 44
   Insn 10(l0): point = 46
   Insn 8(l0): point = 48
   Insn 7(l0): point = 50
   Insn 45(l0): point = 52
 a0(r134): [3..4]
 a1(r133 [0]): [9..10]
 a1(r133 [1]): [9..10]
 a2(r127 [0]): [15..22]
 a2(r127 [1]): [15..22]
 a3(r126 [0]): [19..20]
 a3(r126 [1]): [17..20]
 a4(r132 [0]): [21..24]
 a4(r132 [1]): [21..24]
 a5(r123 [0]): [29..40]
 a5(r123 [1]): [29..40]
 a6(r131 [0]): [33..34]
 a6(r131 [1]): [33..34]
 a7(r130 [0]): [41..42]
 a7(r130 [1]): [41..42]
 a8(r129): [51..52]
Compressing live ranges: from 55 to 14 - 25%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r133 [0]): [2..3]
 a1(r133 [1]): [2..3]
 a2(r127 [0]): [4..7]
 a2(r127 [1]): [4..7]
 a3(r126 [0]): [4..5]
 a3(r126 [1]): [4..5]
 a4(r132 [0]): [6..7]
 a4(r132 [1]): [6..7]
 a5(r123 [0]): [8..9]
 a5(r123 [1]): [8..9]
 a6(r131 [0]): [8..9]
 a6(r131 [1]): [8..9]
 a7(r130 [0]): [10..11]
 a7(r130 [1]): [10..11]
 a8(r129): [12..13]
+++Allocating 112 bytes for conflict table (uncompressed size 128)
;; a0(r134,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r133,l0) conflicts:
;;   subobject 0:
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r127,l0) conflicts:
;;   subobject 0: a3(r126,w0,l0) a3(r126,w1,l0) a4(r132,w0,l0) a4(r132,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a3(r126,w0,l0) a4(r132,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r126,l0) conflicts:
;;   subobject 0: a2(r127,w0,l0) a2(r127,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a2(r127,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r132,l0) conflicts:
;;   subobject 0: a2(r127,w0,l0) a2(r127,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a2(r127,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r123,l0) conflicts:
;;   subobject 0: a6(r131,w0,l0) a6(r131,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a6(r131,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a6(r131,l0) conflicts:
;;   subobject 0: a5(r123,w0,l0) a5(r123,w1,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a5(r123,w0,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a7(r130,l0) conflicts:
;;   subobject 0:
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1:
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a8(r129,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r123)<->a7(r130)@1000:move
  cp1:a3(r126)<->a4(r132)@1000:move
  pref0:a8(r129)<-hr16@2000
  pref1:a8(r129)<-hr0@2000
  pref2:a7(r130)<-hr0@1000
  pref3:a5(r123)<-hr2@3000
  pref4:a6(r131)<-hr0@1000
  pref5:a6(r131)<-hr2@2000
  pref6:a4(r132)<-hr0@2000
  pref7:a1(r133)<-hr16@2000
  pref8:a1(r133)<-hr0@2000
  pref9:a0(r134)<-hr0@2000
  pref10:a0(r134)<-hr16@2000
  regions=1, blocks=3, points=14
    allocnos=9 (big 7), copies=2, conflicts=0, ranges=16

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r134 1r133 2r127 3r126 4r132 5r123 6r131 7r130 8r129
    modified regnos: 123 126 127 129 130 131 132 133 134
    border:
    Pressure: GENERAL_REGS=8 VFP_LO_REGS=2
 Removing pref3:hr2@3000
 Removing pref4:hr0@1000
 Removing pref2:hr0@1000
    Hard reg set forest:
      0:( 0-12 14 16-47)@212000
        1:( 0-12 16-47)@106000
          2:( 0-12)@246000
            3:( 2-12)@218000
              4:( 4-11)@182000
      Allocno a0r134 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a1r133 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, node:  0-12 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a2r127 of GENERAL_REGS(14) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15-106),  obj 1 (confl regs =  13 15-106)
      Allocno a3r126 of GENERAL_REGS(14) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15-106),  obj 1 (confl regs =  13 15-106)
      Allocno a4r132 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a5r123 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a6r131 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a7r130 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a8r129 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a5r123-a7r130 (freq=1000):
        Result (freq=5000): a5r123(3000) a7r130(2000)
      Forming thread by copy 1:a3r126-a4r132 (freq=1000):
        Result (freq=5000): a3r126(3000) a4r132(2000)
      Pushing a8(r129,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a1(r133,l0)(cost 0)
      Pushing a0(r134,l0)(cost 0)
      Pushing a2(r127,l0)(cost 0)
      Pushing a7(r130,l0)(cost 0)
      Pushing a5(r123,l0)(cost 0)
      Pushing a4(r132,l0)(cost 0)
      Pushing a3(r126,l0)(cost 0)
      Popping a3(r126,l0)  -- assign reg 0
      Popping a4(r132,l0)  -- assign reg 0
      Popping a5(r123,l0)  -- assign reg 4
      Popping a7(r130,l0)  -- assign reg 4
      Popping a2(r127,l0)  -- assign reg 2
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r133,l0)  -- assign reg 0
      Popping a6(r131,l0)  -- assign reg 2
      Popping a8(r129,l0)  -- assign reg 0
Disposition:
    5:r123 l0     4    3:r126 l0     0    2:r127 l0     2    8:r129 l0     0
    7:r130 l0     4    6:r131 l0     2    4:r132 l0     0    1:r133 l0     0
    0:r134 l0     0
New iteration of spill/restore move
+++Costs: overall -72000, reg -72000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


visibility

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 16 [s0] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1]
;;  ref usage 	r0={10d,10u} r1={14d,8u} r2={12d,4u} r3={12d,4u} r7={1d,2u} r12={14d} r13={1d,9u} r14={8d} r15={7d} r16={10d,5u} r17={10d,2u} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={1d,2u} r103={1d,1u} r104={7d} r105={7d} r106={7d} r123={1d,2u} r126={1d,2u} r127={3d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 683{623d,60u,0e} in 28{21 regular + 7 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 3 32 2 NOTE_INSN_DELETED)
(note 32 18 35 2 NOTE_INSN_DELETED)
(note 35 32 6 2 NOTE_INSN_DELETED)
(debug_insn 6 35 45 2 (debug_marker) "../System/pomozne_funkcije.c":162:5 -1
     (nil))
(insn 45 6 7 2 (set (reg:SF 129)
        (reg:SF 16 s0 [ distance ])) "../System/pomozne_funkcije.c":161:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ distance ])
        (nil)))
(insn 7 45 8 2 (set (reg:SF 0 r0)
        (reg:SF 129)) "../System/pomozne_funkcije.c":162:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 129)
        (nil)))
(call_insn/u 8 7 10 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 10 8 12 2 (set (reg:DF 2 r2)
        (const_double:DF 3.25999999999999970357045242508320370689034461975e-2 [0x0.858793dd97f628p-4])) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 12 10 46 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 46 12 13 2 (set (reg:DF 130)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(insn 13 46 15 2 (set (reg:DF 123)
        (reg:DF 130)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 130)
        (nil)))
(insn 15 13 17 2 (set (reg:DF 2 r2)
        (reg:DF 123)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 17 15 47 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 47 17 20 2 (set (reg:DF 131)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(insn 20 47 22 2 (set (reg:DF 2 r2)
        (reg:DF 131)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 131)
        (nil)))
(call_insn/u 22 20 24 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 24 22 26 2 (set (reg:DF 2 r2)
        (reg:DF 123)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 123)
        (nil)))
(call_insn/u 26 24 48 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 48 26 44 2 (set (reg:DF 132)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 44 48 27 2 (set (reg:DF 127)
        (const_double:DF 0.0 [0x0.0p+0])) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
(insn 27 44 28 2 (set (reg:DF 126)
        (reg:DF 132)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 132)
        (nil)))
(insn 28 27 29 2 (set (subreg:SI (reg:DF 127) 0)
        (subreg:SI (reg:DF 126) 0)) "../System/pomozne_funkcije.c":162:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 2 (set (subreg:SI (reg:DF 127) 4)
        (plus:SI (subreg:SI (reg:DF 126) 4)
            (const_int -2147483648 [0xffffffff80000000]))) "../System/pomozne_funkcije.c":162:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:DF 126)
        (nil)))
(insn 30 29 31 2 (set (reg:DF 16 s0)
        (reg:DF 127)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 127)
        (nil)))
(call_insn/u 31 30 49 2 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("exp") [flags 0x41]  <function_decl 0000000006644d00 exp>) [0 __builtin_exp S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("exp") [flags 0x41]  <function_decl 0000000006644d00 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 49 31 33 2 (set (reg:DF 133)
        (reg:DF 16 s0)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 33 49 34 2 (set (reg:DF 0 r0)
        (reg:DF 133)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 133)
        (nil)))
(call_insn/u 34 33 50 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:12 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 50 34 40 2 (set (reg:SF 134)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":162:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 40 50 41 2 (set (reg/i:SF 16 s0)
        (reg:SF 134)) "../System/pomozne_funkcije.c":163:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 134)
        (nil)))
(insn 41 40 51 2 (use (reg/i:SF 16 s0)) "../System/pomozne_funkcije.c":163:1 -1
     (nil))
(note 51 41 0 NOTE_INSN_DELETED)

;; Function map_range (map_range, funcdef_no=873, decl_uid=11985, cgraph_uid=877, symbol_order=884)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 126: local to bb 2 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 123 uninteresting
Examining insn 2, def for 118
  all ok
Examining insn 12, def for 124
  all ok
Examining insn 13, def for 125
  all ok
Examining insn 14, def for 126
  all ok
Found def insn 22 for 128 to be not moveable
Found def insn 23 for 129 to be not moveable
Found def insn 24 for 130 to be not moveable
Found def insn 26 for 132 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r132: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r129: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r125: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r124: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r123: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r118: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS

  a0(r130,l0) costs: LO_REGS:62000,62000 HI_REGS:62000,62000 CALLER_SAVE_REGS:62000,62000 EVEN_REG:62000,62000 GENERAL_REGS:62000,62000 VFP_LO_REGS:4000,4000 ALL_REGS:47000,47000 MEM:42000,42000
  a1(r126,l0) costs: LO_REGS:32000,32000 HI_REGS:32000,32000 CALLER_SAVE_REGS:32000,32000 EVEN_REG:32000,32000 GENERAL_REGS:32000,32000 VFP_LO_REGS:2000,2000 ALL_REGS:32000,32000 MEM:22000,22000
  a2(r123,l0) costs: LO_REGS:32000,32000 HI_REGS:32000,32000 CALLER_SAVE_REGS:32000,32000 EVEN_REG:32000,32000 GENERAL_REGS:32000,32000 VFP_LO_REGS:2000,2000 ALL_REGS:32000,32000 MEM:22000,22000
  a3(r131,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000
  a4(r125,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r124,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r118,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:0,0 ALL_REGS:45000,45000 MEM:30000,30000
  a7(r132,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r129,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000
  a9(r128,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 19(l0): point = 2
   Insn 11(l0): point = 4
   Insn 25(l0): point = 6
   Insn 14(l0): point = 8
   Insn 24(l0): point = 11
   Insn 12(l0): point = 13
   Insn 13(l0): point = 15
   Insn 26(l0): point = 17
   Insn 2(l0): point = 19
   Insn 23(l0): point = 21
   Insn 22(l0): point = 23
 a0(r130): [3..11]
 a1(r126): [3..9]
 a2(r123): [3..4]
 a3(r131): [5..6]
 a4(r125): [9..15]
 a5(r124): [9..13]
 a6(r118): [14..19]
 a7(r132): [14..17]
 a8(r129): [16..21]
 a9(r128): [20..23]
Compressing live ranges: from 26 to 12 - 46%
Ranges after the compression:
 a0(r130): [0..5]
 a1(r126): [0..4]
 a2(r123): [0..1]
 a3(r131): [2..3]
 a4(r125): [4..7]
 a5(r124): [4..5]
 a6(r118): [6..9]
 a7(r132): [6..9]
 a8(r129): [8..11]
 a9(r128): [10..11]
+++Allocating 80 bytes for conflict table (uncompressed size 80)
;; a0(r130,l0) conflicts: a2(r123,l0) a1(r126,l0) a3(r131,l0) a5(r124,l0) a4(r125,l0)
;;     total conflict hard regs: 19
;;     conflict hard regs: 19

;; a1(r126,l0) conflicts: a2(r123,l0) a0(r130,l0) a3(r131,l0) a5(r124,l0) a4(r125,l0)
;;     total conflict hard regs: 19
;;     conflict hard regs: 19

;; a2(r123,l0) conflicts: a1(r126,l0) a0(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r131,l0) conflicts: a1(r126,l0) a0(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a1(r126,l0) a0(r130,l0) a5(r124,l0) a6(r118,l0) a7(r132,l0)
;;     total conflict hard regs: 18-19
;;     conflict hard regs: 18-19

;; a5(r124,l0) conflicts: a1(r126,l0) a0(r130,l0) a4(r125,l0)
;;     total conflict hard regs: 18-19
;;     conflict hard regs: 18-19

;; a6(r118,l0) conflicts: a4(r125,l0) a7(r132,l0) a8(r129,l0)
;;     total conflict hard regs: 18-20
;;     conflict hard regs: 18-20

;; a7(r132,l0) conflicts: a4(r125,l0) a6(r118,l0) a8(r129,l0)
;;     total conflict hard regs: 18-19
;;     conflict hard regs: 18-19

;; a8(r129,l0) conflicts: a6(r118,l0) a7(r132,l0) a9(r128,l0)
;;     total conflict hard regs: 18-20
;;     conflict hard regs: 18-20

;; a9(r128,l0) conflicts: a8(r129,l0)
;;     total conflict hard regs: 17-20
;;     conflict hard regs: 17-20


  cp0:a6(r118)<->a9(r128)@1000:move
  cp1:a4(r125)<->a8(r129)@125:shuffle
  cp2:a5(r124)<->a7(r132)@125:shuffle
  cp3:a5(r124)<->a6(r118)@125:shuffle
  cp4:a2(r123)<->a3(r131)@125:shuffle
  pref0:a9(r128)<-hr16@2000
  pref1:a8(r129)<-hr17@2000
  pref2:a7(r132)<-hr20@2000
  pref3:a0(r130)<-hr18@2000
  pref4:a3(r131)<-hr19@2000
  pref5:a0(r130)<-hr16@1000
  regions=1, blocks=3, points=12
    allocnos=10 (big 0), copies=5, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r130 1r126 2r123 3r131 4r125 5r124 6r118 7r132 8r129 9r128
    modified regnos: 118 123 124 125 126 128 129 130 131 132
    border:
    Pressure: GENERAL_REGS=2 VFP_LO_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 16-47)@156000
          2:( 16-18 20-47)@124000
            3:( 16-17 20-47)@196000
              4:( 16-17 21-47)@176000
                5:( 16 21-47)@116000
      Allocno a0r130 of VFP_LO_REGS(32) has 31 avail. regs  16-18 20-47, node:  16-18 20-47 (confl regs =  0-15 19 48-106)
      Allocno a1r126 of VFP_LO_REGS(32) has 31 avail. regs  16-18 20-47, node:  16-18 20-47 (confl regs =  0-15 19 48-106)
      Allocno a2r123 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a3r131 of ALL_REGS(46) has 32 avail. regs  16-47, node:  16-47 (confl regs =  13 15 48-106)
      Allocno a4r125 of VFP_LO_REGS(32) has 30 avail. regs  16-17 20-47, node:  16-17 20-47 (confl regs =  0-15 18-19 48-106)
      Allocno a5r124 of VFP_LO_REGS(32) has 30 avail. regs  16-17 20-47, node:  16-17 20-47 (confl regs =  0-15 18-19 48-106)
      Allocno a6r118 of VFP_LO_REGS(32) has 29 avail. regs  16-17 21-47, node:  16-17 21-47 (confl regs =  0-15 18-20 48-106)
      Allocno a7r132 of ALL_REGS(46) has 30 avail. regs  16-17 20-47, node:  16-17 20-47 (confl regs =  13 15 18-19 48-106)
      Allocno a8r129 of ALL_REGS(46) has 29 avail. regs  16-17 21-47, node:  16-17 21-47 (confl regs =  13 15 18-20 48-106)
      Allocno a9r128 of ALL_REGS(46) has 28 avail. regs  16 21-47, node:  16 21-47 (confl regs =  13 15 17-20 48-106)
      Forming thread by copy 0:a6r118-a9r128 (freq=1000):
        Result (freq=5000): a6r118(3000) a9r128(2000)
      Forming thread by copy 1:a4r125-a8r129 (freq=125):
        Result (freq=4000): a4r125(2000) a8r129(2000)
      Forming thread by copy 2:a5r124-a7r132 (freq=125):
        Result (freq=4000): a5r124(2000) a7r132(2000)
      Forming thread by copy 4:a2r123-a3r131 (freq=125):
        Result (freq=4000): a2r123(2000) a3r131(2000)
      Pushing a1(r126,l0)(cost 0)
      Pushing a0(r130,l0)(cost 0)
      Pushing a7(r132,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a8(r129,l0)(cost 0)
      Pushing a3(r131,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a9(r128,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Popping a6(r118,l0)  -- assign reg 16
      Popping a9(r128,l0)  -- assign reg 16
      Popping a2(r123,l0)  -- assign reg 19
      Popping a3(r131,l0)  -- assign reg 19
      Popping a8(r129,l0)  -- assign reg 17
      Popping a4(r125,l0)  -- assign reg 17
      Popping a5(r124,l0)  -- assign reg 20
      Popping a7(r132,l0)  -- assign reg 20
      Popping a0(r130,l0)  -- assign reg 18
      Popping a1(r126,l0)  -- assign reg 31
Disposition:
    6:r118 l0    16    2:r123 l0    19    5:r124 l0    20    4:r125 l0    17
    1:r126 l0    31    9:r128 l0    16    8:r129 l0    17    0:r130 l0    18
    3:r131 l0    19    7:r132 l0    20
New iteration of spill/restore move
+++Costs: overall -108000, reg -108000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


map_range

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 16 [s0] 102 [sfp]
;;  regs ever live 	 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={2d,3u} r17={1d,1u} r18={1d,1u} r19={1d,1u} r20={1d,1u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r118={1d,2u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,1u} r132={1d,1u} 
;;    total ref usage 62{36d,26u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 8 4 2 NOTE_INSN_DELETED)
(note 4 3 5 2 NOTE_INSN_DELETED)
(note 5 4 6 2 NOTE_INSN_DELETED)
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 7 10 2 NOTE_INSN_DELETED)
(debug_insn 10 15 22 2 (debug_marker) "../System/pomozne_funkcije.c":167:2 -1
     (nil))
(insn 22 10 23 2 (set (reg:SF 128)
        (reg:SF 16 s0 [ min1 ])) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ min1 ])
        (nil)))
(insn 23 22 2 2 (set (reg:SF 129)
        (reg:SF 17 s1 [ max1 ])) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 17 s1 [ max1 ])
        (nil)))
(insn 2 23 26 2 (set (reg/v:SF 118 [ min1 ])
        (reg:SF 128)) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 128)
        (nil)))
(insn 26 2 13 2 (set (reg:SF 132)
        (reg:SF 20 s4 [ value ])) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 20 s4 [ value ])
        (nil)))
(insn 13 26 12 2 (set (reg:SF 125)
        (minus:SF (reg:SF 129)
            (reg/v:SF 118 [ min1 ]))) "../System/pomozne_funkcije.c":167:56 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 129)
        (nil)))
(insn 12 13 24 2 (set (reg:SF 124)
        (minus:SF (reg:SF 132)
            (reg/v:SF 118 [ min1 ]))) "../System/pomozne_funkcije.c":167:40 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 132)
        (expr_list:REG_DEAD (reg/v:SF 118 [ min1 ])
            (nil))))
(insn 24 12 14 2 (set (reg:SF 130)
        (reg:SF 18 s2 [ min2 ])) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 18 s2 [ min2 ])
        (nil)))
(insn 14 24 25 2 (set (reg:SF 126)
        (div:SF (reg:SF 124)
            (reg:SF 125))) "../System/pomozne_funkcije.c":167:48 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 125)
        (expr_list:REG_DEAD (reg:SF 124)
            (nil))))
(insn 25 14 11 2 (set (reg:SF 131)
        (reg:SF 19 s3 [ max2 ])) "../System/pomozne_funkcije.c":166:1 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 19 s3 [ max2 ])
        (nil)))
(insn 11 25 19 2 (set (reg:SF 123)
        (minus:SF (reg:SF 131)
            (reg:SF 130))) "../System/pomozne_funkcije.c":167:22 761 {*subsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 131)
        (nil)))
(insn 19 11 20 2 (set (reg/i:SF 16 s0)
        (fma:SF (reg:SF 123)
            (reg:SF 126)
            (reg:SF 130))) "../System/pomozne_funkcije.c":168:1 788 {fmasf4}
     (expr_list:REG_DEAD (reg:SF 130)
        (expr_list:REG_DEAD (reg:SF 126)
            (expr_list:REG_DEAD (reg:SF 123)
                (nil)))))
(insn 20 19 27 2 (use (reg/i:SF 16 s0)) "../System/pomozne_funkcije.c":168:1 -1
     (nil))
(note 27 20 0 NOTE_INSN_DELETED)

;; Function moveBlood (moveBlood, funcdef_no=875, decl_uid=11987, cgraph_uid=879, symbol_order=886)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
Adding REG_EQUIV to insn 41 for source of insn 42
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 143 uninteresting
Ignoring reg 114, has equiv memory
Reg 117: local to bb 2 def dominates all uses has unique first use
Ignoring reg 128, has equiv memory
Ignoring reg 130, has equiv memory
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 145: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 137: def dominates all uses has unique first use
Ignoring reg 135, has equiv memory
Reg 139 uninteresting
Reg 140 uninteresting
Found def insn 12 for 117 to be not moveable
Examining insn 9, def for 127
  found unusable input reg 114.
Examining insn 14, def for 129
  found unusable input reg 130.
Ignoring reg 136 with equiv init insn
Reg 137 not local to one basic block
Found def insn 78 for 144 to be not moveable
Found def insn 79 for 145 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 13 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 65 (nil))

Pass 1 for finding pseudo/allocno costs

    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r139: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r137: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r136: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r135: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r130: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r129: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r128: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r127: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r121: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r117: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r114: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS

  a0(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:195000,195000 VFP_LO_REGS:195000,195000 ALL_REGS:195000,195000 MEM:130000,130000
  a1(r140,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r139,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r124,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:47000,47000 MEM:31000,31000
  a4(r137,l0) costs: LO_REGS:37500,37500 HI_REGS:37500,37500 CALLER_SAVE_REGS:37500,37500 EVEN_REG:37500,37500 GENERAL_REGS:37500,37500 VFP_LO_REGS:0,0 ALL_REGS:37500,37500 MEM:25000,25000
  a5(r121,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:47000,47000 MEM:31000,31000
  a6(r135,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r136,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r145,l0) costs: GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:32000,32000 MEM:31000,31000
  a9(r144,l0) costs: GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:32000,32000 MEM:31000,31000
  a10(r117,l0) costs: LO_REGS:47000,47000 HI_REGS:47000,47000 CALLER_SAVE_REGS:47000,47000 EVEN_REG:47000,47000 GENERAL_REGS:47000,47000 VFP_LO_REGS:15000,15000 ALL_REGS:45000,45000 MEM:40000,40000
  a11(r129,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r127,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r114,l0) costs: LO_REGS:47000,47000 HI_REGS:47000,47000 CALLER_SAVE_REGS:47000,47000 EVEN_REG:47000,47000 GENERAL_REGS:47000,47000 VFP_LO_REGS:15000,15000 ALL_REGS:45000,45000 MEM:20000,20000
  a14(r130,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:0,0
  a15(r128,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:0,0
  a16(r143,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 66(l0): point = 1
   Insn 65(l0): point = 3
   Insn 59(l0): point = 6
   Insn 81(l0): point = 8
   Insn 80(l0): point = 10
   Insn 57(l0): point = 12
   Insn 53(l0): point = 15
   Insn 46(l0): point = 18
   Insn 83(l0): point = 20
   Insn 82(l0): point = 22
   Insn 42(l0): point = 24
   Insn 41(l0): point = 26
   Insn 44(l0): point = 28
   Insn 38(l0): point = 30
   Insn 40(l0): point = 32
   Insn 79(l0): point = 34
   Insn 37(l0): point = 36
   Insn 34(l0): point = 38
   Insn 32(l0): point = 40
   Insn 30(l0): point = 42
   Insn 27(l0): point = 44
   Insn 26(l0): point = 46
   Insn 29(l0): point = 48
   Insn 78(l0): point = 50
   Insn 25(l0): point = 52
   Insn 22(l0): point = 54
   Insn 20(l0): point = 56
   Insn 18(l0): point = 58
   Insn 15(l0): point = 60
   Insn 10(l0): point = 62
   Insn 17(l0): point = 64
   Insn 14(l0): point = 66
   Insn 9(l0): point = 68
   Insn 13(l0): point = 70
   Insn 8(l0): point = 72
   Insn 12(l0): point = 74
   Insn 7(l0): point = 76
   Insn 2(l0): point = 78
   Insn 77(l0): point = 80
 a0(r126): [2..78]
 a1(r140): [2..3]
 a2(r139): [11..12]
 a3(r124): [11..30]
 a4(r137): [16..28]
 a5(r121): [23..46]
 a6(r135): [25..26]
 a7(r136): [27..32]
 a8(r145): [31..34]
 a9(r144): [47..50]
 a10(r117): [49..74]
 a11(r129): [61..66]
 a12(r127): [63..68]
 a13(r114): [65..76]
 a14(r130): [67..70]
 a15(r128): [69..72]
 a16(r143): [79..80]
Compressing live ranges: from 83 to 20 - 24%
Ranges after the compression:
 a0(r126): [0..17]
 a1(r140): [0..1]
 a2(r139): [2..3]
 a3(r124): [2..7]
 a4(r137): [4..7]
 a5(r121): [4..9]
 a6(r135): [4..5]
 a7(r136): [6..9]
 a8(r145): [8..9]
 a9(r144): [10..11]
 a10(r117): [10..17]
 a11(r129): [12..13]
 a12(r127): [12..15]
 a13(r114): [12..17]
 a14(r130): [14..17]
 a15(r128): [16..17]
 a16(r143): [18..19]
+++Allocating 128 bytes for conflict table (uncompressed size 136)
;; a0(r126,l0) conflicts: a1(r140,l0) a8(r145,l0) a9(r144,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a1(r140,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r139,l0) conflicts: a3(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a2(r139,l0) a6(r135,l0) a4(r137,l0) a5(r121,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r137,l0) conflicts: a3(r124,l0) a6(r135,l0) a5(r121,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a3(r124,l0) a6(r135,l0) a4(r137,l0) a7(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r135,l0) conflicts: a3(r124,l0) a4(r137,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r136,l0) conflicts: a3(r124,l0) a4(r137,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r145,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r144,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a10(r117,l0) conflicts: a11(r129,l0) a12(r127,l0) a13(r114,l0) a14(r130,l0) a15(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r129,l0) conflicts: a10(r117,l0) a12(r127,l0) a13(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r127,l0) conflicts: a10(r117,l0) a11(r129,l0) a13(r114,l0) a14(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r114,l0) conflicts: a10(r117,l0) a11(r129,l0) a12(r127,l0) a14(r130,l0) a15(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r130,l0) conflicts: a10(r117,l0) a12(r127,l0) a13(r114,l0) a15(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r128,l0) conflicts: a10(r117,l0) a13(r114,l0) a14(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r143,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r126)<->a16(r143)@1000:move
  cp1:a12(r127)<->a15(r128)@125:shuffle
  cp2:a11(r129)<->a14(r130)@125:shuffle
  cp3:a5(r121)<->a9(r144)@1000:move
  cp4:a3(r124)<->a8(r145)@1000:move
  cp5:a6(r135)<->a7(r136)@125:shuffle
  pref0:a16(r143)<-hr0@2000
  pref1:a9(r144)<-hr0@2000
  pref2:a8(r145)<-hr0@2000
  regions=1, blocks=7, points=20
    allocnos=17 (big 0), copies=6, conflicts=0, ranges=17

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r126 1r140 2r139 3r124 4r137 5r121 6r135 7r136 8r145 9r144 10r117 11r129 12r127 13r114 14r130 15r128 16r143
    modified regnos: 114 117 121 124 126 127 128 129 130 135 136 137 139 140 143 144 145
    border:
    Pressure: GENERAL_REGS=7 VFP_LO_REGS=4
 Removing pref1:hr0@2000
    Hard reg set forest:
      0:( 0-12 14 16-47)@20000
        1:( 0-12 14)@178000
          2:( 1-12 14)@62000
            3:( 4-11)@260000
        4:( 16-47)@426000
      Allocno a0r126 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a1r140 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a2r139 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a3r124 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a4r137 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a5r121 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a6r135 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a7r136 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a8r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r144 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a10r117 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a11r129 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a12r127 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a13r114 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a14r130 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a15r128 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a16r143 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r126-a16r143 (freq=1000):
        Result (freq=12000): a0r126(10000) a16r143(2000)
      Forming thread by copy 3:a5r121-a9r144 (freq=1000):
        Result (freq=5000): a5r121(3000) a9r144(2000)
      Forming thread by copy 4:a3r124-a8r145 (freq=1000):
        Result (freq=5000): a3r124(3000) a8r145(2000)
      Forming thread by copy 1:a12r127-a15r128 (freq=125):
        Result (freq=4000): a12r127(2000) a15r128(2000)
      Forming thread by copy 2:a11r129-a14r130 (freq=125):
        Result (freq=4000): a11r129(2000) a14r130(2000)
      Forming thread by copy 5:a6r135-a7r136 (freq=125):
        Result (freq=4000): a6r135(2000) a7r136(2000)
      Pushing a1(r140,l0)(cost 0)
      Pushing a2(r139,l0)(cost 0)
      Pushing a4(r137,l0)(cost 0)
      Pushing a13(r114,l0)(cost 0)
      Pushing a10(r117,l0)(cost 0)
      Pushing a15(r128,l0)(cost 0)
      Pushing a12(r127,l0)(cost 0)
      Pushing a14(r130,l0)(cost 0)
      Pushing a11(r129,l0)(cost 0)
      Pushing a7(r136,l0)(cost 0)
      Pushing a6(r135,l0)(cost 0)
      Pushing a9(r144,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a8(r145,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a16(r143,l0)(cost 0)
      Pushing a0(r126,l0)(cost 0)
      Popping a0(r126,l0)  -- assign reg 4
      Popping a16(r143,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 31
      Popping a8(r145,l0)  -- assign reg 0
      Popping a5(r121,l0)  -- assign reg 32
      Popping a9(r144,l0)  -- assign reg 3
      Popping a6(r135,l0)  -- assign reg 30
      Popping a7(r136,l0)  -- assign reg 30
      Popping a11(r129,l0)  -- assign reg 31
      Popping a14(r130,l0)  -- assign reg 31
      Popping a12(r127,l0)  -- assign reg 30
      Popping a15(r128,l0)  -- assign reg 30
      Popping a10(r117,l0)  -- assign reg 32
      Popping a13(r114,l0)  -- assign reg 29
      Popping a4(r137,l0)  -- assign reg 29
      Popping a2(r139,l0)  -- assign reg 30
      Popping a1(r140,l0)  -- assign reg 3
Disposition:
   13:r114 l0    29   10:r117 l0    32    5:r121 l0    32    3:r124 l0    31
    0:r126 l0     4   12:r127 l0    30   15:r128 l0    30   11:r129 l0    31
   14:r130 l0    31    6:r135 l0    30    7:r136 l0    30    4:r137 l0    29
    2:r139 l0    30    1:r140 l0     3   16:r143 l0     0    9:r144 l0     3
    8:r145 l0     0
New iteration of spill/restore move
+++Costs: overall 10000, reg 10000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


moveBlood

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={9d,9u} r1={11d,4u} r2={9d,2u} r3={9d,2u} r7={1d,6u} r12={12d} r13={1d,12u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={8d,2u} r101={8d,2u} r102={1d,6u} r103={1d,5u} r104={6d} r105={6d} r106={6d} r114={1d,2u} r117={1d,2u} r121={1d,2u} r124={1d,2u,1e} r126={1d,10u,4e} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,2u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} 
;;    total ref usage 628{542d,81u,5e} in 48{42 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 77 2 (debug_marker) "../System/pomozne_funkcije.c":202:2 -1
     (nil))
(insn 77 6 2 2 (set (reg:SI 143)
        (reg:SI 0 r0 [ blood ])) "../System/pomozne_funkcije.c":201:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ blood ])
        (nil)))
(insn 2 77 7 2 (set (reg/v/f:SI 126 [ blood ])
        (reg:SI 143)) "../System/pomozne_funkcije.c":201:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 7 2 12 2 (set (reg:SF 114 [ _2 ])
        (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 8 [0x8])) [1 blood_17(D)->velx+0 S4 A32])) "../System/pomozne_funkcije.c":202:22 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 8 [0x8])) [1 blood_17(D)->velx+0 S4 A32])
        (nil)))
(insn 12 7 8 2 (set (reg:SF 117 [ _5 ])
        (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 12 [0xc])) [1 blood_17(D)->vely+0 S4 A32])) "../System/pomozne_funkcije.c":203:22 737 {*thumb2_movsf_vfp}
     (nil))
(insn 8 12 13 2 (set (reg:SF 128 [ blood_17(D)->posx ])
        (mem:SF (reg/v/f:SI 126 [ blood ]) [1 blood_17(D)->posx+0 S4 A32])) "../System/pomozne_funkcije.c":202:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem:SF (reg/v/f:SI 126 [ blood ]) [1 blood_17(D)->posx+0 S4 A32])
        (nil)))
(insn 13 8 9 2 (set (reg:SF 130 [ blood_17(D)->posy ])
        (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 4 [0x4])) [1 blood_17(D)->posy+0 S4 A32])) "../System/pomozne_funkcije.c":203:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 4 [0x4])) [1 blood_17(D)->posy+0 S4 A32])
        (nil)))
(insn 9 13 14 2 (set (reg:SF 127)
        (plus:SF (reg:SF 128 [ blood_17(D)->posx ])
            (reg:SF 114 [ _2 ]))) "../System/pomozne_funkcije.c":202:14 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 128 [ blood_17(D)->posx ])
        (nil)))
(insn 14 9 17 2 (set (reg:SF 129)
        (plus:SF (reg:SF 130 [ blood_17(D)->posy ])
            (reg:SF 117 [ _5 ]))) "../System/pomozne_funkcije.c":203:14 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 130 [ blood_17(D)->posy ])
        (nil)))
(insn 17 14 10 2 (set (reg:SF 0 r0)
        (reg:SF 114 [ _2 ])) "../System/pomozne_funkcije.c":204:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 114 [ _2 ])
        (nil)))
(insn 10 17 11 2 (set (mem:SF (reg/v/f:SI 126 [ blood ]) [1 blood_17(D)->posx+0 S4 A32])
        (reg:SF 127)) "../System/pomozne_funkcije.c":202:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 127)
        (nil)))
(debug_insn 11 10 15 2 (debug_marker) "../System/pomozne_funkcije.c":203:2 -1
     (nil))
(insn 15 11 16 2 (set (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 4 [0x4])) [1 blood_17(D)->posy+0 S4 A32])
        (reg:SF 129)) "../System/pomozne_funkcije.c":203:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 129)
        (nil)))
(debug_insn 16 15 18 2 (debug_marker) "../System/pomozne_funkcije.c":204:2 -1
     (nil))
(call_insn/u 18 16 20 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":204:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 20 18 22 2 (set (reg:DF 2 r2)
        (const_double:DF 9.49999999999999955591079014993738383054733276367e-1 [0x0.f333333333333p+0])) "../System/pomozne_funkcije.c":204:14 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 22 20 25 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":204:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 25 22 78 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":204:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 78 25 29 2 (set (reg:SF 144)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":204:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 29 78 26 2 (set (reg:SF 0 r0)
        (reg:SF 117 [ _5 ])) "../System/pomozne_funkcije.c":205:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 117 [ _5 ])
        (nil)))
(insn 26 29 27 2 (set (reg:SF 121 [ _9 ])
        (reg:SF 144)) "../System/pomozne_funkcije.c":204:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 144)
        (nil)))
(insn 27 26 28 2 (set (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 8 [0x8])) [1 blood_17(D)->velx+0 S4 A32])
        (reg:SF 121 [ _9 ])) "../System/pomozne_funkcije.c":204:14 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../System/pomozne_funkcije.c":205:2 -1
     (nil))
(call_insn/u 30 28 32 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":205:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 32 30 34 2 (set (reg:DF 2 r2)
        (const_double:DF 9.49999999999999955591079014993738383054733276367e-1 [0x0.f333333333333p+0])) "../System/pomozne_funkcije.c":205:14 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 34 32 37 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":205:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 37 34 79 2 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":205:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 79 37 40 2 (set (reg:SF 145)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":205:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 40 79 38 2 (set (reg:SF 136)
        (const_double:SF 5.0e-1 [0x0.8p+0])) "../System/pomozne_funkcije.c":206:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 38 40 39 2 (set (reg:SF 124 [ _12 ])
        (reg:SF 145)) "../System/pomozne_funkcije.c":205:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 145)
        (nil)))
(debug_insn 39 38 44 2 (debug_marker) "../System/pomozne_funkcije.c":206:2 -1
     (nil))
(insn 44 39 41 2 (set (reg:SF 137)
        (const_double:SF 5.0e+0 [0x0.ap+3])) "../System/pomozne_funkcije.c":207:5 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 5.0e+0 [0x0.ap+3])
        (nil)))
(insn 41 44 42 2 (set (reg:SF 135)
        (plus:SF (reg:SF 124 [ _12 ])
            (reg:SF 136))) "../System/pomozne_funkcije.c":206:14 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 136)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                    (const_int 12 [0xc])) [1 blood_17(D)->vely+0 S4 A32])
            (expr_list:REG_EQUAL (plus:SF (reg:SF 124 [ _12 ])
                    (const_double:SF 5.0e-1 [0x0.8p+0]))
                (nil)))))
(insn 42 41 43 2 (set (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 12 [0xc])) [1 blood_17(D)->vely+0 S4 A32])
        (reg:SF 135)) "../System/pomozne_funkcije.c":206:14 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 135)
        (nil)))
(debug_insn 43 42 82 2 (debug_marker) "../System/pomozne_funkcije.c":207:2 -1
     (nil))
(insn 82 43 83 2 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 121 [ _9 ])
            (reg:SF 137))) "../System/pomozne_funkcije.c":207:5 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 121 [ _9 ])
        (nil)))
(insn 83 82 46 2 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":207:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 46 83 50 2 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../System/pomozne_funkcije.c":207:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 54)
(note 50 46 51 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 53 3 (debug_marker) "../System/pomozne_funkcije.c":207:30 -1
     (nil))
(insn 53 51 54 3 (set (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 8 [0x8])) [1 blood_17(D)->velx+0 S4 A32])
        (reg:SF 137)) "../System/pomozne_funkcije.c":207:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 137)
        (nil)))
(code_label 54 53 55 4 47 (nil) [1 uses])
(note 55 54 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 4 (debug_marker) "../System/pomozne_funkcije.c":208:2 -1
     (nil))
(insn 57 56 80 4 (set (reg:SF 139)
        (const_double:SF 4.5e+0 [0x0.9p+3])) "../System/pomozne_funkcije.c":208:5 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 4.5e+0 [0x0.9p+3])
        (nil)))
(insn 80 57 81 4 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 124 [ _12 ])
            (reg:SF 139))) "../System/pomozne_funkcije.c":208:5 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 139)
        (expr_list:REG_DEAD (reg:SF 124 [ _12 ])
            (nil))))
(insn 81 80 59 4 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":208:5 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 59 81 63 4 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../System/pomozne_funkcije.c":208:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 63 59 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 5 (debug_marker) "../System/pomozne_funkcije.c":208:30 -1
     (nil))
(insn 65 64 66 5 (set (reg:SF 140)
        (const_double:SF 5.0e+0 [0x0.ap+3])) "../System/pomozne_funkcije.c":208:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 5.0e+0 [0x0.ap+3])
        (nil)))
(insn 66 65 69 5 (set (mem:SF (plus:SI (reg/v/f:SI 126 [ blood ])
                (const_int 12 [0xc])) [1 blood_17(D)->vely+0 S4 A32])
        (reg:SF 140)) "../System/pomozne_funkcije.c":208:42 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 140)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ blood ])
            (nil))))
(code_label 69 66 70 6 46 (nil) [1 uses])
(note 70 69 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 84 70 0 NOTE_INSN_DELETED)

;; Function initBlood (initBlood, funcdef_no=876, decl_uid=11992, cgraph_uid=880, symbol_order=887)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Adding REG_EQUIV to insn 121 for source of insn 73
Adding REG_EQUIV to insn 123 for source of insn 95
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 174: local to bb 2 def dominates all uses has unique first use
Reg 138 uninteresting
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 173: local to bb 2 def dominates all uses has unique first use
Reg 171: local to bb 2 def dominates all uses has unique first use
Reg 172: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 130: def dominates all uses has unique first use
Reg 131: def dominates all uses has unique first use
Reg 175 uninteresting
Reg 145: def dominates all uses has unique first use
Reg 158: def dominates all uses has unique first use
Reg 133: def dominates all uses has unique first use
Reg 149: def dominates all uses has unique first use
Reg 162: def dominates all uses has unique first use
Reg 176 uninteresting
Reg 128: def dominates all uses has unique first use
Reg 169: def dominates all uses has unique first use
Reg 170: def dominates all uses has unique first use
Reg 177 uninteresting
Reg 144: local to bb 3 def dominates all uses has unique first use
Reg 147 uninteresting
Reg 143 uninteresting
Ignoring reg 178, has equiv memory
Reg 179 uninteresting
Reg 157: local to bb 3 def dominates all uses has unique first use
Reg 160 uninteresting
Reg 156 uninteresting
Ignoring reg 180, has equiv memory
Reg 167 uninteresting
Reg 128 not local to one basic block
Examining insn 11, def for 129
  all ok
Reg 130 not local to one basic block
Reg 131 not local to one basic block
Reg 133 not local to one basic block
Examining insn 2, def for 134
  all ok
Examining insn 3, def for 135
  all ok
Examining insn 4, def for 136
  all ok
Ignoring reg 140 with equiv init insn
Examining insn 48, def for 144
  all ok
Reg 145 not local to one basic block
Reg 149 not local to one basic block
Examining insn 78, def for 157
  all ok
Reg 158 not local to one basic block
Reg 162 not local to one basic block
Reg 169 not local to one basic block
Reg 170 not local to one basic block
Found def insn 114 for 171 to be not moveable
Found def insn 115 for 172 to be not moveable
Found def insn 116 for 173 to be not moveable
Found def insn 117 for 174 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 138: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 47 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 52 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 77 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 82 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 58 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 62 (nil))
init_insns for 178: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 95 (nil))

Pass 1 for finding pseudo/allocno costs

    r180: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r174: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r172: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r158,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r145,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r138: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r136: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r135: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r130: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r129: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r170,l0) costs: GENERAL_REGS:0,1904 VFP_D0_D7_REGS:705,29265 VFP_LO_REGS:705,29265 ALL_REGS:705,14985 MEM:470,19510
  a1(r169,l0) costs: GENERAL_REGS:0,1904 VFP_D0_D7_REGS:705,29265 VFP_LO_REGS:705,29265 ALL_REGS:705,14985 MEM:470,19510
  a2(r128,l0) costs: GENERAL_REGS:0,1904 VFP_D0_D7_REGS:705,29265 VFP_LO_REGS:705,29265 ALL_REGS:705,14985 MEM:470,19510
  a3(r176,l0) costs: GENERAL_REGS:94,94 VFP_D0_D7_REGS:2115,2115 VFP_LO_REGS:2115,2115 ALL_REGS:1410,1410 MEM:1410,1410
  a4(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:705,14985 VFP_LO_REGS:705,14985 ALL_REGS:705,14985 MEM:470,9990
  a5(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:705,14985 VFP_LO_REGS:705,14985 ALL_REGS:705,14985 MEM:470,9990
  a6(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:705,14985 VFP_LO_REGS:705,14985 ALL_REGS:705,14985 MEM:470,9990
  a7(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1410,115650 VFP_LO_REGS:1410,115650 ALL_REGS:1410,115650 MEM:940,77100
  a8(r158,l0) costs: LO_REGS:0,0 HI_REGS:94,94 CALLER_SAVE_REGS:94,94 EVEN_REG:94,94 GENERAL_REGS:94,94 VFP_D0_D7_REGS:705,14985 VFP_LO_REGS:705,14985 ALL_REGS:705,14985 MEM:470,9990
  a9(r145,l0) costs: LO_REGS:0,0 HI_REGS:94,94 CALLER_SAVE_REGS:94,94 EVEN_REG:94,94 GENERAL_REGS:94,94 VFP_D0_D7_REGS:705,14985 VFP_LO_REGS:705,14985 ALL_REGS:705,14985 MEM:470,9990
  a10(r119,l0) costs: GENERAL_REGS:0,1904 VFP_D0_D7_REGS:705,29265 VFP_LO_REGS:705,29265 ALL_REGS:705,14985 MEM:470,19510
  a11(r175,l0) costs: GENERAL_REGS:94,94 VFP_D0_D7_REGS:2115,2115 VFP_LO_REGS:2115,2115 ALL_REGS:1410,1410 MEM:1410,1410
  a12(r140,l0) costs: LO_REGS:2209,2209 HI_REGS:2209,2209 CALLER_SAVE_REGS:2209,2209 EVEN_REG:2209,2209 GENERAL_REGS:2209,2209 VFP_LO_REGS:94,94 ALL_REGS:2209,2209 MEM:1504,1504
  a13(r129,l0) costs: LO_REGS:2209,2209 HI_REGS:2209,2209 CALLER_SAVE_REGS:2209,2209 EVEN_REG:2209,2209 GENERAL_REGS:2209,2209 VFP_LO_REGS:94,94 ALL_REGS:2209,2209 MEM:1504,1504
  a14(r131,l0) costs: LO_REGS:705,14985 HI_REGS:705,14985 CALLER_SAVE_REGS:705,14985 EVEN_REG:705,14985 GENERAL_REGS:705,14985 VFP_LO_REGS:0,0 ALL_REGS:705,14985 MEM:470,9990
  a15(r136,l0) costs: LO_REGS:1410,1410 HI_REGS:1410,1410 CALLER_SAVE_REGS:1410,1410 EVEN_REG:1410,1410 GENERAL_REGS:1410,1410 VFP_LO_REGS:940,940 ALL_REGS:1645,1645 MEM:987,987
  a16(r130,l0) costs: LO_REGS:705,14985 HI_REGS:705,14985 CALLER_SAVE_REGS:705,14985 EVEN_REG:705,14985 GENERAL_REGS:705,14985 VFP_LO_REGS:0,0 ALL_REGS:705,14985 MEM:470,9990
  a17(r135,l0) costs: LO_REGS:1410,1410 HI_REGS:1410,1410 CALLER_SAVE_REGS:1410,1410 EVEN_REG:1410,1410 GENERAL_REGS:1410,1410 VFP_LO_REGS:940,940 ALL_REGS:1645,1645 MEM:987,987
  a18(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1410,1410 VFP_LO_REGS:1410,1410 ALL_REGS:1410,1410 MEM:940,940
  a19(r173,l0) costs: GENERAL_REGS:658,658 VFP_D0_D7_REGS:2585,2585 VFP_LO_REGS:2585,2585 ALL_REGS:1880,1880 MEM:1880,1880
  a20(r172,l0) costs: GENERAL_REGS:658,658 VFP_D0_D7_REGS:2585,2585 VFP_LO_REGS:2585,2585 ALL_REGS:1880,1880 MEM:1880,1880
  a21(r171,l0) costs: GENERAL_REGS:94,94 VFP_D0_D7_REGS:2115,2115 VFP_LO_REGS:2115,2115 ALL_REGS:1410,1410 MEM:1410,1410
  a22(r174,l0) costs: LO_REGS:2115,2115 HI_REGS:2115,2115 CALLER_SAVE_REGS:2115,2115 EVEN_REG:2115,2115 GENERAL_REGS:2115,2115 VFP_LO_REGS:94,94 ALL_REGS:1410,1410 MEM:1410,1410
  a23(r138,l0) costs: LO_REGS:1410,1410 HI_REGS:1410,1410 CALLER_SAVE_REGS:1410,1410 EVEN_REG:1410,1410 GENERAL_REGS:1410,1410 VFP_LO_REGS:0,0 ALL_REGS:1410,1410 MEM:940,940
  a24(r119,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:14280,14280 MEM:19040,19040
  a25(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:114240,114240 VFP_LO_REGS:114240,114240 ALL_REGS:114240,114240 MEM:76160,76160
  a26(r128,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:14280,14280 MEM:19040,19040
  a27(r130,l1) costs: LO_REGS:14280,14280 HI_REGS:14280,14280 CALLER_SAVE_REGS:14280,14280 EVEN_REG:14280,14280 GENERAL_REGS:14280,14280 VFP_LO_REGS:0,0 ALL_REGS:14280,14280 MEM:9520,9520
  a28(r131,l1) costs: LO_REGS:14280,14280 HI_REGS:14280,14280 CALLER_SAVE_REGS:14280,14280 EVEN_REG:14280,14280 GENERAL_REGS:14280,14280 VFP_LO_REGS:0,0 ALL_REGS:14280,14280 MEM:9520,9520
  a29(r133,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14280,14280 VFP_LO_REGS:14280,14280 ALL_REGS:14280,14280 MEM:9520,9520
  a30(r145,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:14280,14280 VFP_LO_REGS:14280,14280 ALL_REGS:14280,14280 MEM:9520,9520
  a31(r149,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14280,14280 VFP_LO_REGS:14280,14280 ALL_REGS:14280,14280 MEM:9520,9520
  a32(r158,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:14280,14280 VFP_LO_REGS:14280,14280 ALL_REGS:14280,14280 MEM:9520,9520
  a33(r162,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14280,14280 VFP_LO_REGS:14280,14280 ALL_REGS:14280,14280 MEM:9520,9520
  a34(r169,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:14280,14280 MEM:19040,19040
  a35(r170,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:14280,14280 MEM:19040,19040
  a36(r167,l1) costs: GENERAL_REGS:0,0 MEM:19040,19040
  a37(r180,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:42840,42840 VFP_LO_REGS:42840,42840 ALL_REGS:28560,28560 MEM:28560,28560
  a38(r156,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a39(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:57120,57120 VFP_LO_REGS:57120,57120 ALL_REGS:57120,57120 MEM:38080,38080
  a40(r160,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a41(r157,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a42(r179,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:42840,42840 VFP_LO_REGS:42840,42840 ALL_REGS:28560,28560 MEM:28560,28560
  a43(r178,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:42840,42840 VFP_LO_REGS:42840,42840 ALL_REGS:28560,28560 MEM:28560,28560
  a44(r143,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a45(r114,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:57120,57120 VFP_LO_REGS:57120,57120 ALL_REGS:57120,57120 MEM:38080,38080
  a46(r147,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a47(r144,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28560,28560 VFP_LO_REGS:28560,28560 ALL_REGS:28560,28560 MEM:19040,19040
  a48(r177,l1) costs: GENERAL_REGS:1904,1904 VFP_D0_D7_REGS:42840,42840 VFP_LO_REGS:42840,42840 ALL_REGS:28560,28560 MEM:28560,28560

   Insn 62(l0): point = 1
   Insn 58(l0): point = 3
   Insn 29(l0): point = 5
   Insn 119(l0): point = 7
   Insn 28(l0): point = 9
   Insn 26(l0): point = 11
   Insn 82(l0): point = 13
   Insn 52(l0): point = 15
   Insn 34(l0): point = 17
   Insn 77(l0): point = 19
   Insn 47(l0): point = 21
   Insn 25(l0): point = 23
   Insn 118(l0): point = 25
   Insn 24(l0): point = 27
   Insn 23(l0): point = 29
   Insn 125(l0): point = 31
   Insn 124(l0): point = 33
   Insn 32(l0): point = 35
   Insn 31(l0): point = 37
   Insn 33(l0): point = 39
   Insn 4(l0): point = 41
   Insn 3(l0): point = 43
   Insn 2(l0): point = 45
   Insn 115(l0): point = 47
   Insn 114(l0): point = 49
   Insn 116(l0): point = 51
   Insn 19(l0): point = 53
   Insn 11(l0): point = 55
   Insn 10(l0): point = 58
   Insn 117(l0): point = 60
   Insn 106(l1): point = 63
   Insn 105(l1): point = 65
   Insn 103(l1): point = 67
   Insn 99(l1): point = 69
   Insn 97(l1): point = 71
   Insn 95(l1): point = 73
   Insn 123(l1): point = 75
   Insn 93(l1): point = 77
   Insn 90(l1): point = 79
   Insn 88(l1): point = 81
   Insn 86(l1): point = 83
   Insn 85(l1): point = 85
   Insn 81(l1): point = 87
   Insn 80(l1): point = 89
   Insn 78(l1): point = 91
   Insn 76(l1): point = 93
   Insn 122(l1): point = 95
   Insn 75(l1): point = 97
   Insn 73(l1): point = 99
   Insn 121(l1): point = 101
   Insn 71(l1): point = 103
   Insn 68(l1): point = 105
   Insn 66(l1): point = 107
   Insn 64(l1): point = 109
   Insn 113(l1): point = 111
   Insn 60(l1): point = 113
   Insn 112(l1): point = 115
   Insn 56(l1): point = 117
   Insn 55(l1): point = 119
   Insn 51(l1): point = 121
   Insn 50(l1): point = 123
   Insn 48(l1): point = 125
   Insn 46(l1): point = 127
   Insn 120(l1): point = 129
   Insn 45(l1): point = 131
   Insn 41(l1): point = 133
   Insn 39(l1): point = 135
 a0(r170 [0]): [1..1]
 a0(r170 [1]): [1..1]
 a1(r169 [0]): [1..3]
 a1(r169 [1]): [1..3]
 a2(r128 [0]): [1..5]
 a2(r128 [1]): [1..5]
 a3(r176 [0]): [6..7]
 a3(r176 [1]): [6..7]
 a4(r162): [1..13]
 a5(r149): [1..15]
 a6(r133): [1..17]
 a7(r125): [1..39]
 a8(r158): [1..19]
 a9(r145): [1..21]
 a10(r119 [0]): [1..23]
 a10(r119 [1]): [1..23]
 a11(r175 [0]): [24..25]
 a11(r175 [1]): [24..25]
 a12(r140): [30..53]
 a13(r129): [30..56]
 a14(r131): [1..35]
 a15(r136): [36..41]
 a16(r130): [1..37]
 a17(r135): [38..43]
 a18(r134): [40..45]
 a19(r173): [42..51]
 a20(r172): [44..47]
 a21(r171): [46..49]
 a22(r174): [56..60]
 a23(r138): [56..58]
 a24(r119 [0]): [63..137]
 a24(r119 [1]): [63..137]
 a25(r125): [63..137]
 a26(r128 [0]): [63..137]
 a26(r128 [1]): [63..137]
 a27(r130): [63..137]
 a28(r131): [63..137]
 a29(r133): [63..137]
 a30(r145): [63..137]
 a31(r149): [63..137]
 a32(r158): [63..137]
 a33(r162): [63..137]
 a34(r169 [0]): [63..137]
 a34(r169 [1]): [63..137]
 a35(r170 [0]): [63..137]
 a35(r170 [1]): [63..137]
 a36(r167): [70..71]
 a37(r180): [74..75]
 a38(r156): [86..87]
 a39(r122): [86..93]
 a40(r160): [88..89]
 a41(r157): [88..91]
 a42(r179): [94..95]
 a43(r178): [100..101]
 a44(r143): [120..121]
 a45(r114): [120..127]
 a46(r147): [122..123]
 a47(r144): [122..125]
 a48(r177): [128..129]
Compressing live ranges: from 138 to 40 - 28%
Ranges after the compression:
 a0(r170 [0]): [0..0]
 a0(r170 [1]): [0..0]
 a1(r169 [0]): [0..1]
 a1(r169 [1]): [0..1]
 a2(r128 [0]): [0..1]
 a2(r128 [1]): [0..1]
 a3(r176 [0]): [2..3]
 a3(r176 [1]): [2..3]
 a4(r162): [0..3]
 a5(r149): [0..3]
 a6(r133): [0..3]
 a7(r125): [0..11]
 a8(r158): [0..3]
 a9(r145): [0..3]
 a10(r119 [0]): [0..3]
 a10(r119 [1]): [0..3]
 a11(r175 [0]): [4..5]
 a11(r175 [1]): [4..5]
 a12(r140): [6..19]
 a13(r129): [6..20]
 a14(r131): [0..7]
 a15(r136): [8..13]
 a16(r130): [0..9]
 a17(r135): [10..15]
 a18(r134): [12..17]
 a19(r173): [14..19]
 a20(r172): [16..19]
 a21(r171): [18..19]
 a22(r174): [20..21]
 a23(r138): [20..21]
 a24(r119 [0]): [22..39]
 a24(r119 [1]): [22..39]
 a25(r125): [22..39]
 a26(r128 [0]): [22..39]
 a26(r128 [1]): [22..39]
 a27(r130): [22..39]
 a28(r131): [22..39]
 a29(r133): [22..39]
 a30(r145): [22..39]
 a31(r149): [22..39]
 a32(r158): [22..39]
 a33(r162): [22..39]
 a34(r169 [0]): [22..39]
 a34(r169 [1]): [22..39]
 a35(r170 [0]): [22..39]
 a35(r170 [1]): [22..39]
 a36(r167): [22..23]
 a37(r180): [24..25]
 a38(r156): [26..27]
 a39(r122): [26..29]
 a40(r160): [28..29]
 a41(r157): [28..29]
 a42(r179): [30..31]
 a43(r178): [32..33]
 a44(r143): [34..35]
 a45(r114): [34..37]
 a46(r147): [36..37]
 a47(r144): [36..37]
 a48(r177): [38..39]
    Creating cap  a49(r167,l0: a36(r167,l1))
    Creating cap  a50(r180,l0: a37(r180,l1))
    Creating cap  a51(r156,l0: a38(r156,l1))
    Creating cap  a52(r122,l0: a39(r122,l1))
    Creating cap  a53(r160,l0: a40(r160,l1))
    Creating cap  a54(r157,l0: a41(r157,l1))
    Creating cap  a55(r179,l0: a42(r179,l1))
    Creating cap  a56(r178,l0: a43(r178,l1))
    Creating cap  a57(r143,l0: a44(r143,l1))
    Creating cap  a58(r114,l0: a45(r114,l1))
    Creating cap  a59(r147,l0: a46(r147,l1))
    Creating cap  a60(r144,l0: a47(r144,l1))
    Creating cap  a61(r177,l0: a48(r177,l1))
+++Allocating 912 bytes for conflict table (uncompressed size 1152)
;; a0(r170,l0) conflicts:
;;   subobject 0: a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a1(r169,w0,l0) a2(r128,w0,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a1(r169,l0) conflicts:
;;   subobject 0: a0(r170,w0,l0) a0(r170,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r170,w0,l0) a2(r128,w0,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a2(r128,l0) conflicts:
;;   subobject 0: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r170,w0,l0) a1(r169,w0,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a14(r131,l0) a16(r130,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a3(r176,l0) conflicts:
;;   subobject 0: a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r162,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a5(r149,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a6(r133,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a7(r125,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a11(r175,w0,l0) a11(r175,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a8(r158,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a9(r145,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a10(r119,w0,l0) a10(r119,w1,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a10(r119,l0) conflicts:
;;   subobject 0: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a14(r131,l0) a16(r130,l0) a3(r176,w0,l0) a3(r176,w1,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r170,w0,l0) a1(r169,w0,l0) a2(r128,w0,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a14(r131,l0) a16(r130,l0) a3(r176,w0,l0) a49(r167,l0) a50(r180,l0) a51(r156,l0) a52(r122,l0) a53(r160,l0) a54(r157,l0) a55(r179,l0) a56(r178,l0) a57(r143,l0) a58(r114,l0) a59(r147,l0) a60(r144,l0) a61(r177,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a11(r175,l0) conflicts:
;;   subobject 0: a7(r125,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a7(r125,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a12(r140,l0) conflicts: a14(r131,l0) a16(r130,l0) a13(r129,l0) a15(r136,l0) a17(r135,l0) a19(r173,l0) a20(r172,l0) a21(r171,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r129,l0) conflicts: a14(r131,l0) a16(r130,l0) a12(r140,l0) a15(r136,l0) a17(r135,l0) a19(r173,l0) a20(r172,l0) a21(r171,l0) a22(r174,l0) a23(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r131,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a10(r119,w0,l0) a10(r119,w1,l0) a16(r130,l0) a3(r176,w0,l0) a3(r176,w1,l0) a11(r175,w0,l0) a11(r175,w1,l0) a12(r140,l0) a13(r129,l0) a50(r180,l0) a55(r179,l0) a56(r178,l0) a61(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r136,l0) conflicts: a16(r130,l0) a12(r140,l0) a13(r129,l0) a17(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r130,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a3(r176,w0,l0) a3(r176,w1,l0) a11(r175,w0,l0) a11(r175,w1,l0) a12(r140,l0) a13(r129,l0) a15(r136,l0) a50(r180,l0) a55(r179,l0) a56(r178,l0) a61(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r135,l0) conflicts: a12(r140,l0) a13(r129,l0) a15(r136,l0) a19(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r134,l0) conflicts: a19(r173,l0) a20(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r173,l0) conflicts: a12(r140,l0) a13(r129,l0) a17(r135,l0) a18(r134,l0) a20(r172,l0) a21(r171,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a20(r172,l0) conflicts: a12(r140,l0) a13(r129,l0) a18(r134,l0) a19(r173,l0) a21(r171,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r171,l0) conflicts: a12(r140,l0) a13(r129,l0) a19(r173,l0) a20(r172,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a22(r174,l0) conflicts: a13(r129,l0) a23(r138,l0)
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2

;; a23(r138,l0) conflicts: a13(r129,l0) a22(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r119,l1) conflicts:
;;   subobject 0: a36(r167,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a36(r167,l1) a25(r125,l1) a26(r128,w0,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a35(r170,w0,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a25(r125,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a26(r128,l1) conflicts:
;;   subobject 0: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a36(r167,l1) a24(r119,w0,l1) a25(r125,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a35(r170,w0,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a27(r130,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a26(r128,w0,l1) a26(r128,w1,l1) a28(r131,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a42(r179,l1) a43(r178,l1) a48(r177,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r131,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a42(r179,l1) a43(r178,l1) a48(r177,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r133,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a30(r145,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a31(r149,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a32(r158,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a33(r162,l1) conflicts: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a34(r169,l1) conflicts:
;;   subobject 0: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a35(r170,w0,l1) a35(r170,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a36(r167,l1) a24(r119,w0,l1) a25(r125,l1) a26(r128,w0,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a35(r170,w0,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a35(r170,l1) conflicts:
;;   subobject 0: a36(r167,l1) a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a36(r167,l1) a24(r119,w0,l1) a25(r125,l1) a26(r128,w0,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a37(r180,l1) a38(r156,l1) a39(r122,l1) a40(r160,l1) a41(r157,l1) a42(r179,l1) a43(r178,l1) a44(r143,l1) a45(r114,l1) a46(r147,l1) a47(r144,l1) a48(r177,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a36(r167,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r180,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r156,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a39(r122,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r122,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a38(r156,l1) a40(r160,l1) a41(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r160,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a39(r122,l1) a41(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r157,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a39(r122,l1) a40(r160,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r179,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r178,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r143,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a45(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r114,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a44(r143,l1) a46(r147,l1) a47(r144,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r147,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a45(r114,l1) a47(r144,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r144,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1) a45(r114,l1) a46(r147,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r177,l1) conflicts: a24(r119,w0,l1) a24(r119,w1,l1) a25(r125,l1) a26(r128,w0,l1) a26(r128,w1,l1) a27(r130,l1) a28(r131,l1) a29(r133,l1) a30(r145,l1) a31(r149,l1) a32(r158,l1) a33(r162,l1) a34(r169,w0,l1) a34(r169,w1,l1) a35(r170,w0,l1) a35(r170,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r167,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r180,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r156,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a52(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r122,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a51(r156,l0) a53(r160,l0) a54(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r160,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a52(r122,l0) a54(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r157,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a52(r122,l0) a53(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r179,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r178,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r143,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a58(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r114,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a57(r143,l0) a59(r147,l0) a60(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r147,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a58(r114,l0) a60(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r144,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a58(r114,l0) a59(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r177,l0) conflicts: a0(r170,w0,l0) a0(r170,w1,l0) a1(r169,w0,l0) a1(r169,w1,l0) a2(r128,w0,l0) a2(r128,w1,l0) a4(r162,l0) a5(r149,l0) a6(r133,l0) a7(r125,l0) a8(r158,l0) a9(r145,l0) a10(r119,w0,l0) a10(r119,w1,l0) a14(r131,l0) a16(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a18(r134)<->a21(r171)@47:move
  cp1:a17(r135)<->a20(r172)@47:move
  cp2:a15(r136)<->a19(r173)@47:move
  cp3:a7(r125)<->a18(r134)@47:move
  cp4:a16(r130)<->a17(r135)@5:shuffle
  cp5:a14(r131)<->a15(r136)@5:shuffle
  cp6:a10(r119)<->a11(r175)@47:move
  cp7:a2(r128)<->a3(r176)@47:move
  cp8:a45(r114)<->a48(r177)@952:move
  cp9:a44(r143)<->a46(r147)@119:shuffle
  cp10:a44(r143)<->a47(r144)@119:shuffle
  cp11:a39(r122)<->a42(r179)@952:move
  cp12:a38(r156)<->a40(r160)@119:shuffle
  cp13:a38(r156)<->a41(r157)@119:shuffle
  cp14:a58(r114)<->a61(r177)@952:move
  cp15:a57(r143)<->a59(r147)@119:shuffle
  cp16:a57(r143)<->a60(r144)@119:shuffle
  cp17:a52(r122)<->a55(r179)@952:move
  cp18:a51(r156)<->a53(r160)@119:shuffle
  cp19:a51(r156)<->a54(r157)@119:shuffle
  pref0:a22(r174)<-hr16@94
  pref1:a19(r173)<-hr2@94
  pref2:a21(r171)<-hr0@94
  pref3:a20(r172)<-hr1@94
  pref4:a11(r175)<-hr0@47
  pref5:a3(r176)<-hr0@94
  pref6:a48(r177)<-hr0@1904
  pref7:a34(r169)<-hr2@952
  pref8:a1(r169)<-hr2@952
  pref9:a35(r170)<-hr2@952
  pref10:a0(r170)<-hr2@952
  pref11:a24(r119)<-hr2@952
  pref12:a10(r119)<-hr2@952
  pref13:a43(r178)<-hr0@1904
  pref14:a42(r179)<-hr0@1904
  pref15:a26(r128)<-hr2@952
  pref16:a2(r128)<-hr2@952
  pref17:a37(r180)<-hr0@1904
  pref18:a61(r177)<-hr0@952
  pref19:a45(r114)<-hr0@119
  pref20:a58(r114)<-hr0@119
  pref21:a44(r143)<-hr0@119
  pref22:a57(r143)<-hr0@119
  pref23:a56(r178)<-hr0@952
  pref24:a55(r179)<-hr0@952
  pref25:a39(r122)<-hr0@119
  pref26:a52(r122)<-hr0@119
  pref27:a38(r156)<-hr0@119
  pref28:a51(r156)<-hr0@119
  pref29:a50(r180)<-hr0@952
  regions=2, blocks=5, points=40
    allocnos=62 (big 10), copies=20, conflicts=0, ranges=59

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 2(->3:l1)
    all: 0r170 1r169 2r128 3r176 4r162 5r149 6r133 7r125 8r158 9r145 10r119 11r175 12r140 13r129 14r131 15r136 16r130 17r135 18r134 19r173 20r172 21r171 22r174 23r138 49r167 50r180 51r156 52r122 53r160 54r157 55r179 56r178 57r143 58r114 59r147 60r144 61r177
    modified regnos: 114 119 122 125 128 129 130 131 133 134 135 136 138 140 143 144 145 147 149 156 157 158 160 162 167 169 170 171 172 173 174 175 176 177 178 179 180
    border:
    Pressure: GENERAL_REGS=20 VFP_LO_REGS=4
 Removing pref10:hr2@952
 Removing pref8:hr2@952
 Removing pref16:hr2@952
 Removing pref12:hr2@952
 Removing pref4:hr0@47
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 16-47)@13160
          2:( 32-47)@39960
        3:( 0-12 14)@869656
          4:( 0 2-12 14)@5452
            5:( 2-12)@9306
              6:( 4-11)@289312
                7:( 4-10)@105636
      Allocno a0r170 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a1r169 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a2r128 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a3r176 of ALL_REGS(46) has 13 avail. regs  0-12, ^node:  0-12 14 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a4r162 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a5r149 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a6r133 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a7r125 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a8r158 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a9r145 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a10r119 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a11r175 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a12r140 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a13r129 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a14r131 of VFP_LO_REGS(32) has 16 avail. regs  32-47, node:  32-47 (confl regs =  0-15 48-106)
      Allocno a15r136 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a16r130 of VFP_LO_REGS(32) has 16 avail. regs  32-47, node:  32-47 (confl regs =  0-15 48-106)
      Allocno a17r135 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a18r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r173 of ALL_REGS(46) has 12 avail. regs  2-12 14, ^node:  0 2-12 14 (confl regs =  0-1 13 15 48-106)
      Allocno a20r172 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a21r171 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a22r174 of ALL_REGS(46) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-2 13 15 48-106)
      Allocno a23r138 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a49r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a50r180 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a51r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a52r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r179 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a56r178 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a57r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a58r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r177 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 14:a58r114-a61r177 (freq=952):
        Result (freq=5712): a58r114(3808) a61r177(1904)
      Forming thread by copy 17:a52r122-a55r179 (freq=952):
        Result (freq=5712): a52r122(3808) a55r179(1904)
      Forming thread by copy 15:a57r143-a59r147 (freq=119):
        Result (freq=3808): a57r143(1904) a59r147(1904)
      Forming thread by copy 18:a51r156-a53r160 (freq=119):
        Result (freq=3808): a51r156(1904) a53r160(1904)
      Forming thread by copy 0:a18r134-a21r171 (freq=47):
        Result (freq=188): a18r134(94) a21r171(94)
      Forming thread by copy 1:a17r135-a20r172 (freq=47):
        Result (freq=188): a17r135(94) a20r172(94)
      Forming thread by copy 2:a15r136-a19r173 (freq=47):
        Result (freq=188): a15r136(94) a19r173(94)
      Forming thread by copy 4:a16r130-a17r135 (freq=5):
        Result (freq=1187): a16r130(999) a17r135(94) a20r172(94)
      Forming thread by copy 5:a14r131-a15r136 (freq=5):
        Result (freq=1187): a14r131(999) a15r136(94) a19r173(94)
      Pushing a23(r138,l0)(cost 0)
      Pushing a22(r174,l0)(cost 0)
      Pushing a11(r175,l0)(cost 0)
      Pushing a3(r176,l0)(cost 0)
      Pushing a13(r129,l0)(cost 0)
      Pushing a12(r140,l0)(cost 0)
      Pushing a18(r134,l0)(cost 0)
      Pushing a21(r171,l0)(cost 0)
      Pushing a17(r135,l0)(cost 0)
      Pushing a20(r172,l0)(cost 0)
      Pushing a16(r130,l0)(cost 0)
      Pushing a15(r136,l0)(cost 0)
      Pushing a19(r173,l0)(cost 0)
      Pushing a14(r131,l0)(cost 0)
      Pushing a60(r144,l0: a47(r144,l1))(cost 0)
      Pushing a56(r178,l0: a43(r178,l1))(cost 0)
      Pushing a54(r157,l0: a41(r157,l1))(cost 0)
      Pushing a50(r180,l0: a37(r180,l1))(cost 0)
      Pushing a49(r167,l0: a36(r167,l1))(cost 0)
      Pushing a59(r147,l0: a46(r147,l1))(cost 0)
      Pushing a57(r143,l0: a44(r143,l1))(cost 0)
      Pushing a53(r160,l0: a40(r160,l1))(cost 0)
      Pushing a51(r156,l0: a38(r156,l1))(cost 0)
      Pushing a61(r177,l0: a48(r177,l1))(cost 0)
      Pushing a58(r114,l0: a45(r114,l1))(cost 0)
      Pushing a55(r179,l0: a42(r179,l1))(cost 0)
      Pushing a52(r122,l0: a39(r122,l1))(cost 0)
      Pushing a0(r170,l0)(potential spill: pri=73, cost=17606)
      Pushing a1(r169,l0)(potential spill: pri=73, cost=17606)
      Pushing a2(r128,l0)(potential spill: pri=73, cost=17606)
        Making a4(r162,l0) colorable
        Making a5(r149,l0) colorable
        Making a6(r133,l0) colorable
      Forming thread by copy 3:a7r125-a18r134 (freq=47):
        Result (freq=7898): a7r125(7710) a18r134(94) a21r171(94)
        Making a7(r125,l0) colorable
        Making a8(r158,l0) colorable
        Making a9(r145,l0) colorable
      Pushing a9(r145,l0)(cost 9990)
      Pushing a8(r158,l0)(cost 9990)
      Pushing a6(r133,l0)(cost 9990)
      Forming thread by copy 6:a10r119-a11r175 (freq=47):
        Result (freq=1093): a10r119(999) a11r175(94)
        Making a10(r119,l0) colorable
      Pushing a5(r149,l0)(cost 9990)
      Pushing a4(r162,l0)(cost 9990)
      Pushing a10(r119,l0)(cost 17606)
      Pushing a7(r125,l0)(cost 77100)
      Popping a7(r125,l0)  -- assign reg 4
      Popping a10(r119,l0)  -- assign reg 6
      Popping a4(r162,l0)  -- assign reg 5
      Popping a5(r149,l0)  -- assign reg 8
      Popping a6(r133,l0)  -- assign reg 9
      Popping a8(r158,l0)  -- assign reg 10
      Popping a9(r145,l0)  -- assign reg 11
      Popping a2(r128,l0)  -- spill
      Popping a1(r169,l0)  -- spill
      Popping a0(r170,l0)  -- spill
      Popping a52(r122,l0: a39(r122,l1))  -- assign reg 0
      Popping a55(r179,l0: a42(r179,l1))  -- assign reg 0
      Popping a58(r114,l0: a45(r114,l1))  -- assign reg 0
      Popping a61(r177,l0: a48(r177,l1))  -- assign reg 0
      Popping a51(r156,l0: a38(r156,l1))  -- assign reg 3
      Popping a53(r160,l0: a40(r160,l1))  -- assign reg 3
      Popping a57(r143,l0: a44(r143,l1))  -- assign reg 3
      Popping a59(r147,l0: a46(r147,l1))  -- assign reg 3
      Popping a49(r167,l0: a36(r167,l1))  -- assign reg 3
      Popping a50(r180,l0: a37(r180,l1))  -- assign reg 0
      Popping a54(r157,l0: a41(r157,l1))  -- assign reg 2
      Popping a56(r178,l0: a43(r178,l1))  -- assign reg 0
      Popping a60(r144,l0: a47(r144,l1))  -- assign reg 2
      Popping a14(r131,l0)  -- assign reg 32
      Popping a19(r173,l0)  -- assign reg 2
      Popping a15(r136,l0)  -- assign reg 32
      Popping a16(r130,l0)  -- assign reg 33
      Popping a20(r172,l0)  -- assign reg 1
      Popping a17(r135,l0)  -- assign reg 33
      Popping a21(r171,l0)  -- assign reg 0
      Popping a18(r134,l0)  -- assign reg 0
      Popping a12(r140,l0)  -- assign reg 31
      Popping a13(r129,l0)  -- assign reg 30
      Popping a3(r176,l0)  -- assign reg 0
      Popping a11(r175,l0)  -- assign reg 6
      Popping a22(r174,l0)  -- assign reg 16
      Popping a23(r138,l0)  -- assign reg 31

  Loop 1 (parent 0, header bb3, depth 1)
    bbs: 3(->4:l0)
    all: 24r119 25r125 26r128 27r130 28r131 29r133 30r145 31r149 32r158 33r162 34r169 35r170 36r167 37r180 38r156 39r122 40r160 41r157 42r179 43r178 44r143 45r114 46r147 47r144 48r177
    modified regnos: 114 122 125 143 144 147 156 157 160 167 177 178 179 180
    border: 24r119 25r125 26r128 27r130 28r131 29r133 30r145 31r149 32r158 33r162 34r169 35r170
    Pressure: GENERAL_REGS=20 VFP_LO_REGS=2
 Removing pref15:hr2@952
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-4 7 9 12 14)@862512
          2:( 4 7 9)@171360
            3:( 4 9)@34272
      Allocno a25r125 of GENERAL_REGS(14) has 3 avail. regs  4 7 9, node:  4 7 9 (confl regs =  0-3 12-106)
      Allocno a26r128 of ALL_REGS(46) has 2 avail. regs  4 9, node:  4 9 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a29r133 of GENERAL_REGS(14) has 3 avail. regs  4 7 9, node:  4 7 9 (confl regs =  0-3 12-106)
      Allocno a36r167 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a37r180 of ALL_REGS(46) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15 48-106)
      Allocno a38r156 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a39r122 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a40r160 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a41r157 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a42r179 of ALL_REGS(46) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15 48-106)
      Allocno a43r178 of ALL_REGS(46) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15 48-106)
      Allocno a44r143 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a45r114 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a46r147 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a47r144 of GENERAL_REGS(14) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15-106)
      Allocno a48r177 of ALL_REGS(46) has 9 avail. regs  0-4 7 9 12 14, node:  0-4 7 9 12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 8:a45r114-a48r177 (freq=952):
        Result (freq=5712): a45r114(3808) a48r177(1904)
      Forming thread by copy 11:a39r122-a42r179 (freq=952):
        Result (freq=5712): a39r122(3808) a42r179(1904)
      Forming thread by copy 9:a44r143-a46r147 (freq=119):
        Result (freq=3808): a44r143(1904) a46r147(1904)
      Forming thread by copy 12:a38r156-a40r160 (freq=119):
        Result (freq=3808): a38r156(1904) a40r160(1904)
      Pushing a47(r144,l1)(cost 0)
      Pushing a43(r178,l1)(cost 0)
      Pushing a41(r157,l1)(cost 0)
      Pushing a37(r180,l1)(cost 0)
      Pushing a36(r167,l1)(cost 0)
      Pushing a46(r147,l1)(cost 0)
      Pushing a44(r143,l1)(cost 0)
      Pushing a40(r160,l1)(cost 0)
      Pushing a38(r156,l1)(cost 0)
      Pushing a48(r177,l1)(cost 0)
      Pushing a45(r114,l1)(cost 0)
      Pushing a42(r179,l1)(cost 0)
      Pushing a39(r122,l1)(cost 0)
      Pushing a26(r128,l1)(potential spill: pri=67, cost=16176)
        Making a25(r125,l1) colorable
        Making a29(r133,l1) colorable
      Pushing a29(r133,l1)(cost 10480)
      Pushing a25(r125,l1)(cost 77120)
      Popping a25(r125,l1)  -- assign reg 4
      Popping a29(r133,l1)  -- assign reg 9
      Popping a26(r128,l1)  -- spill
      Popping a39(r122,l1)  -- assign reg 0
      Popping a42(r179,l1)  -- assign reg 0
      Popping a45(r114,l1)  -- assign reg 0
      Popping a48(r177,l1)  -- assign reg 0
      Popping a38(r156,l1)  -- assign reg 3
      Popping a40(r160,l1)  -- assign reg 3
      Popping a44(r143,l1)  -- assign reg 3
      Popping a46(r147,l1)  -- assign reg 3
      Popping a36(r167,l1)  -- assign reg 3
      Popping a37(r180,l1)  -- assign reg 0
      Popping a41(r157,l1)  -- assign reg 2
      Popping a43(r178,l1)  -- assign reg 0
      Popping a47(r144,l1)  -- assign reg 2
Disposition:
   45:r114 l1     0   24:r119 l1     6   10:r119 l0     6   39:r122 l1     0
   25:r125 l1     4    7:r125 l0     4   26:r128 l1   mem    2:r128 l0   mem
   13:r129 l0    30   27:r130 l1    33   16:r130 l0    33   28:r131 l1    32
   14:r131 l0    32   29:r133 l1     9    6:r133 l0     9   18:r134 l0     0
   17:r135 l0    33   15:r136 l0    32   23:r138 l0    31   12:r140 l0    31
   44:r143 l1     3   47:r144 l1     2   30:r145 l1    11    9:r145 l0    11
   46:r147 l1     3   31:r149 l1     8    5:r149 l0     8   38:r156 l1     3
   41:r157 l1     2   32:r158 l1    10    8:r158 l0    10   40:r160 l1     3
   33:r162 l1     5    4:r162 l0     5   36:r167 l1     3   34:r169 l1   mem
    1:r169 l0   mem   35:r170 l1   mem    0:r170 l0   mem   21:r171 l0     0
   20:r172 l0     1   19:r173 l0     2   22:r174 l0    16   11:r175 l0     6
    3:r176 l0     0   48:r177 l1     0   43:r178 l1     0   42:r179 l1     0
   37:r180 l1     0
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb3)
  6 vs parent 6:      Creating newreg=181 from oldreg=119
  4 vs parent 4:      Creating newreg=182 from oldreg=125
  9 vs parent 9:      Creating newreg=183 from oldreg=133
rescanning insn with uid = 39.
rescanning insn with uid = 41.
rescanning insn with uid = 66.
rescanning insn with uid = 121.
rescanning insn with uid = 73.
rescanning insn with uid = 123.
rescanning insn with uid = 95.
rescanning insn with uid = 99.
rescanning insn with uid = 103.
rescanning insn with uid = 105.
scanning new insn with uid = 129.
scanning new insn with uid = 130.
scanning new insn with uid = 131.
    Adding cp20:a10r119-a24r181
    Adding range [41..41] to allocno a10r119
    Adding range [41..41] to allocno a10r119
    Adding cp21:a7r125-a25r182
    Adding range [41..43] to allocno a7r125
    Adding cp22:a6r133-a29r183
    Adding range [41..45] to allocno a6r133
    Adding range [42..46] to allocno a24r181
    Adding range [42..46] to allocno a24r181
    Adding range [44..46] to allocno a25r182
    Adding range [46..46] to allocno a29r183
    Adding range [41..46] to live through  allocno a2r128
    Adding range [41..46] to live through  allocno a16r130
    Adding range [41..46] to live through  allocno a14r131
    Adding range [41..46] to live through  allocno a9r145
    Adding range [41..46] to live through  allocno a5r149
    Adding range [41..46] to live through  allocno a8r158
    Adding range [41..46] to live through  allocno a4r162
    Adding range [41..46] to live through  allocno a1r169
    Adding range [41..46] to live through  allocno a0r170
    New r181: setting preferred GENERAL_REGS, alternative ALL_REGS
    New r182: setting preferred GENERAL_REGS, alternative NO_REGS
    New r183: setting preferred GENERAL_REGS, alternative NO_REGS
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
+++Costs: overall -97844, reg -213494, mem 115650, ld 0, st 0, move 893
+++       move loops 0, new jumps 0


initBlood

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={16d,17u} r1={21d,10u} r2={18d,6u} r3={18d,5u} r7={1d,4u} r12={24d} r13={1d,16u} r14={13d} r15={12d} r16={13d,1u} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={13d} r25={13d} r26={13d} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r48={12d} r49={12d} r50={12d} r51={12d} r52={12d} r53={12d} r54={12d} r55={12d} r56={12d} r57={12d} r58={12d} r59={12d} r60={12d} r61={12d} r62={12d} r63={12d} r64={12d} r65={12d} r66={12d} r67={12d} r68={12d} r69={12d} r70={12d} r71={12d} r72={12d} r73={12d} r74={12d} r75={12d} r76={12d} r77={12d} r78={12d} r79={12d} r80={12d} r81={12d} r82={12d} r83={12d} r84={12d} r85={12d} r86={12d} r87={12d} r88={12d} r89={12d} r90={12d} r91={12d} r92={12d} r93={12d} r94={12d} r95={12d} r96={12d} r97={12d} r98={12d} r99={12d} r100={14d,2u} r101={13d,1u} r102={1d,4u} r103={1d,3u} r104={12d} r105={12d} r106={12d} r114={1d,3u,1e} r119={1d,1u,1e} r122={1d,3u,1e} r125={1d,2u} r128={1d,1u} r129={1d,4u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={2d,7u,2e} r183={1d,1u} 
;;    total ref usage 1191{1062d,124u,5e} in 89{77 regular + 12 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 7 6 2 NOTE_INSN_DELETED)
(note 6 5 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 6 9 2 NOTE_INSN_DELETED)
(debug_insn 9 22 117 2 (debug_marker) "../System/pomozne_funkcije.c":212:5 -1
     (nil))
(insn 117 9 10 2 (set (reg:SF 174)
        (reg:SF 16 s0 [ dist ])) "../System/pomozne_funkcije.c":211:65 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ dist ])
        (nil)))
(insn 10 117 11 2 (set (reg:SF 138)
        (const_double:SF 2.0e+1 [0x0.ap+5])) "../System/pomozne_funkcije.c":212:11 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 2.0e+1 [0x0.ap+5])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SF 129 [ scale ])
        (div:SF (reg:SF 138)
            (reg:SF 174))) "../System/pomozne_funkcije.c":212:11 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 174)
        (expr_list:REG_DEAD (reg:SF 138)
            (nil))))
(debug_insn 12 11 13 2 (var_location:SF scale (reg/v:SF 129 [ scale ])) "../System/pomozne_funkcije.c":212:11 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/pomozne_funkcije.c":213:5 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SF scale (smin:SF (reg/v:SF 129 [ scale ])
        (const_double:SF 1.0e+0 [0x0.8p+1]))) -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/pomozne_funkcije.c":214:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/pomozne_funkcije.c":214:10 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/pomozne_funkcije.c":214:20 -1
     (nil))
(insn 19 18 116 2 (set (reg:SF 140)
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 116 19 114 2 (set (reg:SI 173)
        (reg:SI 2 r2 [ y ])) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ y ])
        (nil)))
(insn 114 116 115 2 (set (reg:SI 171)
        (reg:SI 0 r0 [ blood ])) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ blood ])
        (nil)))
(insn 115 114 2 2 (set (reg:SI 172)
        (reg:SI 1 r1 [ x ])) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ x ])
        (nil)))
(insn 2 115 3 2 (set (reg/v/f:SI 134 [ blood ])
        (reg:SI 171)) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 135 [ x ])
        (reg:SI 172)) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 4 3 33 2 (set (reg/v:SI 136 [ y ])
        (reg:SI 173)) "../System/pomozne_funkcije.c":211:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 33 4 31 2 (set (reg:SI 125 [ ivtmp.94 ])
        (reg/v/f:SI 134 [ blood ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ blood ])
        (nil)))
(insn 31 33 32 2 (set (reg:SF 130 [ _38 ])
        (unsigned_float:SF (reg/v:SI 135 [ x ]))) "../System/pomozne_funkcije.c":215:23 811 {floatunssisf2}
     (expr_list:REG_DEAD (reg/v:SI 135 [ x ])
        (nil)))
(insn 32 31 124 2 (set (reg:SF 131 [ _39 ])
        (unsigned_float:SF (reg/v:SI 136 [ y ]))) "../System/pomozne_funkcije.c":216:23 811 {floatunssisf2}
     (expr_list:REG_DEAD (reg/v:SI 136 [ y ])
        (nil)))
(insn 124 32 125 2 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 129 [ scale ])
            (reg:SF 140))) "../System/pomozne_funkcije.c":218:74 828 {*cmpsf_trap_vfp}
     (nil))
(insn 125 124 23 2 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":218:74 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(insn 23 125 24 2 (set (reg:SF 0 r0)
        (if_then_else:SF (le (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (reg/v:SF 129 [ scale ])
            (reg:SF 140))) "../System/pomozne_funkcije.c":218:74 741 {*thumb2_movsfcc_vfp}
     (expr_list:REG_DEAD (reg:SF 140)
        (expr_list:REG_DEAD (reg/v:SF 129 [ scale ])
            (expr_list:REG_DEAD (reg:CCFPE 100 cc)
                (nil)))))
(call_insn/u 24 23 118 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 118 24 25 2 (set (reg:DF 175)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (nil))
(insn 25 118 47 2 (set (reg:DF 119 [ _12 ])
        (reg:DF 175)) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 175)
        (nil)))
(insn 47 25 77 2 (set (reg:SI 145)
        (const_int 458129845 [0x1b4e81b5])) "../System/pomozne_funkcije.c":218:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 458129845 [0x1b4e81b5])
        (nil)))
(insn 77 47 34 2 (set (reg:SI 158)
        (const_int 274877907 [0x10624dd3])) "../System/pomozne_funkcije.c":219:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))
(insn 34 77 52 2 (set (reg/f:SI 133 [ _48 ])
        (plus:SI (reg:SI 125 [ ivtmp.94 ])
            (const_int 400 [0x190]))) 7 {*arm_addsi3}
     (nil))
(insn 52 34 82 2 (set (reg:SI 149)
        (const_int 1200 [0x4b0])) "../System/pomozne_funkcije.c":218:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1200 [0x4b0])
        (nil)))
(insn 82 52 26 2 (set (reg:SI 162)
        (const_int 500 [0x1f4])) "../System/pomozne_funkcije.c":219:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 500 [0x1f4])
        (nil)))
(insn 26 82 28 2 (set (reg:DF 2 r2)
        (const_double:DF -1.0000000000000000208166817117216851329430937767e-2 [-0x0.a3d70a3d70a3d8p-6])) 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 28 26 119 2 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 119 28 29 2 (set (reg:DF 176)
        (reg:DF 0 r0)) 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 29 119 58 2 (set (reg:DF 128 [ _23 ])
        (reg:DF 176)) 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 176)
        (expr_list:REG_EQUAL (mult:DF (reg:DF 119 [ _12 ])
                (const_double:DF -1.0000000000000000208166817117216851329430937767e-2 [-0x0.a3d70a3d70a3d8p-6]))
            (nil))))
(insn 58 29 62 2 (set (reg:DF 169)
        (const_double:DF 1.0000000000000000208166817117216851329430937767e-2 [0x0.a3d70a3d70a3d8p-6])) "../System/pomozne_funkcije.c":218:59 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF 1.0000000000000000208166817117216851329430937767e-2 [0x0.a3d70a3d70a3d8p-6])
        (nil)))
(insn 62 58 129 2 (set (reg:DF 170)
        (const_double:DF 6.0e+0 [0x0.cp+3])) "../System/pomozne_funkcije.c":218:70 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF 6.0e+0 [0x0.cp+3])
        (nil)))
(insn 129 62 130 2 (set (reg:DF 181 [orig:119 _12 ] [119])
        (reg:DF 119 [ _12 ])) "../System/pomozne_funkcije.c":218:70 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 119 [ _12 ])
        (nil)))
(insn 130 129 131 2 (set (reg:SI 182 [orig:125 ivtmp.94 ] [125])
        (reg:SI 125 [ ivtmp.94 ])) "../System/pomozne_funkcije.c":218:70 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ ivtmp.94 ])
        (nil)))
(insn 131 130 104 2 (set (reg/f:SI 183 [orig:133 _48 ] [133])
        (reg/f:SI 133 [ _48 ])) "../System/pomozne_funkcije.c":218:70 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _48 ])
        (nil)))
(code_label 104 131 35 3 57 (nil) [1 uses])
(note 35 104 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 49 35 53 3 NOTE_INSN_DELETED)
(note 53 49 54 3 NOTE_INSN_DELETED)
(note 54 53 72 3 NOTE_INSN_DELETED)
(note 72 54 79 3 NOTE_INSN_DELETED)
(note 79 72 83 3 NOTE_INSN_DELETED)
(note 83 79 84 3 NOTE_INSN_DELETED)
(note 84 83 94 3 NOTE_INSN_DELETED)
(note 94 84 36 3 NOTE_INSN_DELETED)
(debug_insn 36 94 37 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 37 36 39 3 (debug_marker) "../System/pomozne_funkcije.c":215:9 -1
     (nil))
(insn 39 37 40 3 (set (mem:SF (reg:SI 182 [orig:125 ivtmp.94 ] [125]) [1 MEM[base: _41, offset: 0B]+0 S4 A32])
        (reg:SF 130 [ _38 ])) "../System/pomozne_funkcije.c":215:23 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../System/pomozne_funkcije.c":216:9 -1
     (nil))
(insn 41 40 42 3 (set (mem:SF (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                (const_int 4 [0x4])) [1 MEM[base: _41, offset: 4B]+0 S4 A32])
        (reg:SF 131 [ _39 ])) "../System/pomozne_funkcije.c":216:23 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../System/pomozne_funkcije.c":217:9 -1
     (nil))
(debug_insn 43 42 44 3 (var_location:SI range (const_int 100 [0x64])) "../System/pomozne_funkcije.c":217:13 -1
     (nil))
(debug_insn 44 43 45 3 (debug_marker) "../System/pomozne_funkcije.c":218:9 -1
     (nil))
(call_insn 45 44 120 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:36 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 120 45 46 3 (set (reg:SI 177)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":218:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 46 120 48 3 (set (reg:SI 114 [ _7 ])
        (reg:SI 177)) "../System/pomozne_funkcije.c":218:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 48 46 50 3 (parallel [
            (set (reg:SI 144)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 114 [ _7 ]))
                            (sign_extend:DI (reg:SI 145)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":218:43 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 114 [ _7 ]))
                    (const_int 458129845 [0x1b4e81b5]))
                (const_int 32 [0x20])))
        (nil)))
(insn 50 48 51 3 (set (reg:SI 147)
        (ashiftrt:SI (reg:SI 114 [ _7 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":218:43 147 {*arm_shiftsi3}
     (nil))
(insn 51 50 55 3 (set (reg:SI 143)
        (minus:SI (ashiftrt:SI (reg:SI 144)
                (const_int 7 [0x7]))
            (reg:SI 147))) "../System/pomozne_funkcije.c":218:43 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 55 51 56 3 (set (reg:SI 0 r0)
        (minus:SI (reg:SI 114 [ _7 ])
            (mult:SI (reg:SI 149)
                (reg:SI 143)))) "../System/pomozne_funkcije.c":218:27 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg:SI 114 [ _7 ])
            (nil))))
(call_insn/u 56 55 112 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 112 56 60 3 (set (reg:DF 2 r2)
        (reg:DF 169)) "../System/pomozne_funkcije.c":218:59 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 60 112 113 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:59 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 113 60 64 3 (set (reg:DF 2 r2)
        (reg:DF 170)) "../System/pomozne_funkcije.c":218:70 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 64 113 66 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:70 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 66 64 68 3 (set (reg:DF 2 r2)
        (reg:DF 181 [orig:119 _12 ] [119])) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 68 66 71 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 71 68 121 3 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 121 71 73 3 (set (reg:SF 178)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                    (const_int 8 [0x8])) [1 MEM[base: _41, offset: 8B]+0 S4 A32])
            (nil))))
(insn 73 121 74 3 (set (mem:SF (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                (const_int 8 [0x8])) [1 MEM[base: _41, offset: 8B]+0 S4 A32])
        (reg:SF 178)) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 178)
        (nil)))
(debug_insn 74 73 75 3 (debug_marker) "../System/pomozne_funkcije.c":219:9 -1
     (nil))
(call_insn 75 74 122 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:36 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 122 75 76 3 (set (reg:SI 179)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":219:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 76 122 78 3 (set (reg:SI 122 [ _15 ])
        (reg:SI 179)) "../System/pomozne_funkcije.c":219:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 78 76 80 3 (parallel [
            (set (reg:SI 157)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 122 [ _15 ]))
                            (sign_extend:DI (reg:SI 158)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":219:43 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 122 [ _15 ]))
                    (const_int 274877907 [0x10624dd3]))
                (const_int 32 [0x20])))
        (nil)))
(insn 80 78 81 3 (set (reg:SI 160)
        (ashiftrt:SI (reg:SI 122 [ _15 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":219:43 147 {*arm_shiftsi3}
     (nil))
(insn 81 80 85 3 (set (reg:SI 156)
        (minus:SI (ashiftrt:SI (reg:SI 157)
                (const_int 5 [0x5]))
            (reg:SI 160))) "../System/pomozne_funkcije.c":219:43 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 157)
            (nil))))
(insn 85 81 86 3 (set (reg:SI 0 r0)
        (minus:SI (reg:SI 122 [ _15 ])
            (mult:SI (reg:SI 162)
                (reg:SI 156)))) "../System/pomozne_funkcije.c":219:27 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
            (nil))))
(call_insn/u 86 85 88 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 88 86 90 3 (set (reg:DF 2 r2)
        (reg:DF 128 [ _23 ])) "../System/pomozne_funkcije.c":219:69 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 90 88 93 3 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:69 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 93 90 123 3 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:69 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 123 93 95 3 (set (reg:SF 180)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":219:69 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                    (const_int 12 [0xc])) [1 MEM[base: _41, offset: 12B]+0 S4 A32])
            (nil))))
(insn 95 123 96 3 (set (mem:SF (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                (const_int 12 [0xc])) [1 MEM[base: _41, offset: 12B]+0 S4 A32])
        (reg:SF 180)) "../System/pomozne_funkcije.c":219:69 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 180)
        (nil)))
(debug_insn 96 95 97 3 (debug_marker) "../System/pomozne_funkcije.c":220:9 -1
     (nil))
(insn 97 96 99 3 (set (reg:SI 167)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":220:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 99 97 100 3 (set (mem:QI (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
                (const_int 16 [0x10])) [0 MEM[base: _41, offset: 16B]+0 S1 A32])
        (subreg:QI (reg:SI 167) 0)) "../System/pomozne_funkcije.c":220:25 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 100 99 101 3 (debug_marker) "../System/pomozne_funkcije.c":214:47 -1
     (nil))
(debug_insn 101 100 102 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 3 (debug_marker) "../System/pomozne_funkcije.c":214:20 -1
     (nil))
(insn 103 102 105 3 (set (reg:SI 182 [orig:125 ivtmp.94 ] [125])
        (plus:SI (reg:SI 182 [orig:125 ivtmp.94 ] [125])
            (const_int 20 [0x14]))) "../System/pomozne_funkcije.c":214:5 7 {*arm_addsi3}
     (nil))
(insn 105 103 106 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182 [orig:125 ivtmp.94 ] [125])
            (reg/f:SI 183 [orig:133 _48 ] [133]))) "../System/pomozne_funkcije.c":214:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 106 105 107 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 104)
            (pc))) "../System/pomozne_funkcije.c":214:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1020077284 (nil)))
 -> 104)
(note 107 106 128 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 128 107 0 NOTE_INSN_DELETED)

;; Function drawBlood (drawBlood, funcdef_no=877, decl_uid=12001, cgraph_uid=881, symbol_order=888)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 7 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 1 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 6
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 7 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 1 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 156: local to bb 2 def dominates all uses has unique first use
Reg 157: local to bb 2 def dominates all uses has unique first use
Reg 158: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Ignoring reg 135, has equiv memory
Reg 133: def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 134: def dominates all uses has unique first use
Reg 137 uninteresting
Ignoring reg 138, has equiv memory
Reg 121 uninteresting
Reg 140 uninteresting
Reg 159 uninteresting
Reg 142 uninteresting
Reg 160 uninteresting
Reg 161: local to bb 6 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 162 uninteresting
Reg 163: local to bb 6 def dominates all uses has unique first use
Reg 149: local to bb 6 def dominates all uses has unique first use
Reg 148: local to bb 6 def dominates all uses has unique first use
Reg 150 uninteresting
Reg 152 uninteresting
Reg 120 not local to one basic block
Reg 133 not local to one basic block
Reg 134 not local to one basic block
Ignoring reg 136 with equiv init insn
Examining insn 86, def for 148
  all ok
Ignoring reg 149 with equiv init insn
Found def insn 104 for 156 to be not moveable
Found def insn 105 for 157 to be not moveable
Found def insn 106 for 158 to be not moveable
Found def insn 109 for 161 to be not moveable
Found def insn 111 for 163 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 7 3 }
;; 3 succs { 7 4 }
;; 4 succs { 7 5 }
;; 5 succs { 7 6 }
;; 6 succs { 1 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 135: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 41 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 85 (nil))

Pass 1 for finding pseudo/allocno costs

    r163: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r157: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred VFP_LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r149: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r148: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r138: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r137: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r136: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r135: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r121: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r120: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS

  a0(r152,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4680,4680 VFP_LO_REGS:4680,4680 ALL_REGS:4680,4680 MEM:3120,3120
  a1(r150,l0) costs: LO_REGS:2340,2340 HI_REGS:2340,2340 CALLER_SAVE_REGS:2340,2340 EVEN_REG:2340,2340 GENERAL_REGS:2340,2340 VFP_D0_D7_REGS:2340,2340 VFP_LO_REGS:2340,2340 ALL_REGS:4680,4680 MEM:3120,3120
  a2(r148,l0) costs: LO_REGS:4680,4680 HI_REGS:4680,4680 CALLER_SAVE_REGS:4680,4680 EVEN_REG:4680,4680 GENERAL_REGS:4680,4680 VFP_LO_REGS:0,0 ALL_REGS:4680,4680 MEM:3120,3120
  a3(r120,l0) costs: LO_REGS:44580,44580 HI_REGS:44580,44580 CALLER_SAVE_REGS:44580,44580 EVEN_REG:44580,44580 GENERAL_REGS:44580,44580 VFP_LO_REGS:2340,2340 ALL_REGS:44580,44580 MEM:30500,30500
  a4(r149,l0) costs: LO_REGS:4680,4680 HI_REGS:4680,4680 CALLER_SAVE_REGS:4680,4680 EVEN_REG:4680,4680 GENERAL_REGS:4680,4680 VFP_LO_REGS:0,0 ALL_REGS:4680,4680 MEM:3120,3120
  a5(r163,l0) costs: LO_REGS:4992,4992 HI_REGS:4992,4992 CALLER_SAVE_REGS:4992,4992 EVEN_REG:4992,4992 GENERAL_REGS:4992,4992 VFP_LO_REGS:2340,2340 ALL_REGS:4680,4680 MEM:4680,4680
  a6(r121,l0) costs: LO_REGS:22530,22530 HI_REGS:22530,22530 CALLER_SAVE_REGS:22530,22530 EVEN_REG:22530,22530 GENERAL_REGS:22530,22530 VFP_LO_REGS:2340,2340 ALL_REGS:22530,22530 MEM:15800,15800
  a7(r162,l0) costs: LO_REGS:2652,2652 HI_REGS:2652,2652 CALLER_SAVE_REGS:2652,2652 EVEN_REG:2652,2652 GENERAL_REGS:2652,2652 VFP_D0_D7_REGS:2652,2652 VFP_LO_REGS:2652,2652 ALL_REGS:4680,4680 MEM:6240,6240
  a8(r146,l0) costs: GENERAL_REGS:2340,2340 VFP_D0_D7_REGS:9672,9672 VFP_LO_REGS:9672,9672 ALL_REGS:9360,9360 MEM:7800,7800
  a9(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7020,7020 VFP_LO_REGS:7020,7020 ALL_REGS:7020,7020 MEM:4680,4680
  a10(r161,l0) costs: GENERAL_REGS:312,312 VFP_D0_D7_REGS:7020,7020 VFP_LO_REGS:7020,7020 ALL_REGS:4680,4680 MEM:4680,4680
  a11(r142,l0) costs: GENERAL_REGS:624,624 VFP_D0_D7_REGS:11700,11700 VFP_LO_REGS:11700,11700 ALL_REGS:7020,7020 MEM:7800,7800
  a12(r160,l0) costs: GENERAL_REGS:624,624 VFP_D0_D7_REGS:9360,9360 VFP_LO_REGS:9360,9360 ALL_REGS:4680,4680 MEM:6240,6240
  a13(r159,l0) costs: GENERAL_REGS:312,312 VFP_D0_D7_REGS:7020,7020 VFP_LO_REGS:7020,7020 ALL_REGS:4680,4680 MEM:4680,4680
  a14(r134,l0) costs: GENERAL_REGS:2312,2312 VFP_D0_D7_REGS:19680,19680 VFP_LO_REGS:19680,19680 ALL_REGS:19340,19340 MEM:14120,14120
  a15(r140,l0) costs: LO_REGS:9600,9600 HI_REGS:9600,9600 CALLER_SAVE_REGS:9600,9600 EVEN_REG:9600,9600 GENERAL_REGS:9600,9600 VFP_LO_REGS:0,0 ALL_REGS:9600,9600 MEM:6400,6400
  a16(r138,l0) costs: LO_REGS:13050,13050 HI_REGS:13050,13050 CALLER_SAVE_REGS:13050,13050 EVEN_REG:13050,13050 GENERAL_REGS:13050,13050 VFP_LO_REGS:0,0 ALL_REGS:13050,13050 MEM:0,0
  a17(r133,l0) costs: LO_REGS:21525,21525 HI_REGS:21525,21525 CALLER_SAVE_REGS:21525,21525 EVEN_REG:21525,21525 GENERAL_REGS:21525,21525 VFP_LO_REGS:0,0 ALL_REGS:21525,21525 MEM:14350,14350
  a18(r137,l0) costs: LO_REGS:19800,19800 HI_REGS:19800,19800 CALLER_SAVE_REGS:19800,19800 EVEN_REG:19800,19800 GENERAL_REGS:19800,19800 VFP_LO_REGS:0,0 ALL_REGS:19800,19800 MEM:13200,13200
  a19(r136,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r158,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:4000,4000 ALL_REGS:32000,32000 MEM:31000,31000
  a21(r135,l0) costs: LO_REGS:30000,30000 HI_REGS:30000,30000 CALLER_SAVE_REGS:30000,30000 EVEN_REG:30000,30000 GENERAL_REGS:30000,30000 VFP_LO_REGS:0,0 ALL_REGS:30000,30000 MEM:0,0
  a22(r156,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000
  a23(r157,l0) costs: LO_REGS:45000,45000 HI_REGS:45000,45000 CALLER_SAVE_REGS:45000,45000 EVEN_REG:45000,45000 GENERAL_REGS:45000,45000 VFP_LO_REGS:2000,2000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 96(l0): point = 1
   Insn 93(l0): point = 3
   Insn 89(l0): point = 5
   Insn 87(l0): point = 7
   Insn 95(l0): point = 9
   Insn 86(l0): point = 11
   Insn 94(l0): point = 13
   Insn 85(l0): point = 15
   Insn 111(l0): point = 17
   Insn 83(l0): point = 19
   Insn 82(l0): point = 21
   Insn 110(l0): point = 23
   Insn 80(l0): point = 25
   Insn 79(l0): point = 27
   Insn 78(l0): point = 29
   Insn 77(l0): point = 31
   Insn 76(l0): point = 33
   Insn 103(l0): point = 35
   Insn 109(l0): point = 37
   Insn 75(l0): point = 39
   Insn 73(l0): point = 41
   Insn 71(l0): point = 43
   Insn 69(l0): point = 45
   Insn 108(l0): point = 47
   Insn 65(l0): point = 49
   Insn 63(l0): point = 51
   Insn 61(l0): point = 53
   Insn 107(l0): point = 55
   Insn 60(l0): point = 57
   Insn 58(l0): point = 59
   Insn 56(l0): point = 61
   Insn 55(l0): point = 63
   Insn 53(l0): point = 66
   Insn 113(l0): point = 68
   Insn 112(l0): point = 70
   Insn 51(l0): point = 72
   Insn 49(l0): point = 75
   Insn 115(l0): point = 77
   Insn 114(l0): point = 79
   Insn 46(l0): point = 81
   Insn 45(l0): point = 83
   Insn 43(l0): point = 86
   Insn 117(l0): point = 88
   Insn 116(l0): point = 90
   Insn 41(l0): point = 92
   Insn 39(l0): point = 95
   Insn 119(l0): point = 97
   Insn 118(l0): point = 99
   Insn 5(l0): point = 101
   Insn 11(l0): point = 103
   Insn 4(l0): point = 105
   Insn 10(l0): point = 107
   Insn 37(l0): point = 109
   Insn 106(l0): point = 111
   Insn 105(l0): point = 113
   Insn 104(l0): point = 115
   Insn 2(l0): point = 117
 a0(r152): [4..5]
 a1(r150): [6..7]
 a2(r148): [8..11]
 a3(r120): [10..103]
 a4(r149): [12..15]
 a5(r163): [12..17]
 a6(r121): [14..81]
 a7(r162 [0]): [22..23]
 a7(r162 [1]): [22..23]
 a8(r146 [0]): [28..35]
 a8(r146 [1]): [28..35]
 a9(r145 [0]): [32..33]
 a9(r145 [1]): [30..33]
 a10(r161 [0]): [34..37]
 a10(r161 [1]): [34..37]
 a11(r142 [0]): [42..53]
 a11(r142 [1]): [42..53]
 a12(r160 [0]): [46..47]
 a12(r160 [1]): [46..47]
 a13(r159 [0]): [54..55]
 a13(r159 [1]): [54..55]
 a14(r134): [64..101]
 a15(r140): [71..72]
 a16(r138): [82..83]
 a17(r133): [82..105]
 a18(r137): [91..92]
 a19(r136): [100..109]
 a20(r158): [102..111]
 a21(r135): [104..107]
 a22(r156): [104..115]
 a23(r157): [106..113]
Compressing live ranges: from 120 to 32 - 26%
Ranges after the compression:
 a0(r152): [0..1]
 a1(r150): [2..3]
 a2(r148): [4..5]
 a3(r120): [4..27]
 a4(r149): [6..7]
 a5(r163): [6..7]
 a6(r121): [6..19]
 a7(r162 [0]): [8..9]
 a7(r162 [1]): [8..9]
 a8(r146 [0]): [10..13]
 a8(r146 [1]): [10..13]
 a9(r145 [0]): [10..11]
 a9(r145 [1]): [10..11]
 a10(r161 [0]): [12..13]
 a10(r161 [1]): [12..13]
 a11(r142 [0]): [14..15]
 a11(r142 [1]): [14..15]
 a12(r160 [0]): [14..15]
 a12(r160 [1]): [14..15]
 a13(r159 [0]): [16..17]
 a13(r159 [1]): [16..17]
 a14(r134): [18..25]
 a15(r140): [18..19]
 a16(r138): [20..21]
 a17(r133): [20..29]
 a18(r137): [22..23]
 a19(r136): [24..31]
 a20(r158): [26..31]
 a21(r135): [28..31]
 a22(r156): [28..31]
 a23(r157): [30..31]
+++Allocating 232 bytes for conflict table (uncompressed size 248)
;; a0(r152,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r150,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r148,l0) conflicts: a3(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a2(r148,l0) a4(r149,l0) a5(r163,l0) a6(r121,l0) a7(r162,w0,l0) a7(r162,w1,l0) a10(r161,w0,l0) a10(r161,w1,l0) a11(r142,w0,l0) a11(r142,w1,l0) a12(r160,w0,l0) a12(r160,w1,l0) a13(r159,w0,l0) a13(r159,w1,l0) a15(r140,l0) a16(r138,l0) a17(r133,l0) a18(r137,l0) a19(r136,l0) a20(r158,l0)
;;     total conflict hard regs: 16-17
;;     conflict hard regs: 16-17

;; a4(r149,l0) conflicts: a3(r120,l0) a5(r163,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r163,l0) conflicts: a3(r120,l0) a4(r149,l0) a6(r121,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a6(r121,l0) conflicts: a3(r120,l0) a4(r149,l0) a5(r163,l0) a7(r162,w0,l0) a7(r162,w1,l0) a10(r161,w0,l0) a10(r161,w1,l0) a11(r142,w0,l0) a11(r142,w1,l0) a12(r160,w0,l0) a12(r160,w1,l0) a13(r159,w0,l0) a13(r159,w1,l0) a15(r140,l0)
;;     total conflict hard regs: 16-17
;;     conflict hard regs: 16-17

;; a7(r162,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a3(r120,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r146,l0) conflicts:
;;   subobject 0: a9(r145,w0,l0) a9(r145,w1,l0) a10(r161,w0,l0) a10(r161,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r145,w0,l0) a10(r161,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r145,l0) conflicts:
;;   subobject 0: a8(r146,w0,l0) a8(r146,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a8(r146,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r161,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r121,l0) a8(r146,w0,l0) a8(r146,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a3(r120,l0) a6(r121,l0) a8(r146,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r142,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r121,l0) a12(r160,w0,l0) a12(r160,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a3(r120,l0) a6(r121,l0) a12(r160,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a12(r160,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r121,l0) a11(r142,w0,l0) a11(r142,w1,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a3(r120,l0) a6(r121,l0) a11(r142,w0,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a13(r159,l0) conflicts:
;;   subobject 0: a3(r120,l0) a6(r121,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a3(r120,l0) a6(r121,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a14(r134,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r140,l0) conflicts: a3(r120,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r138,l0) conflicts: a3(r120,l0) a17(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r133,l0) conflicts: a3(r120,l0) a16(r138,l0) a18(r137,l0) a19(r136,l0) a20(r158,l0) a21(r135,l0) a22(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r137,l0) conflicts: a3(r120,l0) a17(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r136,l0) conflicts: a3(r120,l0) a17(r133,l0) a20(r158,l0) a21(r135,l0) a22(r156,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r158,l0) conflicts: a3(r120,l0) a17(r133,l0) a19(r136,l0) a21(r135,l0) a22(r156,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r135,l0) conflicts: a17(r133,l0) a19(r136,l0) a20(r158,l0) a22(r156,l0) a23(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r156,l0) conflicts: a17(r133,l0) a19(r136,l0) a20(r158,l0) a21(r135,l0) a23(r157,l0)
;;     total conflict hard regs: 17-18
;;     conflict hard regs: 17-18

;; a23(r157,l0) conflicts: a19(r136,l0) a20(r158,l0) a21(r135,l0) a22(r156,l0)
;;     total conflict hard regs: 18
;;     conflict hard regs: 18


  cp0:a11(r142)<->a13(r159)@156:move
  cp1:a9(r145)<->a10(r161)@156:move
  cp2:a2(r148)<->a5(r163)@19:shuffle
  cp3:a2(r148)<->a4(r149)@19:shuffle
  cp4:a1(r150)<->a2(r148)@19:shuffle
  cp5:a0(r152)<->a1(r150)@19:shuffle
  cp6:a6(r121)<->a17(r133)@54:shuffle
  cp7:a6(r121)<->a16(r138)@54:shuffle
  cp8:a17(r133)<->a23(r157)@1000:move
  cp9:a3(r120)<->a22(r156)@125:shuffle
  cp10:a3(r120)<->a21(r135)@125:shuffle
  cp11:a14(r134)<->a20(r158)@1000:move
  pref0:a14(r134)<-hr0@312
  pref1:a13(r159)<-hr0@156
  pref2:a11(r142)<-hr2@468
  pref3:a12(r160)<-hr0@156
  pref4:a12(r160)<-hr2@312
  pref5:a10(r161)<-hr0@312
  pref6:a7(r162)<-hr16@312
  pref7:a7(r162)<-hr0@312
  pref8:a5(r163)<-hr0@312
  pref9:a22(r156)<-hr16@2000
  pref10:a23(r157)<-hr17@2000
  pref11:a20(r158)<-hr18@2000
  pref12:a0(r152)<-hr2@19
  regions=1, blocks=8, points=32
    allocnos=24 (big 7), copies=12, conflicts=0, ranges=31

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r152 1r150 2r148 3r120 4r149 5r163 6r121 7r162 8r146 9r145 10r161 11r142 12r160 13r159 14r134 15r140 16r138 17r133 18r137 19r136 20r158 21r135 22r156 23r157
    modified regnos: 120 121 133 134 135 136 137 138 140 142 145 146 148 149 150 152 156 157 158 159 160 161 162 163
    border:
    Pressure: GENERAL_REGS=8 VFP_LO_REGS=4
 Removing pref2:hr2@468
 Removing pref3:hr0@156
 Removing pref1:hr0@156
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@24864
          2:( 0-12)@46644
            3:( 2-12)@41104
              4:( 4-11)@28392
        5:( 16-47)@182380
          6:( 16-17 19-47)@116000
            7:( 16 19-47)@116000
      Allocno a0r152 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, ^node:  0-12 14 (confl regs =  0-1 13 15-106)
      Allocno a1r150 of ALL_REGS(46) has 44 avail. regs  2-12 14 16-47, ^node:  0-12 14 16-47 (confl regs =  0-1 13 15 48-106)
      Allocno a2r148 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a3r120 of VFP_LO_REGS(32) has 30 avail. regs  18-47, ^node:  16-47 (confl regs =  0-17 48-106)
      Allocno a4r149 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a5r163 of ALL_REGS(46) has 33 avail. regs  0 16-47, ^node:  0-12 14 16-47 (confl regs =  1 13 15 48-106)
      Allocno a6r121 of VFP_LO_REGS(32) has 30 avail. regs  18-47, ^node:  16-47 (confl regs =  0-17 48-106)
      Allocno a7r162 of ALL_REGS(46) has 45 avail. regs  0-12 16-47, ^node:  0-12 14 16-47 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a8r146 of GENERAL_REGS(14) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15-106),  obj 1 (confl regs =  13 15-106)
      Allocno a9r145 of GENERAL_REGS(14) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15-106),  obj 1 (confl regs =  13 15-106)
      Allocno a10r161 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a11r142 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a12r160 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a13r159 of ALL_REGS(46) has 11 avail. regs  2-12, node:  2-12 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a14r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r140 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a16r138 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a17r133 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a18r137 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a19r136 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a20r158 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a21r135 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a22r156 of ALL_REGS(46) has 30 avail. regs  16 19-47, node:  16 19-47 (confl regs =  13 15 17-18 48-106)
      Allocno a23r157 of ALL_REGS(46) has 31 avail. regs  16-17 19-47, node:  16-17 19-47 (confl regs =  13 15 18 48-106)
      Forming thread by copy 8:a17r133-a23r157 (freq=1000):
        Result (freq=3435): a17r133(1435) a23r157(2000)
      Forming thread by copy 11:a14r134-a20r158 (freq=1000):
        Result (freq=3156): a14r134(1156) a20r158(2000)
      Forming thread by copy 0:a11r142-a13r159 (freq=156):
        Result (freq=780): a11r142(468) a13r159(312)
      Forming thread by copy 1:a9r145-a10r161 (freq=156):
        Result (freq=780): a9r145(468) a10r161(312)
      Forming thread by copy 9:a3r120-a22r156 (freq=125):
        Result (freq=4816): a3r120(2816) a22r156(2000)
      Forming thread by copy 6:a6r121-a17r133 (freq=54):
        Result (freq=4781): a6r121(1346) a17r133(1435) a23r157(2000)
      Forming thread by copy 2:a2r148-a5r163 (freq=19):
        Result (freq=624): a2r148(312) a5r163(312)
      Forming thread by copy 4:a1r150-a2r148 (freq=19):
        Result (freq=936): a1r150(312) a2r148(312) a5r163(312)
      Forming thread by copy 5:a0r152-a1r150 (freq=19):
        Result (freq=1248): a0r152(312) a1r150(312) a2r148(312) a5r163(312)
      Pushing a12(r160,l0)(cost 0)
      Pushing a7(r162,l0)(cost 0)
      Pushing a4(r149,l0)(cost 0)
      Pushing a8(r146,l0)(cost 0)
      Pushing a15(r140,l0)(cost 0)
      Pushing a13(r159,l0)(cost 0)
      Pushing a11(r142,l0)(cost 0)
      Pushing a10(r161,l0)(cost 0)
      Pushing a9(r145,l0)(cost 0)
      Pushing a16(r138,l0)(cost 0)
      Pushing a1(r150,l0)(cost 0)
      Pushing a5(r163,l0)(cost 0)
      Pushing a2(r148,l0)(cost 0)
      Pushing a0(r152,l0)(cost 0)
      Pushing a18(r137,l0)(cost 0)
      Pushing a21(r135,l0)(cost 0)
      Pushing a19(r136,l0)(cost 0)
      Pushing a14(r134,l0)(cost 0)
      Pushing a20(r158,l0)(cost 0)
      Pushing a6(r121,l0)(cost 0)
      Pushing a17(r133,l0)(cost 0)
      Pushing a23(r157,l0)(cost 0)
      Pushing a22(r156,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Popping a3(r120,l0)  -- assign reg 32
      Popping a22(r156,l0)  -- assign reg 16
      Popping a23(r157,l0)  -- assign reg 17
      Popping a17(r133,l0)  -- assign reg 17
      Popping a6(r121,l0)  -- assign reg 33
      Popping a20(r158,l0)  -- assign reg 18
      Popping a14(r134,l0)  -- assign reg 0
      Popping a19(r136,l0)  -- assign reg 31
      Popping a21(r135,l0)  -- assign reg 32
      Popping a18(r137,l0)  -- assign reg 31
      Popping a0(r152,l0)  -- assign reg 2
      Popping a2(r148,l0)  -- assign reg 31
      Popping a5(r163,l0)  -- assign reg 0
      Popping a1(r150,l0)  -- assign reg 2
      Popping a16(r138,l0)  -- assign reg 33
      Popping a9(r145,l0)  -- assign reg 0
      Popping a10(r161,l0)  -- assign reg 0
      Popping a11(r142,l0)  -- assign reg 4
      Popping a13(r159,l0)  -- assign reg 4
      Popping a15(r140,l0)  -- assign reg 31
      Popping a8(r146,l0)  -- assign reg 2
      Popping a4(r149,l0)  -- assign reg 31
      Popping a7(r162,l0)  -- assign reg 0
      Popping a12(r160,l0)  -- assign reg 2
Disposition:
    3:r120 l0    32    6:r121 l0    33   17:r133 l0    17   14:r134 l0     0
   21:r135 l0    32   19:r136 l0    31   18:r137 l0    31   16:r138 l0    33
   15:r140 l0    31   11:r142 l0     4    9:r145 l0     0    8:r146 l0     2
    2:r148 l0    31    4:r149 l0    31    1:r150 l0     2    0:r152 l0     2
   22:r156 l0    16   23:r157 l0    17   20:r158 l0    18   13:r159 l0     4
   12:r160 l0     2   10:r161 l0     0    7:r162 l0     0    5:r163 l0     0
New iteration of spill/restore move
+++Costs: overall -54194, reg -54194, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


drawBlood

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={12d,12u} r1={16d,10u} r2={13d,6u} r3={13d,5u} r7={1d,7u} r12={16d} r13={1d,15u} r14={9d} r15={8d} r16={9d,3u} r17={10d,3u} r18={8d,1u} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={12d,4u} r101={12d,4u} r102={1d,7u} r103={1d,13u,2e} r104={8d} r105={8d} r106={8d} r120={1d,4u} r121={1d,3u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,2u} r145={1d,2u} r146={3d,3u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 839{712d,125u,2e} in 84{76 regular + 8 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 6 2 NOTE_INSN_DELETED)
(note 6 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 2 2 (debug_marker) "../System/pomozne_funkcije.c":225:2 -1
     (nil))
(insn 2 9 104 2 (parallel [
            (set (mem/c:SI (reg/f:SI 103 afp) [2 blood+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                        (const_int 4 [0x4])) [2 blood+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                        (const_int 8 [0x8])) [2 blood+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/c:SI (plus:SI (reg/f:SI 103 afp)
                        (const_int 12 [0xc])) [2 blood+12 S4 A32])
                (reg:SI 3 r3))
        ]) "../System/pomozne_funkcije.c":224:61 427 {*stm4_}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))
(insn 104 2 105 2 (set (reg:SF 156)
        (reg:SF 16 s0 [ sx ])) "../System/pomozne_funkcije.c":224:61 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ sx ])
        (nil)))
(insn 105 104 106 2 (set (reg:SF 157)
        (reg:SF 17 s1 [ sy ])) "../System/pomozne_funkcije.c":224:61 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 17 s1 [ sy ])
        (nil)))
(insn 106 105 37 2 (set (reg:SF 158)
        (reg:SF 18 s2 [ dist ])) "../System/pomozne_funkcije.c":224:61 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 18 s2 [ dist ])
        (nil)))
(insn 37 106 10 2 (set (reg:SF 136)
        (const_double:SF 4.0e+1 [0x0.ap+6])) "../System/pomozne_funkcije.c":230:4 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 4.0e+1 [0x0.ap+6])
        (nil)))
(insn 10 37 4 2 (set (reg:SF 135 [ blood.posx ])
        (mem/c:SF (reg/f:SI 103 afp) [1 blood.posx+0 S4 A32])) "../System/pomozne_funkcije.c":225:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem/c:SF (reg/f:SI 103 afp) [1 blood.posx+0 S4 A32])
        (nil)))
(insn 4 10 11 2 (set (reg/v:SF 133 [ sy ])
        (reg:SF 157)) "../System/pomozne_funkcije.c":224:61 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 157)
        (nil)))
(insn 11 4 12 2 (set (reg/v:SF 120 [ realx ])
        (plus:SF (reg:SF 156)
            (reg:SF 135 [ blood.posx ]))) "../System/pomozne_funkcije.c":225:8 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 156)
        (expr_list:REG_DEAD (reg:SF 135 [ blood.posx ])
            (nil))))
(debug_insn 12 11 13 2 (var_location:SF realx (reg/v:SF 120 [ realx ])) "../System/pomozne_funkcije.c":225:8 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/pomozne_funkcije.c":226:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SF D#8 (mem/c:SF (plus:SI (reg/f:SI 103 afp)
            (const_int 4 [0x4])) [1 blood.posy+0 S4 A32])) "../System/pomozne_funkcije.c":226:21 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SF realy (plus:SF (debug_expr:SF D#8)
        (reg/v:SF 133 [ sy ]))) "../System/pomozne_funkcije.c":226:8 -1
     (nil))
(debug_insn 16 15 5 2 (debug_marker) "../System/pomozne_funkcije.c":227:2 -1
     (nil))
(insn 5 16 17 2 (set (reg/v:SF 134 [ dist ])
        (reg:SF 158)) "../System/pomozne_funkcije.c":224:61 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 158)
        (nil)))
(debug_insn 17 5 18 2 (var_location:SF distance (reg/v:SF 134 [ dist ])) "../System/pomozne_funkcije.c":227:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/pomozne_funkcije.c":160:7 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/pomozne_funkcije.c":162:5 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SF distance (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":227:14 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SF vis (debug_expr:SF D#7)) "../System/pomozne_funkcije.c":227:14 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/pomozne_funkcije.c":229:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SF D#6 (mult:SF (debug_expr:SF D#7)
        (const_double:SF 2.55e+2 [0x0.ffp+8]))) "../System/pomozne_funkcije.c":229:29 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI D#5 (fix:SI (debug_expr:SF D#6))) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI r (debug_expr:SI D#5)) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker:BLK) "../System/pomozne_funkcije.c":154:15 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:SI D#4 (ashiftrt:SI (debug_expr:SI D#5)
        (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:14 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:SI D#3 (ashift:SI (debug_expr:SI D#4)
        (const_int 11 [0xb]))) "../System/pomozne_funkcije.c":156:18 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 35 34 36 2 (var_location:SI c (debug_expr:SI D#3)) "../System/pomozne_funkcije.c":229:15 -1
     (nil))
(debug_insn 36 35 118 2 (debug_marker) "../System/pomozne_funkcije.c":230:2 -1
     (nil))
(insn 118 36 119 2 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 120 [ realx ])
            (reg:SF 136))) "../System/pomozne_funkcije.c":230:4 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 136)
        (nil)))
(insn 119 118 39 2 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":230:4 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 39 119 40 2 (set (pc)
        (if_then_else (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../System/pomozne_funkcije.c":230:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 100)
(note 40 39 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 116 3 (set (reg:SF 137)
        (const_double:SF 2.8e+2 [0x0.8cp+9])) "../System/pomozne_funkcije.c":230:16 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 2.8e+2 [0x0.8cp+9])
        (nil)))
(insn 116 41 117 3 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 120 [ realx ])
            (reg:SF 137))) "../System/pomozne_funkcije.c":230:16 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 137)
        (nil)))
(insn 117 116 43 3 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":230:16 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 43 117 44 3 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../System/pomozne_funkcije.c":230:16 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 100)
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 4 (set (reg:SF 138 [ blood.posy ])
        (mem/c:SF (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 blood.posy+0 S4 A32])) "../System/pomozne_funkcije.c":226:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem/c:SF (plus:SI (reg/f:SI 103 afp)
                (const_int 4 [0x4])) [1 blood.posy+0 S4 A32])
        (nil)))
(insn 46 45 114 4 (set (reg/v:SF 121 [ realy ])
        (plus:SF (reg/v:SF 133 [ sy ])
            (reg:SF 138 [ blood.posy ]))) "../System/pomozne_funkcije.c":226:8 758 {*addsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 138 [ blood.posy ])
        (expr_list:REG_DEAD (reg/v:SF 133 [ sy ])
            (nil))))
(insn 114 46 115 4 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 121 [ realy ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/pomozne_funkcije.c":230:31 828 {*cmpsf_trap_vfp}
     (nil))
(insn 115 114 49 4 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":230:31 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 49 115 50 4 (set (pc)
        (if_then_else (lt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../System/pomozne_funkcije.c":230:31 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 283038348 (nil)))
 -> 100)
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 112 5 (set (reg:SF 140)
        (const_double:SF 2.4e+2 [0x0.fp+8])) "../System/pomozne_funkcije.c":230:44 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 2.4e+2 [0x0.fp+8])
        (nil)))
(insn 112 51 113 5 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 121 [ realy ])
            (reg:SF 140))) "../System/pomozne_funkcije.c":230:44 828 {*cmpsf_trap_vfp}
     (expr_list:REG_DEAD (reg:SF 140)
        (nil)))
(insn 113 112 53 5 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":230:44 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 53 113 54 5 (set (pc)
        (if_then_else (gt (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../System/pomozne_funkcije.c":230:44 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 100)
(note 54 53 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 66 54 81 6 NOTE_INSN_DELETED)
(note 81 66 84 6 NOTE_INSN_DELETED)
(note 84 81 88 6 NOTE_INSN_DELETED)
(note 88 84 90 6 NOTE_INSN_DELETED)
(note 90 88 91 6 NOTE_INSN_DELETED)
(note 91 90 92 6 NOTE_INSN_DELETED)
(note 92 91 55 6 NOTE_INSN_DELETED)
(insn 55 92 56 6 (set (reg:SF 0 r0)
        (reg/v:SF 134 [ dist ])) "../System/pomozne_funkcije.c":162:17 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 134 [ dist ])
        (nil)))
(call_insn/u 56 55 58 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 58 56 60 6 (set (reg:DF 2 r2)
        (const_double:DF 3.25999999999999970357045242508320370689034461975e-2 [0x0.858793dd97f628p-4])) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 60 58 107 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 107 60 61 6 (set (reg:DF 159)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(insn 61 107 63 6 (set (reg:DF 142)
        (reg:DF 159)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 159)
        (nil)))
(insn 63 61 65 6 (set (reg:DF 2 r2)
        (reg:DF 142)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 65 63 68 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(debug_insn 68 65 108 6 (debug_marker) "../System/pomozne_funkcije.c":231:2 -1
     (nil))
(insn 108 68 69 6 (set (reg:DF 160)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (nil))
(insn 69 108 71 6 (set (reg:DF 2 r2)
        (reg:DF 160)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 160)
        (nil)))
(call_insn/u 71 69 73 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 73 71 75 6 (set (reg:DF 2 r2)
        (reg:DF 142)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 142)
        (nil)))
(call_insn/u 75 73 109 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:17 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 109 75 103 6 (set (reg:DF 161)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 103 109 76 6 (set (reg:DF 146)
        (const_double:DF 0.0 [0x0.0p+0])) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
(insn 76 103 77 6 (set (reg:DF 145)
        (reg:DF 161)) "../System/pomozne_funkcije.c":162:17 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 161)
        (nil)))
(insn 77 76 78 6 (set (subreg:SI (reg:DF 146) 0)
        (subreg:SI (reg:DF 145) 0)) "../System/pomozne_funkcije.c":162:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 6 (set (subreg:SI (reg:DF 146) 4)
        (plus:SI (subreg:SI (reg:DF 145) 4)
            (const_int -2147483648 [0xffffffff80000000]))) "../System/pomozne_funkcije.c":162:12 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:DF 145)
        (nil)))
(insn 79 78 80 6 (set (reg:DF 16 s0)
        (reg:DF 146)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 146)
        (nil)))
(call_insn/u 80 79 110 6 (parallel [
            (set (reg:DF 16 s0)
                (call (mem:SI (symbol_ref:SI ("exp") [flags 0x41]  <function_decl 0000000006644d00 exp>) [0 __builtin_exp S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("exp") [flags 0x41]  <function_decl 0000000006644d00 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:DF (use (reg:DF 16 s0))
            (nil))))
(insn 110 80 82 6 (set (reg:DF 162)
        (reg:DF 16 s0)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 16 s0)
        (nil)))
(insn 82 110 83 6 (set (reg:DF 0 r0)
        (reg:DF 162)) "../System/pomozne_funkcije.c":162:12 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 162)
        (nil)))
(call_insn/u 83 82 111 6 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":162:12 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 111 83 85 6 (set (reg:SF 163)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":162:12 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 85 111 94 6 (set (reg:SF 149)
        (const_double:SF 2.55e+2 [0x0.ffp+8])) "../System/pomozne_funkcije.c":229:29 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 2.55e+2 [0x0.ffp+8])
        (nil)))
(insn 94 85 86 6 (set (reg:SI 1 r1)
        (fix:SI (fix:SF (reg/v:SF 121 [ realy ])))) "../System/pomozne_funkcije.c":231:2 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SF 121 [ realy ])
        (nil)))
(insn 86 94 95 6 (set (reg:SF 148)
        (mult:SF (reg:SF 163)
            (reg:SF 149))) "../System/pomozne_funkcije.c":229:29 767 {*mulsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 163)
        (expr_list:REG_DEAD (reg:SF 149)
            (nil))))
(insn 95 86 87 6 (set (reg:SI 0 r0)
        (fix:SI (fix:SF (reg/v:SF 120 [ realx ])))) "../System/pomozne_funkcije.c":231:2 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg/v:SF 120 [ realx ])
        (nil)))
(insn 87 95 89 6 (set (reg:SI 150)
        (fix:SI (fix:SF (reg:SF 148)))) "../System/pomozne_funkcije.c":229:15 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 148)
        (nil)))
(insn 89 87 93 6 (set (reg:SI 152)
        (ashift:SI (reg:SI 150)
            (const_int 8 [0x8]))) "../System/pomozne_funkcije.c":156:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 93 89 96 6 (set (reg:SI 2 r2)
        (and:SI (reg:SI 152)
            (const_int 63488 [0xf800]))) "../System/pomozne_funkcije.c":231:2 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(call_insn/j 96 93 97 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x3]  <function_decl 0000000007a61a00 narisi_velik_kvadrat>) [0 narisi_velik_kvadrat S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/pomozne_funkcije.c":231:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("narisi_velik_kvadrat") [flags 0x3]  <function_decl 0000000007a61a00 narisi_velik_kvadrat>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (nil))))))
(barrier 97 96 100)
(code_label 100 97 101 7 62 (nil) [4 uses])
(note 101 100 120 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 120 101 0 NOTE_INSN_DELETED)

;; Function draw_full_screen_image (draw_full_screen_image, funcdef_no=878, decl_uid=12003, cgraph_uid=882, symbol_order=889)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 9 (  1.3)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4 3
;;
;; Loop 2
;;  header 3, latch 3
;;  depth 2, outer 1
;;  nodes: 3
;; 2 succs { 5 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 3 }
;; 6 succs { 1 }
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4 3
;;
;; Loop 2
;;  header 3, latch 3
;;  depth 2, outer 1
;;  nodes: 3
;; 2 succs { 5 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 3 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 150 uninteresting
Reg 135 uninteresting
Reg 140: local to bb 3 def dominates all uses has unique first use
Reg 137: local to bb 3 def dominates all uses has unique first use
Reg 141: local to bb 3 def dominates all uses has unique first use
Reg 144: local to bb 3 def dominates all uses has unique first use
Reg 138: local to bb 3 def dominates all uses has unique first use
Reg 142 uninteresting
Reg 143 uninteresting
Reg 146: local to bb 3 def dominates all uses has unique first use
Found def insn 42 for 137 to be not moveable
Examining insn 43, def for 138
  all ok
Found def insn 45 for 140 to be not moveable
Examining insn 46, def for 141
  all ok
Found def insn 49 for 144 to be not moveable
Examining insn 51, def for 146
  all ok
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4 3
;;
;; Loop 2
;;  header 3, latch 3
;;  depth 2, outer 1
;;  nodes: 3
;; 2 succs { 5 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { 3 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a12 (r131,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a5 (r131,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,195 VFP_LO_REGS:45,195 ALL_REGS:45,195 MEM:30,130
  a1(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,15315 VFP_LO_REGS:15,15315 ALL_REGS:15,15315 MEM:10,10210
  a2(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:45,45 MEM:30,30
  a3(r131,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,465 VFP_LO_REGS:15,465 ALL_REGS:15,465 MEM:10,310
  a4(r150,l0) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:30,30 MEM:30,30
  a5(r131,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a6(r132,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,15300 VFP_LO_REGS:450,15300 ALL_REGS:450,15300 MEM:300,10200
  a7(r134,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:150,150 MEM:100,100
  a8(r127,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,29850 VFP_LO_REGS:150,29850 ALL_REGS:150,29850 MEM:100,19900
  a9(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,89400 VFP_LO_REGS:300,89400 ALL_REGS:300,89400 MEM:200,59600
  a10(r117,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:89100,89100 VFP_LO_REGS:89100,89100 ALL_REGS:89100,89100 MEM:59400,59400
  a11(r127,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a12(r131,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a13(r132,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:14850,14850 MEM:9900,9900
  a14(r134,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a15(r146,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a16(r143,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a17(r144,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a18(r142,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a19(r138,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a20(r141,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a21(r137,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a22(r140,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800

   Insn 89(l0): point = 0
   Insn 87(l0): point = 2
   Insn 88(l0): point = 4
   Insn 84(l0): point = 6
   Insn 81(l0): point = 8
   Insn 83(l0): point = 10
   Insn 82(l0): point = 12
   Insn 80(l0): point = 14
   Insn 98(l0): point = 17
   Insn 103(l0): point = 19
   Insn 16(l0): point = 21
   Insn 14(l0): point = 23
   Insn 102(l0): point = 25
   Insn 2(l0): point = 27
   Insn 97(l0): point = 29
   Insn 100(l1): point = 32
   Insn 4(l1): point = 34
   Insn 74(l1): point = 36
   Insn 68(l1): point = 39
   Insn 67(l1): point = 41
   Insn 65(l1): point = 43
   Insn 66(l1): point = 45
   Insn 60(l2): point = 48
   Insn 59(l2): point = 50
   Insn 53(l2): point = 52
   Insn 57(l2): point = 54
   Insn 51(l2): point = 56
   Insn 48(l2): point = 58
   Insn 47(l2): point = 60
   Insn 43(l2): point = 62
   Insn 49(l2): point = 64
   Insn 46(l2): point = 66
   Insn 42(l2): point = 68
   Insn 45(l2): point = 70
 a0(r134): [17..25]
 a1(r132): [17..21]
 a2(r135): [22..27]
 a3(r131): [17..23]
 a4(r150): [28..29]
 a5(r131): [32..47]
 a6(r132): [32..45]
 a7(r134): [32..47]
 a8(r127): [32..34]
 a9(r117): [46..47] [32..36]
 a10(r117): [48..72]
 a11(r127): [48..72]
 a12(r131): [48..72]
 a13(r132): [48..72]
 a14(r134): [48..72]
 a15(r146): [53..56]
 a16(r143): [57..58]
 a17(r144): [57..64]
 a18(r142): [59..60]
 a19(r138): [59..62]
 a20(r141): [61..66]
 a21(r137): [63..68]
 a22(r140): [67..70]
 Rebuilding regno allocno list for 146
 Rebuilding regno allocno list for 144
 Rebuilding regno allocno list for 143
 Rebuilding regno allocno list for 142
 Rebuilding regno allocno list for 141
 Rebuilding regno allocno list for 140
 Rebuilding regno allocno list for 138
 Rebuilding regno allocno list for 137
      Moving ranges of a14r134 to a7r134:  [48..72]
      Moving ranges of a7r134 to a0r134:  [32..72]
      Moving ranges of a13r132 to a6r132:  [48..72]
      Moving ranges of a6r132 to a1r132:  [48..72] [32..45]
      Moving ranges of a12r131 to a5r131:  [48..72]
      Moving ranges of a5r131 to a3r131:  [32..72]
      Moving ranges of a11r127 to a8r127:  [48..72]
 Rebuilding regno allocno list for 127
      Moving ranges of a10r117 to a9r117:  [48..72]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 73 to 20 - 27%
Ranges after the compression:
 a0(r134): [6..19] [0..3]
 a1(r132): [6..19] [0..1]
 a2(r135): [2..3]
 a3(r131): [6..19] [0..3]
 a4(r150): [4..5]
 a8(r127): [6..19]
 a9(r117): [6..19]
 a15(r146): [8..9]
 a16(r143): [10..11]
 a17(r144): [10..17]
 a18(r142): [12..13]
 a19(r138): [12..15]
 a20(r141): [14..17]
 a21(r137): [16..19]
 a22(r140): [18..19]
+++Allocating 120 bytes for conflict table (uncompressed size 184)
;; a0(r134,l0) conflicts: a1(r132,l0) a3(r131,l0) a2(r135,l0) a8(r127,l0) a9(r117,l0) a15(r146,l0) a16(r143,l0) a17(r144,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r132,l0) conflicts: a0(r134,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a15(r146,l0) a16(r143,l0) a17(r144,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r135,l0) conflicts: a0(r134,l0) a3(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r131,l0) conflicts: a0(r134,l0) a1(r132,l0) a2(r135,l0) a8(r127,l0) a9(r117,l0) a15(r146,l0) a16(r143,l0) a17(r144,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r150,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r127,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a9(r117,l0) a15(r146,l0) a16(r143,l0) a17(r144,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r117,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a15(r146,l0) a16(r143,l0) a17(r144,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r146,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r143,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a17(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r144,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a16(r143,l0) a18(r142,l0) a19(r138,l0) a20(r141,l0) a21(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r142,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a17(r144,l0) a19(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r138,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a17(r144,l0) a18(r142,l0) a20(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r141,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a17(r144,l0) a19(r138,l0) a21(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r137,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a17(r144,l0) a20(r141,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r140,l0) conflicts: a0(r134,l0) a1(r132,l0) a3(r131,l0) a8(r127,l0) a9(r117,l0) a21(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a20(r141)<->a22(r140)@123:shuffle
  cp1:a19(r138)<->a21(r137)@123:shuffle
  cp2:a18(r142)<->a20(r141)@123:shuffle
  cp3:a16(r143)<->a18(r142)@123:shuffle
  cp4:a16(r143)<->a19(r138)@123:shuffle
  cp5:a15(r146)<->a16(r143)@123:shuffle
  cp6:a15(r146)<->a17(r144)@123:shuffle
  cp7:a2(r135)<->a4(r150)@1:move
  cp8:a1(r132)<->a2(r135)@1:shuffle
  pref0:a4(r150)<-hr0@2
  regions=3, blocks=7, points=20
    allocnos=23 (big 0), copies=9, conflicts=0, ranges=18

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r134 1r132 2r135 3r131 4r150 8r127 9r117 15r146 16r143 17r144 18r142 19r138 20r141 21r137 22r140
    modified regnos: 117 127 131 132 134 135 137 138 140 141 142 143 144 146 150
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@497276
      Allocno a0r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r150 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a20r141-a22r140 (freq=123):
        Result (freq=3960): a20r141(1980) a22r140(1980)
      Forming thread by copy 1:a19r138-a21r137 (freq=123):
        Result (freq=3960): a19r138(1980) a21r137(1980)
      Forming thread by copy 2:a18r142-a20r141 (freq=123):
        Result (freq=5940): a18r142(1980) a20r141(1980) a22r140(1980)
      Forming thread by copy 3:a16r143-a18r142 (freq=123):
        Result (freq=7920): a16r143(1980) a18r142(1980) a20r141(1980) a22r140(1980)
      Forming thread by copy 5:a15r146-a16r143 (freq=123):
        Result (freq=9900): a15r146(1980) a16r143(1980) a18r142(1980) a20r141(1980) a22r140(1980)
      Forming thread by copy 7:a2r135-a4r150 (freq=1):
        Result (freq=5): a2r135(3) a4r150(2)
      Forming thread by copy 8:a1r132-a2r135 (freq=1):
        Result (freq=1026): a1r132(1021) a2r135(3) a4r150(2)
      Pushing a0(r134,l0)(cost 0)
      Pushing a3(r131,l0)(cost 0)
      Pushing a4(r150,l0)(cost 0)
      Pushing a2(r135,l0)(cost 0)
      Pushing a1(r132,l0)(cost 0)
      Pushing a17(r144,l0)(cost 0)
      Pushing a8(r127,l0)(cost 0)
      Pushing a21(r137,l0)(cost 0)
      Pushing a19(r138,l0)(cost 0)
      Pushing a9(r117,l0)(cost 0)
      Pushing a22(r140,l0)(cost 0)
      Pushing a20(r141,l0)(cost 0)
      Pushing a18(r142,l0)(cost 0)
      Pushing a16(r143,l0)(cost 0)
      Pushing a15(r146,l0)(cost 0)
      Popping a15(r146,l0)  -- assign reg 3
      Popping a16(r143,l0)  -- assign reg 3
      Popping a18(r142,l0)  -- assign reg 3
      Popping a20(r141,l0)  -- assign reg 3
      Popping a22(r140,l0)  -- assign reg 3
      Popping a9(r117,l0)  -- assign reg 2
      Popping a19(r138,l0)  -- assign reg 1
      Popping a21(r137,l0)  -- assign reg 1
      Popping a8(r127,l0)  -- assign reg 0
      Popping a17(r144,l0)  -- assign reg 12
      Popping a1(r132,l0)  -- assign reg 14
      Popping a2(r135,l0)  -- assign reg 0
      Popping a4(r150,l0)  -- assign reg 0
      Popping a3(r131,l0)  -- assign reg 4
      Popping a0(r134,l0)  -- assign reg 5
Disposition:
    9:r117 l0     2    8:r127 l0     0    3:r131 l0     4    1:r132 l0    14
    0:r134 l0     5    2:r135 l0     0   21:r137 l0     1   19:r138 l0     1
   22:r140 l0     3   20:r141 l0     3   18:r142 l0     3   16:r143 l0     3
   17:r144 l0    12   15:r146 l0     3    4:r150 l0     0
New iteration of spill/restore move
+++Costs: overall -28, reg -28, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


draw_full_screen_image

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={4d,1u} r3={4d,2u} r7={1d,6u} r12={4d} r13={1d,8u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,6u} r103={1d,5u} r104={2d} r105={2d} r106={2d} r117={2d,13u} r127={2d,1u} r131={2d,2u} r132={2d,3u} r134={2d,2u} r135={1d,2u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u} 
;;    total ref usage 283{215d,68u,0e} in 71{69 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 93 2 NOTE_INSN_DELETED)
(debug_insn 93 17 7 2 (var_location:SI D#10 (reg:SI 0 r0 [ img ])) -1
     (nil))
(debug_insn 7 93 8 2 (debug_marker) "../System/pomozne_funkcije.c":247:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI pixel (const_int 0 [0])) "../System/pomozne_funkcije.c":247:6 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/pomozne_funkcije.c":248:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/pomozne_funkcije.c":249:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/pomozne_funkcije.c":249:6 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 97 2 (debug_marker) "../System/pomozne_funkcije.c":249:14 -1
     (nil))
(insn 97 13 2 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ img ])) "../System/pomozne_funkcije.c":246:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ img ])
        (nil)))
(insn 2 97 102 2 (set (reg/v/f:SI 135 [ img ])
        (reg:SI 150)) "../System/pomozne_funkcije.c":246:48 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 102 2 14 2 (set (reg/f:SI 134 [ _70 ])
        (plus:SI (reg/v/f:SI 135 [ img ])
            (const_int 173056 [0x2a400]))) 7 {*arm_addsi3}
     (nil))
(insn 14 102 16 2 (set (reg:SI 131 [ ivtmp.116 ])
        (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
                (const_int -2 [0xfffffffffffffffe])))) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
                (const_int -2 [0xfffffffffffffffe])))
        (nil)))
(insn 16 14 103 2 (set (reg:SI 132 [ ivtmp.119 ])
        (plus:SI (reg/v/f:SI 135 [ img ])
            (const_int 720 [0x2d0]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ img ])
        (nil)))
(insn 103 16 98 2 (set (reg/f:SI 134 [ _70 ])
        (plus:SI (reg/f:SI 134 [ _70 ])
            (const_int 464 [0x1d0]))) 7 {*arm_addsi3}
     (nil))
(jump_insn 98 103 99 2 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 99 98 58)
(code_label 58 99 21 3 70 (nil) [2 uses])
(note 21 58 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 21 50 3 NOTE_INSN_DELETED)
(note 50 44 22 3 NOTE_INSN_DELETED)
(debug_insn 22 50 23 3 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/pomozne_funkcije.c":251:4 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI pixel (minus:SI (reg:SI 117 [ ivtmp.106 ])
        (debug_expr:SI D#10))) "../System/pomozne_funkcije.c":251:10 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../System/pomozne_funkcije.c":252:4 -1
     (nil))
(debug_insn 27 25 28 3 (var_location:QI red (mem:QI (reg:SI 117 [ ivtmp.106 ]) [0 MEM[base: _50, offset: 0B]+0 S1 A8])) "../System/pomozne_funkcije.c":252:8 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../System/pomozne_funkcije.c":253:4 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:QI green (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
            (const_int 1 [0x1])) [0 MEM[base: _50, offset: 1B]+0 S1 A8])) "../System/pomozne_funkcije.c":253:10 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../System/pomozne_funkcije.c":254:4 -1
     (nil))
(debug_insn 31 30 32 3 (var_location:QI blue (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
            (const_int 2 [0x2])) [0 MEM[base: _50, offset: 2B]+0 S1 A8])) "../System/pomozne_funkcije.c":254:9 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../System/pomozne_funkcije.c":255:4 -1
     (nil))
(debug_insn 33 32 34 3 (var_location:SI r (zero_extend:SI (mem:QI (reg:SI 117 [ ivtmp.106 ]) [0 MEM[base: _50, offset: 0B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI g (zero_extend:SI (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
                (const_int 1 [0x1])) [0 MEM[base: _50, offset: 1B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI b (zero_extend:SI (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
                (const_int 2 [0x2])) [0 MEM[base: _50, offset: 2B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker:BLK) "../System/pomozne_funkcije.c":154:15 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(debug_insn 39 38 40 3 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(debug_insn 40 39 45 3 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":255:24 -1
     (nil))
(insn 45 40 42 3 (set (reg:SI 140 [ MEM[base: _50, offset: 1B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
                    (const_int 1 [0x1])) [0 MEM[base: _50, offset: 1B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 45 46 3 (set (reg:SI 137 [ MEM[base: _50, offset: 0B] ])
        (zero_extend:SI (mem:QI (reg:SI 117 [ ivtmp.106 ]) [0 MEM[base: _50, offset: 0B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 42 49 3 (set (reg:SI 141)
        (ashiftrt:SI (reg:SI 140 [ MEM[base: _50, offset: 1B] ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":156:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 140 [ MEM[base: _50, offset: 1B] ])
        (nil)))
(insn 49 46 43 3 (set (reg:SI 144 [ MEM[base: _50, offset: 2B] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 117 [ ivtmp.106 ])
                    (const_int 2 [0x2])) [0 MEM[base: _50, offset: 2B]+0 S1 A8]))) "../System/pomozne_funkcije.c":255:24 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 43 49 47 3 (set (reg:SI 138)
        (ashiftrt:SI (reg:SI 137 [ MEM[base: _50, offset: 0B] ])
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:14 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 137 [ MEM[base: _50, offset: 0B] ])
        (nil)))
(insn 47 43 48 3 (set (reg:SI 142)
        (ashift:SI (reg:SI 141)
            (const_int 5 [0x5]))) "../System/pomozne_funkcije.c":156:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 48 47 51 3 (set (reg:SI 143)
        (ior:SI (ashift:SI (reg:SI 138)
                (const_int 11 [0xb]))
            (reg:SI 142))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))
(insn 51 48 57 3 (set (reg:SI 146)
        (ior:SI (lshiftrt:SI (reg:SI 144 [ MEM[base: _50, offset: 2B] ])
                (const_int 3 [0x3]))
            (reg:SI 143))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 144 [ MEM[base: _50, offset: 2B] ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
(insn 57 51 53 3 (set (reg:SI 117 [ ivtmp.106 ])
        (plus:SI (reg:SI 117 [ ivtmp.106 ])
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":250:3 7 {*arm_addsi3}
     (nil))
(insn 53 57 54 3 (set (mem:HI (pre_inc:SI (reg:SI 127 [ ivtmp.108 ])) [3 MEM[base: _53, offset: 0B]+0 S2 A16])
        (subreg:HI (reg:SI 146) 0)) "../System/pomozne_funkcije.c":255:22 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_INC (reg:SI 127 [ ivtmp.108 ])
            (nil))))
(debug_insn 54 53 55 3 (debug_marker) "../System/pomozne_funkcije.c":250:21 -1
     (nil))
(debug_insn 55 54 56 3 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 56 55 59 3 (debug_marker) "../System/pomozne_funkcije.c":250:15 -1
     (nil))
(insn 59 56 60 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ ivtmp.106 ])
            (reg:SI 132 [ ivtmp.119 ]))) "../System/pomozne_funkcije.c":250:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 60 59 61 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 58)
            (pc))) "../System/pomozne_funkcije.c":250:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 58)
(note 61 60 62 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 4 (debug_marker) "../System/pomozne_funkcije.c":249:20 -1
     (nil))
(debug_insn 63 62 64 4 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 66 4 (debug_marker) "../System/pomozne_funkcije.c":249:14 -1
     (nil))
(insn 66 64 65 4 (set (reg:SI 132 [ ivtmp.119 ])
        (plus:SI (reg:SI 117 [ ivtmp.106 ])
            (const_int 720 [0x2d0]))) "../System/pomozne_funkcije.c":249:2 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ ivtmp.106 ])
        (nil)))
(insn 65 66 67 4 (set (reg:SI 131 [ ivtmp.116 ])
        (plus:SI (reg:SI 131 [ ivtmp.116 ])
            (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":249:2 7 {*arm_addsi3}
     (nil))
(insn 67 65 68 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ ivtmp.119 ])
            (reg/f:SI 134 [ _70 ]))) "../System/pomozne_funkcije.c":249:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 69 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../System/pomozne_funkcije.c":249:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 10845908 (nil)))
 -> 77)
(code_label 69 68 70 5 69 (nil) [1 uses])
(note 70 69 71 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 5 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 5 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 73 72 74 5 (debug_marker) "../System/pomozne_funkcije.c":250:15 -1
     (nil))
(insn 74 73 4 5 (set (reg:SI 117 [ ivtmp.106 ])
        (plus:SI (reg:SI 132 [ ivtmp.119 ])
            (const_int -720 [0xfffffffffffffd30]))) 7 {*arm_addsi3}
     (nil))
(insn 4 74 100 5 (set (reg:SI 127 [ ivtmp.108 ])
        (reg:SI 131 [ ivtmp.116 ])) "../System/pomozne_funkcije.c":246:48 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 100 4 101 5 (set (pc)
        (label_ref 58)) 284 {*arm_jump}
     (nil)
 -> 58)
(barrier 101 100 77)
(code_label 77 101 78 6 71 (nil) [1 uses])
(note 78 77 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 6 (debug_marker) "../System/pomozne_funkcije.c":258:2 -1
     (nil))
(insn 80 79 82 6 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":258:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 80 83 6 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":258:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 81 6 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":258:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 83 84 6 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/pomozne_funkcije.c":258:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(call_insn 84 81 85 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":258:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 85 84 88 6 (debug_marker) "../System/pomozne_funkcije.c":259:2 -1
     (nil))
(insn 88 85 87 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":259:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 88 89 6 (set (reg:SI 1 r1)
        (const_int 57600 [0xe100])) "../System/pomozne_funkcije.c":259:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 89 87 90 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/pomozne_funkcije.c":259:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 90 89 0)

;; Function draw_full_screen_image_without_red (draw_full_screen_image_without_red, funcdef_no=879, decl_uid=12006, cgraph_uid=883, symbol_order=890)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 11 (  1.2)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 7, latch 6
;;  depth 1, outer 0
;;  nodes: 7 6 5 4 3
;;
;; Loop 2
;;  header 3, latch 5
;;  depth 2, outer 1
;;  nodes: 3 5 4
;; 2 succs { 7 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 3 6 }
;; 6 succs { 7 8 }
;; 7 succs { 3 }
;; 8 succs { 1 }
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 7, latch 6
;;  depth 1, outer 0
;;  nodes: 7 6 5 4 3
;;
;; Loop 2
;;  header 3, latch 5
;;  depth 2, outer 1
;;  nodes: 3 5 4
;; 2 succs { 7 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 3 6 }
;; 6 succs { 7 8 }
;; 7 succs { 3 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 154 uninteresting
Reg 137 uninteresting
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 139 uninteresting
Reg 142: local to bb 3 def dominates all uses has unique first use
Reg 145: local to bb 3 def dominates all uses has unique first use
Reg 143: def dominates all uses has unique first use
Reg 146: def dominates all uses has unique first use
Reg 147 uninteresting
Reg 149 uninteresting
Found def insn 27 for 118 to be not moveable
Found def insn 30 for 119 to be not moveable
Reg 120 not local to one basic block
Examining insn 39, def for 142
  all ok
Reg 143 not local to one basic block
Examining insn 54, def for 145
  all ok
Reg 146 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;;
;; Loop 1
;;  header 7, latch 6
;;  depth 1, outer 0
;;  nodes: 7 6 5 4 3
;;
;; Loop 2
;;  header 3, latch 5
;;  depth 2, outer 1
;;  nodes: 3 5 4
;; 2 succs { 7 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 3 6 }
;; 6 succs { 7 8 }
;; 7 succs { 3 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r129,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a6 (r129,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,195 VFP_LO_REGS:45,195 ALL_REGS:45,195 MEM:30,130
  a1(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,15465 VFP_LO_REGS:15,15465 ALL_REGS:15,15465 MEM:10,10310
  a2(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:45,45 MEM:30,30
  a3(r129,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,465 VFP_LO_REGS:15,465 ALL_REGS:15,465 MEM:10,310
  a4(r154,l0) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:30,30 MEM:30,30
  a5(r128,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:150,150 MEM:100,100
  a6(r129,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a7(r131,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:600,15450 VFP_LO_REGS:600,15450 ALL_REGS:600,15450 MEM:400,10300
  a8(r135,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,44115 VFP_LO_REGS:150,44115 ALL_REGS:150,44115 MEM:100,29410
  a9(r136,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,89250 VFP_LO_REGS:150,89250 ALL_REGS:150,89250 MEM:100,59500
  a10(r128,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a11(r129,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a12(r131,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:14850,14850 MEM:9900,9900
  a13(r135,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:43965,43965 VFP_LO_REGS:43965,43965 ALL_REGS:43965,43965 MEM:29310,29310
  a14(r136,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:89100,89100 VFP_LO_REGS:89100,89100 ALL_REGS:89100,89100 MEM:59400,59400
  a15(r149,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28530,28530 VFP_LO_REGS:28530,28530 ALL_REGS:28530,28530 MEM:19020,19020
  a16(r147,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28530,28530 VFP_LO_REGS:28530,28530 ALL_REGS:28530,28530 MEM:19020,19020
  a17(r120,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:43965,43965 VFP_LO_REGS:43965,43965 ALL_REGS:43965,43965 MEM:29310,29310
  a18(r146,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29115,29115 VFP_LO_REGS:29115,29115 ALL_REGS:29115,29115 MEM:19410,19410
  a19(r143,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29115,29115 VFP_LO_REGS:29115,29115 ALL_REGS:29115,29115 MEM:19410,19410
  a20(r145,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a21(r118,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44550,44550 VFP_LO_REGS:44550,44550 ALL_REGS:44550,44550 MEM:29700,29700
  a22(r142,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a23(r119,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44550,44550 VFP_LO_REGS:44550,44550 ALL_REGS:44550,44550 MEM:29700,29700
  a24(r139,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800

   Insn 99(l0): point = 0
   Insn 97(l0): point = 2
   Insn 98(l0): point = 4
   Insn 94(l0): point = 6
   Insn 91(l0): point = 8
   Insn 93(l0): point = 10
   Insn 92(l0): point = 12
   Insn 90(l0): point = 14
   Insn 114(l0): point = 17
   Insn 119(l0): point = 19
   Insn 15(l0): point = 21
   Insn 16(l0): point = 23
   Insn 118(l0): point = 25
   Insn 2(l0): point = 27
   Insn 113(l0): point = 29
   Insn 116(l1): point = 32
   Insn 4(l1): point = 34
   Insn 84(l1): point = 36
   Insn 78(l1): point = 39
   Insn 77(l1): point = 41
   Insn 76(l1): point = 43
   Insn 75(l1): point = 45
   Insn 41(l2): point = 48
   Insn 55(l2): point = 50
   Insn 52(l2): point = 52
   Insn 40(l2): point = 54
   Insn 54(l2): point = 56
   Insn 66(l2): point = 58
   Insn 39(l2): point = 60
   Insn 36(l2): point = 62
   Insn 33(l2): point = 64
   Insn 30(l2): point = 66
   Insn 27(l2): point = 68
   Insn 70(l2): point = 71
   Insn 69(l2): point = 73
   Insn 67(l2): point = 75
   Insn 60(l2): point = 78
   Insn 58(l2): point = 80
   Insn 56(l2): point = 82
 a0(r128): [17..25]
 a1(r131): [17..21]
 a2(r137): [22..27]
 a3(r129): [17..23]
 a4(r154): [28..29]
 a5(r128): [32..47]
 a6(r129): [32..47]
 a7(r131): [32..47]
 a8(r135): [32..34]
 a9(r136): [32..36]
 a10(r128): [48..84]
 a11(r129): [48..84]
 a12(r131): [48..84]
 a13(r135): [48..84]
 a14(r136): [48..84]
 a15(r149): [79..80]
 a16(r147): [81..82]
 a17(r120): [81..84] [48..64]
 a18(r146): [83..84] [48..50]
 a19(r143): [83..84] [48..52]
 a20(r145): [51..56]
 a21(r118): [53..68]
 a22(r142): [55..60]
 a23(r119): [57..66]
 a24(r139): [61..62]
 Rebuilding regno allocno list for 149
 Rebuilding regno allocno list for 147
 Rebuilding regno allocno list for 146
 Rebuilding regno allocno list for 145
 Rebuilding regno allocno list for 143
 Rebuilding regno allocno list for 142
 Rebuilding regno allocno list for 139
      Moving ranges of a14r136 to a9r136:  [48..84]
 Rebuilding regno allocno list for 136
      Moving ranges of a13r135 to a8r135:  [48..84]
 Rebuilding regno allocno list for 135
      Moving ranges of a12r131 to a7r131:  [48..84]
      Moving ranges of a7r131 to a1r131:  [32..84]
      Moving ranges of a11r129 to a6r129:  [48..84]
      Moving ranges of a6r129 to a3r129:  [32..84]
      Moving ranges of a10r128 to a5r128:  [48..84]
      Moving ranges of a5r128 to a0r128:  [32..84]
 Rebuilding regno allocno list for 120
 Rebuilding regno allocno list for 119
 Rebuilding regno allocno list for 118
Compressing live ranges: from 85 to 24 - 28%
Ranges after the compression:
 a0(r128): [6..23] [0..3]
 a1(r131): [6..23] [0..1]
 a2(r137): [2..3]
 a3(r129): [6..23] [0..3]
 a4(r154): [4..5]
 a8(r135): [6..23]
 a9(r136): [6..23]
 a15(r149): [18..19]
 a16(r147): [20..21]
 a17(r120): [20..23] [8..17]
 a18(r146): [22..23] [8..9]
 a19(r143): [22..23] [8..11]
 a20(r145): [10..13]
 a21(r118): [12..17]
 a22(r142): [12..15]
 a23(r119): [14..17]
 a24(r139): [16..17]
+++Allocating 136 bytes for conflict table (uncompressed size 200)
;; a0(r128,l0) conflicts: a1(r131,l0) a3(r129,l0) a2(r137,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a15(r149,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r131,l0) conflicts: a0(r128,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a15(r149,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r137,l0) conflicts: a0(r128,l0) a3(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r129,l0) conflicts: a0(r128,l0) a1(r131,l0) a2(r137,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a15(r149,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r154,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r135,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a9(r136,l0) a17(r120,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a15(r149,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r136,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a17(r120,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a15(r149,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r149,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r147,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r120,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a18(r146,l0) a19(r143,l0) a20(r145,l0) a22(r142,l0) a21(r118,l0) a23(r119,l0) a24(r139,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r146,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a19(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r143,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a18(r146,l0) a20(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r145,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a19(r143,l0) a22(r142,l0) a21(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r118,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a20(r145,l0) a22(r142,l0) a23(r119,l0) a24(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r142,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a20(r145,l0) a21(r118,l0) a23(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r119,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a22(r142,l0) a21(r118,l0) a24(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r139,l0) conflicts: a0(r128,l0) a1(r131,l0) a3(r129,l0) a8(r135,l0) a9(r136,l0) a17(r120,l0) a21(r118,l0) a23(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a16(r147)<->a18(r146)@118:shuffle
  cp1:a16(r147)<->a19(r143)@118:shuffle
  cp2:a15(r149)<->a16(r147)@118:shuffle
  cp3:a15(r149)<->a17(r120)@118:shuffle
  cp4:a22(r142)<->a24(r139)@123:shuffle
  cp5:a20(r145)<->a23(r119)@123:shuffle
  cp6:a19(r143)<->a21(r118)@123:shuffle
  cp7:a18(r146)<->a20(r145)@123:shuffle
  cp8:a2(r137)<->a4(r154)@1:move
  cp9:a1(r131)<->a2(r137)@1:shuffle
  pref0:a4(r154)<-hr0@2
  regions=3, blocks=9, points=24
    allocnos=25 (big 0), copies=10, conflicts=0, ranges=23

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r128 1r131 2r137 3r129 4r154 8r135 9r136 15r149 16r147 17r120 18r146 19r143 20r145 21r118 22r142 23r119 24r139
    modified regnos: 118 119 120 128 129 131 135 136 137 139 142 143 145 146 147 149 154
    border:
    Pressure: GENERAL_REGS=9
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@649436
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r154 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 4:a22r142-a24r139 (freq=123):
        Result (freq=3960): a22r142(1980) a24r139(1980)
      Forming thread by copy 5:a20r145-a23r119 (freq=123):
        Result (freq=4950): a20r145(1980) a23r119(2970)
      Forming thread by copy 6:a19r143-a21r118 (freq=123):
        Result (freq=4911): a19r143(1941) a21r118(2970)
      Forming thread by copy 7:a18r146-a20r145 (freq=123):
        Result (freq=6891): a18r146(1941) a20r145(1980) a23r119(2970)
      Forming thread by copy 0:a16r147-a18r146 (freq=118):
        Result (freq=8793): a16r147(1902) a18r146(1941) a20r145(1980) a23r119(2970)
      Forming thread by copy 2:a15r149-a16r147 (freq=118):
        Result (freq=10695): a15r149(1902) a16r147(1902) a18r146(1941) a20r145(1980) a23r119(2970)
      Forming thread by copy 8:a2r137-a4r154 (freq=1):
        Result (freq=5): a2r137(3) a4r154(2)
      Pushing a4(r154,l0)(cost 0)
      Pushing a2(r137,l0)(cost 0)
      Pushing a17(r120,l0)(cost 0)
        Making a0(r128,l0) colorable
      Forming thread by copy 9:a1r131-a2r137 (freq=1):
        Result (freq=1036): a1r131(1031) a2r137(3) a4r154(2)
        Making a1(r131,l0) colorable
        Making a3(r129,l0) colorable
        Making a8(r135,l0) colorable
        Making a9(r136,l0) colorable
      Pushing a0(r128,l0)(cost 130)
      Pushing a3(r129,l0)(cost 310)
      Pushing a1(r131,l0)(cost 10310)
      Pushing a8(r135,l0)(cost 29410)
      Pushing a24(r139,l0)(cost 0)
      Pushing a22(r142,l0)(cost 0)
      Pushing a19(r143,l0)(cost 0)
      Pushing a21(r118,l0)(cost 0)
      Pushing a9(r136,l0)(cost 59500)
      Pushing a16(r147,l0)(cost 0)
      Pushing a15(r149,l0)(cost 0)
      Pushing a18(r146,l0)(cost 0)
      Pushing a20(r145,l0)(cost 0)
      Pushing a23(r119,l0)(cost 0)
      Popping a23(r119,l0)  -- assign reg 3
      Popping a20(r145,l0)  -- assign reg 3
      Popping a18(r146,l0)  -- assign reg 3
      Popping a15(r149,l0)  -- assign reg 3
      Popping a16(r147,l0)  -- assign reg 3
      Popping a9(r136,l0)  -- assign reg 2
      Popping a21(r118,l0)  -- assign reg 1
      Popping a19(r143,l0)  -- assign reg 1
      Popping a22(r142,l0)  -- assign reg 0
      Popping a24(r139,l0)  -- assign reg 0
      Popping a8(r135,l0)  -- assign reg 12
      Popping a1(r131,l0)  -- assign reg 14
      Popping a3(r129,l0)  -- assign reg 4
      Popping a0(r128,l0)  -- assign reg 5
      Popping a17(r120,l0)  -- assign reg 6
      Popping a2(r137,l0)  -- assign reg 0
      Popping a4(r154,l0)  -- assign reg 0
Disposition:
   21:r118 l0     1   23:r119 l0     3   17:r120 l0     6    0:r128 l0     5
    3:r129 l0     4    1:r131 l0    14    8:r135 l0    12    9:r136 l0     2
    2:r137 l0     0   24:r139 l0     0   22:r142 l0     0   19:r143 l0     1
   20:r145 l0     3   18:r146 l0     3   16:r147 l0     3   15:r149 l0     3
    4:r154 l0     0
New iteration of spill/restore move
+++Costs: overall -28, reg -28, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


draw_full_screen_image_without_red

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={5d,2u} r2={4d,1u} r3={4d,2u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,8u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r118={1d,4u} r119={1d,4u} r120={1d,4u} r128={2d,2u} r129={2d,2u} r131={2d,4u} r135={2d,2u} r136={2d,6u} r137={1d,2u} r139={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r154={1d,1u} 
;;    total ref usage 301{218d,83u,0e} in 77{75 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 17 2 NOTE_INSN_FUNCTION_BEG)
(note 17 3 103 2 NOTE_INSN_DELETED)
(debug_insn 103 17 7 2 (var_location:SI D#11 (reg:SI 0 r0 [ img ])) -1
     (nil))
(debug_insn 7 103 8 2 (debug_marker) "../System/pomozne_funkcije.c":263:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI pixel (const_int 0 [0])) "../System/pomozne_funkcije.c":263:6 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/pomozne_funkcije.c":264:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/pomozne_funkcije.c":266:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/pomozne_funkcije.c":266:6 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 113 2 (debug_marker) "../System/pomozne_funkcije.c":266:14 -1
     (nil))
(insn 113 13 2 2 (set (reg:SI 154)
        (reg:SI 0 r0 [ img ])) "../System/pomozne_funkcije.c":262:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ img ])
        (nil)))
(insn 2 113 118 2 (set (reg/v/f:SI 137 [ img ])
        (reg:SI 154)) "../System/pomozne_funkcije.c":262:60 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 118 2 16 2 (set (reg/f:SI 128 [ _71 ])
        (plus:SI (reg/v/f:SI 137 [ img ])
            (const_int 94208 [0x17000]))) 7 {*arm_addsi3}
     (nil))
(insn 16 118 15 2 (set (reg:SI 129 [ ivtmp.141 ])
        (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
                (const_int 26400 [0x6720])))) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
                (const_int 26400 [0x6720])))
        (nil)))
(insn 15 16 119 2 (set (reg:SI 131 [ ivtmp.137 ])
        (plus:SI (reg/v/f:SI 137 [ img ])
            (const_int 720 [0x2d0]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ img ])
        (nil)))
(insn 119 15 114 2 (set (reg/f:SI 128 [ _71 ])
        (plus:SI (reg/f:SI 128 [ _71 ])
            (const_int 112 [0x70]))) 7 {*arm_addsi3}
     (nil))
(jump_insn 114 119 115 2 (set (pc)
        (label_ref 79)) 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 115 114 68)
(code_label 68 115 21 3 79 (nil) [2 uses])
(note 21 68 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 38 23 3 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../System/pomozne_funkcije.c":268:4 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI pixel (minus:SI (reg:SI 136 [ ivtmp.130 ])
        (debug_expr:SI D#11))) "../System/pomozne_funkcije.c":268:10 -1
     (nil))
(debug_insn 25 24 43 3 (debug_marker) "../System/pomozne_funkcije.c":269:4 -1
     (nil))
(debug_insn 43 25 63 3 (debug_marker) "../System/pomozne_funkcije.c":273:5 -1
     (nil))
(debug_insn 63 43 64 3 (debug_marker) "../System/pomozne_funkcije.c":267:21 -1
     (nil))
(debug_insn 64 63 65 3 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 65 64 27 3 (debug_marker) "../System/pomozne_funkcije.c":267:15 -1
     (nil))
(insn 27 65 28 3 (set (reg/v:SI 118 [ red ])
        (zero_extend:SI (mem:QI (reg:SI 136 [ ivtmp.130 ]) [0 MEM[base: _105, offset: 0B]+0 S1 A8]))) "../System/pomozne_funkcije.c":269:8 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 28 27 29 3 (var_location:QI red (subreg:QI (reg/v:SI 118 [ red ]) 0)) "../System/pomozne_funkcije.c":269:8 -1
     (nil))
(debug_insn 29 28 44 3 (debug_marker) "../System/pomozne_funkcije.c":270:4 -1
     (nil))
(debug_insn 44 29 30 3 (var_location:SI r (zero_extend:SI (subreg:QI (reg/v:SI 118 [ red ]) 0))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(insn 30 44 31 3 (set (reg/v:SI 119 [ green ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 136 [ ivtmp.130 ])
                    (const_int 1 [0x1])) [0 MEM[base: _105, offset: 1B]+0 S1 A8]))) "../System/pomozne_funkcije.c":270:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 31 30 32 3 (var_location:QI green (subreg:QI (reg/v:SI 119 [ green ]) 0)) "../System/pomozne_funkcije.c":270:10 -1
     (nil))
(debug_insn 32 31 45 3 (debug_marker) "../System/pomozne_funkcije.c":271:4 -1
     (nil))
(debug_insn 45 32 33 3 (var_location:SI g (zero_extend:SI (subreg:QI (reg/v:SI 119 [ green ]) 0))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(insn 33 45 34 3 (set (reg/v:SI 120 [ blue ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 136 [ ivtmp.130 ])
                    (const_int 2 [0x2])) [0 MEM[base: _105, offset: 2B]+0 S1 A8]))) "../System/pomozne_funkcije.c":271:9 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 34 33 35 3 (var_location:QI blue (subreg:QI (reg/v:SI 120 [ blue ]) 0)) "../System/pomozne_funkcije.c":271:9 -1
     (nil))
(debug_insn 35 34 46 3 (debug_marker) "../System/pomozne_funkcije.c":272:4 -1
     (nil))
(debug_insn 46 35 47 3 (var_location:SI b (zero_extend:SI (subreg:QI (reg/v:SI 120 [ blue ]) 0))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(debug_insn 47 46 48 3 (debug_marker:BLK) "../System/pomozne_funkcije.c":154:15 -1
     (nil))
(debug_insn 48 47 49 3 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 49 48 50 3 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(debug_insn 50 49 51 3 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(debug_insn 51 50 36 3 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":273:30 -1
     (nil))
(insn 36 51 39 3 (set (reg:SI 139)
        (and:SI (reg/v:SI 118 [ red ])
            (reg/v:SI 119 [ green ]))) "../System/pomozne_funkcije.c":272:34 90 {*arm_andsi3_insn}
     (nil))
(insn 39 36 66 3 (set (reg:SI 142)
        (and:SI (reg/v:SI 120 [ blue ])
            (reg:SI 139))) "../System/pomozne_funkcije.c":272:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 66 39 54 3 (set (reg:SI 136 [ ivtmp.130 ])
        (plus:SI (reg:SI 136 [ ivtmp.130 ])
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":267:3 7 {*arm_addsi3}
     (nil))
(insn 54 66 40 3 (set (reg:SI 145)
        (ashiftrt:SI (reg/v:SI 119 [ green ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":156:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 119 [ green ])
        (nil)))
(insn 40 54 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 255 [0xff]))) "../System/pomozne_funkcije.c":272:34 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 52 40 55 3 (set (reg:SI 143)
        (ashiftrt:SI (reg/v:SI 118 [ red ])
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:14 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ red ])
        (nil)))
(insn 55 52 41 3 (set (reg:SI 146)
        (ashift:SI (reg:SI 145)
            (const_int 5 [0x5]))) "../System/pomozne_funkcije.c":156:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 41 55 42 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../System/pomozne_funkcije.c":272:34 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 61)
(note 42 41 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 53 42 57 4 NOTE_INSN_DELETED)
(note 57 53 56 4 NOTE_INSN_DELETED)
(insn 56 57 58 4 (set (reg:SI 147)
        (ior:SI (ashift:SI (reg:SI 143)
                (const_int 11 [0xb]))
            (reg:SI 146))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
(insn 58 56 60 4 (set (reg:SI 149)
        (ior:SI (lshiftrt:SI (reg/v:SI 120 [ blue ])
                (const_int 3 [0x3]))
            (reg:SI 147))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v:SI 120 [ blue ])
            (nil))))
(insn 60 58 61 4 (set (mem:HI (reg:SI 135 [ ivtmp.131 ]) [3 MEM[base: _83, offset: 0B]+0 S2 A16])
        (subreg:HI (reg:SI 149) 0)) "../System/pomozne_funkcije.c":273:28 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(code_label 61 60 62 5 78 (nil) [1 uses])
(note 62 61 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 67 62 69 5 (set (reg:SI 135 [ ivtmp.131 ])
        (plus:SI (reg:SI 135 [ ivtmp.131 ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":267:3 7 {*arm_addsi3}
     (nil))
(insn 69 67 70 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131 [ ivtmp.137 ])
            (reg:SI 136 [ ivtmp.130 ]))) "../System/pomozne_funkcije.c":267:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../System/pomozne_funkcije.c":267:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 68)
(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 6 (debug_marker) "../System/pomozne_funkcije.c":266:20 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../System/pomozne_funkcije.c":266:14 -1
     (nil))
(insn 75 74 76 6 (set (reg:SI 131 [ ivtmp.137 ])
        (plus:SI (reg:SI 131 [ ivtmp.137 ])
            (const_int 720 [0x2d0]))) "../System/pomozne_funkcije.c":266:2 7 {*arm_addsi3}
     (nil))
(insn 76 75 77 6 (set (reg:SI 129 [ ivtmp.141 ])
        (plus:SI (reg:SI 129 [ ivtmp.141 ])
            (const_int 480 [0x1e0]))) "../System/pomozne_funkcije.c":266:2 7 {*arm_addsi3}
     (nil))
(insn 77 76 78 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ _71 ])
            (reg:SI 131 [ ivtmp.137 ]))) "../System/pomozne_funkcije.c":266:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../System/pomozne_funkcije.c":266:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 10845908 (nil)))
 -> 87)
(code_label 79 78 80 7 77 (nil) [1 uses])
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 82 81 83 7 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 83 82 84 7 (debug_marker) "../System/pomozne_funkcije.c":267:15 -1
     (nil))
(insn 84 83 4 7 (set (reg:SI 136 [ ivtmp.130 ])
        (plus:SI (reg:SI 131 [ ivtmp.137 ])
            (const_int -720 [0xfffffffffffffd30]))) 7 {*arm_addsi3}
     (nil))
(insn 4 84 116 7 (set (reg:SI 135 [ ivtmp.131 ])
        (reg:SI 129 [ ivtmp.141 ])) "../System/pomozne_funkcije.c":262:60 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 116 4 117 7 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 117 116 87)
(code_label 87 117 88 8 80 (nil) [1 uses])
(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../System/pomozne_funkcije.c":276:2 -1
     (nil))
(insn 90 89 92 8 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":276:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 90 93 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":276:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 91 8 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":276:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 93 94 8 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/pomozne_funkcije.c":276:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(call_insn 94 91 95 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":276:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 95 94 98 8 (debug_marker) "../System/pomozne_funkcije.c":277:2 -1
     (nil))
(insn 98 95 97 8 (set (reg:SI 0 r0)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":277:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 98 99 8 (set (reg:SI 1 r1)
        (const_int 57600 [0xe100])) "../System/pomozne_funkcije.c":277:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 99 97 100 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/pomozne_funkcije.c":277:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 100 99 0)

;; Function create_level_one_sprites (create_level_one_sprites, funcdef_no=881, decl_uid=12007, cgraph_uid=885, symbol_order=892)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 3, latch 15
;;  depth 1, outer 0
;;  nodes: 3 15 14 13 12 11 10 8 9 7 6 5 4
;;
;; Loop 2
;;  header 4, multiple latches: 14 4 11 13
;;  depth 2, outer 1
;;  nodes: 4 14 11 13 12 10 8 9 7 6 5
;; 2 succs { 3 }
;; 3 succs { 4 }
;; 4 succs { 5 4 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 4 12 }
;; 12 succs { 13 14 }
;; 13 succs { 4 14 }
;; 14 succs { 15 4 }
;; 15 succs { 3 16 }
;; 16 succs { 1 }
Adding REG_EQUIV to insn 417 for source of insn 296
Adding REG_EQUIV to insn 418 for source of insn 312
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 252: def dominates all uses has unique first use
Reg 251: def dominates all uses has unique first use
Reg 250: def dominates all uses has unique first use
Reg 174: def dominates all uses has unique first use
Reg 186: def dominates all uses has unique first use
Reg 125: def dominates all uses has unique first use
Reg 253: def dominates all uses has unique first use
Reg 255 uninteresting (no unique first use)
Reg 163 uninteresting
Reg 164 uninteresting
Reg 166 uninteresting
Reg 167 uninteresting
Reg 256 uninteresting
Reg 173 uninteresting
Reg 175: local to bb 4 def dominates all uses has unique first use
Reg 177 uninteresting
Reg 172 uninteresting
Reg 180 uninteresting
Reg 182 uninteresting
Reg 183 uninteresting
Reg 127: def dominates all uses has unique first use
Reg 257 uninteresting
Reg 185: local to bb 4 def dominates all uses has unique first use
Reg 188 uninteresting
Reg 184: local to bb 4 def dominates all uses has unique first use
Reg 190 uninteresting
Reg 191 uninteresting
Reg 128 uninteresting (no unique first use)
Reg 194 uninteresting
Reg 195 uninteresting
Reg 197 uninteresting
Reg 258: local to bb 5 def dominates all uses has unique first use
Reg 132 uninteresting (no unique first use)
Reg 259 uninteresting
Reg 133: def dominates all uses has unique first use
Reg 260 uninteresting
Reg 261 uninteresting
Reg 262 uninteresting
Reg 207: local to bb 6 def dominates all uses has unique first use
Reg 263 uninteresting
Reg 264 uninteresting
Reg 265 uninteresting
Reg 266 uninteresting
Reg 267 uninteresting
Reg 217: local to bb 9 def dominates all uses has unique first use
Reg 268 uninteresting
Reg 269 uninteresting
Reg 270 uninteresting
Reg 271 uninteresting
Reg 272 uninteresting
Reg 226: local to bb 11 def dominates all uses has unique first use
Reg 273 uninteresting
Reg 274 uninteresting
Reg 275 uninteresting
Reg 276 uninteresting
Reg 277 uninteresting
Reg 238: local to bb 13 def dominates all uses has unique first use
Reg 242 uninteresting
Reg 278 uninteresting
Reg 279 uninteresting
Ignoring reg 280, has equiv memory
Ignoring reg 281, has equiv memory
Reg 125 not local to one basic block
Reg 127 not local to one basic block
Reg 133 not local to one basic block
Reg 174 not local to one basic block
Examining insn 53, def for 175
  all ok
Examining insn 72, def for 184
  all ok
Examining insn 69, def for 185
  all ok
Reg 186 not local to one basic block
Examining insn 133, def for 207
  all ok
Examining insn 180, def for 217
  all ok
Examining insn 224, def for 226
  all ok
Examining insn 270, def for 238
  all ok
Reg 250 not local to one basic block
Reg 251 not local to one basic block
Reg 252 not local to one basic block
Reg 253 not local to one basic block
Found def insn 395 for 258 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 3, latch 15
;;  depth 1, outer 0
;;  nodes: 3 15 14 13 12 11 10 8 9 7 6 5 4
;;
;; Loop 2
;;  header 4, multiple latches: 14 4 11 13
;;  depth 2, outer 1
;;  nodes: 4 14 11 13 12 10 8 9 7 6 5
;; 2 succs { 3 }
;; 3 succs { 4 }
;; 4 succs { 5 4 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 4 12 }
;; 12 succs { 13 14 }
;; 13 succs { 4 14 }
;; 14 succs { 15 4 }
;; 15 succs { 3 16 }
;; 16 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 68 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 81 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 274 (nil))
init_insns for 250: (insn_list:REG_DEP_TRUE 361 (nil))
init_insns for 251: (insn_list:REG_DEP_TRUE 360 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 13 (nil))
init_insns for 253: (insn_list:REG_DEP_TRUE 362 (nil))
init_insns for 255: (insn_list:REG_DEP_TRUE 100 (nil))
init_insns for 280: (insn_list:REG_DEP_TRUE 296 (nil))
init_insns for 281: (insn_list:REG_DEP_TRUE 312 (nil))

Pass 1 for finding pseudo/allocno costs

    r281: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r280: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r279: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r278: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r277: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r276: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r275: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r274: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r273: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r272: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r271: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r270: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r269: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r268: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r267: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r266: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r265: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r264: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r263: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r262: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r261: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r260: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r259: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r258: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r257: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r256: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r255: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r252,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a15 (r252,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r251,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a14 (r251,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a31 (r250,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a13 (r250,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r226: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r217: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r207: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r186,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a12 (r186,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r174,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a11 (r174,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r255,l0) costs: GENERAL_REGS:0,1312 VFP_D0_D7_REGS:300,19980 VFP_LO_REGS:300,19980 ALL_REGS:300,10140 MEM:200,13320
  a1(r253,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,2550 VFP_LO_REGS:300,2550 ALL_REGS:300,2550 MEM:200,1700
  a2(r252,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:1200,14700 VFP_LO_REGS:1200,14700 ALL_REGS:1200,14700 MEM:800,9800
  a3(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,1515 VFP_LO_REGS:300,1515 ALL_REGS:300,1515 MEM:200,1010
  a4(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,14880 VFP_LO_REGS:300,14880 ALL_REGS:300,14880 MEM:200,9920
  a5(r186,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:300,11400 VFP_LO_REGS:300,11400 ALL_REGS:300,11400 MEM:200,7600
  a6(r174,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:300,11400 VFP_LO_REGS:300,11400 ALL_REGS:300,11400 MEM:200,7600
  a7(r250,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:300,3300 VFP_LO_REGS:300,3300 ALL_REGS:300,3300 MEM:200,2200
  a8(r251,l0) costs: LO_REGS:0,0 HI_REGS:40,40 CALLER_SAVE_REGS:40,40 EVEN_REG:40,40 GENERAL_REGS:40,40 VFP_D0_D7_REGS:300,11400 VFP_LO_REGS:300,11400 ALL_REGS:300,11400 MEM:200,7600
  a9(r125,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1215,1215 VFP_LO_REGS:1215,1215 ALL_REGS:1215,1215 MEM:810,810
  a10(r126,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14580,14580 VFP_LO_REGS:14580,14580 ALL_REGS:14580,14580 MEM:9720,9720
  a11(r174,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,11100 VFP_LO_REGS:0,11100 ALL_REGS:0,11100 MEM:0,7400
  a12(r186,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,11100 VFP_LO_REGS:0,11100 ALL_REGS:0,11100 MEM:0,7400
  a13(r250,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,3000 VFP_LO_REGS:0,3000 ALL_REGS:0,3000 MEM:0,2000
  a14(r251,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,11100 VFP_LO_REGS:0,11100 ALL_REGS:0,11100 MEM:0,7400
  a15(r252,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,13500 VFP_LO_REGS:0,13500 ALL_REGS:0,13500 MEM:0,9000
  a16(r253,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,2250 VFP_LO_REGS:0,2250 ALL_REGS:0,2250 MEM:0,1500
  a17(r255,l1) costs: GENERAL_REGS:162,1312 VFP_D0_D7_REGS:2430,19680 VFP_LO_REGS:2430,19680 ALL_REGS:1215,9840 MEM:1620,13120
  a18(r281,l1) costs: GENERAL_REGS:162,162 VFP_D0_D7_REGS:3645,3645 VFP_LO_REGS:3645,3645 ALL_REGS:2430,2430 MEM:2430,2430
  a19(r132,l1) costs: GENERAL_REGS:162,1312 VFP_D0_D7_REGS:2430,22680 VFP_LO_REGS:2430,22680 ALL_REGS:1215,12840 MEM:1620,15120
  a20(r128,l1) costs: GENERAL_REGS:162,912 VFP_D0_D7_REGS:2430,24780 VFP_LO_REGS:2430,24780 ALL_REGS:1215,17940 MEM:1620,16520
  a21(r280,l1) costs: GENERAL_REGS:162,162 VFP_D0_D7_REGS:3645,3645 VFP_LO_REGS:3645,3645 ALL_REGS:2430,2430 MEM:2430,2430
  a22(r133,l1) costs: GENERAL_REGS:162,1662 VFP_D0_D7_REGS:2430,27930 VFP_LO_REGS:2430,27930 ALL_REGS:1215,15465 MEM:1620,18620
  a23(r167,l1) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:1620,1620
  a24(r166,l1) costs: LO_REGS:0,0 HI_REGS:486,486 CALLER_SAVE_REGS:486,486 EVEN_REG:486,486 GENERAL_REGS:486,486 MEM:4050,4050
  a25(r164,l1) costs: GENERAL_REGS:0,0 MEM:1620,1620
  a26(r163,l1) costs: LO_REGS:0,0 HI_REGS:162,162 CALLER_SAVE_REGS:162,162 EVEN_REG:162,162 GENERAL_REGS:162,162 VFP_D0_D7_REGS:2430,2430 VFP_LO_REGS:2430,2430 ALL_REGS:2430,2430 MEM:1620,1620
  a27(r125,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a28(r126,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a29(r174,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:11100,11100 VFP_LO_REGS:11100,11100 ALL_REGS:11100,11100 MEM:7400,7400
  a30(r186,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:11100,11100 VFP_LO_REGS:11100,11100 ALL_REGS:11100,11100 MEM:7400,7400
  a31(r250,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a32(r251,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:11100,11100 VFP_LO_REGS:11100,11100 ALL_REGS:11100,11100 MEM:7400,7400
  a33(r252,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13500,13500 VFP_LO_REGS:13500,13500 ALL_REGS:13500,13500 MEM:9000,9000
  a34(r253,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2250,2250 VFP_LO_REGS:2250,2250 ALL_REGS:2250,2250 MEM:1500,1500
  a35(r255,l2) costs: GENERAL_REGS:1150,1150 VFP_D0_D7_REGS:17250,17250 VFP_LO_REGS:17250,17250 ALL_REGS:8625,8625 MEM:11500,11500
  a36(r128,l2) costs: GENERAL_REGS:750,750 VFP_D0_D7_REGS:22350,22350 VFP_LO_REGS:22350,22350 ALL_REGS:16725,16725 MEM:14900,14900
  a37(r132,l2) costs: GENERAL_REGS:1150,1150 VFP_D0_D7_REGS:20250,20250 VFP_LO_REGS:20250,20250 ALL_REGS:11625,11625 MEM:13500,13500
  a38(r133,l2) costs: GENERAL_REGS:1500,1500 VFP_D0_D7_REGS:25500,25500 VFP_LO_REGS:25500,25500 ALL_REGS:14250,14250 MEM:17000,17000
  a39(r141,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10680,10680 VFP_LO_REGS:10680,10680 ALL_REGS:10680,10680 MEM:7120,7120
  a40(r279,l2) costs: LO_REGS:150,150 HI_REGS:450,450 CALLER_SAVE_REGS:450,450 EVEN_REG:450,450 GENERAL_REGS:300,300 VFP_D0_D7_REGS:3375,3375 VFP_LO_REGS:3375,3375 ALL_REGS:2250,2250 MEM:2250,2250
  a41(r238,l2) costs: GENERAL_REGS:150,150 VFP_D0_D7_REGS:3375,3375 VFP_LO_REGS:3375,3375 ALL_REGS:2250,2250 MEM:2250,2250
  a42(r278,l2) costs: GENERAL_REGS:300,300 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:2250,2250 MEM:3000,3000
  a43(r242,l2) costs: LO_REGS:0,0 HI_REGS:150,150 CALLER_SAVE_REGS:150,150 EVEN_REG:150,150 GENERAL_REGS:150,150 VFP_D0_D7_REGS:2250,2250 VFP_LO_REGS:2250,2250 ALL_REGS:2250,2250 MEM:1500,1500
  a44(r277,l2) costs: GENERAL_REGS:150,150 VFP_D0_D7_REGS:3375,3375 VFP_LO_REGS:3375,3375 ALL_REGS:2250,2250 MEM:2250,2250
  a45(r276,l2) costs: LO_REGS:300,300 HI_REGS:900,900 CALLER_SAVE_REGS:900,900 EVEN_REG:900,900 GENERAL_REGS:600,600 VFP_D0_D7_REGS:6750,6750 VFP_LO_REGS:6750,6750 ALL_REGS:4500,4500 MEM:4500,4500
  a46(r275,l2) costs: GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:4500,4500 MEM:6000,6000
  a47(r274,l2) costs: LO_REGS:200,200 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:400,400 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a48(r226,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a49(r273,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:3000,3000 MEM:4000,4000
  a50(r272,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a51(r271,l2) costs: LO_REGS:400,400 HI_REGS:1200,1200 CALLER_SAVE_REGS:1200,1200 EVEN_REG:1200,1200 GENERAL_REGS:800,800 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:6000,6000 MEM:6000,6000
  a52(r270,l2) costs: GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:6000,6000 MEM:8000,8000
  a53(r269,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a54(r217,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a55(r268,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:3000,3000 MEM:4000,4000
  a56(r267,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a57(r266,l2) costs: LO_REGS:400,400 HI_REGS:1200,1200 CALLER_SAVE_REGS:1200,1200 EVEN_REG:1200,1200 GENERAL_REGS:800,800 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:6000,6000 MEM:6000,6000
  a58(r265,l2) costs: GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:6000,6000 MEM:8000,8000
  a59(r264,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a60(r207,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a61(r263,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:3000,3000 MEM:4000,4000
  a62(r262,l2) costs: GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:3000,3000 MEM:3000,3000
  a63(r261,l2) costs: LO_REGS:400,400 HI_REGS:1200,1200 CALLER_SAVE_REGS:1200,1200 EVEN_REG:1200,1200 GENERAL_REGS:800,800 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:6000,6000 MEM:6000,6000
  a64(r260,l2) costs: GENERAL_REGS:800,800 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:6000,6000 MEM:8000,8000
  a65(r259,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:6000,6000 MEM:6000,6000
  a66(r258,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:6000,6000 MEM:6000,6000
  a67(r127,l2) costs: GENERAL_REGS:400,400 VFP_D0_D7_REGS:28200,28200 VFP_LO_REGS:28200,28200 ALL_REGS:25200,25200 MEM:18800,18800
  a68(r197,l2) costs: LO_REGS:0,0 HI_REGS:1480,1480 CALLER_SAVE_REGS:1480,1480 EVEN_REG:1480,1480 GENERAL_REGS:1480,1480 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a69(r195,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a70(r193,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a71(r194,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33300,33300 VFP_LO_REGS:33300,33300 ALL_REGS:33300,33300 MEM:22200,22200
  a72(r191,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33300,33300 VFP_LO_REGS:33300,33300 ALL_REGS:33300,33300 MEM:22200,22200
  a73(r184,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a74(r190,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a75(r115,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44400,44400 VFP_LO_REGS:44400,44400 ALL_REGS:44400,44400 MEM:29600,29600
  a76(r188,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a77(r185,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a78(r257,l2) costs: GENERAL_REGS:1480,1480 VFP_D0_D7_REGS:33300,33300 VFP_LO_REGS:33300,33300 ALL_REGS:22200,22200 MEM:22200,22200
  a79(r183,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a80(r182,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a81(r113,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:55500,55500 VFP_LO_REGS:55500,55500 ALL_REGS:55500,55500 MEM:37000,37000
  a82(r172,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44400,44400 VFP_LO_REGS:44400,44400 ALL_REGS:44400,44400 MEM:29600,29600
  a83(r180,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a84(r177,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a85(r175,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a86(r173,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22200,22200 VFP_LO_REGS:22200,22200 ALL_REGS:22200,22200 MEM:14800,14800
  a87(r256,l2) costs: GENERAL_REGS:1480,1480 VFP_D0_D7_REGS:33300,33300 VFP_LO_REGS:33300,33300 ALL_REGS:22200,22200 MEM:22200,22200

   Insn 100(l0): point = 1
   Insn 362(l0): point = 3
   Insn 14(l0): point = 5
   Insn 363(l0): point = 7
   Insn 68(l0): point = 9
   Insn 51(l0): point = 11
   Insn 361(l0): point = 13
   Insn 360(l0): point = 15
   Insn 13(l0): point = 17
   Insn 31(l1): point = 20
   Insn 30(l1): point = 22
   Insn 41(l1): point = 24
   Insn 37(l1): point = 26
   Insn 34(l1): point = 28
   Insn 28(l1): point = 30
   Insn 27(l1): point = 32
   Insn 25(l1): point = 34
   Insn 23(l1): point = 36
   Insn 21(l1): point = 38
   Insn 20(l1): point = 40
   Insn 319(l1): point = 43
   Insn 318(l1): point = 45
   Insn 316(l1): point = 47
   Insn 312(l1): point = 49
   Insn 418(l1): point = 51
   Insn 310(l1): point = 53
   Insn 307(l1): point = 55
   Insn 305(l1): point = 57
   Insn 303(l1): point = 59
   Insn 386(l1): point = 61
   Insn 299(l1): point = 63
   Insn 298(l1): point = 65
   Insn 296(l1): point = 67
   Insn 417(l1): point = 69
   Insn 294(l1): point = 71
   Insn 293(l1): point = 73
   Insn 87(l2): point = 76
   Insn 85(l2): point = 78
   Insn 83(l2): point = 80
   Insn 82(l2): point = 82
   Insn 81(l2): point = 84
   Insn 76(l2): point = 86
   Insn 75(l2): point = 88
   Insn 73(l2): point = 90
   Insn 72(l2): point = 92
   Insn 71(l2): point = 94
   Insn 69(l2): point = 96
   Insn 67(l2): point = 98
   Insn 394(l2): point = 100
   Insn 66(l2): point = 102
   Insn 63(l2): point = 104
   Insn 62(l2): point = 106
   Insn 61(l2): point = 108
   Insn 59(l2): point = 110
   Insn 56(l2): point = 112
   Insn 55(l2): point = 114
   Insn 53(l2): point = 116
   Insn 52(l2): point = 118
   Insn 50(l2): point = 120
   Insn 393(l2): point = 122
   Insn 49(l2): point = 124
   Insn 290(l2): point = 127
   Insn 289(l2): point = 129
   Insn 234(l2): point = 132
   Insn 411(l2): point = 134
   Insn 231(l2): point = 136
   Insn 230(l2): point = 138
   Insn 229(l2): point = 140
   Insn 410(l2): point = 142
   Insn 227(l2): point = 144
   Insn 226(l2): point = 146
   Insn 224(l2): point = 148
   Insn 409(l2): point = 150
   Insn 223(l2): point = 152
   Insn 221(l2): point = 154
   Insn 219(l2): point = 156
   Insn 383(l2): point = 158
   Insn 215(l2): point = 160
   Insn 214(l2): point = 162
   Insn 283(l2): point = 165
   Insn 416(l2): point = 167
   Insn 280(l2): point = 169
   Insn 279(l2): point = 171
   Insn 278(l2): point = 173
   Insn 415(l2): point = 175
   Insn 276(l2): point = 177
   Insn 275(l2): point = 179
   Insn 274(l2): point = 181
   Insn 270(l2): point = 183
   Insn 414(l2): point = 185
   Insn 269(l2): point = 187
   Insn 267(l2): point = 189
   Insn 265(l2): point = 191
   Insn 382(l2): point = 193
   Insn 261(l2): point = 195
   Insn 260(l2): point = 197
   Insn 255(l2): point = 200
   Insn 413(l2): point = 202
   Insn 252(l2): point = 204
   Insn 251(l2): point = 206
   Insn 250(l2): point = 208
   Insn 412(l2): point = 210
   Insn 248(l2): point = 212
   Insn 247(l2): point = 214
   Insn 209(l2): point = 217
   Insn 408(l2): point = 219
   Insn 206(l2): point = 221
   Insn 205(l2): point = 223
   Insn 204(l2): point = 225
   Insn 407(l2): point = 227
   Insn 202(l2): point = 229
   Insn 201(l2): point = 231
   Insn 165(l2): point = 234
   Insn 403(l2): point = 236
   Insn 162(l2): point = 238
   Insn 161(l2): point = 240
   Insn 160(l2): point = 242
   Insn 402(l2): point = 244
   Insn 158(l2): point = 246
   Insn 157(l2): point = 248
   Insn 3(l2): point = 251
   Insn 420(l2): point = 254
   Insn 423(l2): point = 256
   Insn 422(l2): point = 258
   Insn 401(l2): point = 260
   Insn 141(l2): point = 262
   Insn 140(l2): point = 264
   Insn 139(l2): point = 266
   Insn 400(l2): point = 268
   Insn 136(l2): point = 270
   Insn 135(l2): point = 272
   Insn 133(l2): point = 274
   Insn 399(l2): point = 276
   Insn 132(l2): point = 278
   Insn 130(l2): point = 280
   Insn 128(l2): point = 282
   Insn 385(l2): point = 284
   Insn 124(l2): point = 286
   Insn 123(l2): point = 288
   Insn 118(l2): point = 291
   Insn 398(l2): point = 293
   Insn 115(l2): point = 295
   Insn 114(l2): point = 297
   Insn 113(l2): point = 299
   Insn 397(l2): point = 301
   Insn 111(l2): point = 303
   Insn 110(l2): point = 305
   Insn 107(l2): point = 307
   Insn 396(l2): point = 309
   Insn 106(l2): point = 311
   Insn 104(l2): point = 313
   Insn 102(l2): point = 315
   Insn 381(l2): point = 317
   Insn 98(l2): point = 319
   Insn 96(l2): point = 321
   Insn 97(l2): point = 323
   Insn 395(l2): point = 325
   Insn 95(l2): point = 327
   Insn 94(l2): point = 329
   Insn 377(l2): point = 332
   Insn 376(l2): point = 334
   Insn 406(l2): point = 336
   Insn 187(l2): point = 338
   Insn 186(l2): point = 340
   Insn 185(l2): point = 342
   Insn 405(l2): point = 344
   Insn 183(l2): point = 346
   Insn 182(l2): point = 348
   Insn 180(l2): point = 350
   Insn 404(l2): point = 352
   Insn 179(l2): point = 354
   Insn 177(l2): point = 356
   Insn 175(l2): point = 358
   Insn 384(l2): point = 360
   Insn 171(l2): point = 362
   Insn 170(l2): point = 364
 a0(r255 [0]): [1..1]
 a0(r255 [1]): [1..1]
 a1(r253): [1..3]
 a2(r252): [1..17]
 a3(r125): [1..5]
 a4(r126): [1..7]
 a5(r186): [1..9]
 a6(r174): [1..11]
 a7(r250): [1..13]
 a8(r251): [1..15]
 a9(r125): [20..75]
 a10(r126): [20..75]
 a11(r174): [20..75]
 a12(r186): [20..75]
 a13(r250): [20..75]
 a14(r251): [20..75]
 a15(r252): [20..75]
 a16(r253): [20..75]
 a17(r255 [0]): [20..75]
 a17(r255 [1]): [20..75]
 a18(r281): [50..51]
 a19(r132 [0]): [58..75]
 a19(r132 [1]): [58..75]
 a20(r128): [66..75]
 a21(r280): [68..69]
 a22(r133 [0]): [74..75]
 a22(r133 [1]): [74..75]
 a23(r167): [21..22]
 a24(r166): [25..32]
 a25(r164): [35..36]
 a26(r163): [39..40]
 a27(r125): [76..366]
 a28(r126): [76..366]
 a29(r174): [76..366]
 a30(r186): [76..366]
 a31(r250): [76..366]
 a32(r251): [76..366]
 a33(r252): [76..366]
 a34(r253): [76..366]
 a35(r255 [0]): [76..366]
 a35(r255 [1]): [76..366]
 a36(r128): [127..366] [76..86]
 a37(r132 [0]): [332..366] [127..321]
 a37(r132 [1]): [332..366] [127..321]
 a38(r133 [0]): [332..366] [127..307]
 a38(r133 [1]): [332..366] [127..307]
 a39(r141): [332..366] [254..258] [130..251]
 a40(r279): [166..167]
 a41(r238 [0]): [172..183]
 a41(r238 [1]): [172..183]
 a42(r278 [0]): [174..175]
 a42(r278 [1]): [174..175]
 a43(r242): [180..181]
 a44(r277 [0]): [184..185]
 a44(r277 [1]): [184..185]
 a45(r276): [201..202]
 a46(r275 [0]): [209..210]
 a46(r275 [1]): [209..210]
 a47(r274): [133..134]
 a48(r226 [0]): [139..148]
 a48(r226 [1]): [139..148]
 a49(r273 [0]): [141..142]
 a49(r273 [1]): [141..142]
 a50(r272 [0]): [149..150]
 a50(r272 [1]): [149..150]
 a51(r271): [218..219]
 a52(r270 [0]): [226..227]
 a52(r270 [1]): [226..227]
 a53(r269): [335..336]
 a54(r217 [0]): [341..350]
 a54(r217 [1]): [341..350]
 a55(r268 [0]): [343..344]
 a55(r268 [1]): [343..344]
 a56(r267 [0]): [351..352]
 a56(r267 [1]): [351..352]
 a57(r266): [235..236]
 a58(r265 [0]): [243..244]
 a58(r265 [1]): [243..244]
 a59(r264): [259..260]
 a60(r207 [0]): [265..274]
 a60(r207 [1]): [265..274]
 a61(r263 [0]): [267..268]
 a61(r263 [1]): [267..268]
 a62(r262 [0]): [275..276]
 a62(r262 [1]): [275..276]
 a63(r261): [292..293]
 a64(r260 [0]): [300..301]
 a64(r260 [1]): [300..301]
 a65(r259 [0]): [308..309]
 a65(r259 [1]): [308..309]
 a66(r258 [0]): [322..325]
 a66(r258 [1]): [322..325]
 a67(r127): [324..331] [76..104]
 a68(r197): [77..78]
 a69(r195): [79..80]
 a70(r193): [81..82]
 a71(r194): [83..84]
 a72(r191): [83..88]
 a73(r184): [89..92]
 a74(r190): [89..90]
 a75(r115): [89..98]
 a76(r188): [93..94]
 a77(r185): [93..96]
 a78(r257): [99..100]
 a79(r183): [105..106]
 a80(r182): [107..108]
 a81(r113): [107..120]
 a82(r172): [109..112]
 a83(r180): [109..110]
 a84(r177): [113..114]
 a85(r175): [113..116]
 a86(r173): [117..118]
 a87(r256): [121..122]
Compressing live ranges: from 367 to 90 - 24%
Ranges after the compression:
 a0(r255 [0]): [0..0]
 a0(r255 [1]): [0..0]
 a1(r253): [0..1]
 a2(r252): [0..1]
 a3(r125): [0..1]
 a4(r126): [0..1]
 a5(r186): [0..1]
 a6(r174): [0..1]
 a7(r250): [0..1]
 a8(r251): [0..1]
 a9(r125): [2..15]
 a10(r126): [2..15]
 a11(r174): [2..15]
 a12(r186): [2..15]
 a13(r250): [2..15]
 a14(r251): [2..15]
 a15(r252): [2..15]
 a16(r253): [2..15]
 a17(r255 [0]): [2..15]
 a17(r255 [1]): [2..15]
 a18(r281): [10..11]
 a19(r132 [0]): [12..15]
 a19(r132 [1]): [12..15]
 a20(r128): [12..15]
 a21(r280): [12..13]
 a22(r133 [0]): [14..15]
 a22(r133 [1]): [14..15]
 a23(r167): [2..3]
 a24(r166): [4..5]
 a25(r164): [6..7]
 a26(r163): [8..9]
 a27(r125): [16..89]
 a28(r126): [16..89]
 a29(r174): [16..89]
 a30(r186): [16..89]
 a31(r250): [16..89]
 a32(r251): [16..89]
 a33(r252): [16..89]
 a34(r253): [16..89]
 a35(r255 [0]): [16..89]
 a35(r255 [1]): [16..89]
 a36(r128): [42..89] [16..23]
 a37(r132 [0]): [84..89] [42..81]
 a37(r132 [1]): [84..89] [42..81]
 a38(r133 [0]): [84..89] [42..79]
 a38(r133 [1]): [84..89] [42..79]
 a39(r141): [84..89] [42..69]
 a40(r279): [48..49]
 a41(r238 [0]): [50..53]
 a41(r238 [1]): [50..53]
 a42(r278 [0]): [50..51]
 a42(r278 [1]): [50..51]
 a43(r242): [52..53]
 a44(r277 [0]): [54..55]
 a44(r277 [1]): [54..55]
 a45(r276): [56..57]
 a46(r275 [0]): [58..59]
 a46(r275 [1]): [58..59]
 a47(r274): [42..43]
 a48(r226 [0]): [44..45]
 a48(r226 [1]): [44..45]
 a49(r273 [0]): [44..45]
 a49(r273 [1]): [44..45]
 a50(r272 [0]): [46..47]
 a50(r272 [1]): [46..47]
 a51(r271): [60..61]
 a52(r270 [0]): [62..63]
 a52(r270 [1]): [62..63]
 a53(r269): [84..85]
 a54(r217 [0]): [86..87]
 a54(r217 [1]): [86..87]
 a55(r268 [0]): [86..87]
 a55(r268 [1]): [86..87]
 a56(r267 [0]): [88..89]
 a56(r267 [1]): [88..89]
 a57(r266): [64..65]
 a58(r265 [0]): [66..67]
 a58(r265 [1]): [66..67]
 a59(r264): [70..71]
 a60(r207 [0]): [72..73]
 a60(r207 [1]): [72..73]
 a61(r263 [0]): [72..73]
 a61(r263 [1]): [72..73]
 a62(r262 [0]): [74..75]
 a62(r262 [1]): [74..75]
 a63(r261): [76..77]
 a64(r260 [0]): [78..79]
 a64(r260 [1]): [78..79]
 a65(r259 [0]): [80..81]
 a65(r259 [1]): [80..81]
 a66(r258 [0]): [82..83]
 a66(r258 [1]): [82..83]
 a67(r127): [82..83] [16..29]
 a68(r197): [16..17]
 a69(r195): [18..19]
 a70(r193): [20..21]
 a71(r194): [22..23]
 a72(r191): [22..23]
 a73(r184): [24..25]
 a74(r190): [24..25]
 a75(r115): [24..27]
 a76(r188): [26..27]
 a77(r185): [26..27]
 a78(r257): [28..29]
 a79(r183): [30..31]
 a80(r182): [32..33]
 a81(r113): [32..39]
 a82(r172): [34..35]
 a83(r180): [34..35]
 a84(r177): [36..37]
 a85(r175): [36..37]
 a86(r173): [38..39]
 a87(r256): [40..41]
    Creating cap  a88(r281,l0: a18(r281,l1))
    Creating cap  a89(r132,l0: a19(r132,l1))
    Creating cap  a90(r128,l0: a20(r128,l1))
    Creating cap  a91(r280,l0: a21(r280,l1))
    Creating cap  a92(r133,l0: a22(r133,l1))
    Creating cap  a93(r167,l0: a23(r167,l1))
    Creating cap  a94(r166,l0: a24(r166,l1))
    Creating cap  a95(r164,l0: a25(r164,l1))
    Creating cap  a96(r163,l0: a26(r163,l1))
    Creating cap  a97(r141,l1: a39(r141,l2))
    Creating cap  a98(r279,l1: a40(r279,l2))
    Creating cap  a99(r238,l1: a41(r238,l2))
    Creating cap  a100(r278,l1: a42(r278,l2))
    Creating cap  a101(r242,l1: a43(r242,l2))
    Creating cap  a102(r277,l1: a44(r277,l2))
    Creating cap  a103(r276,l1: a45(r276,l2))
    Creating cap  a104(r275,l1: a46(r275,l2))
    Creating cap  a105(r274,l1: a47(r274,l2))
    Creating cap  a106(r226,l1: a48(r226,l2))
    Creating cap  a107(r273,l1: a49(r273,l2))
    Creating cap  a108(r272,l1: a50(r272,l2))
    Creating cap  a109(r271,l1: a51(r271,l2))
    Creating cap  a110(r270,l1: a52(r270,l2))
    Creating cap  a111(r269,l1: a53(r269,l2))
    Creating cap  a112(r217,l1: a54(r217,l2))
    Creating cap  a113(r268,l1: a55(r268,l2))
    Creating cap  a114(r267,l1: a56(r267,l2))
    Creating cap  a115(r266,l1: a57(r266,l2))
    Creating cap  a116(r265,l1: a58(r265,l2))
    Creating cap  a117(r264,l1: a59(r264,l2))
    Creating cap  a118(r207,l1: a60(r207,l2))
    Creating cap  a119(r263,l1: a61(r263,l2))
    Creating cap  a120(r262,l1: a62(r262,l2))
    Creating cap  a121(r261,l1: a63(r261,l2))
    Creating cap  a122(r260,l1: a64(r260,l2))
    Creating cap  a123(r259,l1: a65(r259,l2))
    Creating cap  a124(r258,l1: a66(r258,l2))
    Creating cap  a125(r127,l1: a67(r127,l2))
    Creating cap  a126(r197,l1: a68(r197,l2))
    Creating cap  a127(r195,l1: a69(r195,l2))
    Creating cap  a128(r193,l1: a70(r193,l2))
    Creating cap  a129(r194,l1: a71(r194,l2))
    Creating cap  a130(r191,l1: a72(r191,l2))
    Creating cap  a131(r184,l1: a73(r184,l2))
    Creating cap  a132(r190,l1: a74(r190,l2))
    Creating cap  a133(r115,l1: a75(r115,l2))
    Creating cap  a134(r188,l1: a76(r188,l2))
    Creating cap  a135(r185,l1: a77(r185,l2))
    Creating cap  a136(r257,l1: a78(r257,l2))
    Creating cap  a137(r183,l1: a79(r183,l2))
    Creating cap  a138(r182,l1: a80(r182,l2))
    Creating cap  a139(r113,l1: a81(r113,l2))
    Creating cap  a140(r172,l1: a82(r172,l2))
    Creating cap  a141(r180,l1: a83(r180,l2))
    Creating cap  a142(r177,l1: a84(r177,l2))
    Creating cap  a143(r175,l1: a85(r175,l2))
    Creating cap  a144(r173,l1: a86(r173,l2))
    Creating cap  a145(r256,l1: a87(r256,l2))
    Creating cap  a146(r141,l0: a97(r141,l1: a39(r141,l2)))
    Creating cap  a147(r279,l0: a98(r279,l1: a40(r279,l2)))
    Creating cap  a148(r238,l0: a99(r238,l1: a41(r238,l2)))
    Creating cap  a149(r278,l0: a100(r278,l1: a42(r278,l2)))
    Creating cap  a150(r242,l0: a101(r242,l1: a43(r242,l2)))
    Creating cap  a151(r277,l0: a102(r277,l1: a44(r277,l2)))
    Creating cap  a152(r276,l0: a103(r276,l1: a45(r276,l2)))
    Creating cap  a153(r275,l0: a104(r275,l1: a46(r275,l2)))
    Creating cap  a154(r274,l0: a105(r274,l1: a47(r274,l2)))
    Creating cap  a155(r226,l0: a106(r226,l1: a48(r226,l2)))
    Creating cap  a156(r273,l0: a107(r273,l1: a49(r273,l2)))
    Creating cap  a157(r272,l0: a108(r272,l1: a50(r272,l2)))
    Creating cap  a158(r271,l0: a109(r271,l1: a51(r271,l2)))
    Creating cap  a159(r270,l0: a110(r270,l1: a52(r270,l2)))
    Creating cap  a160(r269,l0: a111(r269,l1: a53(r269,l2)))
    Creating cap  a161(r217,l0: a112(r217,l1: a54(r217,l2)))
    Creating cap  a162(r268,l0: a113(r268,l1: a55(r268,l2)))
    Creating cap  a163(r267,l0: a114(r267,l1: a56(r267,l2)))
    Creating cap  a164(r266,l0: a115(r266,l1: a57(r266,l2)))
    Creating cap  a165(r265,l0: a116(r265,l1: a58(r265,l2)))
    Creating cap  a166(r264,l0: a117(r264,l1: a59(r264,l2)))
    Creating cap  a167(r207,l0: a118(r207,l1: a60(r207,l2)))
    Creating cap  a168(r263,l0: a119(r263,l1: a61(r263,l2)))
    Creating cap  a169(r262,l0: a120(r262,l1: a62(r262,l2)))
    Creating cap  a170(r261,l0: a121(r261,l1: a63(r261,l2)))
    Creating cap  a171(r260,l0: a122(r260,l1: a64(r260,l2)))
    Creating cap  a172(r259,l0: a123(r259,l1: a65(r259,l2)))
    Creating cap  a173(r258,l0: a124(r258,l1: a66(r258,l2)))
    Creating cap  a174(r127,l0: a125(r127,l1: a67(r127,l2)))
    Creating cap  a175(r197,l0: a126(r197,l1: a68(r197,l2)))
    Creating cap  a176(r195,l0: a127(r195,l1: a69(r195,l2)))
    Creating cap  a177(r193,l0: a128(r193,l1: a70(r193,l2)))
    Creating cap  a178(r194,l0: a129(r194,l1: a71(r194,l2)))
    Creating cap  a179(r191,l0: a130(r191,l1: a72(r191,l2)))
    Creating cap  a180(r184,l0: a131(r184,l1: a73(r184,l2)))
    Creating cap  a181(r190,l0: a132(r190,l1: a74(r190,l2)))
    Creating cap  a182(r115,l0: a133(r115,l1: a75(r115,l2)))
    Creating cap  a183(r188,l0: a134(r188,l1: a76(r188,l2)))
    Creating cap  a184(r185,l0: a135(r185,l1: a77(r185,l2)))
    Creating cap  a185(r257,l0: a136(r257,l1: a78(r257,l2)))
    Creating cap  a186(r183,l0: a137(r183,l1: a79(r183,l2)))
    Creating cap  a187(r182,l0: a138(r182,l1: a80(r182,l2)))
    Creating cap  a188(r113,l0: a139(r113,l1: a81(r113,l2)))
    Creating cap  a189(r172,l0: a140(r172,l1: a82(r172,l2)))
    Creating cap  a190(r180,l0: a141(r180,l1: a83(r180,l2)))
    Creating cap  a191(r177,l0: a142(r177,l1: a84(r177,l2)))
    Creating cap  a192(r175,l0: a143(r175,l1: a85(r175,l2)))
    Creating cap  a193(r173,l0: a144(r173,l1: a86(r173,l2)))
    Creating cap  a194(r256,l0: a145(r256,l1: a87(r256,l2)))
+++Allocating 7432 bytes for conflict table (uncompressed size 10320)
;; a0(r255,l0) conflicts:
;;   subobject 0: a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a156(r273,w0,l0) a157(r272,w0,l0) a147(r279,l0) a149(r278,w0,l0) a148(r238,w0,l0) a150(r242,l0) a151(r277,w0,l0) a152(r276,l0) a153(r275,w0,l0) a158(r271,l0) a159(r270,w0,l0) a164(r266,l0) a165(r265,w0,l0) a166(r264,l0) a167(r207,w0,l0) a168(r263,w0,l0) a169(r262,w0,l0) a170(r261,l0) a171(r260,w0,l0) a172(r259,w0,l0) a173(r258,w0,l0) a160(r269,l0) a161(r217,w0,l0) a162(r268,w0,l0) a163(r267,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a1(r253,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a2(r252,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a3(r125,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a4(r126,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a5(r186,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a6(r174,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a7(r250,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a7(r250,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a8(r251,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a8(r251,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a93(r167,l0) a94(r166,l0) a95(r164,l0) a96(r163,l0) a88(r281,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a186(r183,l0) a187(r182,l0) a188(r113,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0) a194(r256,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a9(r125,l1) conflicts: a23(r167,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a10(r126,l1) conflicts: a23(r167,l1) a9(r125,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a11(r174,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a12(r186,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a13(r250,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a14(r251,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a15(r252,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a16(r253,l1) conflicts: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a17(r255,w0,l1) a17(r255,w1,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a17(r255,l1) conflicts:
;;   subobject 0: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a23(r167,l1) a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a24(r166,l1) a25(r164,l1) a26(r163,l1) a18(r281,l1) a21(r280,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a137(r183,l1) a138(r182,l1) a139(r113,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1) a145(r256,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a107(r273,w0,l1) a108(r272,w0,l1) a98(r279,l1) a100(r278,w0,l1) a99(r238,w0,l1) a101(r242,l1) a102(r277,w0,l1) a103(r276,l1) a104(r275,w0,l1) a109(r271,l1) a110(r270,w0,l1) a115(r266,l1) a116(r265,w0,l1) a117(r264,l1) a118(r207,w0,l1) a119(r263,w0,l1) a120(r262,w0,l1) a121(r261,l1) a122(r260,w0,l1) a123(r259,w0,l1) a124(r258,w0,l1) a111(r269,l1) a112(r217,w0,l1) a113(r268,w0,l1) a114(r267,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a18(r281,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r132,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a21(r280,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a21(r280,l1) a20(r128,l1) a22(r133,w0,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a107(r273,w0,l1) a108(r272,w0,l1) a98(r279,l1) a100(r278,w0,l1) a99(r238,w0,l1) a101(r242,l1) a102(r277,w0,l1) a103(r276,l1) a104(r275,w0,l1) a109(r271,l1) a110(r270,w0,l1) a115(r266,l1) a116(r265,w0,l1) a117(r264,l1) a118(r207,w0,l1) a119(r263,w0,l1) a120(r262,w0,l1) a121(r261,l1) a122(r260,w0,l1) a123(r259,w0,l1) a111(r269,l1) a112(r217,w0,l1) a113(r268,w0,l1) a114(r267,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a20(r128,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a21(r280,l1) a19(r132,w0,l1) a19(r132,w1,l1) a22(r133,w0,l1) a22(r133,w1,l1) a126(r197,l1) a125(r127,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a123(r259,w0,l1) a123(r259,w1,l1) a124(r258,w0,l1) a124(r258,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-1 12 14

;; a21(r280,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r133,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a117(r264,l1) a118(r207,w0,l1) a118(r207,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1) a120(r262,w0,l1) a120(r262,w1,l1) a121(r261,l1) a122(r260,w0,l1) a122(r260,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a105(r274,l1) a97(r141,l1) a106(r226,w0,l1) a107(r273,w0,l1) a108(r272,w0,l1) a98(r279,l1) a100(r278,w0,l1) a99(r238,w0,l1) a101(r242,l1) a102(r277,w0,l1) a103(r276,l1) a104(r275,w0,l1) a109(r271,l1) a110(r270,w0,l1) a115(r266,l1) a116(r265,w0,l1) a117(r264,l1) a118(r207,w0,l1) a119(r263,w0,l1) a120(r262,w0,l1) a121(r261,l1) a122(r260,w0,l1) a111(r269,l1) a112(r217,w0,l1) a113(r268,w0,l1) a114(r267,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a23(r167,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r166,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r164,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r163,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r125,l2) conflicts: a68(r197,l2) a67(r127,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a28(r126,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a29(r174,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a30(r186,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a31(r250,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a32(r251,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a33(r252,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a34(r253,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a35(r255,l2) conflicts:
;;   subobject 0: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a79(r183,l2) a80(r182,l2) a81(r113,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2) a87(r256,l2) a47(r274,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a48(r226,w0,l2) a49(r273,w0,l2) a50(r272,w0,l2) a40(r279,l2) a42(r278,w0,l2) a41(r238,w0,l2) a43(r242,l2) a44(r277,w0,l2) a45(r276,l2) a46(r275,w0,l2) a51(r271,l2) a52(r270,w0,l2) a57(r266,l2) a58(r265,w0,l2) a59(r264,l2) a60(r207,w0,l2) a61(r263,w0,l2) a62(r262,w0,l2) a63(r261,l2) a64(r260,w0,l2) a65(r259,w0,l2) a66(r258,w0,l2) a53(r269,l2) a54(r217,w0,l2) a55(r268,w0,l2) a56(r267,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a36(r128,l2) conflicts: a68(r197,l2) a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a66(r258,w0,l2) a66(r258,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a37(r132,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a47(r274,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a65(r259,w0,l2) a65(r259,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a47(r274,l2) a38(r133,w0,l2) a39(r141,l2) a48(r226,w0,l2) a49(r273,w0,l2) a50(r272,w0,l2) a40(r279,l2) a42(r278,w0,l2) a41(r238,w0,l2) a43(r242,l2) a44(r277,w0,l2) a45(r276,l2) a46(r275,w0,l2) a51(r271,l2) a52(r270,w0,l2) a57(r266,l2) a58(r265,w0,l2) a59(r264,l2) a60(r207,w0,l2) a61(r263,w0,l2) a62(r262,w0,l2) a63(r261,l2) a64(r260,w0,l2) a65(r259,w0,l2) a53(r269,l2) a54(r217,w0,l2) a55(r268,w0,l2) a56(r267,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a38(r133,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a59(r264,l2) a60(r207,w0,l2) a60(r207,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2) a62(r262,w0,l2) a62(r262,w1,l2) a63(r261,l2) a64(r260,w0,l2) a64(r260,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a47(r274,l2) a37(r132,w0,l2) a39(r141,l2) a48(r226,w0,l2) a49(r273,w0,l2) a50(r272,w0,l2) a40(r279,l2) a42(r278,w0,l2) a41(r238,w0,l2) a43(r242,l2) a44(r277,w0,l2) a45(r276,l2) a46(r275,w0,l2) a51(r271,l2) a52(r270,w0,l2) a57(r266,l2) a58(r265,w0,l2) a59(r264,l2) a60(r207,w0,l2) a61(r263,w0,l2) a62(r262,w0,l2) a63(r261,l2) a64(r260,w0,l2) a53(r269,l2) a54(r217,w0,l2) a55(r268,w0,l2) a56(r267,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a39(r141,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a47(r274,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a48(r226,w0,l2) a48(r226,w1,l2) a49(r273,w0,l2) a49(r273,w1,l2) a50(r272,w0,l2) a50(r272,w1,l2) a40(r279,l2) a42(r278,w0,l2) a42(r278,w1,l2) a41(r238,w0,l2) a41(r238,w1,l2) a43(r242,l2) a44(r277,w0,l2) a44(r277,w1,l2) a45(r276,l2) a46(r275,w0,l2) a46(r275,w1,l2) a51(r271,l2) a52(r270,w0,l2) a52(r270,w1,l2) a57(r266,l2) a58(r265,w0,l2) a58(r265,w1,l2) a53(r269,l2) a54(r217,w0,l2) a54(r217,w1,l2) a55(r268,w0,l2) a55(r268,w1,l2) a56(r267,w0,l2) a56(r267,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a40(r279,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r238,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a42(r278,w0,l2) a42(r278,w1,l2) a43(r242,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a42(r278,w0,l2) a43(r242,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a42(r278,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a41(r238,w0,l2) a41(r238,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a41(r238,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r242,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a41(r238,w0,l2) a41(r238,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r277,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r276,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r275,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r274,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r226,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a49(r273,w0,l2) a49(r273,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a49(r273,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a49(r273,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a48(r226,w0,l2) a48(r226,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a48(r226,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r272,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r271,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r270,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r269,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r217,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a55(r268,w0,l2) a55(r268,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a55(r268,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a55(r268,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2) a54(r217,w0,l2) a54(r217,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2) a54(r217,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r267,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r266,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r265,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a39(r141,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r264,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r207,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a61(r263,w0,l2) a61(r263,w1,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a61(r263,w0,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a61(r263,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2) a60(r207,w0,l2) a60(r207,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2) a60(r207,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r262,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r261,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r260,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2) a38(r133,w0,l2) a38(r133,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2) a38(r133,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r259,l2) conflicts:
;;   subobject 0: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a37(r132,w0,l2) a37(r132,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2) a37(r132,w0,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r258,l2) conflicts:
;;   subobject 0: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


;;   subobject 1: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a36(r128,l2)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a67(r127,l2) conflicts: a68(r197,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a69(r195,l2) a70(r193,l2) a71(r194,l2) a72(r191,l2) a73(r184,l2) a74(r190,l2) a75(r115,l2) a76(r188,l2) a77(r185,l2) a78(r257,l2) a66(r258,w0,l2) a66(r258,w1,l2)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a68(r197,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r195,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r193,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r194,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a72(r191,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r191,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a36(r128,l2) a71(r194,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r184,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a74(r190,l2) a75(r115,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r190,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a73(r184,l2) a75(r115,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a75(r115,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a73(r184,l2) a74(r190,l2) a76(r188,l2) a77(r185,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r188,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a75(r115,l2) a77(r185,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a77(r185,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a75(r115,l2) a76(r188,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r257,l2) conflicts: a67(r127,l2) a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a79(r183,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r182,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r113,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a80(r182,l2) a82(r172,l2) a83(r180,l2) a84(r177,l2) a85(r175,l2) a86(r173,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r172,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2) a83(r180,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r180,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2) a82(r172,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r177,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2) a85(r175,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r175,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2) a84(r177,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r173,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2) a81(r113,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r256,l2) conflicts: a27(r125,l2) a28(r126,l2) a29(r174,l2) a30(r186,l2) a31(r250,l2) a32(r251,l2) a33(r252,l2) a34(r253,l2) a35(r255,w0,l2) a35(r255,w1,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a88(r281,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a89(r132,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a91(r280,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a91(r280,l0) a90(r128,l0) a92(r133,w0,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a156(r273,w0,l0) a157(r272,w0,l0) a147(r279,l0) a149(r278,w0,l0) a148(r238,w0,l0) a150(r242,l0) a151(r277,w0,l0) a152(r276,l0) a153(r275,w0,l0) a158(r271,l0) a159(r270,w0,l0) a164(r266,l0) a165(r265,w0,l0) a166(r264,l0) a167(r207,w0,l0) a168(r263,w0,l0) a169(r262,w0,l0) a170(r261,l0) a171(r260,w0,l0) a172(r259,w0,l0) a160(r269,l0) a161(r217,w0,l0) a162(r268,w0,l0) a163(r267,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a90(r128,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a91(r280,l0) a89(r132,w1,l0) a89(r132,w0,l0) a92(r133,w0,l0) a92(r133,w1,l0) a175(r197,l0) a174(r127,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a172(r259,w0,l0) a172(r259,w1,l0) a173(r258,w0,l0) a173(r258,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-1 12 14

;; a91(r280,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a92(r133,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a166(r264,l0) a167(r207,w0,l0) a167(r207,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0) a169(r262,w0,l0) a169(r262,w1,l0) a170(r261,l0) a171(r260,w0,l0) a171(r260,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a154(r274,l0) a146(r141,l0) a155(r226,w0,l0) a156(r273,w0,l0) a157(r272,w0,l0) a147(r279,l0) a149(r278,w0,l0) a148(r238,w0,l0) a150(r242,l0) a151(r277,w0,l0) a152(r276,l0) a153(r275,w0,l0) a158(r271,l0) a159(r270,w0,l0) a164(r266,l0) a165(r265,w0,l0) a166(r264,l0) a167(r207,w0,l0) a168(r263,w0,l0) a169(r262,w0,l0) a170(r261,l0) a171(r260,w0,l0) a160(r269,l0) a161(r217,w0,l0) a162(r268,w0,l0) a163(r267,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a93(r167,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a94(r166,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a95(r164,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a96(r163,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a97(r141,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a105(r274,l1) a106(r226,w0,l1) a106(r226,w1,l1) a107(r273,w0,l1) a107(r273,w1,l1) a108(r272,w0,l1) a108(r272,w1,l1) a98(r279,l1) a100(r278,w0,l1) a100(r278,w1,l1) a99(r238,w0,l1) a99(r238,w1,l1) a101(r242,l1) a102(r277,w0,l1) a102(r277,w1,l1) a103(r276,l1) a104(r275,w0,l1) a104(r275,w1,l1) a109(r271,l1) a110(r270,w0,l1) a110(r270,w1,l1) a115(r266,l1) a116(r265,w0,l1) a116(r265,w1,l1) a111(r269,l1) a112(r217,w0,l1) a112(r217,w1,l1) a113(r268,w0,l1) a113(r268,w1,l1) a114(r267,w0,l1) a114(r267,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a98(r279,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a99(r238,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a100(r278,w0,l1) a100(r278,w1,l1) a101(r242,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a100(r278,w0,l1) a101(r242,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a100(r278,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a99(r238,w0,l1) a99(r238,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a99(r238,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a101(r242,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a99(r238,w0,l1) a99(r238,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a102(r277,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a103(r276,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a104(r275,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a105(r274,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a106(r226,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a107(r273,w0,l1) a107(r273,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a107(r273,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a107(r273,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a106(r226,w0,l1) a106(r226,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a106(r226,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a108(r272,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a109(r271,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a110(r270,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a111(r269,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a112(r217,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a113(r268,w0,l1) a113(r268,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a113(r268,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a113(r268,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1) a112(r217,w0,l1) a112(r217,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1) a112(r217,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a114(r267,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a115(r266,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a116(r265,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a97(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a117(r264,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a118(r207,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a119(r263,w0,l1) a119(r263,w1,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a119(r263,w0,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a119(r263,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1) a118(r207,w0,l1) a118(r207,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1) a118(r207,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a120(r262,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a121(r261,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a122(r260,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1) a22(r133,w0,l1) a22(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1) a22(r133,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a123(r259,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a19(r132,w0,l1) a19(r132,w1,l1) a20(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a19(r132,w0,l1) a20(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a124(r258,l1) conflicts:
;;   subobject 0: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


;;   subobject 1: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a20(r128,l1) a125(r127,l1)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a125(r127,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a126(r197,l1) a127(r195,l1) a128(r193,l1) a129(r194,l1) a130(r191,l1) a131(r184,l1) a132(r190,l1) a133(r115,l1) a134(r188,l1) a135(r185,l1) a136(r257,l1) a124(r258,w0,l1) a124(r258,w1,l1)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a126(r197,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a127(r195,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a128(r193,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a129(r194,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1) a130(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a130(r191,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a20(r128,l1) a125(r127,l1) a129(r194,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a131(r184,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1) a132(r190,l1) a133(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a132(r190,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1) a131(r184,l1) a133(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a133(r115,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1) a131(r184,l1) a132(r190,l1) a134(r188,l1) a135(r185,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a134(r188,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1) a133(r115,l1) a135(r185,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a135(r185,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1) a133(r115,l1) a134(r188,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a136(r257,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a125(r127,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a137(r183,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a138(r182,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a139(r113,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a138(r182,l1) a140(r172,l1) a141(r180,l1) a142(r177,l1) a143(r175,l1) a144(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a140(r172,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1) a141(r180,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a141(r180,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1) a140(r172,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a142(r177,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1) a143(r175,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a143(r175,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1) a142(r177,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a144(r173,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1) a139(r113,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a145(r256,l1) conflicts: a9(r125,l1) a10(r126,l1) a11(r174,l1) a12(r186,l1) a13(r250,l1) a14(r251,l1) a15(r252,l1) a16(r253,l1) a17(r255,w0,l1) a17(r255,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a146(r141,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a154(r274,l0) a155(r226,w0,l0) a155(r226,w1,l0) a156(r273,w0,l0) a156(r273,w1,l0) a157(r272,w0,l0) a157(r272,w1,l0) a147(r279,l0) a149(r278,w0,l0) a149(r278,w1,l0) a148(r238,w0,l0) a148(r238,w1,l0) a150(r242,l0) a151(r277,w0,l0) a151(r277,w1,l0) a152(r276,l0) a153(r275,w0,l0) a153(r275,w1,l0) a158(r271,l0) a159(r270,w0,l0) a159(r270,w1,l0) a164(r266,l0) a165(r265,w0,l0) a165(r265,w1,l0) a160(r269,l0) a161(r217,w0,l0) a161(r217,w1,l0) a162(r268,w0,l0) a162(r268,w1,l0) a163(r267,w0,l0) a163(r267,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a147(r279,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a148(r238,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a149(r278,w0,l0) a149(r278,w1,l0) a150(r242,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a149(r278,w0,l0) a150(r242,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a149(r278,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a148(r238,w0,l0) a148(r238,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a148(r238,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a150(r242,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a148(r238,w0,l0) a148(r238,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a151(r277,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a152(r276,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a153(r275,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a154(r274,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a155(r226,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a156(r273,w0,l0) a156(r273,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a156(r273,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a156(r273,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a155(r226,w0,l0) a155(r226,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a155(r226,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a157(r272,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a158(r271,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a159(r270,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a160(r269,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a161(r217,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a162(r268,w0,l0) a162(r268,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a162(r268,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a162(r268,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0) a161(r217,w0,l0) a161(r217,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0) a161(r217,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a163(r267,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a164(r266,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a165(r265,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a146(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a166(r264,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a167(r207,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a168(r263,w0,l0) a168(r263,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a168(r263,w0,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a168(r263,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0) a167(r207,w0,l0) a167(r207,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a167(r207,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a169(r262,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a170(r261,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a171(r260,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0) a92(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0) a92(r133,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a172(r259,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w1,l0) a89(r132,w0,l0) a90(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a89(r132,w0,l0) a90(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a173(r258,l0) conflicts:
;;   subobject 0: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


;;   subobject 1: a0(r255,w0,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a174(r127,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a175(r197,l0) a176(r195,l0) a177(r193,l0) a178(r194,l0) a179(r191,l0) a180(r184,l0) a181(r190,l0) a182(r115,l0) a183(r188,l0) a184(r185,l0) a185(r257,l0) a173(r258,w0,l0) a173(r258,w1,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a175(r197,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a176(r195,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a177(r193,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a178(r194,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0) a179(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a179(r191,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a90(r128,l0) a174(r127,l0) a178(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a180(r184,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0) a181(r190,l0) a182(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a181(r190,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0) a180(r184,l0) a182(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a182(r115,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0) a180(r184,l0) a181(r190,l0) a183(r188,l0) a184(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a183(r188,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0) a182(r115,l0) a184(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a184(r185,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0) a182(r115,l0) a183(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a185(r257,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a174(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a186(r183,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a187(r182,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a188(r113,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a187(r182,l0) a189(r172,l0) a190(r180,l0) a191(r177,l0) a192(r175,l0) a193(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a189(r172,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0) a190(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a190(r180,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0) a189(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a191(r177,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0) a192(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a192(r175,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0) a191(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a193(r173,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0) a188(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a194(r256,l0) conflicts: a0(r255,w0,l0) a0(r255,w1,l0) a1(r253,l0) a2(r252,l0) a3(r125,l0) a4(r126,l0) a5(r186,l0) a6(r174,l0) a7(r250,l0) a8(r251,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a41(r238)<->a44(r277)@75:move
  cp1:a48(r226)<->a50(r272)@100:move
  cp2:a54(r217)<->a56(r267)@100:move
  cp3:a60(r207)<->a62(r262)@100:move
  cp4:a39(r141)<->a59(r264)@12:shuffle
  cp5:a37(r132)<->a66(r258)@200:move
  cp6:a38(r133)<->a65(r259)@200:move
  cp7:a81(r113)<->a87(r256)@740:move
  cp8:a85(r175)<->a86(r173)@92:shuffle
  cp9:a82(r172)<->a84(r177)@92:shuffle
  cp10:a82(r172)<->a85(r175)@92:shuffle
  cp11:a80(r182)<->a82(r172)@92:shuffle
  cp12:a80(r182)<->a83(r180)@92:shuffle
  cp13:a79(r183)<->a81(r113)@92:shuffle
  cp14:a79(r183)<->a80(r182)@92:shuffle
  cp15:a67(r127)<->a79(r183)@92:shuffle
  cp16:a75(r115)<->a78(r257)@740:move
  cp17:a73(r184)<->a76(r188)@92:shuffle
  cp18:a73(r184)<->a77(r185)@92:shuffle
  cp19:a72(r191)<->a75(r115)@92:shuffle
  cp20:a72(r191)<->a73(r184)@92:shuffle
  cp21:a72(r191)<->a74(r190)@92:shuffle
  cp22:a70(r193)<->a71(r194)@184:shuffle
  cp23:a70(r193)<->a72(r191)@92:shuffle
  cp24:a69(r195)<->a70(r193)@92:shuffle
  cp25:a99(r238)<->a102(r277)@75:move
  cp26:a106(r226)<->a108(r272)@100:move
  cp27:a112(r217)<->a114(r267)@100:move
  cp28:a118(r207)<->a120(r262)@100:move
  cp29:a97(r141)<->a117(r264)@12:shuffle
  cp30:a19(r132)<->a124(r258)@200:move
  cp31:a22(r133)<->a123(r259)@200:move
  cp32:a139(r113)<->a145(r256)@740:move
  cp33:a143(r175)<->a144(r173)@92:shuffle
  cp34:a140(r172)<->a142(r177)@92:shuffle
  cp35:a140(r172)<->a143(r175)@92:shuffle
  cp36:a138(r182)<->a140(r172)@92:shuffle
  cp37:a138(r182)<->a141(r180)@92:shuffle
  cp38:a137(r183)<->a139(r113)@92:shuffle
  cp39:a137(r183)<->a138(r182)@92:shuffle
  cp40:a125(r127)<->a137(r183)@92:shuffle
  cp41:a133(r115)<->a136(r257)@740:move
  cp42:a131(r184)<->a134(r188)@92:shuffle
  cp43:a131(r184)<->a135(r185)@92:shuffle
  cp44:a130(r191)<->a133(r115)@92:shuffle
  cp45:a130(r191)<->a131(r184)@92:shuffle
  cp46:a130(r191)<->a132(r190)@92:shuffle
  cp47:a128(r193)<->a129(r194)@184:shuffle
  cp48:a128(r193)<->a130(r191)@92:shuffle
  cp49:a127(r195)<->a128(r193)@92:shuffle
  cp50:a148(r238)<->a151(r277)@75:move
  cp51:a155(r226)<->a157(r272)@100:move
  cp52:a161(r217)<->a163(r267)@100:move
  cp53:a167(r207)<->a169(r262)@100:move
  cp54:a146(r141)<->a166(r264)@12:shuffle
  cp55:a89(r132)<->a173(r258)@200:move
  cp56:a92(r133)<->a172(r259)@200:move
  cp57:a188(r113)<->a194(r256)@740:move
  cp58:a192(r175)<->a193(r173)@92:shuffle
  cp59:a189(r172)<->a191(r177)@92:shuffle
  cp60:a189(r172)<->a192(r175)@92:shuffle
  cp61:a187(r182)<->a189(r172)@92:shuffle
  cp62:a187(r182)<->a190(r180)@92:shuffle
  cp63:a186(r183)<->a188(r113)@92:shuffle
  cp64:a186(r183)<->a187(r182)@92:shuffle
  cp65:a174(r127)<->a186(r183)@92:shuffle
  cp66:a182(r115)<->a185(r257)@740:move
  cp67:a180(r184)<->a183(r188)@92:shuffle
  cp68:a180(r184)<->a184(r185)@92:shuffle
  cp69:a179(r191)<->a182(r115)@92:shuffle
  cp70:a179(r191)<->a180(r184)@92:shuffle
  cp71:a179(r191)<->a181(r190)@92:shuffle
  cp72:a177(r193)<->a178(r194)@184:shuffle
  cp73:a177(r193)<->a179(r191)@92:shuffle
  cp74:a176(r195)<->a177(r193)@92:shuffle
  pref0:a22(r133)<-hr0@912
  pref1:a21(r280)<-hr0@162
  pref2:a20(r128)<-hr0@537
  pref3:a17(r255)<-hr2@656
  pref4:a0(r255)<-hr2@656
  pref5:a19(r132)<-hr2@737
  pref6:a18(r281)<-hr0@162
  pref7:a36(r128)<-hr0@375
  pref8:a35(r255)<-hr2@575
  pref9:a37(r132)<-hr2@575
  pref10:a44(r277)<-hr0@150
  pref11:a42(r278)<-hr0@150
  pref12:a42(r278)<-hr2@150
  pref13:a41(r238)<-hr0@150
  pref14:a40(r279)<-hr0@150
  pref15:a46(r275)<-hr0@300
  pref16:a46(r275)<-hr2@300
  pref17:a38(r133)<-hr0@750
  pref18:a45(r276)<-hr0@300
  pref19:a50(r272)<-hr0@200
  pref20:a49(r273)<-hr0@200
  pref21:a49(r273)<-hr2@200
  pref22:a48(r226)<-hr0@200
  pref23:a47(r274)<-hr0@200
  pref24:a52(r270)<-hr0@400
  pref25:a52(r270)<-hr2@400
  pref26:a51(r271)<-hr0@400
  pref27:a56(r267)<-hr0@200
  pref28:a55(r268)<-hr0@200
  pref29:a55(r268)<-hr2@200
  pref30:a54(r217)<-hr0@200
  pref31:a53(r269)<-hr0@200
  pref32:a58(r265)<-hr0@400
  pref33:a58(r265)<-hr2@400
  pref34:a57(r266)<-hr0@400
  pref35:a62(r262)<-hr0@200
  pref36:a61(r263)<-hr0@200
  pref37:a61(r263)<-hr2@200
  pref38:a60(r207)<-hr0@200
  pref39:a59(r264)<-hr0@200
  pref40:a66(r258)<-hr0@400
  pref41:a67(r127)<-hr0@400
  pref42:a65(r259)<-hr0@400
  pref43:a64(r260)<-hr0@400
  pref44:a64(r260)<-hr2@400
  pref45:a63(r261)<-hr0@400
  pref46:a87(r256)<-hr0@1480
  pref47:a78(r257)<-hr0@1480
  pref48:a92(r133)<-hr0@81
  pref49:a91(r280)<-hr0@81
  pref50:a90(r128)<-hr0@81
  pref51:a89(r132)<-hr2@81
  pref52:a88(r281)<-hr0@81
  pref53:a102(r277)<-hr0@75
  pref54:a151(r277)<-hr0@75
  pref55:a100(r278)<-hr0@75
  pref56:a149(r278)<-hr0@75
  pref57:a100(r278)<-hr2@75
  pref58:a149(r278)<-hr2@75
  pref59:a99(r238)<-hr0@75
  pref60:a148(r238)<-hr0@75
  pref61:a98(r279)<-hr0@75
  pref62:a147(r279)<-hr0@75
  pref63:a104(r275)<-hr0@150
  pref64:a153(r275)<-hr0@150
  pref65:a104(r275)<-hr2@150
  pref66:a153(r275)<-hr2@150
  pref67:a103(r276)<-hr0@150
  pref68:a152(r276)<-hr0@150
  pref69:a108(r272)<-hr0@100
  pref70:a157(r272)<-hr0@100
  pref71:a107(r273)<-hr0@100
  pref72:a156(r273)<-hr0@100
  pref73:a107(r273)<-hr2@100
  pref74:a156(r273)<-hr2@100
  pref75:a106(r226)<-hr0@100
  pref76:a155(r226)<-hr0@100
  pref77:a105(r274)<-hr0@100
  pref78:a154(r274)<-hr0@100
  pref79:a110(r270)<-hr0@200
  pref80:a159(r270)<-hr0@200
  pref81:a110(r270)<-hr2@200
  pref82:a159(r270)<-hr2@200
  pref83:a109(r271)<-hr0@200
  pref84:a158(r271)<-hr0@200
  pref85:a114(r267)<-hr0@100
  pref86:a163(r267)<-hr0@100
  pref87:a113(r268)<-hr0@100
  pref88:a162(r268)<-hr0@100
  pref89:a113(r268)<-hr2@100
  pref90:a162(r268)<-hr2@100
  pref91:a112(r217)<-hr0@100
  pref92:a161(r217)<-hr0@100
  pref93:a111(r269)<-hr0@100
  pref94:a160(r269)<-hr0@100
  pref95:a116(r265)<-hr0@200
  pref96:a165(r265)<-hr0@200
  pref97:a116(r265)<-hr2@200
  pref98:a165(r265)<-hr2@200
  pref99:a115(r266)<-hr0@200
  pref100:a164(r266)<-hr0@200
  pref101:a120(r262)<-hr0@100
  pref102:a169(r262)<-hr0@100
  pref103:a119(r263)<-hr0@100
  pref104:a168(r263)<-hr0@100
  pref105:a119(r263)<-hr2@100
  pref106:a168(r263)<-hr2@100
  pref107:a118(r207)<-hr0@100
  pref108:a167(r207)<-hr0@100
  pref109:a117(r264)<-hr0@100
  pref110:a166(r264)<-hr0@100
  pref111:a124(r258)<-hr0@200
  pref112:a173(r258)<-hr0@200
  pref113:a125(r127)<-hr0@200
  pref114:a174(r127)<-hr0@200
  pref115:a123(r259)<-hr0@200
  pref116:a172(r259)<-hr0@200
  pref117:a122(r260)<-hr0@200
  pref118:a171(r260)<-hr0@200
  pref119:a122(r260)<-hr2@200
  pref120:a171(r260)<-hr2@200
  pref121:a121(r261)<-hr0@200
  pref122:a170(r261)<-hr0@200
  pref123:a145(r256)<-hr0@740
  pref124:a194(r256)<-hr0@740
  pref125:a136(r257)<-hr0@740
  pref126:a185(r257)<-hr0@740
  regions=3, blocks=17, points=90
    allocnos=195 (big 63), copies=75, conflicts=0, ranges=120

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 16 2(->3:l1)
    all: 0r255 1r253 2r252 3r125 4r126 5r186 6r174 7r250 8r251 88r281 89r132 90r128 91r280 92r133 93r167 94r166 95r164 96r163 146r141 147r279 148r238 149r278 150r242 151r277 152r276 153r275 154r274 155r226 156r273 157r272 158r271 159r270 160r269 161r217 162r268 163r267 164r266 165r265 166r264 167r207 168r263 169r262 170r261 171r260 172r259 173r258 174r127 175r197 176r195 177r193 178r194 179r191 180r184 181r190 182r115 183r188 184r185 185r257 186r183 187r182 188r113 189r172 190r180 191r177 192r175 193r173 194r256
    modified regnos: 113 115 125 126 127 128 132 133 141 163 164 166 167 172 173 174 175 177 180 182 183 184 185 186 188 190 191 193 194 195 197 207 217 226 238 242 250 251 252 253 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281
    border:
    Pressure: GENERAL_REGS=22
 Removing pref4:hr2@656
 Removing pref51:hr2@81
 Removing pref50:hr0@81
 Removing pref48:hr0@81
 Removing pref60:hr0@75
 Removing pref76:hr0@100
 Removing pref92:hr0@100
 Removing pref108:hr0@100
 Removing pref112:hr0@200
 Removing pref114:hr0@200
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1007792
          2:( 0-12)@215200
            3:( 1-12)@23200
              4:( 4-11)@274090
                5:( 4-10)@57932
      Allocno a0r255 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a1r253 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r252 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r125 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r126 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a5r186 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a6r174 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a7r250 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a8r251 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a88r281 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a89r132 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a90r128 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a91r280 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a92r133 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a93r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a94r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a95r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a96r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a146r141 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a147r279 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a148r238 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a149r278 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a150r242 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a151r277 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a152r276 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a153r275 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a154r274 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a155r226 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a156r273 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a157r272 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a158r271 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a159r270 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a160r269 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a161r217 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a162r268 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a163r267 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a164r266 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a165r265 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a166r264 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a167r207 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a168r263 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a169r262 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a170r261 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a171r260 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a172r259 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a173r258 of ALL_REGS(46) has 12 avail. regs  1-12, node:  1-12 obj 0 (confl regs =  0 13 15 48-106),  obj 1 (confl regs =  0 13 15 48-106)
      Allocno a174r127 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-1 12-106)
      Allocno a175r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a176r195 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a177r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a178r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a179r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a180r184 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a181r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a182r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a183r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a184r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a185r257 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a186r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a187r182 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a188r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a189r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a190r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a191r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a192r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a193r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a194r256 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 66:a182r115-a185r257 (freq=740):
        Result (freq=4440): a182r115(2960) a185r257(1480)
      Forming thread by copy 72:a177r193-a178r194 (freq=184):
        Result (freq=3700): a177r193(1480) a178r194(2220)
      Forming thread by copy 58:a192r175-a193r173 (freq=92):
        Result (freq=2960): a192r175(1480) a193r173(1480)
      Forming thread by copy 59:a189r172-a191r177 (freq=92):
        Result (freq=4440): a189r172(2960) a191r177(1480)
      Forming thread by copy 61:a187r182-a189r172 (freq=92):
        Result (freq=5920): a187r182(1480) a189r172(2960) a191r177(1480)
      Forming thread by copy 63:a186r183-a188r113 (freq=92):
        Result (freq=5180): a186r183(1480) a188r113(3700)
      Forming thread by copy 67:a180r184-a183r188 (freq=92):
        Result (freq=2960): a180r184(1480) a183r188(1480)
      Forming thread by copy 69:a179r191-a182r115 (freq=92):
        Result (freq=6660): a179r191(2220) a182r115(2960) a185r257(1480)
      Forming thread by copy 74:a176r195-a177r193 (freq=92):
        Result (freq=5180): a176r195(1480) a177r193(1480) a178r194(2220)
      Pushing a151(r277,l0: a102(r277,l1: a44(r277,l2)))(cost 0)
      Pushing a150(r242,l0: a101(r242,l1: a43(r242,l2)))(cost 0)
      Pushing a149(r278,l0: a100(r278,l1: a42(r278,l2)))(cost 0)
      Pushing a147(r279,l0: a98(r279,l1: a40(r279,l2)))(cost 0)
      Pushing a96(r163,l0: a26(r163,l1))(cost 0)
      Pushing a95(r164,l0: a25(r164,l1))(cost 0)
      Pushing a93(r167,l0: a23(r167,l1))(cost 0)
      Pushing a91(r280,l0: a21(r280,l1))(cost 0)
      Pushing a88(r281,l0: a18(r281,l1))(cost 0)
      Pushing a169(r262,l0: a120(r262,l1: a62(r262,l2)))(cost 0)
      Pushing a168(r263,l0: a119(r263,l1: a61(r263,l2)))(cost 0)
      Pushing a166(r264,l0: a117(r264,l1: a59(r264,l2)))(cost 0)
      Pushing a163(r267,l0: a114(r267,l1: a56(r267,l2)))(cost 0)
      Pushing a162(r268,l0: a113(r268,l1: a55(r268,l2)))(cost 0)
      Pushing a160(r269,l0: a111(r269,l1: a53(r269,l2)))(cost 0)
      Pushing a157(r272,l0: a108(r272,l1: a50(r272,l2)))(cost 0)
      Pushing a156(r273,l0: a107(r273,l1: a49(r273,l2)))(cost 0)
      Pushing a154(r274,l0: a105(r274,l1: a47(r274,l2)))(cost 0)
      Pushing a153(r275,l0: a104(r275,l1: a46(r275,l2)))(cost 0)
      Pushing a152(r276,l0: a103(r276,l1: a45(r276,l2)))(cost 0)
      Pushing a173(r258,l0: a124(r258,l1: a66(r258,l2)))(cost 0)
      Pushing a172(r259,l0: a123(r259,l1: a65(r259,l2)))(cost 0)
      Pushing a171(r260,l0: a122(r260,l1: a64(r260,l2)))(cost 0)
      Pushing a170(r261,l0: a121(r261,l1: a63(r261,l2)))(cost 0)
      Pushing a165(r265,l0: a116(r265,l1: a58(r265,l2)))(cost 0)
      Pushing a164(r266,l0: a115(r266,l1: a57(r266,l2)))(cost 0)
      Pushing a159(r270,l0: a110(r270,l1: a52(r270,l2)))(cost 0)
      Pushing a158(r271,l0: a109(r271,l1: a51(r271,l2)))(cost 0)
      Pushing a94(r166,l0: a24(r166,l1))(cost 0)
      Pushing a194(r256,l0: a145(r256,l1: a87(r256,l2)))(cost 0)
      Pushing a190(r180,l0: a141(r180,l1: a83(r180,l2)))(cost 0)
      Forming thread by copy 57:a188r113-a194r256 (freq=740):
        Result (freq=6660): a186r183(1480) a194r256(1480) a188r113(3700)
        Making a188(r113,l0: a139(r113,l1: a81(r113,l2))) colorable
      Pushing a184(r185,l0: a135(r185,l1: a77(r185,l2)))(cost 0)
      Pushing a181(r190,l0: a132(r190,l1: a74(r190,l2)))(cost 0)
      Pushing a175(r197,l0: a126(r197,l1: a68(r197,l2)))(cost 0)
      Pushing a193(r173,l0: a144(r173,l1: a86(r173,l2)))(cost 0)
      Pushing a192(r175,l0: a143(r175,l1: a85(r175,l2)))(cost 0)
      Pushing a183(r188,l0: a134(r188,l1: a76(r188,l2)))(cost 0)
      Pushing a180(r184,l0: a131(r184,l1: a73(r184,l2)))(cost 0)
      Pushing a186(r183,l0: a137(r183,l1: a79(r183,l2)))(cost 0)
      Pushing a177(r193,l0: a128(r193,l1: a70(r193,l2)))(cost 0)
      Pushing a176(r195,l0: a127(r195,l1: a69(r195,l2)))(cost 0)
      Pushing a178(r194,l0: a129(r194,l1: a71(r194,l2)))(cost 0)
      Pushing a191(r177,l0: a142(r177,l1: a84(r177,l2)))(cost 0)
      Pushing a187(r182,l0: a138(r182,l1: a80(r182,l2)))(cost 0)
      Pushing a189(r172,l0: a140(r172,l1: a82(r172,l2)))(cost 0)
      Pushing a188(r113,l0: a139(r113,l1: a81(r113,l2)))(cost 37000)
      Pushing a185(r257,l0: a136(r257,l1: a78(r257,l2)))(cost 0)
      Pushing a179(r191,l0: a130(r191,l1: a72(r191,l2)))(cost 0)
      Pushing a182(r115,l0: a133(r115,l1: a75(r115,l2)))(cost 0)
      Pushing a3(r125,l0)(potential spill: pri=4, cost=1010)
      Pushing a1(r253,l0)(potential spill: pri=6, cost=1700)
      Pushing a7(r250,l0)(potential spill: pri=9, cost=2200)
      Pushing a0(r255,l0)(potential spill: pri=12, cost=12008)
      Forming thread by copy 65:a174r127-a186r183 (freq=92):
        Result (freq=8340): a174r127(1680) a186r183(1480) a194r256(1480) a188r113(3700)
        Making a174(r127,l0: a125(r127,l1: a67(r127,l2))) colorable
      Pushing a174(r127,l0: a125(r127,l1: a67(r127,l2)))(cost 19200)
      Pushing a5(r186,l0)(potential spill: pri=31, cost=7600)
      Pushing a6(r174,l0)(potential spill: pri=31, cost=7600)
      Pushing a8(r251,l0)(potential spill: pri=31, cost=7600)
      Pushing a2(r252,l0)(potential spill: pri=40, cost=9800)
      Pushing a4(r126,l0)(potential spill: pri=40, cost=9920)
      Pushing a148(r238,l0: a99(r238,l1: a41(r238,l2)))(potential spill: pri=4350, cost=4350)
      Pushing a155(r226,l0: a106(r226,l1: a48(r226,l2)))(potential spill: pri=5800, cost=5800)
      Forming thread by copy 54:a146r141-a166r264 (freq=12):
        Result (freq=912): a146r141(712) a166r264(200)
        Making a146(r141,l0: a97(r141,l1: a39(r141,l2))) colorable
      Pushing a146(r141,l0: a97(r141,l1: a39(r141,l2)))(cost 7120)
      Pushing a161(r217,l0: a112(r217,l1: a54(r217,l2)))(potential spill: pri=5800, cost=5800)
        Making a90(r128,l0: a20(r128,l1)) colorable
      Pushing a90(r128,l0: a20(r128,l1))(cost 16682)
      Forming thread by copy 55:a89r132-a173r258 (freq=200):
        Result (freq=1256): a89r132(856) a173r258(400)
        Making a89(r132,l0: a19(r132,l1)) colorable
      Forming thread by copy 53:a167r207-a169r262 (freq=100):
        Result (freq=400): a167r207(200) a169r262(200)
        Making a167(r207,l0: a118(r207,l1: a60(r207,l2))) colorable
      Pushing a167(r207,l0: a118(r207,l1: a60(r207,l2)))(cost 5800)
      Forming thread by copy 56:a92r133-a172r259 (freq=200):
        Result (freq=1431): a92r133(1031) a172r259(400)
        Making a92(r133,l0: a22(r133,l1)) colorable
      Pushing a89(r132,l0: a19(r132,l1))(cost 24863)
      Pushing a92(r133,l0: a22(r133,l1))(cost 16958)
      Popping a92(r133,l0: a22(r133,l1))  -- assign reg 4
      Popping a89(r132,l0: a19(r132,l1))  -- assign reg 6
      Popping a167(r207,l0: a118(r207,l1: a60(r207,l2)))  -- assign reg 8
      Popping a90(r128,l0: a20(r128,l1))  -- assign reg 10
      Popping a161(r217,l0: a112(r217,l1: a54(r217,l2)))  -- assign reg 8
      Popping a146(r141,l0: a97(r141,l1: a39(r141,l2)))  -- assign reg 11
      Popping a155(r226,l0: a106(r226,l1: a48(r226,l2)))  -- assign reg 8
      Popping a148(r238,l0: a99(r238,l1: a41(r238,l2)))  -- assign reg 8
      Popping a4(r126,l0)  -- spill
      Popping a2(r252,l0)  -- spill
      Popping a8(r251,l0)  -- spill
      Popping a6(r174,l0)  -- spill
      Popping a5(r186,l0)  -- spill
      Popping a174(r127,l0: a125(r127,l1: a67(r127,l2)))  -- assign reg 4
      Popping a0(r255,l0)  -- spill
      Popping a7(r250,l0)  -- spill
      Popping a1(r253,l0)  -- spill
      Popping a3(r125,l0)  -- spill
      Popping a182(r115,l0: a133(r115,l1: a75(r115,l2)))  -- assign reg 0
      Popping a179(r191,l0: a130(r191,l1: a72(r191,l2)))  -- assign reg 0
      Popping a185(r257,l0: a136(r257,l1: a78(r257,l2)))  -- assign reg 0
      Popping a188(r113,l0: a139(r113,l1: a81(r113,l2)))  -- assign reg 0
      Popping a189(r172,l0: a140(r172,l1: a82(r172,l2)))  -- assign reg 4
      Popping a187(r182,l0: a138(r182,l1: a80(r182,l2)))  -- assign reg 4
      Popping a191(r177,l0: a142(r177,l1: a84(r177,l2)))  -- assign reg 4
      Popping a178(r194,l0: a129(r194,l1: a71(r194,l2)))  -- assign reg 3
      Popping a176(r195,l0: a127(r195,l1: a69(r195,l2)))  -- assign reg 0
      Popping a177(r193,l0: a128(r193,l1: a70(r193,l2)))  -- assign reg 0
      Popping a186(r183,l0: a137(r183,l1: a79(r183,l2)))  -- assign reg 4
      Popping a180(r184,l0: a131(r184,l1: a73(r184,l2)))  -- assign reg 3
      Popping a183(r188,l0: a134(r188,l1: a76(r188,l2)))  -- assign reg 3
      Popping a192(r175,l0: a143(r175,l1: a85(r175,l2)))  -- assign reg 3
      Popping a193(r173,l0: a144(r173,l1: a86(r173,l2)))  -- assign reg 4
      Popping a175(r197,l0: a126(r197,l1: a68(r197,l2)))  -- assign reg 3
      Popping a181(r190,l0: a132(r190,l1: a74(r190,l2)))  -- assign reg 2
      Popping a184(r185,l0: a135(r185,l1: a77(r185,l2)))  -- assign reg 2
      Popping a190(r180,l0: a141(r180,l1: a83(r180,l2)))  -- assign reg 3
      Popping a194(r256,l0: a145(r256,l1: a87(r256,l2)))  -- assign reg 0
      Popping a94(r166,l0: a24(r166,l1))  -- assign reg 3
      Popping a158(r271,l0: a109(r271,l1: a51(r271,l2)))  -- assign reg 0
      Popping a159(r270,l0: a110(r270,l1: a52(r270,l2)))  -- assign reg 2
      Popping a164(r266,l0: a115(r266,l1: a57(r266,l2)))  -- assign reg 0
      Popping a165(r265,l0: a116(r265,l1: a58(r265,l2)))  -- assign reg 2
      Popping a170(r261,l0: a121(r261,l1: a63(r261,l2)))  -- assign reg 0
      Popping a171(r260,l0: a122(r260,l1: a64(r260,l2)))  -- assign reg 2
      Popping a172(r259,l0: a123(r259,l1: a65(r259,l2)))  -- assign reg 0
      Popping a173(r258,l0: a124(r258,l1: a66(r258,l2)))  -- assign reg 6
      Popping a152(r276,l0: a103(r276,l1: a45(r276,l2)))  -- assign reg 0
      Popping a153(r275,l0: a104(r275,l1: a46(r275,l2)))  -- assign reg 2
      Popping a154(r274,l0: a105(r274,l1: a47(r274,l2)))  -- assign reg 0
      Popping a156(r273,l0: a107(r273,l1: a49(r273,l2)))  -- assign reg 2
      Popping a157(r272,l0: a108(r272,l1: a50(r272,l2)))  -- assign reg 0
      Popping a160(r269,l0: a111(r269,l1: a53(r269,l2)))  -- assign reg 0
      Popping a162(r268,l0: a113(r268,l1: a55(r268,l2)))  -- assign reg 2
      Popping a163(r267,l0: a114(r267,l1: a56(r267,l2)))  -- assign reg 0
      Popping a166(r264,l0: a117(r264,l1: a59(r264,l2)))  -- assign reg 0
      Popping a168(r263,l0: a119(r263,l1: a61(r263,l2)))  -- assign reg 2
      Popping a169(r262,l0: a120(r262,l1: a62(r262,l2)))  -- assign reg 0
      Popping a88(r281,l0: a18(r281,l1))  -- assign reg 0
      Popping a91(r280,l0: a21(r280,l1))  -- assign reg 0
      Popping a93(r167,l0: a23(r167,l1))  -- assign reg 3
      Popping a95(r164,l0: a25(r164,l1))  -- assign reg 3
      Popping a96(r163,l0: a26(r163,l1))  -- assign reg 3
      Popping a147(r279,l0: a98(r279,l1: a40(r279,l2)))  -- assign reg 0
      Popping a149(r278,l0: a100(r278,l1: a42(r278,l2)))  -- assign reg 2
      Popping a150(r242,l0: a101(r242,l1: a43(r242,l2)))  -- assign reg 3
      Popping a151(r277,l0: a102(r277,l1: a44(r277,l2)))  -- assign reg 0
Spilling a155r226 for a0r255
Spilling a148r238 for a0r255
Spilling a167r207 for a0r255
Spilling a161r217 for a0r255
Assigning 8 to a0r255
Spilling a146r141 for a2r252
Assigning 11 to a2r252
Spilling a2r252 for a4r126
Assigning 11 to a4r126
       a148(r238,l0: a99(r238,l1: a41(r238,l2)))  -- assign memory
       a155(r226,l0: a106(r226,l1: a48(r226,l2)))  -- assign memory
       a161(r217,l0: a112(r217,l1: a54(r217,l2)))  -- assign memory
       a167(r207,l0: a118(r207,l1: a60(r207,l2)))  -- assign memory
       a146(r141,l0: a97(r141,l1: a39(r141,l2)))  -- assign memory
       a2(r252,l0)  -- assign memory

  Loop 1 (parent 0, header bb3, depth 1)
    bbs: 15(->16:l0) 3(->4:l2)
    all: 9r125 10r126 11r174 12r186 13r250 14r251 15r252 16r253 17r255 18r281 19r132 20r128 21r280 22r133 23r167 24r166 25r164 26r163 97r141 98r279 99r238 100r278 101r242 102r277 103r276 104r275 105r274 106r226 107r273 108r272 109r271 110r270 111r269 112r217 113r268 114r267 115r266 116r265 117r264 118r207 119r263 120r262 121r261 122r260 123r259 124r258 125r127 126r197 127r195 128r193 129r194 130r191 131r184 132r190 133r115 134r188 135r185 136r257 137r183 138r182 139r113 140r172 141r180 142r177 143r175 144r173 145r256
    modified regnos: 113 115 126 127 128 132 133 141 163 164 166 167 172 173 175 177 180 182 183 184 185 188 190 191 193 194 195 197 207 217 226 238 242 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281
    border: 9r125 10r126 11r174 12r186 13r250 14r251 15r252 16r253 17r255
    Pressure: GENERAL_REGS=22
 Removing pref5:hr2@737
 Removing pref2:hr0@537
 Removing pref0:hr0@912
 Removing pref59:hr0@75
 Removing pref75:hr0@100
 Removing pref91:hr0@100
 Removing pref107:hr0@100
 Removing pref111:hr0@200
 Removing pref113:hr0@200
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-7 9-12 14)@1007792
          2:( 0-7 10-12)@215200
            3:( 1-7 10-12)@23200
              4:( 4-7 10-11)@198670
                5:( 4-7 10)@33916
      Allocno a10r126 of GENERAL_REGS(14) has 7 avail. regs  4-7 9-11, ^node:  0-7 9-12 14 (confl regs =  0-3 12-106)
      Allocno a18r281 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a19r132 of ALL_REGS(46) has 6 avail. regs  4-7 10-11, node:  4-7 10-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a20r128 of GENERAL_REGS(14) has 7 avail. regs  4-7 9-11, ^node:  0-7 9-12 14 (confl regs =  0-3 12-106)
      Allocno a21r280 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a22r133 of ALL_REGS(46) has 5 avail. regs  4-7 10, node:  4-7 10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a23r167 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a24r166 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a25r164 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a26r163 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a97r141 of GENERAL_REGS(14) has 7 avail. regs  4-7 9-11, ^node:  0-7 9-12 14 (confl regs =  0-3 12-106)
      Allocno a98r279 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a99r238 of ALL_REGS(46) has 6 avail. regs  4-7 10-11, node:  4-7 10-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a100r278 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a101r242 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a102r277 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a103r276 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a104r275 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a105r274 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a106r226 of ALL_REGS(46) has 6 avail. regs  4-7 10-11, node:  4-7 10-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a107r273 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a108r272 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a109r271 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a110r270 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a111r269 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a112r217 of ALL_REGS(46) has 6 avail. regs  4-7 10-11, node:  4-7 10-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a113r268 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a114r267 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a115r266 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a116r265 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a117r264 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a118r207 of ALL_REGS(46) has 6 avail. regs  4-7 10-11, node:  4-7 10-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a119r263 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a120r262 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a121r261 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a122r260 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a123r259 of ALL_REGS(46) has 11 avail. regs  0-7 10-12, node:  0-7 10-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a124r258 of ALL_REGS(46) has 10 avail. regs  1-7 10-12, node:  1-7 10-12 obj 0 (confl regs =  0 13 15 48-106),  obj 1 (confl regs =  0 13 15 48-106)
      Allocno a125r127 of GENERAL_REGS(14) has 7 avail. regs  4-7 9-11, ^node:  0-7 9-12 14 (confl regs =  0-1 12-106)
      Allocno a126r197 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a127r195 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a128r193 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a129r194 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a130r191 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a131r184 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a132r190 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a133r115 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a134r188 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a135r185 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a136r257 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a137r183 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a138r182 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a139r113 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a140r172 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a141r180 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a142r177 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a143r175 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a144r173 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a145r256 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 32:a139r113-a145r256 (freq=740):
        Result (freq=5180): a139r113(3700) a145r256(1480)
      Forming thread by copy 41:a133r115-a136r257 (freq=740):
        Result (freq=4440): a133r115(2960) a136r257(1480)
      Forming thread by copy 47:a128r193-a129r194 (freq=184):
        Result (freq=3700): a128r193(1480) a129r194(2220)
      Forming thread by copy 33:a143r175-a144r173 (freq=92):
        Result (freq=2960): a143r175(1480) a144r173(1480)
      Forming thread by copy 34:a140r172-a142r177 (freq=92):
        Result (freq=4440): a140r172(2960) a142r177(1480)
      Forming thread by copy 36:a138r182-a140r172 (freq=92):
        Result (freq=5920): a138r182(1480) a140r172(2960) a142r177(1480)
      Forming thread by copy 38:a137r183-a139r113 (freq=92):
        Result (freq=6660): a137r183(1480) a139r113(3700) a145r256(1480)
      Forming thread by copy 42:a131r184-a134r188 (freq=92):
        Result (freq=2960): a131r184(1480) a134r188(1480)
      Forming thread by copy 44:a130r191-a133r115 (freq=92):
        Result (freq=6660): a130r191(2220) a133r115(2960) a136r257(1480)
      Forming thread by copy 49:a127r195-a128r193 (freq=92):
        Result (freq=5180): a127r195(1480) a128r193(1480) a129r194(2220)
      Pushing a101(r242,l1: a43(r242,l2))(cost 0)
      Pushing a98(r279,l1: a40(r279,l2))(cost 0)
      Pushing a26(r163,l1)(cost 0)
      Pushing a25(r164,l1)(cost 0)
      Pushing a23(r167,l1)(cost 0)
      Pushing a21(r280,l1)(cost 0)
      Pushing a18(r281,l1)(cost 0)
      Pushing a117(r264,l1: a59(r264,l2))(cost 0)
      Pushing a111(r269,l1: a53(r269,l2))(cost 0)
      Pushing a105(r274,l1: a47(r274,l2))(cost 0)
      Pushing a103(r276,l1: a45(r276,l2))(cost 0)
      Pushing a124(r258,l1: a66(r258,l2))(cost 0)
      Pushing a123(r259,l1: a65(r259,l2))(cost 0)
      Pushing a121(r261,l1: a63(r261,l2))(cost 0)
      Pushing a115(r266,l1: a57(r266,l2))(cost 0)
      Pushing a109(r271,l1: a51(r271,l2))(cost 0)
      Pushing a24(r166,l1)(cost 0)
      Pushing a141(r180,l1: a83(r180,l2))(cost 0)
      Pushing a135(r185,l1: a77(r185,l2))(cost 0)
      Pushing a132(r190,l1: a74(r190,l2))(cost 0)
      Pushing a126(r197,l1: a68(r197,l2))(cost 0)
      Pushing a144(r173,l1: a86(r173,l2))(cost 0)
      Pushing a143(r175,l1: a85(r175,l2))(cost 0)
      Pushing a134(r188,l1: a76(r188,l2))(cost 0)
      Pushing a131(r184,l1: a73(r184,l2))(cost 0)
      Pushing a128(r193,l1: a70(r193,l2))(cost 0)
      Pushing a127(r195,l1: a69(r195,l2))(cost 0)
      Forming thread by copy 40:a125r127-a137r183 (freq=92):
        Result (freq=8340): a125r127(1680) a137r183(1480) a139r113(3700) a145r256(1480)
        Making a125(r127,l1: a67(r127,l2)) colorable
      Pushing a129(r194,l1: a71(r194,l2))(cost 0)
      Pushing a142(r177,l1: a84(r177,l2))(cost 0)
      Pushing a138(r182,l1: a80(r182,l2))(cost 0)
      Pushing a140(r172,l1: a82(r172,l2))(cost 0)
      Pushing a145(r256,l1: a87(r256,l2))(cost 0)
      Pushing a137(r183,l1: a79(r183,l2))(cost 0)
      Pushing a125(r127,l1: a67(r127,l2))(cost 19200)
      Pushing a139(r113,l1: a81(r113,l2))(cost 0)
      Pushing a136(r257,l1: a78(r257,l2))(cost 0)
      Pushing a130(r191,l1: a72(r191,l2))(cost 0)
      Pushing a133(r115,l1: a75(r115,l2))(cost 0)
      Pushing a22(r133,l1)(potential spill: pri=19, cost=16958)
        Making a120(r262,l1: a62(r262,l2)) colorable
        Making a122(r260,l1: a64(r260,l2)) colorable
        Making a108(r272,l1: a50(r272,l2)) colorable
        Making a102(r277,l1: a44(r277,l2)) colorable
        Making a104(r275,l1: a46(r275,l2)) colorable
        Making a110(r270,l1: a52(r270,l2)) colorable
        Making a116(r265,l1: a58(r265,l2)) colorable
        Making a114(r267,l1: a56(r267,l2)) colorable
      Pushing a102(r277,l1: a44(r277,l2))(cost 4350)
      Pushing a120(r262,l1: a62(r262,l2))(cost 5800)
      Pushing a114(r267,l1: a56(r267,l2))(cost 5800)
      Pushing a108(r272,l1: a50(r272,l2))(cost 5800)
      Pushing a104(r275,l1: a46(r275,l2))(cost 9900)
      Pushing a122(r260,l1: a64(r260,l2))(cost 13200)
      Pushing a116(r265,l1: a58(r265,l2))(cost 13200)
      Pushing a110(r270,l1: a52(r270,l2))(cost 13200)
      Pushing a19(r132,l1)(potential spill: pri=25, cost=24863)
        Making a119(r263,l1: a61(r263,l2)) colorable
        Making a107(r273,l1: a49(r273,l2)) colorable
        Making a100(r278,l1: a42(r278,l2)) colorable
        Making a113(r268,l1: a55(r268,l2)) colorable
      Pushing a100(r278,l1: a42(r278,l2))(cost 4950)
      Pushing a119(r263,l1: a61(r263,l2))(cost 6600)
      Forming thread by copy 28:a118r207-a120r262 (freq=100):
        Result (freq=400): a118r207(200) a120r262(200)
        Making a118(r207,l1: a60(r207,l2)) colorable
      Pushing a113(r268,l1: a55(r268,l2))(cost 6600)
      Pushing a107(r273,l1: a49(r273,l2))(cost 6600)
      Pushing a118(r207,l1: a60(r207,l2))(cost 5800)
      Pushing a10(r126,l1)(potential spill: pri=41, cost=10140)
      Forming thread by copy 26:a106r226-a108r272 (freq=100):
        Result (freq=400): a106r226(200) a108r272(200)
        Making a106(r226,l1: a48(r226,l2)) colorable
      Forming thread by copy 25:a99r238-a102r277 (freq=75):
        Result (freq=300): a99r238(150) a102r277(150)
        Making a99(r238,l1: a41(r238,l2)) colorable
      Forming thread by copy 27:a112r217-a114r267 (freq=100):
        Result (freq=400): a112r217(200) a114r267(200)
        Making a112(r217,l1: a54(r217,l2)) colorable
      Pushing a99(r238,l1: a41(r238,l2))(cost 4350)
        Making a20(r128,l1) colorable
      Forming thread by copy 29:a97r141-a117r264 (freq=12):
        Result (freq=912): a97r141(712) a117r264(200)
        Making a97(r141,l1: a39(r141,l2)) colorable
      Pushing a112(r217,l1: a54(r217,l2))(cost 5800)
      Pushing a106(r226,l1: a48(r226,l2))(cost 5800)
      Pushing a97(r141,l1: a39(r141,l2))(cost 7120)
      Pushing a20(r128,l1)(cost 16682)
      Popping a20(r128,l1)  -- assign reg 4
      Popping a97(r141,l1: a39(r141,l2))  -- assign reg 5
      Popping a106(r226,l1: a48(r226,l2))  -- assign reg 6
      Popping a112(r217,l1: a54(r217,l2))  -- assign reg 6
      Popping a99(r238,l1: a41(r238,l2))  -- assign reg 6
      Popping a10(r126,l1)  -- assign reg 11
      Popping a118(r207,l1: a60(r207,l2))  -- assign reg 6
      Popping a107(r273,l1: a49(r273,l2))  -- assign reg 2
      Popping a113(r268,l1: a55(r268,l2))  -- assign reg 2
      Popping a119(r263,l1: a61(r263,l2))  -- assign reg 2
      Popping a100(r278,l1: a42(r278,l2))  -- assign reg 2
      Popping a19(r132,l1)  -- (memory is more profitable 15120 vs 2147483647) spill
      Popping a110(r270,l1: a52(r270,l2))  -- assign reg 2
      Popping a116(r265,l1: a58(r265,l2))  -- assign reg 2
      Popping a122(r260,l1: a64(r260,l2))  -- assign reg 2
      Popping a104(r275,l1: a46(r275,l2))  -- assign reg 2
      Popping a108(r272,l1: a50(r272,l2))  -- assign reg 0
      Popping a114(r267,l1: a56(r267,l2))  -- assign reg 0
      Popping a120(r262,l1: a62(r262,l2))  -- assign reg 0
      Popping a102(r277,l1: a44(r277,l2))  -- assign reg 0
      Popping a22(r133,l1)  -- (memory is more profitable 18620 vs 2147483647) spill
      Popping a133(r115,l1: a75(r115,l2))  -- assign reg 0
      Popping a130(r191,l1: a72(r191,l2))  -- assign reg 0
      Popping a136(r257,l1: a78(r257,l2))  -- assign reg 0
      Popping a139(r113,l1: a81(r113,l2))  -- assign reg 0
      Popping a125(r127,l1: a67(r127,l2))  -- assign reg 5
      Popping a137(r183,l1: a79(r183,l2))  -- assign reg 0
      Popping a145(r256,l1: a87(r256,l2))  -- assign reg 0
      Popping a140(r172,l1: a82(r172,l2))  -- assign reg 5
      Popping a138(r182,l1: a80(r182,l2))  -- assign reg 5
      Popping a142(r177,l1: a84(r177,l2))  -- assign reg 5
      Popping a129(r194,l1: a71(r194,l2))  -- assign reg 3
      Popping a127(r195,l1: a69(r195,l2))  -- assign reg 0
      Popping a128(r193,l1: a70(r193,l2))  -- assign reg 0
      Popping a131(r184,l1: a73(r184,l2))  -- assign reg 3
      Popping a134(r188,l1: a76(r188,l2))  -- assign reg 3
      Popping a143(r175,l1: a85(r175,l2))  -- assign reg 3
      Popping a144(r173,l1: a86(r173,l2))  -- assign reg 5
      Popping a126(r197,l1: a68(r197,l2))  -- assign reg 3
      Popping a132(r190,l1: a74(r190,l2))  -- assign reg 2
      Popping a135(r185,l1: a77(r185,l2))  -- assign reg 2
      Popping a141(r180,l1: a83(r180,l2))  -- assign reg 3
      Popping a24(r166,l1)  -- assign reg 3
      Popping a109(r271,l1: a51(r271,l2))  -- assign reg 0
      Popping a115(r266,l1: a57(r266,l2))  -- assign reg 0
      Popping a121(r261,l1: a63(r261,l2))  -- assign reg 0
      Popping a123(r259,l1: a65(r259,l2))  -- assign reg 0
      Popping a124(r258,l1: a66(r258,l2))  -- assign reg 2
      Popping a103(r276,l1: a45(r276,l2))  -- assign reg 0
      Popping a105(r274,l1: a47(r274,l2))  -- assign reg 0
      Popping a111(r269,l1: a53(r269,l2))  -- assign reg 0
      Popping a117(r264,l1: a59(r264,l2))  -- assign reg 0
      Popping a18(r281,l1)  -- assign reg 0
      Popping a21(r280,l1)  -- assign reg 0
      Popping a23(r167,l1)  -- assign reg 3
      Popping a25(r164,l1)  -- assign reg 3
      Popping a26(r163,l1)  -- assign reg 3
      Popping a98(r279,l1: a40(r279,l2))  -- assign reg 0
      Popping a101(r242,l1: a43(r242,l2))  -- assign reg 3
Spilling a10r126 for a19r132
Assigning 10 to a19r132
Spilling a106r226 for a22r133
Spilling a99r238 for a22r133
Spilling a118r207 for a22r133
Spilling a112r217 for a22r133
Assigning 6 to a22r133
Assigning 10 to a124r258
       a99(r238,l1: a41(r238,l2))  -- assign memory
       a106(r226,l1: a48(r226,l2))  -- assign memory
       a112(r217,l1: a54(r217,l2))  -- assign memory
       a118(r207,l1: a60(r207,l2))  -- (memory is more profitable 3000 vs 2147483647) assign memory
       a10(r126,l1)  -- assign memory

  Loop 2 (parent 1, header bb4, depth 2)
    bbs: 14(->15:l1) 13 12 11 10 9 8 7 6 5 4
    all: 27r125 28r126 29r174 30r186 31r250 32r251 33r252 34r253 35r255 36r128 37r132 38r133 39r141 40r279 41r238 42r278 43r242 44r277 45r276 46r275 47r274 48r226 49r273 50r272 51r271 52r270 53r269 54r217 55r268 56r267 57r266 58r265 59r264 60r207 61r263 62r262 63r261 64r260 65r259 66r258 67r127 68r197 69r195 70r193 71r194 72r191 73r184 74r190 75r115 76r188 77r185 78r257 79r183 80r182 81r113 82r172 83r180 84r177 85r175 86r173 87r256
    modified regnos: 113 115 127 128 132 133 141 172 173 175 177 180 182 183 184 185 188 190 191 193 194 195 197 207 217 226 238 242 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279
    border: 27r125 28r126 29r174 30r186 31r250 32r251 33r252 34r253 35r255 36r128 37r132 38r133
    Pressure: GENERAL_REGS=22
 Removing pref7:hr0@375
 Removing pref13:hr0@150
 Removing pref22:hr0@200
 Removing pref30:hr0@200
 Removing pref38:hr0@200
 Removing pref40:hr0@400
 Removing pref41:hr0@400
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-7 9-12 14)@837680
          2:( 0-5 7 9 11-12 14)@133500
            3:( 0-5 12)@192000
              4:( 4-5)@105240
      Spill a28(r126,l2)
      Allocno a36r128 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, ^node:  0-5 7 9 11-12 14 (confl regs =  0-3 12-106)
      Allocno a39r141 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, ^node:  0-5 7 9 11-12 14 (confl regs =  0-3 12-106)
      Allocno a40r279 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a41r238 of ALL_REGS(46) has 2 avail. regs  4-5, node:  4-5 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a42r278 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a43r242 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a44r277 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a45r276 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a46r275 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a47r274 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a48r226 of ALL_REGS(46) has 2 avail. regs  4-5, node:  4-5 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a49r273 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a50r272 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a51r271 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a52r270 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a53r269 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a54r217 of ALL_REGS(46) has 2 avail. regs  4-5, node:  4-5 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a55r268 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a56r267 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a57r266 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a58r265 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a59r264 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a60r207 of ALL_REGS(46) has 2 avail. regs  4-5, node:  4-5 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a61r263 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a62r262 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a63r261 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a64r260 of ALL_REGS(46) has 7 avail. regs  0-5 12, node:  0-5 12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a65r259 of ALL_REGS(46) has 9 avail. regs  0-7 12, ^node:  0-7 9-12 14 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a66r258 of ALL_REGS(46) has 10 avail. regs  1-7 10-12, ^node:  0-7 9-12 14 obj 0 (confl regs =  0 13 15 48-106),  obj 1 (confl regs =  0 13 15 48-106)
      Allocno a67r127 of GENERAL_REGS(14) has 7 avail. regs  4-7 9-11, ^node:  0-7 9-12 14 (confl regs =  0-1 12-106)
      Allocno a68r197 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a69r195 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a70r193 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a71r194 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a72r191 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a73r184 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a74r190 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a75r115 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a76r188 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a77r185 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a78r257 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Allocno a79r183 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a80r182 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a81r113 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a82r172 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a83r180 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a84r177 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a85r175 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a86r173 of GENERAL_REGS(14) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15-106)
      Allocno a87r256 of ALL_REGS(46) has 13 avail. regs  0-7 9-12 14, node:  0-7 9-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 7:a81r113-a87r256 (freq=740):
        Result (freq=5180): a81r113(3700) a87r256(1480)
      Forming thread by copy 16:a75r115-a78r257 (freq=740):
        Result (freq=4440): a75r115(2960) a78r257(1480)
      Forming thread by copy 22:a70r193-a71r194 (freq=184):
        Result (freq=3700): a70r193(1480) a71r194(2220)
      Forming thread by copy 8:a85r175-a86r173 (freq=92):
        Result (freq=2960): a85r175(1480) a86r173(1480)
      Forming thread by copy 9:a82r172-a84r177 (freq=92):
        Result (freq=4440): a82r172(2960) a84r177(1480)
      Forming thread by copy 11:a80r182-a82r172 (freq=92):
        Result (freq=5920): a80r182(1480) a82r172(2960) a84r177(1480)
      Forming thread by copy 13:a79r183-a81r113 (freq=92):
        Result (freq=6660): a79r183(1480) a81r113(3700) a87r256(1480)
      Forming thread by copy 17:a73r184-a76r188 (freq=92):
        Result (freq=2960): a73r184(1480) a76r188(1480)
      Forming thread by copy 19:a72r191-a75r115 (freq=92):
        Result (freq=6660): a72r191(2220) a75r115(2960) a78r257(1480)
      Forming thread by copy 24:a69r195-a70r193 (freq=92):
        Result (freq=5180): a69r195(1480) a70r193(1480) a71r194(2220)
      Pushing a44(r277,l2)(cost 0)
      Pushing a43(r242,l2)(cost 0)
      Pushing a40(r279,l2)(cost 0)
      Pushing a62(r262,l2)(cost 0)
      Pushing a61(r263,l2)(cost 0)
      Pushing a59(r264,l2)(cost 0)
      Pushing a56(r267,l2)(cost 0)
      Pushing a53(r269,l2)(cost 0)
      Pushing a50(r272,l2)(cost 0)
      Pushing a47(r274,l2)(cost 0)
      Pushing a46(r275,l2)(cost 0)
      Pushing a45(r276,l2)(cost 0)
      Pushing a66(r258,l2)(cost 0)
      Pushing a65(r259,l2)(cost 0)
      Pushing a64(r260,l2)(cost 0)
      Pushing a63(r261,l2)(cost 0)
      Pushing a58(r265,l2)(cost 0)
      Pushing a57(r266,l2)(cost 0)
      Forming thread by copy 4:a39r141-a59r264 (freq=12):
        Result (freq=912): a39r141(712) a59r264(200)
        Making a39(r141,l2) colorable
      Pushing a52(r270,l2)(cost 0)
      Pushing a51(r271,l2)(cost 0)
      Pushing a39(r141,l2)(cost 7120)
        Making a49(r273,l2) colorable
        Making a42(r278,l2) colorable
        Making a55(r268,l2) colorable
      Pushing a42(r278,l2)(cost 4950)
      Pushing a55(r268,l2)(cost 6600)
      Pushing a49(r273,l2)(cost 6600)
      Pushing a83(r180,l2)(cost 0)
      Pushing a77(r185,l2)(cost 0)
      Pushing a74(r190,l2)(cost 0)
      Pushing a68(r197,l2)(cost 0)
      Pushing a86(r173,l2)(cost 0)
      Pushing a85(r175,l2)(cost 0)
      Pushing a76(r188,l2)(cost 0)
      Pushing a73(r184,l2)(cost 0)
      Pushing a70(r193,l2)(cost 0)
      Forming thread by copy 15:a67r127-a79r183 (freq=92):
        Result (freq=8340): a67r127(1680) a79r183(1480) a81r113(3700) a87r256(1480)
        Making a67(r127,l2) colorable
      Pushing a69(r195,l2)(cost 0)
      Pushing a71(r194,l2)(cost 0)
        Making a36(r128,l2) colorable
      Pushing a36(r128,l2)(cost 15810)
      Forming thread by copy 1:a48r226-a50r272 (freq=100):
        Result (freq=400): a48r226(200) a50r272(200)
        Making a48(r226,l2) colorable
      Forming thread by copy 0:a41r238-a44r277 (freq=75):
        Result (freq=300): a41r238(150) a44r277(150)
        Making a41(r238,l2) colorable
      Forming thread by copy 3:a60r207-a62r262 (freq=100):
        Result (freq=400): a60r207(200) a62r262(200)
        Making a60(r207,l2) colorable
      Forming thread by copy 2:a54r217-a56r267 (freq=100):
        Result (freq=400): a54r217(200) a56r267(200)
        Making a54(r217,l2) colorable
      Pushing a41(r238,l2)(cost 4350)
      Pushing a60(r207,l2)(cost 5800)
      Pushing a54(r217,l2)(cost 5800)
      Pushing a48(r226,l2)(cost 5800)
      Pushing a84(r177,l2)(cost 0)
      Pushing a80(r182,l2)(cost 0)
      Pushing a82(r172,l2)(cost 0)
      Pushing a87(r256,l2)(cost 0)
      Pushing a79(r183,l2)(cost 0)
      Pushing a67(r127,l2)(cost 19200)
      Pushing a81(r113,l2)(cost 0)
      Pushing a78(r257,l2)(cost 0)
      Pushing a72(r191,l2)(cost 0)
      Pushing a75(r115,l2)(cost 0)
      Popping a75(r115,l2)  -- assign reg 0
      Popping a72(r191,l2)  -- assign reg 0
      Popping a78(r257,l2)  -- assign reg 0
      Popping a81(r113,l2)  -- assign reg 0
      Popping a67(r127,l2)  -- assign reg 5
      Popping a79(r183,l2)  -- assign reg 0
      Popping a87(r256,l2)  -- assign reg 0
      Popping a82(r172,l2)  -- assign reg 5
      Popping a80(r182,l2)  -- assign reg 5
      Popping a84(r177,l2)  -- assign reg 5
      Popping a48(r226,l2)  -- assign reg 4
      Popping a54(r217,l2)  -- assign reg 4
      Popping a60(r207,l2)  -- assign reg 4
      Popping a41(r238,l2)  -- assign reg 4
      Popping a36(r128,l2)  -- spill!
      Popping a71(r194,l2)  -- assign reg 3
      Popping a69(r195,l2)  -- assign reg 0
      Popping a70(r193,l2)  -- assign reg 0
      Popping a73(r184,l2)  -- assign reg 3
      Popping a76(r188,l2)  -- assign reg 3
      Popping a85(r175,l2)  -- assign reg 3
      Popping a86(r173,l2)  -- assign reg 5
      Popping a68(r197,l2)  -- assign reg 3
      Popping a74(r190,l2)  -- assign reg 2
      Popping a77(r185,l2)  -- assign reg 2
      Popping a83(r180,l2)  -- assign reg 3
      Popping a49(r273,l2)  -- assign reg 2
      Popping a55(r268,l2)  -- assign reg 2
      Popping a42(r278,l2)  -- assign reg 2
      Popping a39(r141,l2)  -- spill!
      Popping a51(r271,l2)  -- assign reg 0
      Popping a52(r270,l2)  -- assign reg 2
      Popping a57(r266,l2)  -- assign reg 0
      Popping a58(r265,l2)  -- assign reg 2
      Popping a63(r261,l2)  -- assign reg 0
      Popping a64(r260,l2)  -- assign reg 2
      Popping a65(r259,l2)  -- assign reg 0
      Popping a66(r258,l2)  -- assign reg 10
      Popping a45(r276,l2)  -- assign reg 0
      Popping a46(r275,l2)  -- assign reg 2
      Popping a47(r274,l2)  -- assign reg 0
      Popping a50(r272,l2)  -- assign reg 0
      Popping a53(r269,l2)  -- assign reg 0
      Popping a56(r267,l2)  -- assign reg 0
      Popping a59(r264,l2)  -- assign reg 0
      Popping a61(r263,l2)  -- assign reg 2
      Popping a62(r262,l2)  -- assign reg 0
      Popping a40(r279,l2)  -- assign reg 0
      Popping a43(r242,l2)  -- assign reg 3
      Popping a44(r277,l2)  -- assign reg 0
Spilling a35r255 for a36r128
Assigning 9 to a36r128
       a35(r255,l2)  -- assign memory
Disposition:
   81:r113 l2     0   75:r115 l2     0   27:r125 l2   mem    9:r125 l1   mem
    3:r125 l0   mem   28:r126 l2   mem   10:r126 l1   mem    4:r126 l0    11
   67:r127 l2     5   36:r128 l2     9   20:r128 l1     4   37:r132 l2    10
   19:r132 l1    10   38:r133 l2     6   22:r133 l1     6   39:r141 l2   mem
   26:r163 l1     3   25:r164 l1     3   24:r166 l1     3   23:r167 l1     3
   82:r172 l2     5   86:r173 l2     5   29:r174 l2   mem   11:r174 l1   mem
    6:r174 l0   mem   85:r175 l2     3   84:r177 l2     5   83:r180 l2     3
   80:r182 l2     5   79:r183 l2     0   73:r184 l2     3   77:r185 l2     2
   30:r186 l2   mem   12:r186 l1   mem    5:r186 l0   mem   76:r188 l2     3
   74:r190 l2     2   72:r191 l2     0   70:r193 l2     0   71:r194 l2     3
   69:r195 l2     0   68:r197 l2     3   60:r207 l2     4   54:r217 l2     4
   48:r226 l2     4   41:r238 l2     4   43:r242 l2     3   31:r250 l2   mem
   13:r250 l1   mem    7:r250 l0   mem   32:r251 l2   mem   14:r251 l1   mem
    8:r251 l0   mem   33:r252 l2   mem   15:r252 l1   mem    2:r252 l0   mem
   34:r253 l2   mem   16:r253 l1   mem    1:r253 l0   mem   35:r255 l2   mem
   17:r255 l1     8    0:r255 l0     8   87:r256 l2     0   78:r257 l2     0
   66:r258 l2    10   65:r259 l2     0   64:r260 l2     2   63:r261 l2     0
   62:r262 l2     0   61:r263 l2     2   59:r264 l2     0   58:r265 l2     2
   57:r266 l2     0   56:r267 l2     0   55:r268 l2     2   53:r269 l2     0
   52:r270 l2     2   51:r271 l2     0   50:r272 l2     0   49:r273 l2     2
   47:r274 l2     0   46:r275 l2     2   45:r276 l2     0   44:r277 l2     0
   42:r278 l2     2   40:r279 l2     0   21:r280 l1     0   18:r281 l1     0
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb3)
  -1 vs parent 11:      Creating newreg=282 from oldreg=126
rescanning insn with uid = 417.
rescanning insn with uid = 296.
rescanning insn with uid = 418.
rescanning insn with uid = 312.
rescanning insn with uid = 316.
rescanning insn with uid = 318.
rescanning insn with uid = 21.
rescanning insn with uid = 25.
rescanning insn with uid = 28.
rescanning insn with uid = 34.
rescanning insn with uid = 37.
rescanning insn with uid = 41.
rescanning insn with uid = 31.
      Changing RTL for loop 2 (header bb4)
  -1 vs parent 8:      Creating newreg=283 from oldreg=255
  9 vs parent 4:      Creating newreg=284 from oldreg=128
  10 vs parent 10:      Creating newreg=285 from oldreg=132
  6 vs parent 6:      Creating newreg=286 from oldreg=133
rescanning insn with uid = 260.
rescanning insn with uid = 382.
rescanning insn with uid = 267.
rescanning insn with uid = 251.
rescanning insn with uid = 214.
rescanning insn with uid = 383.
rescanning insn with uid = 221.
rescanning insn with uid = 205.
rescanning insn with uid = 170.
rescanning insn with uid = 384.
rescanning insn with uid = 177.
rescanning insn with uid = 161.
rescanning insn with uid = 123.
rescanning insn with uid = 385.
rescanning insn with uid = 130.
rescanning insn with uid = 96.
rescanning insn with uid = 381.
rescanning insn with uid = 104.
rescanning insn with uid = 107.
rescanning insn with uid = 114.
rescanning insn with uid = 76.
rescanning insn with uid = 77.
scanning new insn with uid = 427.
      Adding equiv note to insn 428 for reg 283 5.0e-1
      Adding equiv init move insn 428 to reg 283
scanning new insn with uid = 428.
      Adding equiv note to insn 432 for reg 255 5.0e-1
      Adding equiv init move insn 432 to reg 255
scanning new insn with uid = 429.
scanning new insn with uid = 430.
scanning new insn with uid = 431.
scanning new insn with uid = 432.
    Adding cp75:a4r126-a10r282
    Adding range [91..91] to allocno a4r126
    Adding range [92..92] to allocno a10r282
    Adding range [91..92] to live through  allocno a3r125
    Adding range [91..92] to live through  allocno a6r174
    Adding range [91..92] to live through  allocno a5r186
    Adding range [91..92] to live through  allocno a7r250
    Adding range [91..92] to live through  allocno a8r251
    Adding range [91..92] to live through  allocno a2r252
    Adding range [91..92] to live through  allocno a1r253
    Adding range [91..92] to live through  allocno a0r255
    Adding cp76:a17r255-a35r283
    Adding range [94..94] to allocno a17r255
    Adding range [94..94] to allocno a17r255
    Adding range [95..95] to allocno a35r283
    Adding range [95..95] to allocno a35r283
    Adding range [94..95] to live through  allocno a9r125
    Adding range [94..95] to live through  allocno a10r282
    Adding range [94..95] to live through  allocno a11r174
    Adding range [94..95] to live through  allocno a12r186
    Adding range [94..95] to live through  allocno a13r250
    Adding range [94..95] to live through  allocno a14r251
    Adding range [94..95] to live through  allocno a15r252
    Adding range [94..95] to live through  allocno a16r253
    Adding cp77:a20r128-a36r284
    Adding range [97..97] to allocno a36r284
    Adding cp78:a19r132-a37r285
    Adding range [97..99] to allocno a37r285
    Adding range [97..99] to allocno a37r285
    Adding cp79:a22r133-a38r286
    Adding range [97..101] to allocno a38r286
    Adding range [97..101] to allocno a38r286
    Adding cp80:a17r255-a35r283
    Adding range [97..103] to allocno a35r283
    Adding range [97..103] to allocno a35r283
    Adding range [98..104] to allocno a20r128
    Adding range [100..104] to allocno a19r132
    Adding range [100..104] to allocno a19r132
    Adding range [102..104] to allocno a22r133
    Adding range [102..104] to allocno a22r133
    Adding range [104..104] to allocno a17r255
    Adding range [104..104] to allocno a17r255
    Adding range [97..104] to live through  allocno a9r125
    Adding range [97..104] to live through  allocno a10r282
    Adding range [97..104] to live through  allocno a11r174
    Adding range [97..104] to live through  allocno a12r186
    Adding range [97..104] to live through  allocno a13r250
    Adding range [97..104] to live through  allocno a14r251
    Adding range [97..104] to live through  allocno a15r252
    Adding range [97..104] to live through  allocno a16r253
    New r282: setting preferred GENERAL_REGS, alternative NO_REGS
    New r283: setting preferred GENERAL_REGS, alternative ALL_REGS
    New r284: setting preferred GENERAL_REGS, alternative NO_REGS
    New r285: setting preferred GENERAL_REGS, alternative ALL_REGS
    New r286: setting preferred GENERAL_REGS, alternative ALL_REGS
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 25 count 30 (  1.8)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 1
;;  header 3, latch 15
;;  depth 1, outer 0
;;  nodes: 3 15 14 13 12 11 10 8 9 7 6 5 4
;;
;; Loop 2
;;  header 4, multiple latches: 14 4 11 13
;;  depth 2, outer 1
;;  nodes: 4 14 11 13 12 10 8 9 7 6 5
;; 2 succs { 3 }
;; 3 succs { 4 }
;; 4 succs { 5 4 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 4 12 }
;; 12 succs { 13 14 }
;; 13 succs { 4 14 }
;; 14 succs { 15 4 }
;; 15 succs { 3 16 }
;; 16 succs { 1 }
+++Costs: overall -179496, reg -346996, mem 167500, ld 810, st 1010, move 2592
+++       move loops 0, new jumps 0


create_level_one_sprites

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={64d,63u} r1={76d,36u} r2={60d,20u} r3={60d,20u} r7={1d,16u} r12={78d} r13={1d,55u} r14={40d} r15={39d} r16={40d} r17={40d} r18={40d} r19={40d} r20={40d} r21={40d} r22={40d} r23={40d} r24={40d} r25={40d} r26={40d} r27={40d} r28={40d} r29={40d} r30={40d} r31={40d} r48={39d} r49={39d} r50={39d} r51={39d} r52={39d} r53={39d} r54={39d} r55={39d} r56={39d} r57={39d} r58={39d} r59={39d} r60={39d} r61={39d} r62={39d} r63={39d} r64={39d} r65={39d} r66={39d} r67={39d} r68={39d} r69={39d} r70={39d} r71={39d} r72={39d} r73={39d} r74={39d} r75={39d} r76={39d} r77={39d} r78={39d} r79={39d} r80={39d} r81={39d} r82={39d} r83={39d} r84={39d} r85={39d} r86={39d} r87={39d} r88={39d} r89={39d} r90={39d} r91={39d} r92={39d} r93={39d} r94={39d} r95={39d} r96={39d} r97={39d} r98={39d} r99={39d} r100={49d,3u} r101={39d} r102={1d,16u} r103={1d,15u} r104={39d} r105={39d} r106={39d} r113={1d,4u,1e} r115={1d,3u,1e} r125={1d,1u} r126={1d,1u} r127={1d,3u} r128={1d,1u} r132={1d,1u} r133={1d,1u} r141={4d,10u} r163={1d,1u} r164={1d,1u} r166={1d,4u} r167={1d,1u} r172={1d,3u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r180={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,2u} r193={1d,1u,1e} r194={1d,2u} r195={1d,1u} r197={1d,1u} r207={1d,1u} r217={1d,1u} r226={1d,1u} r238={1d,1u} r242={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,9u} r253={1d,1u} r255={2d,2u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={2d,11u,2e} r283={1d,6u} r284={1d,6u} r285={1d,6u} r286={1d,5u} 
;;    total ref usage 3753{3371d,377u,5e} in 237{198 regular + 39 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../System/pomozne_funkcije.c":302:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI done (const_int 0 [0])) "../System/pomozne_funkcije.c":302:18 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/pomozne_funkcije.c":303:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/pomozne_funkcije.c":303:6 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/pomozne_funkcije.c":303:14 -1
     (nil))
(insn 13 12 360 2 (set (reg/f:SI 252)
        (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
        (nil)))
(insn 360 13 361 2 (set (reg/f:SI 251)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 000000000786a990 map>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 000000000786a990 map>)
        (nil)))
(insn 361 360 51 2 (set (reg/f:SI 250)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)
        (nil)))
(insn 51 361 68 2 (set (reg:SI 174)
        (const_int -1307163959 [0xffffffffb21642c9])) "../System/pomozne_funkcije.c":314:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1307163959 [0xffffffffb21642c9])
        (nil)))
(insn 68 51 363 2 (set (reg:SI 186)
        (const_int 780903145 [0x2e8ba2e9])) "../System/pomozne_funkcije.c":315:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 780903145 [0x2e8ba2e9])
        (nil)))
(insn 363 68 14 2 (set (reg:SI 126 [ ivtmp.156 ])
        (reg/f:SI 252)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
        (nil)))
(insn 14 363 362 2 (set (reg/f:SI 125 [ _30 ])
        (plus:SI (reg/f:SI 252)
            (const_int 1776 [0x6f0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                (const_int 1776 [0x6f0])))
        (nil)))
(insn 362 14 100 2 (set (reg/f:SI 253)
        (plus:SI (reg/f:SI 252)
            (const_int 1340 [0x53c]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                (const_int 1340 [0x53c])))
        (nil)))
(insn 100 362 427 2 (set (reg:DF 255)
        (const_double:DF 5.0e-1 [0x0.8p+0])) "../System/pomozne_funkcije.c":319:14 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 427 100 317 2 (set (reg:SI 282 [orig:126 ivtmp.156 ] [126])
        (reg:SI 126 [ ivtmp.156 ])) "../System/pomozne_funkcije.c":319:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ ivtmp.156 ])
        (nil)))
(code_label 317 427 15 3 99 (nil) [1 uses])
(note 15 317 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../System/pomozne_funkcije.c":304:3 -1
     (nil))
(debug_insn 18 17 20 3 (debug_marker) "../System/pomozne_funkcije.c":305:3 -1
     (nil))
(insn 20 18 21 3 (set (reg:SI 163)
        (const_int 8388736 [0x800080])) "../System/pomozne_funkcije.c":304:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8388736 [0x800080])
        (nil)))
(insn 21 20 22 3 (set (mem:SI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 20 [0x14])) [3 MEM[base: _22, offset: 20B]+0 S4 A32])
        (reg:SI 163)) "../System/pomozne_funkcije.c":304:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../System/pomozne_funkcije.c":306:3 -1
     (nil))
(insn 23 22 25 3 (set (reg:SI 164)
        (const_int 3 [0x3])) "../System/pomozne_funkcije.c":306:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 25 23 26 3 (set (mem:QI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 24 [0x18])) [0 MEM[base: _22, offset: 24B]+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../System/pomozne_funkcije.c":306:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../System/pomozne_funkcije.c":307:3 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 166)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":307:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 28 27 29 3 (set (mem:SI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 28 [0x1c])) [5 MEM[base: _22, offset: 28B]+0 S4 A32])
        (reg:SI 166)) "../System/pomozne_funkcije.c":307:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 34 3 (debug_marker) "../System/pomozne_funkcije.c":308:3 -1
     (nil))
(insn 34 29 37 3 (set (mem:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126]) [5 MEM[base: _22, offset: 0B]+0 S4 A32])
        (reg:SI 166)) "../System/pomozne_funkcije.c":309:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 34 41 3 (set (mem:SI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 4 [0x4])) [5 MEM[base: _22, offset: 4B]+0 S4 A32])
        (reg:SI 166)) "../System/pomozne_funkcije.c":310:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 37 30 3 (set (mem:QI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 440 [0x1b8])) [0 MEM[base: _22, offset: 440B]+0 S1 A32])
        (subreg:QI (reg:SI 166) 0)) "../System/pomozne_funkcije.c":311:24 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 30 41 31 3 (set (reg:SI 167)
        (const_int 5 [0x5])) "../System/pomozne_funkcije.c":308:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 31 30 32 3 (set (mem:SI (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 32 [0x20])) [5 MEM[base: _22, offset: 32B]+0 S4 A32])
        (reg:SI 167)) "../System/pomozne_funkcije.c":308:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 32 31 35 3 (debug_marker) "../System/pomozne_funkcije.c":309:3 -1
     (nil))
(debug_insn 35 32 38 3 (debug_marker) "../System/pomozne_funkcije.c":310:3 -1
     (nil))
(debug_insn 38 35 42 3 (debug_marker) "../System/pomozne_funkcije.c":311:3 -1
     (nil))
(debug_insn 42 38 43 3 (debug_marker) "../System/pomozne_funkcije.c":312:3 -1
     (nil))
(debug_insn 43 42 428 3 (var_location:SI done (const_int 0 [0])) "../System/pomozne_funkcije.c":312:8 -1
     (nil))
(insn 428 43 387 3 (set (reg:DF 283 [255])
        (reg:DF 255)) "../System/pomozne_funkcije.c":308:34 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 255)
        (expr_list:REG_EQUIV (const_double:DF 5.0e-1 [0x0.8p+0])
            (nil))))
(code_label 387 428 378 4 109 (nil) [4 uses])
(note 378 387 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 54 378 58 4 NOTE_INSN_DELETED)
(note 58 54 60 4 NOTE_INSN_DELETED)
(note 60 58 70 4 NOTE_INSN_DELETED)
(note 70 60 74 4 NOTE_INSN_DELETED)
(note 74 70 86 4 NOTE_INSN_DELETED)
(note 86 74 45 4 NOTE_INSN_DELETED)
(debug_insn 45 86 46 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 46 45 47 4 (var_location:SI done (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../System/pomozne_funkcije.c":313:3 -1
     (nil))
(debug_insn 48 47 49 4 (debug_marker) "../System/pomozne_funkcije.c":314:4 -1
     (nil))
(call_insn 49 48 393 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":314:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 393 49 50 4 (set (reg:SI 256)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":314:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 50 393 52 4 (set (reg:SI 113 [ _1 ])
        (reg:SI 256)) "../System/pomozne_funkcije.c":314:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(insn 52 50 53 4 (parallel [
            (set (reg:SI 173)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 113 [ _1 ]))
                            (sign_extend:DI (reg:SI 174)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":314:17 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 113 [ _1 ]))
                    (const_int -1307163959 [0xffffffffb21642c9]))
                (const_int 32 [0x20])))
        (nil)))
(insn 53 52 55 4 (set (reg:SI 175)
        (plus:SI (reg:SI 173)
            (reg:SI 113 [ _1 ]))) "../System/pomozne_funkcije.c":314:17 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 55 53 56 4 (set (reg:SI 177)
        (ashiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":314:17 147 {*arm_shiftsi3}
     (nil))
(insn 56 55 59 4 (set (reg:SI 172)
        (minus:SI (ashiftrt:SI (reg:SI 175)
                (const_int 4 [0x4]))
            (reg:SI 177))) "../System/pomozne_funkcije.c":314:17 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 175)
            (nil))))
(insn 59 56 61 4 (set (reg:SI 180)
        (plus:SI (ashift:SI (reg:SI 172)
                (const_int 1 [0x1]))
            (reg:SI 172))) "../System/pomozne_funkcije.c":314:17 318 {*add_shiftsi}
     (nil))
(insn 61 59 62 4 (set (reg:SI 182)
        (minus:SI (ashift:SI (reg:SI 180)
                (const_int 3 [0x3]))
            (reg:SI 172))) "../System/pomozne_funkcije.c":314:17 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 62 61 63 4 (set (reg:SI 183)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg:SI 182))) "../System/pomozne_funkcije.c":314:17 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 63 62 64 4 (set (reg/v:SI 127 [ tmpx ])
        (plus:SI (reg:SI 183)
            (const_int 25 [0x19]))) "../System/pomozne_funkcije.c":314:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(debug_insn 64 63 65 4 (var_location:SI tmpx (reg/v:SI 127 [ tmpx ])) "../System/pomozne_funkcije.c":314:9 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../System/pomozne_funkcije.c":315:4 -1
     (nil))
(call_insn 66 65 394 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":315:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 394 66 67 4 (set (reg:SI 257)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":315:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 67 394 69 4 (set (reg:SI 115 [ _3 ])
        (reg:SI 257)) "../System/pomozne_funkcije.c":315:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 69 67 71 4 (parallel [
            (set (reg:SI 185)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 115 [ _3 ]))
                            (sign_extend:DI (reg:SI 186)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":315:17 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 115 [ _3 ]))
                    (const_int 780903145 [0x2e8ba2e9]))
                (const_int 32 [0x20])))
        (nil)))
(insn 71 69 72 4 (set (reg:SI 188)
        (ashiftrt:SI (reg:SI 115 [ _3 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":315:17 147 {*arm_shiftsi3}
     (nil))
(insn 72 71 73 4 (set (reg:SI 184)
        (minus:SI (ashiftrt:SI (reg:SI 185)
                (const_int 2 [0x2]))
            (reg:SI 188))) "../System/pomozne_funkcije.c":315:17 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))
(insn 73 72 75 4 (set (reg:SI 190)
        (const_int 22 [0x16])) "../System/pomozne_funkcije.c":315:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 22 [0x16])
        (nil)))
(insn 75 73 76 4 (set (reg:SI 191)
        (minus:SI (reg:SI 115 [ _3 ])
            (mult:SI (reg:SI 190)
                (reg:SI 184)))) "../System/pomozne_funkcije.c":315:17 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg:SI 184)
            (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
                (nil)))))
(insn 76 75 77 4 (set (reg/v:SI 284 [orig:128 tmpy ] [128])
        (plus:SI (reg:SI 191)
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":315:9 7 {*arm_addsi3}
     (nil))
(debug_insn 77 76 78 4 (var_location:SI tmpy (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":315:9 -1
     (nil))
(debug_insn 78 77 81 4 (debug_marker) "../System/pomozne_funkcije.c":316:4 -1
     (nil))
(insn 81 78 82 4 (set (reg:SI 194)
        (const_int 50 [0x32])) "../System/pomozne_funkcije.c":316:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 50 [0x32])
        (nil)))
(insn 82 81 83 4 (set (reg:SI 193)
        (plus:SI (mult:SI (reg:SI 191)
                (reg:SI 194))
            (reg:SI 194))) "../System/pomozne_funkcije.c":316:16 57 {*mla}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))
(insn 83 82 85 4 (set (reg:SI 195)
        (plus:SI (reg/f:SI 251)
            (reg:SI 193))) "../System/pomozne_funkcije.c":316:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
                (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 000000000786a990 map>))
            (nil))))
(insn 85 83 87 4 (set (reg:SI 197 [ map[tmpy_50][tmpx_48] ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 195)
                    (reg/v:SI 127 [ tmpx ])) [0 map[tmpy_50][tmpx_48]+0 S1 A8]))) "../System/pomozne_funkcije.c":316:6 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(jump_insn 87 85 88 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 197 [ map[tmpy_50][tmpx_48] ])
                        (const_int 0 [0]))
                    (label_ref:SI 387)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":316:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 197 [ map[tmpy_50][tmpx_48] ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 783831532 (nil))))
 -> 387)
(note 88 87 112 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 112 88 116 5 NOTE_INSN_DELETED)
(note 116 112 117 5 NOTE_INSN_DELETED)
(note 117 116 89 5 NOTE_INSN_DELETED)
(debug_insn 89 117 90 5 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 90 89 91 5 (var_location:SI done (const_int 1 [0x1])) -1
     (nil))
(debug_insn 91 90 92 5 (debug_marker) "../System/pomozne_funkcije.c":318:17 -1
     (nil))
(debug_insn 92 91 94 5 (debug_marker) "../System/pomozne_funkcije.c":319:6 -1
     (nil))
(insn 94 92 95 5 (set (reg:SI 0 r0)
        (mem/c:SI (reg/f:SI 250) [5 Blocksize+0 S4 A32])) "../System/pomozne_funkcije.c":319:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>) [5 Blocksize+0 S4 A32])
        (nil)))
(call_insn/u 95 94 395 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:20 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 395 95 97 5 (set (reg:DF 258)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:20 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 97 395 96 5 (set (reg:SI 0 r0)
        (reg/v:SI 127 [ tmpx ])) "../System/pomozne_funkcije.c":319:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ tmpx ])
        (nil)))
(insn 96 97 98 5 (set (reg:DF 285 [orig:132 _59 ] [132])
        (reg:DF 258)) "../System/pomozne_funkcije.c":319:20 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 258)
        (nil)))
(call_insn/u 98 96 381 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 381 98 102 5 (set (reg:DF 2 r2)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":319:14 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 102 381 104 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 104 102 106 5 (set (reg:DF 2 r2)
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":319:20 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 106 104 396 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:20 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 396 106 107 5 (set (reg:DF 259)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:20 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 107 396 110 5 (set (reg:DF 286 [orig:133 _60 ] [133])
        (reg:DF 259)) "../System/pomozne_funkcije.c":319:20 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 259)
        (nil)))
(insn 110 107 111 5 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 8 [0x8])) [1 sp_original[0].x+0 S4 A32])) "../System/pomozne_funkcije.c":319:49 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 8 [0x8]))) [1 sp_original[0].x+0 S4 A32])
        (nil)))
(call_insn/u 111 110 397 5 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:49 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 397 111 113 5 (set (reg:DF 260)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:49 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 113 397 114 5 (set (reg:DF 2 r2)
        (reg:DF 260)) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 260)
        (nil)))
(insn 114 113 115 5 (set (reg:DF 0 r0)
        (reg:DF 286 [orig:133 _60 ] [133])) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 115 114 398 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 398 115 118 5 (set (reg:SI 261)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 118 398 122 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 261)
                        (const_int 0 [0]))
                    (label_ref:SI 419)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 419)
(note 122 118 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 137 122 142 6 NOTE_INSN_DELETED)
(note 142 137 373 6 NOTE_INSN_DELETED)
(note 373 142 123 6 NOTE_INSN_DELETED)
(insn 123 373 124 6 (set (reg:SI 0 r0)
        (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":319:60 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 124 123 385 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 385 124 128 6 (set (reg:DF 2 r2)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":319:60 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 128 385 130 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 130 128 132 6 (set (reg:DF 2 r2)
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 132 130 399 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:66 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 399 132 133 6 (set (reg:DF 262)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 133 399 135 6 (set (reg:DF 207)
        (reg:DF 262)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 262)
        (nil)))
(insn 135 133 136 6 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 12 [0xc])) [1 sp_original[0].y+0 S4 A32])) "../System/pomozne_funkcije.c":319:95 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 12 [0xc]))) [1 sp_original[0].y+0 S4 A32])
        (nil)))
(call_insn/u 136 135 400 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:95 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 400 136 139 6 (set (reg:DF 263)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:95 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 139 400 140 6 (set (reg:DF 2 r2)
        (reg:DF 263)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 263)
        (nil)))
(insn 140 139 141 6 (set (reg:DF 0 r0)
        (reg:DF 207)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 207)
        (nil)))
(call_insn/u 141 140 401 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:52 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 401 141 422 6 (set (reg:SI 264)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 422 401 423 6 (set (reg/v:SI 141 [ done ])
        (clz:SI (reg:SI 264))) "../System/pomozne_funkcije.c":319:52 393 {clzsi2}
     (expr_list:REG_DEAD (reg:SI 264)
        (nil)))
(insn 423 422 420 6 (set (reg/v:SI 141 [ done ])
        (lshiftrt:SI (reg/v:SI 141 [ done ])
            (const_int 5 [0x5]))) "../System/pomozne_funkcije.c":319:52 147 {*arm_shiftsi3}
     (nil))
(jump_insn 420 423 421 6 (set (pc)
        (label_ref 148)) 284 {*arm_jump}
     (nil)
 -> 148)
(barrier 421 420 419)
(code_label 419 421 325 7 110 (nil) [1 uses])
(note 325 419 3 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 3 325 148 7 (set (reg/v:SI 141 [ done ])
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":317:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 148 3 149 8 90 (nil) [1 uses])
(note 149 148 159 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 159 149 163 8 NOTE_INSN_DELETED)
(note 163 159 164 8 NOTE_INSN_DELETED)
(note 164 163 150 8 NOTE_INSN_DELETED)
(debug_insn 150 164 151 8 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 151 150 152 8 (debug_marker) "../System/pomozne_funkcije.c":318:33 -1
     (nil))
(debug_insn 152 151 153 8 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 153 152 154 8 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/pomozne_funkcije.c":318:17 -1
     (nil))
(debug_insn 155 154 157 8 (debug_marker) "../System/pomozne_funkcije.c":319:6 -1
     (nil))
(insn 157 155 158 8 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 452 [0x1c4])) [1 sp_original[1].x+0 S4 A32])) "../System/pomozne_funkcije.c":319:49 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 452 [0x1c4]))) [1 sp_original[1].x+0 S4 A32])
        (nil)))
(call_insn/u 158 157 402 8 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:49 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 402 158 160 8 (set (reg:DF 265)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:49 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 160 402 161 8 (set (reg:DF 2 r2)
        (reg:DF 265)) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 265)
        (nil)))
(insn 161 160 162 8 (set (reg:DF 0 r0)
        (reg:DF 286 [orig:133 _60 ] [133])) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 162 161 403 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 403 162 165 8 (set (reg:SI 266)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 165 403 169 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 266)
                        (const_int 0 [0]))
                    (label_ref:SI 192)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 266)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 192)
(note 169 165 184 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 184 169 188 9 NOTE_INSN_DELETED)
(note 188 184 170 9 NOTE_INSN_DELETED)
(insn 170 188 171 9 (set (reg:SI 0 r0)
        (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":319:60 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 171 170 384 9 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 384 171 175 9 (set (reg:DF 2 r2)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":319:60 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 175 384 177 9 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 177 175 179 9 (set (reg:DF 2 r2)
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 179 177 404 9 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:66 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 404 179 180 9 (set (reg:DF 267)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 180 404 182 9 (set (reg:DF 217)
        (reg:DF 267)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 267)
        (nil)))
(insn 182 180 183 9 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 456 [0x1c8])) [1 sp_original[1].y+0 S4 A32])) "../System/pomozne_funkcije.c":319:95 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 456 [0x1c8]))) [1 sp_original[1].y+0 S4 A32])
        (nil)))
(call_insn/u 183 182 405 9 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:95 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 405 183 185 9 (set (reg:DF 268)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:95 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 185 405 186 9 (set (reg:DF 2 r2)
        (reg:DF 268)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 268)
        (nil)))
(insn 186 185 187 9 (set (reg:DF 0 r0)
        (reg:DF 217)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 217)
        (nil)))
(call_insn/u 187 186 406 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:52 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 406 187 376 9 (set (reg:SI 269)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 376 406 377 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 269)
            (const_int 0 [0]))) "../System/pomozne_funkcije.c":319:104 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(insn 377 376 192 9 (set (reg/v:SI 141 [ done ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 141 [ done ])
            (const_int 0 [0]))) "../System/pomozne_funkcije.c":319:104 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 192 377 193 10 93 (nil) [1 uses])
(note 193 192 203 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 203 193 207 10 NOTE_INSN_DELETED)
(note 207 203 208 10 NOTE_INSN_DELETED)
(note 208 207 194 10 NOTE_INSN_DELETED)
(debug_insn 194 208 195 10 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 195 194 196 10 (debug_marker) "../System/pomozne_funkcije.c":318:33 -1
     (nil))
(debug_insn 196 195 197 10 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 197 196 198 10 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 198 197 199 10 (debug_marker) "../System/pomozne_funkcije.c":318:17 -1
     (nil))
(debug_insn 199 198 201 10 (debug_marker) "../System/pomozne_funkcije.c":319:6 -1
     (nil))
(insn 201 199 202 10 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 896 [0x380])) [1 sp_original[2].x+0 S4 A32])) "../System/pomozne_funkcije.c":319:49 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 896 [0x380]))) [1 sp_original[2].x+0 S4 A32])
        (nil)))
(call_insn/u 202 201 407 10 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:49 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 407 202 204 10 (set (reg:DF 270)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:49 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 204 407 205 10 (set (reg:DF 2 r2)
        (reg:DF 270)) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 270)
        (nil)))
(insn 205 204 206 10 (set (reg:DF 0 r0)
        (reg:DF 286 [orig:133 _60 ] [133])) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 206 205 408 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 408 206 209 10 (set (reg:SI 271)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 209 408 213 10 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 271)
                        (const_int 0 [0]))
                    (label_ref:SI 235)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 235)
(note 213 209 228 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 228 213 232 11 NOTE_INSN_DELETED)
(note 232 228 233 11 NOTE_INSN_DELETED)
(note 233 232 214 11 NOTE_INSN_DELETED)
(insn 214 233 215 11 (set (reg:SI 0 r0)
        (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":319:60 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 215 214 383 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 383 215 219 11 (set (reg:DF 2 r2)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":319:60 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 219 383 221 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 221 219 223 11 (set (reg:DF 2 r2)
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 223 221 409 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:66 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 409 223 224 11 (set (reg:DF 272)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 224 409 226 11 (set (reg:DF 226)
        (reg:DF 272)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 272)
        (nil)))
(insn 226 224 227 11 (set (reg:SF 0 r0)
        (mem/c:SF (plus:SI (reg/f:SI 252)
                (const_int 900 [0x384])) [1 sp_original[2].y+0 S4 A32])) "../System/pomozne_funkcije.c":319:95 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 900 [0x384]))) [1 sp_original[2].y+0 S4 A32])
        (nil)))
(call_insn/u 227 226 410 11 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:95 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 410 227 229 11 (set (reg:DF 273)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:95 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 229 410 230 11 (set (reg:DF 2 r2)
        (reg:DF 273)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 273)
        (nil)))
(insn 230 229 231 11 (set (reg:DF 0 r0)
        (reg:DF 226)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 226)
        (nil)))
(call_insn/u 231 230 411 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:52 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 411 231 234 11 (set (reg:SI 274)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 234 411 235 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 274)
                        (const_int 0 [0]))
                    (label_ref:SI 387)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:52 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 274)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 387)
(code_label 235 234 236 12 95 (nil) [1 uses])
(note 236 235 249 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 249 236 253 12 NOTE_INSN_DELETED)
(note 253 249 254 12 NOTE_INSN_DELETED)
(note 254 253 237 12 NOTE_INSN_DELETED)
(debug_insn 237 254 238 12 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 238 237 239 12 (debug_marker) "../System/pomozne_funkcije.c":318:33 -1
     (nil))
(debug_insn 239 238 240 12 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 240 239 241 12 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 241 240 242 12 (debug_marker) "../System/pomozne_funkcije.c":318:17 -1
     (nil))
(debug_insn 242 241 247 12 (debug_marker) "../System/pomozne_funkcije.c":319:6 -1
     (nil))
(insn 247 242 248 12 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 253) [1 sp_original[3].x+0 S4 A32])) "../System/pomozne_funkcije.c":319:49 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                    (const_int 1340 [0x53c]))) [1 sp_original[3].x+0 S4 A32])
        (nil)))
(call_insn/u 248 247 412 12 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:49 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 412 248 250 12 (set (reg:DF 275)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:49 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 250 412 251 12 (set (reg:DF 2 r2)
        (reg:DF 275)) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 275)
        (nil)))
(insn 251 250 252 12 (set (reg:DF 0 r0)
        (reg:DF 286 [orig:133 _60 ] [133])) "../System/pomozne_funkcije.c":319:8 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 252 251 413 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 413 252 255 12 (set (reg:SI 276)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 255 413 259 12 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 276)
                        (const_int 0 [0]))
                    (label_ref:SI 284)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 284)
(note 259 255 277 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 277 259 281 13 NOTE_INSN_DELETED)
(note 281 277 282 13 NOTE_INSN_DELETED)
(note 282 281 260 13 NOTE_INSN_DELETED)
(insn 260 282 261 13 (set (reg:SI 0 r0)
        (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":319:60 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/u 261 260 382 13 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 382 261 265 13 (set (reg:DF 2 r2)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":319:60 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 265 382 267 13 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:60 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 267 265 269 13 (set (reg:DF 2 r2)
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 269 267 414 13 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:66 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 414 269 270 13 (set (reg:DF 277)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 270 414 274 13 (set (reg:DF 238)
        (reg:DF 277)) "../System/pomozne_funkcije.c":319:66 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 277)
        (nil)))
(insn 274 270 275 13 (set (reg/f:SI 242)
        (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                (const_int 1344 [0x540])))) "../System/pomozne_funkcije.c":319:95 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                (const_int 1344 [0x540])))
        (nil)))
(insn 275 274 276 13 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 242) [1 sp_original[3].y+0 S4 A32])) "../System/pomozne_funkcije.c":319:95 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 242)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
                        (const_int 1344 [0x540]))) [1 sp_original[3].y+0 S4 A32])
            (nil))))
(call_insn/u 276 275 415 13 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:95 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 415 276 278 13 (set (reg:DF 278)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":319:95 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 278 415 279 13 (set (reg:DF 2 r2)
        (reg:DF 278)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 278)
        (nil)))
(insn 279 278 280 13 (set (reg:DF 0 r0)
        (reg:DF 238)) "../System/pomozne_funkcije.c":319:52 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 238)
        (nil)))
(call_insn/u 280 279 416 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":319:52 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dcmpeq") [flags 0x41]  <function_decl 00000000067e4800 __aeabi_dcmpeq>)
                (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 416 280 283 13 (set (reg:SI 279)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":319:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 283 416 284 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 279)
                        (const_int 0 [0]))
                    (label_ref:SI 387)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":319:52 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 279)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 387)
(code_label 284 283 285 14 97 (nil) [1 uses])
(note 285 284 286 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 286 285 287 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 287 286 288 14 (var_location:SI done (reg/v:SI 141 [ done ])) -1
     (nil))
(debug_insn 288 287 289 14 (debug_marker) "../System/pomozne_funkcije.c":322:4 -1
     (nil))
(insn 289 288 290 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 141 [ done ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":322:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 141 [ done ])
        (nil)))
(jump_insn 290 289 291 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 387)
            (pc))) "../System/pomozne_funkcije.c":322:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 282183612 (nil)))
 -> 387)
(note 291 290 429 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 429 291 430 15 (set (reg/v:SI 128 [ tmpy ])
        (reg/v:SI 284 [orig:128 tmpy ] [128])) "../System/pomozne_funkcije.c":324:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 284 [orig:128 tmpy ] [128])
        (nil)))
(insn 430 429 431 15 (set (reg:DF 132 [ _59 ])
        (reg:DF 285 [orig:132 _59 ] [132])) "../System/pomozne_funkcije.c":324:33 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 285 [orig:132 _59 ] [132])
        (nil)))
(insn 431 430 432 15 (set (reg:DF 133 [ _60 ])
        (reg:DF 286 [orig:133 _60 ] [133])) "../System/pomozne_funkcije.c":324:33 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 286 [orig:133 _60 ] [133])
        (nil)))
(insn 432 431 295 15 (set (reg:DF 255)
        (reg:DF 283 [255])) "../System/pomozne_funkcije.c":324:33 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 283 [255])
        (expr_list:REG_EQUIV (const_double:DF 5.0e-1 [0x0.8p+0])
            (nil))))
(note 295 432 311 15 NOTE_INSN_DELETED)
(note 311 295 292 15 NOTE_INSN_DELETED)
(debug_insn 292 311 293 15 (debug_marker) "../System/pomozne_funkcije.c":324:3 -1
     (nil))
(insn 293 292 294 15 (set (reg:DF 0 r0)
        (reg:DF 133 [ _60 ])) "../System/pomozne_funkcije.c":324:33 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 133 [ _60 ])
        (nil)))
(call_insn/u 294 293 417 15 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":324:33 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 417 294 296 15 (set (reg:SF 280)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":324:33 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                    (const_int 8 [0x8])) [1 MEM[base: _22, offset: 8B]+0 S4 A32])
            (nil))))
(insn 296 417 297 15 (set (mem:SF (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 8 [0x8])) [1 MEM[base: _22, offset: 8B]+0 S4 A32])
        (reg:SF 280)) "../System/pomozne_funkcije.c":324:33 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 280)
        (nil)))
(debug_insn 297 296 298 15 (debug_marker) "../System/pomozne_funkcije.c":325:3 -1
     (nil))
(insn 298 297 299 15 (set (reg:SI 0 r0)
        (reg/v:SI 128 [ tmpy ])) "../System/pomozne_funkcije.c":325:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 128 [ tmpy ])
        (nil)))
(call_insn/u 299 298 386 15 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":325:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 386 299 303 15 (set (reg:DF 2 r2)
        (reg:DF 255)) "../System/pomozne_funkcije.c":325:27 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 303 386 305 15 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":325:27 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dadd") [flags 0x41]  <function_decl 00000000067e4300 __aeabi_dadd>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 305 303 307 15 (set (reg:DF 2 r2)
        (reg:DF 132 [ _59 ])) "../System/pomozne_funkcije.c":325:33 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 132 [ _59 ])
        (nil)))
(call_insn/u 307 305 310 15 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":325:33 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 310 307 418 15 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":325:33 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 418 310 312 15 (set (reg:SF 281)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":325:33 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                    (const_int 12 [0xc])) [1 MEM[base: _22, offset: 12B]+0 S4 A32])
            (nil))))
(insn 312 418 313 15 (set (mem:SF (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
                (const_int 12 [0xc])) [1 MEM[base: _22, offset: 12B]+0 S4 A32])
        (reg:SF 281)) "../System/pomozne_funkcije.c":325:33 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 281)
        (nil)))
(debug_insn 313 312 314 15 (debug_marker) "../System/pomozne_funkcije.c":303:30 -1
     (nil))
(debug_insn 314 313 315 15 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 315 314 316 15 (debug_marker) "../System/pomozne_funkcije.c":303:14 -1
     (nil))
(insn 316 315 318 15 (set (reg:SI 282 [orig:126 ivtmp.156 ] [126])
        (plus:SI (reg:SI 282 [orig:126 ivtmp.156 ] [126])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":303:2 7 {*arm_addsi3}
     (nil))
(insn 318 316 319 15 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 125 [ _30 ])
            (reg:SI 282 [orig:126 ivtmp.156 ] [126]))) "../System/pomozne_funkcije.c":303:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 319 318 320 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 317)
            (pc))) "../System/pomozne_funkcije.c":303:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 805306364 (nil)))
 -> 317)
(note 320 319 426 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 426 320 0 NOTE_INSN_DELETED)

;; Function init (init, funcdef_no=869, decl_uid=12004, cgraph_uid=873, symbol_order=880)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 19 count 15 (    1)
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;;
;; Loop 4
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 3
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4
;;
;; Loop 2
;;  header 13, latch 13
;;  depth 1, outer 0
;;  nodes: 13
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10
;; 2 succs { 3 9 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 4 6 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 1 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 10 12 }
;; 12 succs { 13 }
;; 13 succs { 13 14 }
;; 14 succs { 1 }
Adding REG_EQUIV to insn 107 for source of insn 108
Adding REG_EQUIV to insn 116 for source of insn 117
Adding REG_EQUIV to insn 198 for source of insn 199
Adding REG_EQUIV to insn 207 for source of insn 208
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137: def dominates all uses has unique first use
Reg 138 uninteresting
Reg 139 uninteresting
Reg 195 uninteresting
Reg 135: def dominates all uses has unique first use
Reg 149: local to bb 8 def dominates all uses has unique first use
Reg 115: local to bb 8 def dominates all uses has unique first use
Reg 153: local to bb 8 def dominates all uses has unique first use
Reg 159: local to bb 8 def dominates all uses has unique first use
Reg 154: local to bb 8 def dominates all uses has unique first use
Reg 160: local to bb 8 def dominates all uses has unique first use
Ignoring reg 155, has equiv memory
Ignoring reg 161, has equiv memory
Reg 162: local to bb 8 def dominates all uses has unique first use
Reg 163: local to bb 8 def dominates all uses has unique first use
Reg 164: local to bb 8 def dominates all uses has unique first use
Reg 165: local to bb 8 def dominates all uses has unique first use
Reg 196 uninteresting
Reg 127: def dominates all uses has unique first use
Reg 173: local to bb 14 def dominates all uses has unique first use
Reg 121: local to bb 14 def dominates all uses has unique first use
Reg 177: local to bb 14 def dominates all uses has unique first use
Reg 183: local to bb 14 def dominates all uses has unique first use
Reg 178: local to bb 14 def dominates all uses has unique first use
Reg 184: local to bb 14 def dominates all uses has unique first use
Ignoring reg 179, has equiv memory
Ignoring reg 185, has equiv memory
Reg 186: local to bb 14 def dominates all uses has unique first use
Reg 187: local to bb 14 def dominates all uses has unique first use
Reg 188: local to bb 14 def dominates all uses has unique first use
Reg 189: local to bb 14 def dominates all uses has unique first use
Found def insn 100 for 115 to be not moveable
Found def insn 191 for 121 to be not moveable
Reg 127 not local to one basic block
Reg 135 not local to one basic block
Reg 137 not local to one basic block
Ignoring reg 149 with equiv init insn
Examining insn 104, def for 153
  all ok
Examining insn 105, def for 154
  all ok
Examining insn 113, def for 159
  all ok
Examining insn 114, def for 160
  all ok
Ignoring reg 162 with equiv init insn
Ignoring reg 163 with equiv init insn
Ignoring reg 164 with equiv init insn
Ignoring reg 165 with equiv init insn
Ignoring reg 173 with equiv init insn
Examining insn 195, def for 177
  all ok
Examining insn 196, def for 178
  all ok
Examining insn 204, def for 183
  all ok
Examining insn 205, def for 184
  all ok
Ignoring reg 186 with equiv init insn
Ignoring reg 187 with equiv init insn
Ignoring reg 188 with equiv init insn
Ignoring reg 189 with equiv init insn
;; 5 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;;
;; Loop 4
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;;
;; Loop 3
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4
;;
;; Loop 2
;;  header 13, latch 13
;;  depth 1, outer 0
;;  nodes: 13
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10
;; 2 succs { 3 9 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 4 6 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 1 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 10 12 }
;; 12 succs { 13 }
;; 13 succs { 13 14 }
;; 14 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 108 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 110 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 117 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 119 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 123 (nil))
init_insns for 165: (insn_list:REG_DEP_TRUE 124 (nil))
init_insns for 173: (insn_list:REG_DEP_TRUE 190 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 192 (nil))
init_insns for 179: (insn_list:REG_DEP_TRUE 199 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 201 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 208 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 210 (nil))
init_insns for 187: (insn_list:REG_DEP_TRUE 211 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 214 (nil))
init_insns for 189: (insn_list:REG_DEP_TRUE 215 (nil))

Pass 1 for finding pseudo/allocno costs

    r196: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r184: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r178: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r160: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r154: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a43 (r136,l4) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a39 (r134,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a38 (r133,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a41 (r132,l4) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r188,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a1(r189,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a2(r186,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a3(r187,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:3300,3300 MEM:2200,2200
  a4(r180,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a5(r185,l0) costs: LO_REGS:3300,3300 HI_REGS:3300,3300 CALLER_SAVE_REGS:3300,3300 EVEN_REG:3300,3300 GENERAL_REGS:3300,3300 VFP_LO_REGS:0,0 ALL_REGS:3300,3300 MEM:2200,2200
  a6(r174,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r179,l0) costs: LO_REGS:3300,3300 HI_REGS:3300,3300 CALLER_SAVE_REGS:3300,3300 EVEN_REG:3300,3300 GENERAL_REGS:3300,3300 VFP_LO_REGS:0,0 ALL_REGS:3300,3300 MEM:2200,2200
  a8(r184,l0) costs: LO_REGS:1650,1650 HI_REGS:1650,1650 CALLER_SAVE_REGS:1650,1650 EVEN_REG:1650,1650 GENERAL_REGS:1650,1650 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:3300,3300 MEM:2200,2200
  a9(r178,l0) costs: LO_REGS:1650,1650 HI_REGS:1650,1650 CALLER_SAVE_REGS:1650,1650 EVEN_REG:1650,1650 GENERAL_REGS:1650,1650 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:3300,3300 MEM:2200,2200
  a10(r183,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a11(r177,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a12(r121,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a13(r173,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a14(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,8250 VFP_LO_REGS:1650,8250 ALL_REGS:1650,8250 MEM:1100,5500
  a15(r134,l0) costs: LO_REGS:0,880 HI_REGS:220,1980 CALLER_SAVE_REGS:220,1980 EVEN_REG:220,1980 GENERAL_REGS:220,1100 VFP_D0_D7_REGS:3300,36300 VFP_LO_REGS:3300,36300 ALL_REGS:3300,29700 MEM:2200,24200
  a16(r133,l0) costs: LO_REGS:0,880 HI_REGS:220,1980 CALLER_SAVE_REGS:220,1980 EVEN_REG:220,1980 GENERAL_REGS:220,1100 VFP_D0_D7_REGS:1650,28050 VFP_LO_REGS:1650,28050 ALL_REGS:1650,21450 MEM:1100,18700
  a17(r164,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a18(r165,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a19(r162,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a20(r163,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:1680,1680 MEM:1120,1120
  a21(r156,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a22(r161,l0) costs: LO_REGS:1680,1680 HI_REGS:1680,1680 CALLER_SAVE_REGS:1680,1680 EVEN_REG:1680,1680 GENERAL_REGS:1680,1680 VFP_LO_REGS:0,0 ALL_REGS:1680,1680 MEM:1120,1120
  a23(r150,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a24(r155,l0) costs: LO_REGS:1680,1680 HI_REGS:1680,1680 CALLER_SAVE_REGS:1680,1680 EVEN_REG:1680,1680 GENERAL_REGS:1680,1680 VFP_LO_REGS:0,0 ALL_REGS:1680,1680 MEM:1120,1120
  a25(r160,l0) costs: LO_REGS:840,840 HI_REGS:840,840 CALLER_SAVE_REGS:840,840 EVEN_REG:840,840 GENERAL_REGS:840,840 VFP_D0_D7_REGS:840,840 VFP_LO_REGS:840,840 ALL_REGS:1680,1680 MEM:1120,1120
  a26(r154,l0) costs: LO_REGS:840,840 HI_REGS:840,840 CALLER_SAVE_REGS:840,840 EVEN_REG:840,840 GENERAL_REGS:840,840 VFP_D0_D7_REGS:840,840 VFP_LO_REGS:840,840 ALL_REGS:1680,1680 MEM:1120,1120
  a27(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a28(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a29(r115,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:4200,4200 VFP_LO_REGS:4200,4200 ALL_REGS:4200,4200 MEM:2800,2800
  a30(r149,l0) costs: LO_REGS:0,0 HI_REGS:112,112 CALLER_SAVE_REGS:112,112 EVEN_REG:112,112 GENERAL_REGS:112,112 VFP_D0_D7_REGS:1680,1680 VFP_LO_REGS:1680,1680 ALL_REGS:1680,1680 MEM:1120,1120
  a31(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:840,4230 VFP_LO_REGS:840,4230 ALL_REGS:840,4230 MEM:560,2820
  a32(r132,l0) costs: LO_REGS:0,452 HI_REGS:112,1016 CALLER_SAVE_REGS:112,1016 EVEN_REG:112,1016 GENERAL_REGS:112,564 VFP_D0_D7_REGS:1680,18630 VFP_LO_REGS:1680,18630 ALL_REGS:1680,15240 MEM:1120,12420
  a33(r136,l0) costs: LO_REGS:0,452 HI_REGS:112,1016 CALLER_SAVE_REGS:112,1016 EVEN_REG:112,1016 GENERAL_REGS:112,564 VFP_D0_D7_REGS:840,14400 VFP_LO_REGS:840,14400 ALL_REGS:840,11010 MEM:560,9600
  a34(r138,l0) costs: LO_REGS:0,0 HI_REGS:332,332 CALLER_SAVE_REGS:332,332 EVEN_REG:332,332 GENERAL_REGS:332,332 VFP_D0_D7_REGS:5820,5820 VFP_LO_REGS:5820,5820 ALL_REGS:5820,5820 MEM:3880,3880
  a35(r137,l0) costs: LO_REGS:332,332 HI_REGS:996,996 CALLER_SAVE_REGS:996,996 EVEN_REG:996,996 GENERAL_REGS:664,664 MEM:7200,7200
  a36(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4980,4980 VFP_LO_REGS:4980,4980 ALL_REGS:4980,4980 MEM:3320,3320
  a37(r127,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:6600,6600 MEM:4400,4400
  a38(r133,l2) costs: LO_REGS:880,880 HI_REGS:1760,1760 CALLER_SAVE_REGS:1760,1760 EVEN_REG:1760,1760 GENERAL_REGS:880,880 VFP_D0_D7_REGS:26400,26400 VFP_LO_REGS:26400,26400 ALL_REGS:19800,19800 MEM:17600,17600
  a39(r134,l2) costs: LO_REGS:880,880 HI_REGS:1760,1760 CALLER_SAVE_REGS:1760,1760 EVEN_REG:1760,1760 GENERAL_REGS:880,880 VFP_D0_D7_REGS:33000,33000 VFP_LO_REGS:33000,33000 ALL_REGS:26400,26400 MEM:22000,22000
  a40(r196,l1) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a41(r132,l4) costs: LO_REGS:452,452 HI_REGS:904,904 CALLER_SAVE_REGS:904,904 EVEN_REG:904,904 GENERAL_REGS:452,452 VFP_D0_D7_REGS:16950,16950 VFP_LO_REGS:16950,16950 ALL_REGS:13560,13560 MEM:11300,11300
  a42(r135,l4) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3390,3390 VFP_LO_REGS:3390,3390 ALL_REGS:3390,3390 MEM:2260,2260
  a43(r136,l4) costs: LO_REGS:452,452 HI_REGS:904,904 CALLER_SAVE_REGS:904,904 EVEN_REG:904,904 GENERAL_REGS:452,452 VFP_D0_D7_REGS:13560,13560 VFP_LO_REGS:13560,13560 ALL_REGS:10170,10170 MEM:9040,9040
  a44(r195,l3) costs: LO_REGS:1030,1030 HI_REGS:3090,3090 CALLER_SAVE_REGS:3090,3090 EVEN_REG:3090,3090 GENERAL_REGS:2060,2060 VFP_D0_D7_REGS:23175,23175 VFP_LO_REGS:23175,23175 ALL_REGS:15450,15450 MEM:15450,15450

   Insn 220(l0): point = 0
   Insn 216(l0): point = 2
   Insn 219(l0): point = 4
   Insn 212(l0): point = 6
   Insn 215(l0): point = 8
   Insn 208(l0): point = 10
   Insn 199(l0): point = 12
   Insn 214(l0): point = 14
   Insn 211(l0): point = 16
   Insn 210(l0): point = 18
   Insn 207(l0): point = 20
   Insn 198(l0): point = 22
   Insn 205(l0): point = 24
   Insn 196(l0): point = 26
   Insn 204(l0): point = 28
   Insn 195(l0): point = 30
   Insn 201(l0): point = 32
   Insn 191(l0): point = 34
   Insn 192(l0): point = 36
   Insn 190(l0): point = 38
   Insn 167(l0): point = 41
   Insn 166(l0): point = 43
   Insn 158(l0): point = 45
   Insn 165(l0): point = 47
   Insn 157(l0): point = 49
   Insn 238(l0): point = 52
   Insn 138(l0): point = 54
   Insn 136(l0): point = 56
   Insn 135(l0): point = 58
   Insn 129(l0): point = 61
   Insn 125(l0): point = 63
   Insn 128(l0): point = 65
   Insn 121(l0): point = 67
   Insn 124(l0): point = 69
   Insn 117(l0): point = 71
   Insn 108(l0): point = 73
   Insn 123(l0): point = 75
   Insn 120(l0): point = 77
   Insn 119(l0): point = 79
   Insn 116(l0): point = 81
   Insn 107(l0): point = 83
   Insn 114(l0): point = 85
   Insn 105(l0): point = 87
   Insn 113(l0): point = 89
   Insn 104(l0): point = 91
   Insn 110(l0): point = 93
   Insn 100(l0): point = 95
   Insn 101(l0): point = 97
   Insn 99(l0): point = 99
   Insn 76(l0): point = 102
   Insn 75(l0): point = 104
   Insn 67(l0): point = 106
   Insn 74(l0): point = 108
   Insn 66(l0): point = 110
   Insn 64(l0): point = 112
   Insn 62(l0): point = 114
   Insn 60(l0): point = 116
   Insn 55(l0): point = 118
   Insn 236(l0): point = 121
   Insn 36(l0): point = 123
   Insn 33(l0): point = 125
   Insn 29(l0): point = 127
   Insn 32(l0): point = 129
   Insn 23(l0): point = 132
   Insn 22(l0): point = 134
   Insn 21(l0): point = 136
   Insn 20(l0): point = 138
   Insn 18(l0): point = 140
   Insn 17(l0): point = 142
   Insn 16(l0): point = 144
   Insn 15(l0): point = 146
   Insn 14(l0): point = 148
   Insn 13(l0): point = 150
   Insn 10(l0): point = 152
   Insn 9(l0): point = 154
   Insn 12(l0): point = 156
   Insn 7(l0): point = 158
   Insn 6(l0): point = 160
   Insn 186(l2): point = 163
   Insn 185(l2): point = 165
   Insn 183(l2): point = 167
   Insn 177(l2): point = 169
   Insn 182(l2): point = 171
   Insn 232(l2): point = 173
   Insn 176(l2): point = 175
   Insn 175(l2): point = 177
   Insn 144(l1): point = 180
   Insn 154(l1): point = 183
   Insn 235(l1): point = 185
   Insn 149(l1): point = 187
   Insn 233(l1): point = 189
   Insn 95(l4): point = 192
   Insn 94(l4): point = 194
   Insn 92(l4): point = 196
   Insn 86(l4): point = 198
   Insn 91(l4): point = 200
   Insn 230(l4): point = 202
   Insn 85(l4): point = 204
   Insn 84(l4): point = 206
   Insn 42(l3): point = 209
   Insn 52(l3): point = 212
   Insn 234(l3): point = 214
   Insn 47(l3): point = 216
   Insn 231(l3): point = 218
 a0(r188): [3..14]
 a1(r189): [3..8]
 a2(r186): [7..18]
 a3(r187): [7..16]
 a4(r180): [11..32]
 a5(r185): [11..20]
 a6(r174): [13..36]
 a7(r179): [13..22]
 a8(r184): [21..24]
 a9(r178): [23..26]
 a10(r183): [25..28]
 a11(r177): [27..30]
 a12(r121): [29..34]
 a13(r173): [35..38]
 a14(r127): [41..41]
 a15(r134): [41..47]
 a16(r133): [41..43]
 a17(r164): [64..75]
 a18(r165): [64..69]
 a19(r162): [68..79]
 a20(r163): [68..77]
 a21(r156): [72..93]
 a22(r161): [72..81]
 a23(r150): [74..97]
 a24(r155): [74..83]
 a25(r160): [82..85]
 a26(r154): [84..87]
 a27(r159): [86..89]
 a28(r153): [88..91]
 a29(r115): [90..95]
 a30(r149): [96..99]
 a31(r135): [102..102]
 a32(r132): [102..108]
 a33(r136): [102..104]
 a34(r138): [128..138]
 a35(r137): [128..156]
 a36(r139): [135..136]
 a37(r127): [163..179]
 a38(r133): [163..179]
 a39(r134): [163..179]
 a40(r196): [184..185]
 a41(r132): [192..208]
 a42(r135): [192..208]
 a43(r136): [192..208]
 a44(r195): [213..214]
 Rebuilding regno allocno list for 196
 Rebuilding regno allocno list for 195
      Moving ranges of a43r136 to a33r136:  [192..208]
      Moving ranges of a42r135 to a31r135:  [192..208]
      Moving ranges of a39r134 to a15r134:  [163..179]
      Moving ranges of a38r133 to a16r133:  [163..179]
      Moving ranges of a41r132 to a32r132:  [192..208]
      Moving ranges of a37r127 to a14r127:  [163..179]
Compressing live ranges: from 221 to 46 - 20%
Ranges after the compression:
 a0(r188): [0..3]
 a1(r189): [0..1]
 a2(r186): [0..3]
 a3(r187): [0..3]
 a4(r180): [2..13]
 a5(r185): [2..3]
 a6(r174): [2..15]
 a7(r179): [2..5]
 a8(r184): [4..7]
 a9(r178): [6..9]
 a10(r183): [8..11]
 a11(r177): [10..13]
 a12(r121): [12..13]
 a13(r173): [14..15]
 a14(r127): [38..39] [16..16]
 a15(r134): [38..39] [16..17]
 a16(r133): [38..39] [16..17]
 a17(r164): [18..21]
 a18(r165): [18..19]
 a19(r162): [18..21]
 a20(r163): [18..21]
 a21(r156): [20..31]
 a22(r161): [20..21]
 a23(r150): [20..33]
 a24(r155): [20..23]
 a25(r160): [22..25]
 a26(r154): [24..27]
 a27(r159): [26..29]
 a28(r153): [28..31]
 a29(r115): [30..31]
 a30(r149): [32..33]
 a31(r135): [42..43] [34..34]
 a32(r132): [42..43] [34..35]
 a33(r136): [42..43] [34..35]
 a34(r138): [36..37]
 a35(r137): [36..37]
 a36(r139): [36..37]
 a40(r196): [40..41]
 a44(r195): [44..45]
+++Allocating 304 bytes for conflict table (uncompressed size 360)
;; a0(r188,l0) conflicts: a1(r189,l0) a2(r186,l0) a3(r187,l0) a4(r180,l0) a6(r174,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r189,l0) conflicts: a0(r188,l0) a2(r186,l0) a3(r187,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r186,l0) conflicts: a1(r189,l0) a0(r188,l0) a3(r187,l0) a4(r180,l0) a6(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r187,l0) conflicts: a1(r189,l0) a0(r188,l0) a2(r186,l0) a5(r185,l0) a7(r179,l0) a4(r180,l0) a6(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r180,l0) conflicts: a0(r188,l0) a2(r186,l0) a3(r187,l0) a6(r174,l0) a8(r184,l0) a9(r178,l0) a10(r183,l0) a11(r177,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r185,l0) conflicts: a3(r187,l0) a7(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r174,l0) conflicts: a0(r188,l0) a2(r186,l0) a3(r187,l0) a4(r180,l0) a8(r184,l0) a9(r178,l0) a10(r183,l0) a11(r177,l0) a12(r121,l0) a13(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r179,l0) conflicts: a3(r187,l0) a5(r185,l0) a8(r184,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r184,l0) conflicts: a7(r179,l0) a4(r180,l0) a6(r174,l0) a9(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r178,l0) conflicts: a4(r180,l0) a6(r174,l0) a8(r184,l0) a10(r183,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r183,l0) conflicts: a4(r180,l0) a6(r174,l0) a9(r178,l0) a11(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r177,l0) conflicts: a4(r180,l0) a6(r174,l0) a10(r183,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a4(r180,l0) a6(r174,l0) a11(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r173,l0) conflicts: a6(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r127,l0) conflicts: a15(r134,l0) a16(r133,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a15(r134,l0) conflicts: a14(r127,l0) a16(r133,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a16(r133,l0) conflicts: a14(r127,l0) a15(r134,l0)
;;     total conflict hard regs: 0 2 12 14
;;     conflict hard regs: 0 2 12 14

;; a17(r164,l0) conflicts: a18(r165,l0) a19(r162,l0) a20(r163,l0) a21(r156,l0) a23(r150,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a18(r165,l0) conflicts: a17(r164,l0) a19(r162,l0) a20(r163,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a19(r162,l0) conflicts: a18(r165,l0) a17(r164,l0) a20(r163,l0) a21(r156,l0) a23(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r163,l0) conflicts: a18(r165,l0) a17(r164,l0) a19(r162,l0) a22(r161,l0) a24(r155,l0) a21(r156,l0) a23(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r156,l0) conflicts: a17(r164,l0) a19(r162,l0) a20(r163,l0) a23(r150,l0) a25(r160,l0) a26(r154,l0) a27(r159,l0) a28(r153,l0) a29(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r161,l0) conflicts: a20(r163,l0) a24(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r150,l0) conflicts: a17(r164,l0) a19(r162,l0) a20(r163,l0) a21(r156,l0) a25(r160,l0) a26(r154,l0) a27(r159,l0) a28(r153,l0) a29(r115,l0) a30(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r155,l0) conflicts: a20(r163,l0) a22(r161,l0) a25(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r160,l0) conflicts: a24(r155,l0) a21(r156,l0) a23(r150,l0) a26(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r154,l0) conflicts: a21(r156,l0) a23(r150,l0) a25(r160,l0) a27(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r159,l0) conflicts: a21(r156,l0) a23(r150,l0) a26(r154,l0) a28(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r153,l0) conflicts: a21(r156,l0) a23(r150,l0) a27(r159,l0) a29(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r115,l0) conflicts: a21(r156,l0) a23(r150,l0) a28(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r149,l0) conflicts: a23(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r135,l0) conflicts: a32(r132,l0) a33(r136,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a32(r132,l0) conflicts: a31(r135,l0) a33(r136,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a33(r136,l0) conflicts: a31(r135,l0) a32(r132,l0)
;;     total conflict hard regs: 0 2 12 14
;;     conflict hard regs: 0 2 12 14

;; a34(r138,l0) conflicts: a35(r137,l0) a36(r139,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a35(r137,l0) conflicts: a34(r138,l0) a36(r139,l0)
;;     total conflict hard regs: 0 2-3 12 14
;;     conflict hard regs: 0 2-3 12 14

;; a36(r139,l0) conflicts: a34(r138,l0) a35(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r196,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r195,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r183)<->a12(r121)@26:shuffle
  cp1:a9(r178)<->a11(r177)@13:shuffle
  cp2:a8(r184)<->a10(r183)@13:shuffle
  cp3:a7(r179)<->a9(r178)@13:shuffle
  cp4:a5(r185)<->a8(r184)@13:shuffle
  cp5:a27(r159)<->a29(r115)@14:shuffle
  cp6:a26(r154)<->a28(r153)@7:shuffle
  cp7:a25(r160)<->a27(r159)@7:shuffle
  cp8:a24(r155)<->a26(r154)@7:shuffle
  cp9:a22(r161)<->a25(r160)@7:shuffle
  pref0:a35(r137)<-hr1@166
  pref2:a16(r133)<-hr1@440
  pref4:a15(r134)<-hr0@440
  pref5:a40(r196)<-hr0@2000
  pref7:a33(r136)<-hr1@226
  pref9:a32(r132)<-hr0@226
  pref10:a44(r195)<-hr0@1030
  regions=5, blocks=15, points=46
    allocnos=45 (big 0), copies=10, conflicts=0, ranges=45

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r188 1r189 2r186 3r187 4r180 5r185 6r174 7r179 8r184 9r178 10r183 11r177 12r121 13r173 14r127 15r134 16r133 17r164 18r165 19r162 20r163 21r156 22r161 23r150 24r155 25r160 26r154 27r159 28r153 29r115 30r149 31r135 32r132 33r136 34r138 35r137 36r139 40r196 44r195
    modified regnos: 115 121 127 132 133 134 135 136 137 138 139 149 150 153 154 155 156 159 160 161 162 163 164 165 173 174 177 178 179 180 183 184 185 186 187 188 189 195 196
    border:
    Pressure: GENERAL_REGS=8 VFP_LO_REGS=2
 Removing pref4:hr0@440
 Removing pref9:hr0@226
    Hard reg set forest:
      0:( 0-12 14 16-47)@9960
        1:( 16-47)@13280
        2:( 0-12 14)@238820
          3:( 1-12 14)@21040
            4:( 1 3-11)@53936
              5:( 3-11)@70576
                6:( 4-11)@23508
      Allocno a0r188 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r189 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r186 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r187 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a4r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r185 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a6r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r179 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a8r184 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a9r178 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a10r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r127 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-106)
      Allocno a15r134 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a16r133 of GENERAL_REGS(14) has 10 avail. regs  1 3-11, node:  1 3-11 (confl regs =  0 2 12-106)
      Allocno a17r164 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a18r165 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a19r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r163 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a21r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r161 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a23r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r155 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a25r160 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a26r154 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a27r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r135 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-106)
      Allocno a32r132 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a33r136 of GENERAL_REGS(14) has 10 avail. regs  1 3-11, node:  1 3-11 (confl regs =  0 2 12-106)
      Allocno a34r138 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a35r137 of GENERAL_REGS(14) has 9 avail. regs  1 4-11, ^node:  1 3-11 (confl regs =  0 2-3 12-106)
      Allocno a36r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r196 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a44r195 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a10r183-a12r121 (freq=26):
        Result (freq=770): a10r183(220) a12r121(550)
      Forming thread by copy 5:a27r159-a29r115 (freq=14):
        Result (freq=392): a27r159(112) a29r115(280)
      Forming thread by copy 1:a9r178-a11r177 (freq=13):
        Result (freq=440): a9r178(220) a11r177(220)
      Forming thread by copy 2:a8r184-a10r183 (freq=13):
        Result (freq=990): a8r184(220) a10r183(220) a12r121(550)
      Forming thread by copy 3:a7r179-a9r178 (freq=13):
        Result (freq=660): a7r179(220) a9r178(220) a11r177(220)
      Forming thread by copy 4:a5r185-a8r184 (freq=13):
        Result (freq=1210): a5r185(220) a8r184(220) a10r183(220) a12r121(550)
      Forming thread by copy 6:a26r154-a28r153 (freq=7):
        Result (freq=224): a26r154(112) a28r153(112)
      Forming thread by copy 7:a25r160-a27r159 (freq=7):
        Result (freq=504): a25r160(112) a27r159(112) a29r115(280)
      Forming thread by copy 8:a24r155-a26r154 (freq=7):
        Result (freq=336): a24r155(112) a26r154(112) a28r153(112)
      Forming thread by copy 9:a22r161-a25r160 (freq=7):
        Result (freq=616): a22r161(112) a25r160(112) a27r159(112) a29r115(280)
      Pushing a30(r149,l0)(cost 0)
      Pushing a23(r150,l0)(cost 0)
      Pushing a21(r156,l0)(cost 0)
      Pushing a20(r163,l0)(cost 0)
      Pushing a19(r162,l0)(cost 0)
      Pushing a18(r165,l0)(cost 0)
      Pushing a17(r164,l0)(cost 0)
      Pushing a13(r173,l0)(cost 0)
      Pushing a6(r174,l0)(cost 0)
      Pushing a4(r180,l0)(cost 0)
      Pushing a3(r187,l0)(cost 0)
      Pushing a2(r186,l0)(cost 0)
      Pushing a1(r189,l0)(cost 0)
      Pushing a0(r188,l0)(cost 0)
      Pushing a31(r135,l0)(cost 0)
      Pushing a36(r139,l0)(cost 0)
      Pushing a26(r154,l0)(cost 0)
      Pushing a24(r155,l0)(cost 0)
      Pushing a28(r153,l0)(cost 0)
      Pushing a34(r138,l0)(cost 0)
      Pushing a14(r127,l0)(cost 0)
      Pushing a35(r137,l0)(cost 0)
      Pushing a25(r160,l0)(cost 0)
      Pushing a22(r161,l0)(cost 0)
      Pushing a27(r159,l0)(cost 0)
      Pushing a29(r115,l0)(cost 0)
      Pushing a9(r178,l0)(cost 0)
      Pushing a7(r179,l0)(cost 0)
      Pushing a11(r177,l0)(cost 0)
      Pushing a33(r136,l0)(cost 0)
      Pushing a32(r132,l0)(cost 0)
      Pushing a44(r195,l0)(cost 0)
      Pushing a8(r184,l0)(cost 0)
      Pushing a5(r185,l0)(cost 0)
      Pushing a10(r183,l0)(cost 0)
      Pushing a12(r121,l0)(cost 0)
      Pushing a16(r133,l0)(cost 0)
      Pushing a15(r134,l0)(cost 0)
      Pushing a40(r196,l0)(cost 0)
      Popping a40(r196,l0)  -- assign reg 0
      Popping a15(r134,l0)  -- assign reg 4
      Popping a16(r133,l0)  -- assign reg 5
      Popping a12(r121,l0)  -- assign reg 3
      Popping a10(r183,l0)  -- assign reg 3
      Popping a5(r185,l0)  -- assign reg 31
      Popping a8(r184,l0)  -- assign reg 3
      Popping a44(r195,l0)  -- assign reg 0
      Popping a32(r132,l0)  -- assign reg 4
      Popping a33(r136,l0)  -- assign reg 5
      Popping a11(r177,l0)  -- assign reg 2
      Popping a7(r179,l0)  -- assign reg 30
      Popping a9(r178,l0)  -- assign reg 2
      Popping a29(r115,l0)  -- assign reg 3
      Popping a27(r159,l0)  -- assign reg 3
      Popping a22(r161,l0)  -- assign reg 31
      Popping a25(r160,l0)  -- assign reg 3
      Popping a35(r137,l0)  -- assign reg 4
      Popping a14(r127,l0)  -- assign reg 6
      Popping a34(r138,l0)  -- assign reg 3
      Popping a28(r153,l0)  -- assign reg 2
      Popping a24(r155,l0)  -- assign reg 30
      Popping a26(r154,l0)  -- assign reg 2
      Popping a36(r139,l0)  -- assign reg 2
      Popping a31(r135,l0)  -- assign reg 6
      Popping a0(r188,l0)  -- assign reg 3
      Popping a1(r189,l0)  -- assign reg 2
      Popping a2(r186,l0)  -- assign reg 1
      Popping a3(r187,l0)  -- assign reg 0
      Popping a4(r180,l0)  -- assign reg 4
      Popping a6(r174,l0)  -- assign reg 5
      Popping a13(r173,l0)  -- assign reg 3
      Popping a17(r164,l0)  -- assign reg 3
      Popping a18(r165,l0)  -- assign reg 2
      Popping a19(r162,l0)  -- assign reg 1
      Popping a20(r163,l0)  -- assign reg 0
      Popping a21(r156,l0)  -- assign reg 4
      Popping a23(r150,l0)  -- assign reg 5
      Popping a30(r149,l0)  -- assign reg 3
Disposition:
   29:r115 l0     3   12:r121 l0     3   14:r127 l0     6   32:r132 l0     4
   16:r133 l0     5   15:r134 l0     4   31:r135 l0     6   33:r136 l0     5
   35:r137 l0     4   34:r138 l0     3   36:r139 l0     2   30:r149 l0     3
   23:r150 l0     5   28:r153 l0     2   26:r154 l0     2   24:r155 l0    30
   21:r156 l0     4   27:r159 l0     3   25:r160 l0     3   22:r161 l0    31
   19:r162 l0     1   20:r163 l0     0   17:r164 l0     3   18:r165 l0     2
   13:r173 l0     3    6:r174 l0     5   11:r177 l0     2    9:r178 l0     2
    7:r179 l0    30    4:r180 l0     4   10:r183 l0     3    8:r184 l0     3
    5:r185 l0    31    2:r186 l0     1    3:r187 l0     0    0:r188 l0     3
    1:r189 l0     2   44:r195 l0     0   40:r196 l0     0
New iteration of spill/restore move
+++Costs: overall -34444, reg -34444, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={35d,17u} r1={25d,3u} r2={25d,3u} r3={23d,1u} r7={1d,14u} r12={42d} r13={1d,37u} r14={22d} r15={21d} r16={22d} r17={22d} r18={22d} r19={22d} r20={22d} r21={22d} r22={22d} r23={22d} r24={22d} r25={22d} r26={22d} r27={22d} r28={22d} r29={22d} r30={22d} r31={22d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={26d,3u} r101={21d} r102={1d,14u} r103={1d,13u} r104={21d} r105={21d} r106={21d} r115={1d,4u} r121={1d,4u} r127={1d,1u} r132={2d,4u} r133={2d,2u} r134={2d,4u} r135={1d,1u} r136={2d,2u} r137={1d,3u} r138={1d,2u} r139={1d,1u} r149={1d,1u} r150={1d,1u,1e} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r173={1d,1u} r174={1d,1u,1e} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u,1e} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r195={1d,1u} r196={1d,1u} 
;;    total ref usage 1959{1794d,161u,4e} in 162{141 regular + 21 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/pomozne_funkcije.c":110:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":110:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 000000000787ca00 UG_SetBackcolor>) [0 UG_SetBackcolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":110:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 000000000787ca00 UG_SetBackcolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 8 7 12 2 (debug_marker) "../System/pomozne_funkcije.c":111:2 -1
     (nil))
(insn 12 8 9 2 (set (reg:SI 137)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 12 10 2 (set (reg:SI 0 r0)
        (const_int 63488 [0xf800])) "../System/pomozne_funkcije.c":111:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":111:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 11 10 13 2 (debug_marker) "../System/pomozne_funkcije.c":113:2 -1
     (nil))
(insn 13 11 14 2 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 137)) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 1 r1)
        (reg:SI 137)) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":113:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 18 17 19 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":113:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 19 18 20 2 (debug_marker) "../System/pomozne_funkcije.c":114:2 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 138)
        (symbol_ref:SI ("firstInit") [flags 0xc0]  <var_decl 0000000007a6f1b0 firstInit>)) "../System/pomozne_funkcije.c":114:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("firstInit") [flags 0xc0]  <var_decl 0000000007a6f1b0 firstInit>)
        (nil)))
(insn 21 20 22 2 (set (reg:SI 139 [ firstInit ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 138) [0 firstInit+0 S1 A8]))) "../System/pomozne_funkcije.c":114:4 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("firstInit") [flags 0xc0]  <var_decl 0000000007a6f1b0 firstInit>) [0 firstInit+0 S1 A8]))
        (nil)))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ firstInit ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":114:4 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ firstInit ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) "../System/pomozne_funkcije.c":114:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 131)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 32 3 (debug_marker) "../System/pomozne_funkcije.c":115:3 -1
     (nil))
(insn 32 25 29 3 (set (reg:SI 0 r0)
        (symbol_ref:SI ("t_cover_photo_complete") [flags 0x82]  <var_decl 0000000007c5c1b0 t_cover_photo_complete>)) "../System/pomozne_funkcije.c":116:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 32 30 3 (set (mem/c:QI (reg/f:SI 138) [0 firstInit+0 S1 A8])
        (subreg:QI (reg:SI 137) 0)) "../System/pomozne_funkcije.c":115:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg:SI 137)
            (nil))))
(debug_insn 30 29 33 3 (debug_marker) "../System/pomozne_funkcije.c":116:3 -1
     (nil))
(call_insn 33 30 34 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("draw_full_screen_image") [flags 0x3]  <function_decl 0000000007a76700 draw_full_screen_image>) [0 draw_full_screen_image S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":116:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("draw_full_screen_image") [flags 0x3]  <function_decl 0000000007a76700 draw_full_screen_image>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 34 33 35 3 (debug_marker) "../System/pomozne_funkcije.c":117:3 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../System/pomozne_funkcije.c":118:3 -1
     (nil))
(call_insn 36 35 37 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":118:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 37 36 236 3 (debug_marker) "../System/pomozne_funkcije.c":119:3 -1
     (nil))
(jump_insn 236 37 237 3 (set (pc)
        (label_ref 43)) "../System/pomozne_funkcije.c":119:8 284 {*arm_jump}
     (nil)
 -> 43)
(barrier 237 236 50)
(code_label 50 237 40 4 117 (nil) [1 uses])
(note 40 50 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 42 40 43 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":120:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 43 42 44 5 116 (nil) [1 uses])
(note 44 43 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 44 51 5 NOTE_INSN_DELETED)
(note 51 48 45 5 NOTE_INSN_DELETED)
(debug_insn 45 51 231 5 (debug_marker) "../System/pomozne_funkcije.c":119:8 -1
     (nil))
(insn 231 45 47 5 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":119:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 47 231 41 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":119:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 41 47 234 5 (debug_marker) "../System/pomozne_funkcije.c":120:4 -1
     (nil))
(insn 234 41 52 5 (set (reg:SI 195)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":119:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 52 234 53 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 195)
                        (const_int 0 [0]))
                    (label_ref 50)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":119:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 50)
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 6 (debug_marker) "../System/pomozne_funkcije.c":122:3 -1
     (nil))
(call_insn 55 54 225 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000007732700 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":122:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000007732700 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 225 55 57 6 (var_location:SI D#12 (reg:SI 0 r0)) -1
     (nil))
(debug_insn 57 225 58 6 (var_location:SI seed (debug_expr:SI D#12)) "../System/pomozne_funkcije.c":122:10 -1
     (nil))
(debug_insn 58 57 60 6 (debug_marker) "../System/pomozne_funkcije.c":123:3 -1
     (nil))
(call_insn 60 58 61 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("srand") [flags 0x41]  <function_decl 0000000007d1d100 srand>) [0 srand S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":123:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("srand") [flags 0x41]  <function_decl 0000000007d1d100 srand>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 61 60 62 6 (debug_marker) "../System/pomozne_funkcije.c":124:3 -1
     (nil))
(call_insn 62 61 63 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("generateMap") [flags 0x41]  <function_decl 0000000007d2f600 generateMap>) [0 generateMap S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":124:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("generateMap") [flags 0x41]  <function_decl 0000000007d2f600 generateMap>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 63 62 64 6 (debug_marker) "../System/pomozne_funkcije.c":125:3 -1
     (nil))
(call_insn 64 63 65 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("create_level_one_sprites") [flags 0x3]  <function_decl 0000000007a76a00 create_level_one_sprites>) [0 create_level_one_sprites S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":125:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_level_one_sprites") [flags 0x3]  <function_decl 0000000007a76a00 create_level_one_sprites>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 65 64 66 6 (debug_marker) "../System/pomozne_funkcije.c":126:3 -1
     (nil))
(insn 66 65 74 6 (set (reg:SI 0 r0)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":126:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 66 67 6 (set (reg:SI 132 [ ivtmp.166 ])
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
        (nil)))
(call_insn 67 74 68 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>) [0 LEDs_on S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":126:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 68 67 69 6 (debug_marker) "../System/pomozne_funkcije.c":127:3 -1
     (nil))
(debug_insn 69 68 70 6 (debug_marker:BLK) "../System/pomozne_funkcije.c":330:6 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../System/pomozne_funkcije.c":331:2 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../System/pomozne_funkcije.c":331:6 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 73 72 75 6 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 75 73 76 6 (set (reg:SI 136 [ ivtmp.167 ])
        (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
        (nil)))
(insn 76 75 93 6 (set (reg/f:SI 135 [ _75 ])
        (plus:SI (reg:SI 132 [ ivtmp.166 ])
            (const_int 1776 [0x6f0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 1776 [0x6f0])))
        (nil)))
(code_label 93 76 77 7 118 (nil) [1 uses])
(note 77 93 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 79 78 84 7 (debug_marker) "../System/pomozne_funkcije.c":332:3 -1
     (nil))
(insn 84 79 85 7 (set (reg:SI 1 r1)
        (reg:SI 136 [ ivtmp.167 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 230 7 (set (reg:SI 0 r0)
        (reg:SI 132 [ ivtmp.166 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 230 85 91 7 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 230 86 7 (set (reg:SI 132 [ ivtmp.166 ])
        (plus:SI (reg:SI 132 [ ivtmp.166 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(call_insn 86 91 88 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":332:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 88 86 89 7 (debug_marker) "../System/pomozne_funkcije.c":331:30 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 90 89 92 7 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 92 90 94 7 (set (reg:SI 136 [ ivtmp.167 ])
        (plus:SI (reg:SI 136 [ ivtmp.167 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(insn 94 92 95 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ ivtmp.166 ])
            (reg/f:SI 135 [ _75 ]))) "../System/pomozne_funkcije.c":331:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 95 94 96 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../System/pomozne_funkcije.c":331:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 805306364 (nil)))
 -> 93)
(note 96 95 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 103 96 112 8 NOTE_INSN_DELETED)
(note 112 103 97 8 NOTE_INSN_DELETED)
(debug_insn 97 112 98 8 (var_location:SI i (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":127:3 -1
     (nil))
(debug_insn 98 97 99 8 (debug_marker) "../System/pomozne_funkcije.c":128:3 -1
     (nil))
(insn 99 98 101 8 (set (reg/f:SI 149)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)) "../System/pomozne_funkcije.c":128:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)
        (nil)))
(insn 101 99 100 8 (set (reg/f:SI 150)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 000000000786a2d0 px>)) "../System/pomozne_funkcije.c":128:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 000000000786a2d0 px>)
        (nil)))
(insn 100 101 110 8 (set (reg:SI 115 [ Blocksize.1_3 ])
        (mem/c:SI (reg/f:SI 149) [5 Blocksize+0 S4 A32])) "../System/pomozne_funkcije.c":128:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>) [5 Blocksize+0 S4 A32])
            (nil))))
(insn 110 100 104 8 (set (reg/f:SI 156)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 000000000786a360 py>)) "../System/pomozne_funkcije.c":129:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 000000000786a360 py>)
        (nil)))
(insn 104 110 113 8 (set (reg:SI 153)
        (plus:SI (ashift:SI (reg:SI 115 [ Blocksize.1_3 ])
                (const_int 2 [0x2]))
            (reg:SI 115 [ Blocksize.1_3 ]))) "../System/pomozne_funkcije.c":128:10 318 {*add_shiftsi}
     (nil))
(insn 113 104 105 8 (set (reg:SI 159)
        (plus:SI (ashift:SI (reg:SI 115 [ Blocksize.1_3 ])
                (const_int 1 [0x1]))
            (reg:SI 115 [ Blocksize.1_3 ]))) "../System/pomozne_funkcije.c":129:10 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 115 [ Blocksize.1_3 ])
        (nil)))
(insn 105 113 114 8 (set (reg:SI 154)
        (ashift:SI (reg:SI 153)
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":128:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 114 105 107 8 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":129:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 107 114 116 8 (set (reg:SF 155)
        (float:SF (reg:SI 154))) "../System/pomozne_funkcije.c":128:6 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUIV (mem/c:SF (reg/f:SI 150) [1 px+0 S4 A32])
            (nil))))
(insn 116 107 119 8 (set (reg:SF 161)
        (float:SF (reg:SI 160))) "../System/pomozne_funkcije.c":129:6 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_EQUIV (mem/c:SF (reg/f:SI 156) [1 py+0 S4 A32])
            (nil))))
(insn 119 116 120 8 (set (reg/f:SI 162)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 000000000786a3f0 angle>)) "../System/pomozne_funkcije.c":130:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 000000000786a3f0 angle>)
        (nil)))
(insn 120 119 123 8 (set (reg:SF 163)
        (const_double:SF 7.8539752960205078125e-1 [0x0.c90fdp+0])) "../System/pomozne_funkcije.c":130:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 7.8539752960205078125e-1 [0x0.c90fdp+0])
        (nil)))
(insn 123 120 108 8 (set (reg/f:SI 164)
        (const_int 1073744896 [0x40000c00])) "../System/pomozne_funkcije.c":131:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 108 123 109 8 (set (mem/c:SF (reg/f:SI 150) [1 px+0 S4 A32])
        (reg:SF 155)) "../System/pomozne_funkcije.c":128:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 155)
        (expr_list:REG_DEAD (reg/f:SI 150)
            (nil))))
(debug_insn 109 108 117 8 (debug_marker) "../System/pomozne_funkcije.c":129:3 -1
     (nil))
(insn 117 109 118 8 (set (mem/c:SF (reg/f:SI 156) [1 py+0 S4 A32])
        (reg:SF 161)) "../System/pomozne_funkcije.c":129:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 161)
        (expr_list:REG_DEAD (reg/f:SI 156)
            (nil))))
(debug_insn 118 117 124 8 (debug_marker) "../System/pomozne_funkcije.c":130:3 -1
     (nil))
(insn 124 118 121 8 (set (reg:SI 165)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":131:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 121 124 122 8 (set (mem/c:SF (reg/f:SI 162) [1 angle+0 S4 A32])
        (reg:SF 163)) "../System/pomozne_funkcije.c":130:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 163)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 122 121 128 8 (debug_marker) "../System/pomozne_funkcije.c":131:3 -1
     (nil))
(insn 128 122 125 8 (set (reg:SI 0 r0)
        (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)) "../System/pomozne_funkcije.c":132:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 128 126 8 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 56 [0x38])) [7 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 165)) "../System/pomozne_funkcije.c":131:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 126 125 129 8 (debug_marker) "../System/pomozne_funkcije.c":132:3 -1
     (nil))
(call_insn/j 129 126 130 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/pomozne_funkcije.c":132:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 130 129 131)
(code_label 131 130 132 9 115 (nil) [1 uses])
(note 132 131 133 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 135 9 (debug_marker) "../System/pomozne_funkcije.c":134:3 -1
     (nil))
(insn 135 133 136 9 (set (reg:SI 0 r0)
        (symbol_ref:SI ("t_cover_photo_complete") [flags 0x82]  <var_decl 0000000007c5c1b0 t_cover_photo_complete>)) "../System/pomozne_funkcije.c":134:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 136 135 137 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("draw_full_screen_image") [flags 0x3]  <function_decl 0000000007a76700 draw_full_screen_image>) [0 draw_full_screen_image S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":134:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("draw_full_screen_image") [flags 0x3]  <function_decl 0000000007a76700 draw_full_screen_image>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 137 136 138 9 (debug_marker) "../System/pomozne_funkcije.c":135:3 -1
     (nil))
(call_insn 138 137 139 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":135:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 139 138 238 9 (debug_marker) "../System/pomozne_funkcije.c":136:3 -1
     (nil))
(jump_insn 238 139 239 9 (set (pc)
        (label_ref 145)) "../System/pomozne_funkcije.c":136:8 284 {*arm_jump}
     (nil)
 -> 145)
(barrier 239 238 152)
(code_label 152 239 142 10 120 (nil) [1 uses])
(note 142 152 144 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(call_insn 144 142 145 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":137:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 145 144 146 11 119 (nil) [1 uses])
(note 146 145 150 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 150 146 153 11 NOTE_INSN_DELETED)
(note 153 150 147 11 NOTE_INSN_DELETED)
(debug_insn 147 153 233 11 (debug_marker) "../System/pomozne_funkcije.c":136:8 -1
     (nil))
(insn 233 147 149 11 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":136:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 149 233 143 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":136:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 143 149 235 11 (debug_marker) "../System/pomozne_funkcije.c":137:4 -1
     (nil))
(insn 235 143 154 11 (set (reg:SI 196)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":136:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 154 235 155 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 196)
                        (const_int 0 [0]))
                    (label_ref 152)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":136:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 152)
(note 155 154 156 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 157 12 (debug_marker) "../System/pomozne_funkcije.c":139:3 -1
     (nil))
(insn 157 156 165 12 (set (reg:SI 0 r0)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":139:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 157 158 12 (set (reg:SI 134 [ ivtmp.174 ])
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
        (nil)))
(call_insn 158 165 159 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>) [0 LEDs_on S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":139:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/pomozne_funkcije.c":140:3 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../System/pomozne_funkcije.c":330:6 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../System/pomozne_funkcije.c":331:2 -1
     (nil))
(debug_insn 162 161 163 12 (debug_marker) "../System/pomozne_funkcije.c":331:6 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 164 163 166 12 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 166 164 167 12 (set (reg:SI 133 [ ivtmp.175 ])
        (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
        (nil)))
(insn 167 166 184 12 (set (reg/f:SI 127 [ _47 ])
        (plus:SI (reg:SI 134 [ ivtmp.174 ])
            (const_int 1776 [0x6f0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 1776 [0x6f0])))
        (nil)))
(code_label 184 167 168 13 121 (nil) [1 uses])
(note 168 184 169 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 170 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 175 13 (debug_marker) "../System/pomozne_funkcije.c":332:3 -1
     (nil))
(insn 175 170 176 13 (set (reg:SI 1 r1)
        (reg:SI 133 [ ivtmp.175 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 175 232 13 (set (reg:SI 0 r0)
        (reg:SI 134 [ ivtmp.174 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 176 182 13 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 232 177 13 (set (reg:SI 134 [ ivtmp.174 ])
        (plus:SI (reg:SI 134 [ ivtmp.174 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(call_insn 177 182 179 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":332:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 179 177 180 13 (debug_marker) "../System/pomozne_funkcije.c":331:30 -1
     (nil))
(debug_insn 180 179 181 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 181 180 183 13 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 183 181 185 13 (set (reg:SI 133 [ ivtmp.175 ])
        (plus:SI (reg:SI 133 [ ivtmp.175 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 127 [ _47 ])
            (reg:SI 134 [ ivtmp.174 ]))) "../System/pomozne_funkcije.c":331:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 186 185 187 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/pomozne_funkcije.c":331:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 805306372 (nil)))
 -> 184)
(note 187 186 194 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 194 187 203 14 NOTE_INSN_DELETED)
(note 203 194 188 14 NOTE_INSN_DELETED)
(debug_insn 188 203 189 14 (var_location:SI i (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":140:3 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/pomozne_funkcije.c":141:3 -1
     (nil))
(insn 190 189 192 14 (set (reg/f:SI 173)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)) "../System/pomozne_funkcije.c":141:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>)
        (nil)))
(insn 192 190 191 14 (set (reg/f:SI 174)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 000000000786a2d0 px>)) "../System/pomozne_funkcije.c":141:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 000000000786a2d0 px>)
        (nil)))
(insn 191 192 201 14 (set (reg:SI 121 [ Blocksize.3_9 ])
        (mem/c:SI (reg/f:SI 173) [5 Blocksize+0 S4 A32])) "../System/pomozne_funkcije.c":141:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 000000000786a7e0 Blocksize>) [5 Blocksize+0 S4 A32])
            (nil))))
(insn 201 191 195 14 (set (reg/f:SI 180)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 000000000786a360 py>)) "../System/pomozne_funkcije.c":142:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 000000000786a360 py>)
        (nil)))
(insn 195 201 204 14 (set (reg:SI 177)
        (plus:SI (ashift:SI (reg:SI 121 [ Blocksize.3_9 ])
                (const_int 2 [0x2]))
            (reg:SI 121 [ Blocksize.3_9 ]))) "../System/pomozne_funkcije.c":141:10 318 {*add_shiftsi}
     (nil))
(insn 204 195 196 14 (set (reg:SI 183)
        (plus:SI (ashift:SI (reg:SI 121 [ Blocksize.3_9 ])
                (const_int 1 [0x1]))
            (reg:SI 121 [ Blocksize.3_9 ]))) "../System/pomozne_funkcije.c":142:10 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 121 [ Blocksize.3_9 ])
        (nil)))
(insn 196 204 205 14 (set (reg:SI 178)
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":141:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 205 196 198 14 (set (reg:SI 184)
        (ashift:SI (reg:SI 183)
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":142:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(insn 198 205 207 14 (set (reg:SF 179)
        (float:SF (reg:SI 178))) "../System/pomozne_funkcije.c":141:6 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUIV (mem/c:SF (reg/f:SI 174) [1 px+0 S4 A32])
            (nil))))
(insn 207 198 210 14 (set (reg:SF 185)
        (float:SF (reg:SI 184))) "../System/pomozne_funkcije.c":142:6 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_EQUIV (mem/c:SF (reg/f:SI 180) [1 py+0 S4 A32])
            (nil))))
(insn 210 207 211 14 (set (reg/f:SI 186)
        (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 000000000786a3f0 angle>)) "../System/pomozne_funkcije.c":143:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("angle") [flags 0xc0]  <var_decl 000000000786a3f0 angle>)
        (nil)))
(insn 211 210 214 14 (set (reg:SF 187)
        (const_double:SF 7.8539752960205078125e-1 [0x0.c90fdp+0])) "../System/pomozne_funkcije.c":143:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 7.8539752960205078125e-1 [0x0.c90fdp+0])
        (nil)))
(insn 214 211 199 14 (set (reg/f:SI 188)
        (const_int 1073744896 [0x40000c00])) "../System/pomozne_funkcije.c":144:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 199 214 200 14 (set (mem/c:SF (reg/f:SI 174) [1 px+0 S4 A32])
        (reg:SF 179)) "../System/pomozne_funkcije.c":141:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 179)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
(debug_insn 200 199 208 14 (debug_marker) "../System/pomozne_funkcije.c":142:3 -1
     (nil))
(insn 208 200 209 14 (set (mem/c:SF (reg/f:SI 180) [1 py+0 S4 A32])
        (reg:SF 185)) "../System/pomozne_funkcije.c":142:6 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 185)
        (expr_list:REG_DEAD (reg/f:SI 180)
            (nil))))
(debug_insn 209 208 215 14 (debug_marker) "../System/pomozne_funkcije.c":143:3 -1
     (nil))
(insn 215 209 212 14 (set (reg:SI 189)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":144:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 212 215 213 14 (set (mem/c:SF (reg/f:SI 186) [1 angle+0 S4 A32])
        (reg:SF 187)) "../System/pomozne_funkcije.c":143:9 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 187)
        (expr_list:REG_DEAD (reg/f:SI 186)
            (nil))))
(debug_insn 213 212 219 14 (debug_marker) "../System/pomozne_funkcije.c":144:3 -1
     (nil))
(insn 219 213 216 14 (set (reg:SI 0 r0)
        (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)) "../System/pomozne_funkcije.c":145:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 219 217 14 (set (mem/v:SI (plus:SI (reg/f:SI 188)
                (const_int 56 [0x38])) [7 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 189)) "../System/pomozne_funkcije.c":144:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 217 216 220 14 (debug_marker) "../System/pomozne_funkcije.c":145:3 -1
     (nil))
(call_insn/j 220 217 221 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/pomozne_funkcije.c":145:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 221 220 0)

;; Function copy_sprites (copy_sprites, funcdef_no=882, decl_uid=12011, cgraph_uid=886, symbol_order=893)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: def dominates all uses has unique first use
Reg 116 not local to one basic block
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r117,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r115,l1) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3000,15000 VFP_LO_REGS:3000,15000 ALL_REGS:3000,15000 MEM:2000,10000
  a1(r115,l0) costs: LO_REGS:0,1600 HI_REGS:400,3600 CALLER_SAVE_REGS:400,3600 EVEN_REG:400,3600 GENERAL_REGS:400,2000 VFP_D0_D7_REGS:6000,66000 VFP_LO_REGS:6000,66000 ALL_REGS:6000,54000 MEM:4000,44000
  a2(r117,l0) costs: LO_REGS:0,1600 HI_REGS:400,3600 CALLER_SAVE_REGS:400,3600 EVEN_REG:400,3600 GENERAL_REGS:400,2000 VFP_D0_D7_REGS:3000,51000 VFP_LO_REGS:3000,51000 ALL_REGS:3000,39000 MEM:2000,34000
  a3(r115,l1) costs: LO_REGS:1600,1600 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:48000,48000 MEM:40000,40000
  a4(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12000,12000 VFP_LO_REGS:12000,12000 ALL_REGS:12000,12000 MEM:8000,8000
  a5(r117,l1) costs: LO_REGS:1600,1600 HI_REGS:3200,3200 CALLER_SAVE_REGS:3200,3200 EVEN_REG:3200,3200 GENERAL_REGS:1600,1600 VFP_D0_D7_REGS:48000,48000 VFP_LO_REGS:48000,48000 ALL_REGS:36000,36000 MEM:32000,32000

   Insn 11(l0): point = 1
   Insn 10(l0): point = 3
   Insn 9(l0): point = 5
   Insn 30(l1): point = 8
   Insn 29(l1): point = 10
   Insn 27(l1): point = 12
   Insn 21(l1): point = 14
   Insn 26(l1): point = 16
   Insn 36(l1): point = 18
   Insn 20(l1): point = 20
   Insn 19(l1): point = 22
 a0(r116): [1..1]
 a1(r115): [1..5]
 a2(r117): [1..3]
 a3(r115): [8..24]
 a4(r116): [8..24]
 a5(r117): [8..24]
      Moving ranges of a5r117 to a2r117:  [8..24]
      Moving ranges of a4r116 to a0r116:  [8..24]
      Moving ranges of a3r115 to a1r115:  [8..24]
Compressing live ranges: from 25 to 4 - 16%
Ranges after the compression:
 a0(r116): [2..3] [0..0]
 a1(r115): [0..3]
 a2(r117): [0..3]
+++Allocating 24 bytes for conflict table (uncompressed size 48)
;; a0(r116,l0) conflicts: a1(r115,l0) a2(r117,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a1(r115,l0) conflicts: a0(r116,l0) a2(r117,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a2(r117,l0) conflicts: a0(r116,l0) a1(r115,l0)
;;     total conflict hard regs: 0 2 12 14
;;     conflict hard regs: 0 2 12 14


  pref1:a2(r117)<-hr1@800
  pref3:a1(r115)<-hr0@800
  regions=2, blocks=5, points=4
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r116 1r115 2r117
    modified regnos: 115 116 117
    border:
    Pressure: GENERAL_REGS=8
 Removing pref3:hr0@800
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 1 3-11)@64800
          2:( 3-11)@84800
            3:( 4-11)@20000
      Allocno a0r116 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-2 12-106)
      Allocno a1r115 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a2r117 of GENERAL_REGS(14) has 10 avail. regs  1 3-11, node:  1 3-11 (confl regs =  0 2 12-106)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 4
      Popping a2(r117,l0)  -- assign reg 5
      Popping a0(r116,l0)  -- assign reg 6
Disposition:
    1:r115 l0     4    0:r116 l0     6    2:r117 l0     5
New iteration of spill/restore move
+++Costs: overall 3200, reg 3200, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


copy_sprites

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={3d,1u} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r115={2d,4u} r116={1d,1u} r117={2d,2u} 
;;    total ref usage 142{115d,27u,0e} in 20{19 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/pomozne_funkcije.c":331:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/pomozne_funkcije.c":331:6 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 115 [ ivtmp.185 ])
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 117 [ ivtmp.186 ])
        (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("sp_original") [flags 0xc0]  <var_decl 000000000786a900 sp_original>)
        (nil)))
(insn 11 10 28 2 (set (reg/f:SI 116 [ _9 ])
        (plus:SI (reg:SI 115 [ ivtmp.185 ])
            (const_int 1776 [0x6f0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 1776 [0x6f0])))
        (nil)))
(code_label 28 11 12 3 130 (nil) [1 uses])
(note 12 28 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 14 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 14 13 19 3 (debug_marker) "../System/pomozne_funkcije.c":332:3 -1
     (nil))
(insn 19 14 20 3 (set (reg:SI 1 r1)
        (reg:SI 117 [ ivtmp.186 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 36 3 (set (reg:SI 0 r0)
        (reg:SI 115 [ ivtmp.185 ])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 20 26 3 (set (reg:SI 2 r2)
        (const_int 444 [0x1bc])) "../System/pomozne_funkcije.c":332:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 21 3 (set (reg:SI 115 [ ivtmp.185 ])
        (plus:SI (reg:SI 115 [ ivtmp.185 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(call_insn 21 26 23 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>) [0 __builtin_memcpy S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":332:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memcpy") [flags 0x41]  <function_decl 000000000669e200 __builtin_memcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 23 21 24 3 (debug_marker) "../System/pomozne_funkcije.c":331:30 -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../System/pomozne_funkcije.c":331:14 -1
     (nil))
(insn 27 25 29 3 (set (reg:SI 117 [ ivtmp.186 ])
        (plus:SI (reg:SI 117 [ ivtmp.186 ])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":331:2 7 {*arm_addsi3}
     (nil))
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 116 [ _9 ])
            (reg:SI 115 [ ivtmp.185 ]))) "../System/pomozne_funkcije.c":331:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/pomozne_funkcije.c":331:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 805306364 (nil)))
 -> 28)
(note 31 30 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 37 31 0 NOTE_INSN_DELETED)

;; Function handle_score (handle_score, funcdef_no=883, decl_uid=12010, cgraph_uid=887, symbol_order=894)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 23 count 22 (  1.3)
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 3
;;  header 15, latch 14
;;  depth 1, outer 0
;;  nodes: 15 14
;;
;; Loop 1
;;  header 7, latch 12
;;  depth 1, outer 0
;;  nodes: 7 12 11 10 8 9
;;
;; Loop 2
;;  header 8, latch 11
;;  depth 2, outer 1
;;  nodes: 8 11 10 9
;; 2 succs { 4 3 }
;; 3 succs { 4 6 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 5 }
;; 7 succs { 8 }
;; 8 succs { 9 11 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 8 12 }
;; 12 succs { 7 13 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 14 16 }
;; 16 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 240: def dominates all uses has unique first use
Reg 247: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 159 uninteresting (no unique first use)
Reg 248: local to bb 4 def dominates all uses has unique first use
Reg 249 uninteresting
Reg 242: def dominates all uses has unique first use
Reg 243: def dominates all uses has unique first use
Reg 202: def dominates all uses has unique first use
Reg 182: def dominates all uses has unique first use
Reg 204: def dominates all uses has unique first use
Reg 250: local to bb 6 def dominates all uses has unique first use
Reg 251: local to bb 6 def dominates all uses has unique first use
Reg 176: local to bb 7 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 177: local to bb 8 def dominates all uses has unique first use
Reg 178 uninteresting
Reg 187: def dominates all uses has unique first use
Reg 191: local to bb 10 def dominates all uses has unique first use
Reg 188: local to bb 10 def dominates all uses has unique first use
Reg 197: local to bb 10 def dominates all uses has unique first use
Reg 192 uninteresting
Reg 193 uninteresting
Reg 194: local to bb 10 def dominates all uses has unique first use
Reg 198 uninteresting
Reg 200 uninteresting
Reg 205 uninteresting
Reg 252: local to bb 13 def dominates all uses has unique first use
Reg 212: local to bb 13 def dominates all uses has unique first use
Reg 253: local to bb 13 def dominates all uses has unique first use
Reg 214: local to bb 13 def dominates all uses has unique first use
Reg 220 uninteresting
Reg 223: local to bb 13 def dominates all uses has unique first use
Reg 230 uninteresting
Reg 233: local to bb 13 def dominates all uses has unique first use
Reg 254 uninteresting
Reg 113 not local to one basic block
Reg 121 not local to one basic block
Examining insn 92, def for 176
  all ok and transp
      Creating newreg=255 from oldreg=176
rescanning insn with uid = 92.
scanning new insn with uid = 414.
Examining insn 99, def for 177
  all ok
Reg 182 not local to one basic block
Reg 187 not local to one basic block
Examining insn 141, def for 188
  all ok
Examining insn 144, def for 191
  all ok
Examining insn 147, def for 194
  all ok
Examining insn 150, def for 197
  all ok
Reg 202 not local to one basic block
Reg 204 not local to one basic block
Examining insn 272, def for 212
  all ok
Examining insn 279, def for 214
  all ok
Examining insn 301, def for 223
  all ok
Examining insn 316, def for 233
  all ok
Reg 240 not local to one basic block
Reg 242 not local to one basic block
Reg 243 not local to one basic block
Found def insn 390 for 247 to be not moveable
Found def insn 391 for 248 to be not moveable
Found def insn 393 for 250 to be not moveable
Found def insn 394 for 251 to be not moveable
Found def insn 395 for 252 to be not moveable
Found def insn 396 for 253 to be not moveable
    New r255: setting preferred ALL_REGS, alternative VFP_LO_REGS
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
;;
;; Loop 3
;;  header 15, latch 14
;;  depth 1, outer 0
;;  nodes: 15 14
;;
;; Loop 1
;;  header 7, latch 12
;;  depth 1, outer 0
;;  nodes: 7 12 11 10 8 9
;;
;; Loop 2
;;  header 8, latch 11
;;  depth 2, outer 1
;;  nodes: 8 11 10 9
;; 2 succs { 4 3 }
;; 3 succs { 4 6 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 5 }
;; 7 succs { 8 }
;; 8 succs { 9 11 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 8 12 }
;; 12 succs { 7 13 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 14 16 }
;; 16 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 23 count 22 (  1.3)
init_insns for 182: (insn_list:REG_DEP_TRUE 109 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 162 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 185 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 190 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 137 (nil))
init_insns for 243: (insn_list:REG_DEP_TRUE 139 (nil))

Pass 1 for finding pseudo/allocno costs

    r255: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a41 (r255,l1) best NO_REGS, allocno NO_REGS
    r254: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r253: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r252: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r251: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r250: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r249: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r248: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r247: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r243: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a55 (r243,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a37 (r243,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a54 (r242,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a36 (r242,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a53 (r239,l2) best ALL_REGS, allocno ALL_REGS
    a35 (r239,l1) best ALL_REGS, allocno ALL_REGS
    r238: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a52 (r238,l2) best ALL_REGS, allocno ALL_REGS
    a34 (r238,l1) best ALL_REGS, allocno ALL_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r230: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r176,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r141: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS

  a0(r233,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a1(r239,l0) costs: GENERAL_REGS:12,12 VFP_D0_D7_REGS:154,154 VFP_LO_REGS:154,154 ALL_REGS:94,94 MEM:104,104
  a2(r230,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a3(r214,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:45,45 MEM:30,30
  a4(r223,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a5(r238,l0) costs: GENERAL_REGS:12,12 VFP_D0_D7_REGS:154,154 VFP_LO_REGS:154,154 ALL_REGS:94,94 MEM:104,104
  a6(r220,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a7(r212,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:45,45 MEM:30,30
  a8(r253,l0) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:30,30 MEM:30,30
  a9(r252,l0) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:30,30 MEM:30,30
  a10(r205,l0) costs: LO_REGS:4,4 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:14,14 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:120,120 MEM:100,100
  a11(r251,l0) costs: GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:30,30 MEM:40,40
  a12(r159,l0) costs: GENERAL_REGS:36,36 VFP_D0_D7_REGS:105,105 VFP_LO_REGS:105,105 ALL_REGS:92,92 MEM:86,86
  a13(r250,l0) costs: GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:30,30 MEM:40,40
  a14(r113,l0) costs: LO_REGS:77,77 HI_REGS:77,77 CALLER_SAVE_REGS:77,77 EVEN_REG:77,77 GENERAL_REGS:77,77 VFP_LO_REGS:30,30 ALL_REGS:75,75 MEM:65,65
  a15(r204,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,165 VFP_LO_REGS:15,165 ALL_REGS:15,165 MEM:10,110
  a16(r182,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,14865 VFP_LO_REGS:15,14865 ALL_REGS:15,14865 MEM:10,9910
  a17(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,15165 VFP_LO_REGS:15,15165 ALL_REGS:15,15165 MEM:10,10110
  a18(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,465 VFP_LO_REGS:15,465 ALL_REGS:15,465 MEM:10,310
  a19(r202,l0) costs: LO_REGS:15,15015 HI_REGS:15,15015 CALLER_SAVE_REGS:15,15015 EVEN_REG:15,15015 GENERAL_REGS:15,15015 VFP_LO_REGS:0,0 ALL_REGS:15,15015 MEM:10,10010
  a20(r243,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,11145 VFP_LO_REGS:15,11145 ALL_REGS:15,11145 MEM:10,7430
  a21(r242,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,3720 VFP_LO_REGS:15,3720 ALL_REGS:15,3720 MEM:10,2480
  a22(r141,l0) costs: LO_REGS:15,465 HI_REGS:15,465 CALLER_SAVE_REGS:15,465 EVEN_REG:15,465 GENERAL_REGS:15,465 VFP_LO_REGS:0,0 ALL_REGS:15,465 MEM:10,310
  a23(r240,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:60,60 MEM:40,40
  a24(r249,l0) costs: GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:30,30 MEM:40,40
  a25(r248,l0) costs: GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:30,30 MEM:40,40
  a26(r247,l0) costs: LO_REGS:45,45 HI_REGS:45,45 CALLER_SAVE_REGS:45,45 EVEN_REG:45,45 GENERAL_REGS:45,45 VFP_LO_REGS:4,4 ALL_REGS:32,32 MEM:31,31
  a27(r254,l3) costs: LO_REGS:22,22 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:44,44 VFP_D0_D7_REGS:495,495 VFP_LO_REGS:495,495 ALL_REGS:330,330 MEM:330,330
  a28(r141,l1) costs: LO_REGS:450,450 HI_REGS:450,450 CALLER_SAVE_REGS:450,450 EVEN_REG:450,450 GENERAL_REGS:450,450 VFP_LO_REGS:0,0 ALL_REGS:450,450 MEM:300,300
  a29(r157,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,15150 VFP_LO_REGS:300,15150 ALL_REGS:300,15150 MEM:200,10100
  a30(r158,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:450,450 MEM:300,300
  a31(r182,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,14850 VFP_LO_REGS:0,14850 ALL_REGS:0,14850 MEM:0,9900
  a32(r202,l1) costs: LO_REGS:150,15000 HI_REGS:150,15000 CALLER_SAVE_REGS:150,15000 EVEN_REG:150,15000 GENERAL_REGS:150,15000 VFP_LO_REGS:0,0 ALL_REGS:150,15000 MEM:100,10000
  a33(r204,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:150,150 MEM:100,100
  a34(r238,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a35(r239,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a36(r242,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,3705 VFP_LO_REGS:0,3705 ALL_REGS:0,3705 MEM:0,2470
  a37(r243,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,11130 VFP_LO_REGS:0,11130 ALL_REGS:0,11130 MEM:0,7420
  a38(r155,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,55980 VFP_LO_REGS:300,55980 ALL_REGS:300,55980 MEM:200,37320
  a39(r121,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150,15000 VFP_LO_REGS:150,15000 ALL_REGS:150,15000 MEM:100,10000
  a40(r176,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:300,300 VFP_LO_REGS:300,300 ALL_REGS:300,300 MEM:200,200
  a41(r255,l1) costs: LO_REGS:150,150 HI_REGS:150,150 CALLER_SAVE_REGS:150,150 EVEN_REG:150,150 GENERAL_REGS:150,150 VFP_D0_D7_REGS:150,150 VFP_LO_REGS:150,150 ALL_REGS:300,300 MEM:200,200
  a42(r154,l1) costs: LO_REGS:150,44700 HI_REGS:150,44700 CALLER_SAVE_REGS:150,44700 EVEN_REG:150,44700 GENERAL_REGS:150,44700 VFP_LO_REGS:0,0 ALL_REGS:150,44700 MEM:100,29800
  a43(r121,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:14850,14850 MEM:9900,9900
  a44(r141,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a45(r154,l2) costs: LO_REGS:44550,44550 HI_REGS:44550,44550 CALLER_SAVE_REGS:44550,44550 EVEN_REG:44550,44550 GENERAL_REGS:44550,44550 VFP_LO_REGS:0,0 ALL_REGS:44550,44550 MEM:29700,29700
  a46(r155,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:55680,55680 VFP_LO_REGS:55680,55680 ALL_REGS:55680,55680 MEM:37120,37120
  a47(r157,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:14850,14850 MEM:9900,9900
  a48(r158,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a49(r182,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:14850,14850 MEM:9900,9900
  a50(r202,l2) costs: LO_REGS:14850,14850 HI_REGS:14850,14850 CALLER_SAVE_REGS:14850,14850 EVEN_REG:14850,14850 GENERAL_REGS:14850,14850 VFP_LO_REGS:0,0 ALL_REGS:14850,14850 MEM:9900,9900
  a51(r204,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a52(r238,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a53(r239,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a54(r242,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3705,3705 VFP_LO_REGS:3705,3705 ALL_REGS:3705,3705 MEM:2470,2470
  a55(r243,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:11130,11130 VFP_LO_REGS:11130,11130 ALL_REGS:11130,11130 MEM:7420,7420
  a56(r200,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a57(r194,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a58(r198,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a59(r197,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a60(r193,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a61(r188,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a62(r192,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a63(r191,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7410,7410 VFP_LO_REGS:7410,7410 ALL_REGS:7410,7410 MEM:4940,4940
  a64(r187,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14835,14835 VFP_LO_REGS:14835,14835 ALL_REGS:14835,14835 MEM:9890,9890
  a65(r181,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40830,40830 VFP_LO_REGS:40830,40830 ALL_REGS:40830,40830 MEM:27220,27220
  a66(r178,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44550,44550 VFP_LO_REGS:44550,44550 ALL_REGS:44550,44550 MEM:29700,29700
  a67(r177,l2) costs: LO_REGS:14850,14850 HI_REGS:14850,14850 CALLER_SAVE_REGS:14850,14850 EVEN_REG:14850,14850 GENERAL_REGS:14850,14850 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:29700,29700 MEM:19800,19800

   Insn 403(l0): point = 1
   Insn 345(l0): point = 3
   Insn 343(l0): point = 5
   Insn 342(l0): point = 7
   Insn 341(l0): point = 9
   Insn 340(l0): point = 11
   Insn 337(l0): point = 13
   Insn 336(l0): point = 15
   Insn 335(l0): point = 17
   Insn 334(l0): point = 19
   Insn 331(l0): point = 21
   Insn 330(l0): point = 23
   Insn 321(l0): point = 25
   Insn 320(l0): point = 27
   Insn 319(l0): point = 29
   Insn 318(l0): point = 31
   Insn 316(l0): point = 33
   Insn 313(l0): point = 35
   Insn 306(l0): point = 37
   Insn 304(l0): point = 39
   Insn 305(l0): point = 41
   Insn 303(l0): point = 43
   Insn 301(l0): point = 45
   Insn 298(l0): point = 47
   Insn 291(l0): point = 49
   Insn 279(l0): point = 51
   Insn 290(l0): point = 53
   Insn 396(l0): point = 55
   Insn 278(l0): point = 57
   Insn 272(l0): point = 59
   Insn 277(l0): point = 61
   Insn 395(l0): point = 63
   Insn 271(l0): point = 65
   Insn 270(l0): point = 67
   Insn 267(l0): point = 69
   Insn 266(l0): point = 71
   Insn 265(l0): point = 73
   Insn 262(l0): point = 75
   Insn 264(l0): point = 77
   Insn 263(l0): point = 79
   Insn 252(l0): point = 81
   Insn 251(l0): point = 83
   Insn 250(l0): point = 85
   Insn 249(l0): point = 87
   Insn 248(l0): point = 89
   Insn 247(l0): point = 91
   Insn 237(l0): point = 93
   Insn 236(l0): point = 95
   Insn 235(l0): point = 97
   Insn 234(l0): point = 99
   Insn 233(l0): point = 101
   Insn 232(l0): point = 103
   Insn 222(l0): point = 105
   Insn 221(l0): point = 107
   Insn 220(l0): point = 109
   Insn 219(l0): point = 111
   Insn 218(l0): point = 113
   Insn 217(l0): point = 115
   Insn 207(l0): point = 117
   Insn 206(l0): point = 119
   Insn 205(l0): point = 121
   Insn 202(l0): point = 123
   Insn 201(l0): point = 125
   Insn 200(l0): point = 127
   Insn 199(l0): point = 129
   Insn 198(l0): point = 131
   Insn 196(l0): point = 133
   Insn 195(l0): point = 135
   Insn 194(l0): point = 137
   Insn 193(l0): point = 139
   Insn 192(l0): point = 141
   Insn 191(l0): point = 143
   Insn 190(l0): point = 145
   Insn 399(l0): point = 148
   Insn 185(l0): point = 150
   Insn 109(l0): point = 152
   Insn 5(l0): point = 154
   Insn 4(l0): point = 156
   Insn 162(l0): point = 158
   Insn 139(l0): point = 160
   Insn 137(l0): point = 162
   Insn 6(l0): point = 164
   Insn 401(l0): point = 167
   Insn 81(l0): point = 169
   Insn 80(l0): point = 171
   Insn 79(l0): point = 173
   Insn 78(l0): point = 175
   Insn 77(l0): point = 177
   Insn 394(l0): point = 179
   Insn 74(l0): point = 181
   Insn 73(l0): point = 183
   Insn 71(l0): point = 185
   Insn 70(l0): point = 187
   Insn 69(l0): point = 189
   Insn 68(l0): point = 191
   Insn 67(l0): point = 193
   Insn 393(l0): point = 195
   Insn 64(l0): point = 197
   Insn 63(l0): point = 199
   Insn 50(l0): point = 202
   Insn 47(l0): point = 204
   Insn 46(l0): point = 206
   Insn 45(l0): point = 208
   Insn 43(l0): point = 210
   Insn 44(l0): point = 212
   Insn 392(l0): point = 214
   Insn 40(l0): point = 216
   Insn 39(l0): point = 218
   Insn 36(l0): point = 220
   Insn 35(l0): point = 222
   Insn 34(l0): point = 224
   Insn 33(l0): point = 226
   Insn 32(l0): point = 228
   Insn 391(l0): point = 230
   Insn 29(l0): point = 232
   Insn 28(l0): point = 234
   Insn 21(l0): point = 237
   Insn 410(l0): point = 239
   Insn 409(l0): point = 241
   Insn 18(l0): point = 244
   Insn 412(l0): point = 246
   Insn 411(l0): point = 248
   Insn 2(l0): point = 250
   Insn 15(l0): point = 252
   Insn 390(l0): point = 254
   Insn 14(l0): point = 256
   Insn 351(l3): point = 259
   Insn 361(l3): point = 262
   Insn 397(l3): point = 264
   Insn 356(l3): point = 266
   Insn 383(l3): point = 268
   Insn 7(l1): point = 271
   Insn 93(l1): point = 273
   Insn 414(l1): point = 275
   Insn 8(l1): point = 277
   Insn 92(l1): point = 279
   Insn 187(l1): point = 282
   Insn 186(l1): point = 284
   Insn 184(l1): point = 286
   Insn 176(l1): point = 288
   Insn 183(l1): point = 290
   Insn 111(l2): point = 293
   Insn 110(l2): point = 295
   Insn 103(l2): point = 297
   Insn 100(l2): point = 299
   Insn 163(l2): point = 301
   Insn 99(l2): point = 303
   Insn 170(l2): point = 306
   Insn 169(l2): point = 308
   Insn 167(l2): point = 310
   Insn 155(l2): point = 313
   Insn 153(l2): point = 315
   Insn 151(l2): point = 317
   Insn 147(l2): point = 319
   Insn 146(l2): point = 321
   Insn 145(l2): point = 323
   Insn 150(l2): point = 325
   Insn 141(l2): point = 327
   Insn 144(l2): point = 329
   Insn 119(l2): point = 332
   Insn 118(l2): point = 334
   Insn 140(l2): point = 336
 a0(r233): [28..33]
 a1(r239): [202..210] [32..177]
 a2(r230): [34..35]
 a3(r214): [36..51]
 a4(r223): [42..45]
 a5(r238): [202..228] [44..193]
 a6(r220): [46..47]
 a7(r212): [48..59]
 a8(r253): [52..55]
 a9(r252): [60..63]
 a10(r205): [76..145]
 a11(r251 [0]): [176..179]
 a11(r251 [1]): [176..179]
 a12(r159): [203..250] [184..201]
 a13(r250 [0]): [192..195]
 a13(r250 [1]): [192..195]
 a14(r113): [237..252] [200..201]
 a15(r204): [148..150]
 a16(r182): [148..152]
 a17(r157): [148..154]
 a18(r158): [148..156]
 a19(r202): [148..158]
 a20(r243): [148..160]
 a21(r242): [148..162]
 a22(r141): [148..164]
 a23(r240): [203..256]
 a24(r249 [0]): [213..214]
 a24(r249 [1]): [213..214]
 a25(r248 [0]): [227..230]
 a25(r248 [1]): [227..230]
 a26(r247): [251..254]
 a27(r254): [263..264]
 a28(r141): [271..292]
 a29(r157): [271..290]
 a30(r158): [271..292]
 a31(r182): [271..292]
 a32(r202): [271..292]
 a33(r204): [271..292]
 a34(r238): [271..292]
 a35(r239): [271..292]
 a36(r242): [271..292]
 a37(r243): [271..292]
 a38(r155): [291..292] [271..271]
 a39(r121): [271..273]
 a40(r176): [274..275]
 a41(r255): [276..279]
 a42(r154): [271..277]
 a43(r121): [293..338]
 a44(r141): [293..338]
 a45(r154): [293..338]
 a46(r155): [293..338]
 a47(r157): [293..338]
 a48(r158): [293..338]
 a49(r182): [293..338]
 a50(r202): [293..338]
 a51(r204): [293..338]
 a52(r238): [293..338]
 a53(r239): [293..338]
 a54(r242): [293..338]
 a55(r243): [293..338]
 a56(r200): [314..315]
 a57(r194): [316..319]
 a58(r198): [316..317]
 a59(r197): [318..325]
 a60(r193): [320..321]
 a61(r188): [320..327]
 a62(r192): [322..323]
 a63(r191): [324..329]
 a64(r187): [326..336]
 a65(r181): [330..338] [293..297]
 a66(r178): [298..299]
 a67(r177): [300..303]
 Rebuilding regno allocno list for 255
 Rebuilding regno allocno list for 254
      Moving ranges of a55r243 to a37r243:  [293..338]
      Moving ranges of a37r243 to a20r243:  [271..338]
      Moving ranges of a54r242 to a36r242:  [293..338]
      Moving ranges of a36r242 to a21r242:  [271..338]
      Moving ranges of a53r239 to a35r239:  [293..338]
      Moving ranges of a35r239 to a1r239:  [271..338]
      Moving ranges of a52r238 to a34r238:  [293..338]
      Moving ranges of a34r238 to a5r238:  [271..338]
      Moving ranges of a51r204 to a33r204:  [293..338]
      Moving ranges of a33r204 to a15r204:  [271..338]
      Moving ranges of a50r202 to a32r202:  [293..338]
      Moving ranges of a32r202 to a19r202:  [271..338]
 Rebuilding regno allocno list for 200
 Rebuilding regno allocno list for 198
 Rebuilding regno allocno list for 197
 Rebuilding regno allocno list for 194
 Rebuilding regno allocno list for 193
 Rebuilding regno allocno list for 192
 Rebuilding regno allocno list for 191
 Rebuilding regno allocno list for 188
 Rebuilding regno allocno list for 187
      Moving ranges of a49r182 to a31r182:  [293..338]
      Moving ranges of a31r182 to a16r182:  [271..338]
 Rebuilding regno allocno list for 181
 Rebuilding regno allocno list for 178
 Rebuilding regno allocno list for 177
 Rebuilding regno allocno list for 176
      Moving ranges of a48r158 to a30r158:  [293..338]
      Moving ranges of a30r158 to a18r158:  [271..338]
      Moving ranges of a47r157 to a29r157:  [293..338]
      Moving ranges of a29r157 to a17r157:  [293..338] [271..290]
      Moving ranges of a46r155 to a38r155:  [293..338]
 Rebuilding regno allocno list for 155
      Moving ranges of a45r154 to a42r154:  [293..338]
 Rebuilding regno allocno list for 154
      Moving ranges of a44r141 to a28r141:  [293..338]
      Moving ranges of a28r141 to a22r141:  [271..338]
      Moving ranges of a43r121 to a39r121:  [293..338]
 Rebuilding regno allocno list for 121
Compressing live ranges: from 339 to 64 - 18%
Ranges after the compression:
 a0(r233): [0..1]
 a1(r239): [36..63] [24..25] [0..19]
 a2(r230): [2..3]
 a3(r214): [4..9]
 a4(r223): [4..5]
 a5(r238): [36..63] [24..29] [4..21]
 a6(r220): [6..7]
 a7(r212): [8..11]
 a8(r253): [10..11]
 a9(r252): [12..13]
 a10(r205): [14..15]
 a11(r251 [0]): [18..19]
 a11(r251 [1]): [18..19]
 a12(r159): [20..31]
 a13(r250 [0]): [20..21]
 a13(r250 [1]): [20..21]
 a14(r113): [30..33] [22..23]
 a15(r204): [36..63] [16..17]
 a16(r182): [36..63] [16..17]
 a17(r157): [36..63] [16..17]
 a18(r158): [36..63] [16..17]
 a19(r202): [36..63] [16..17]
 a20(r243): [36..63] [16..17]
 a21(r242): [36..63] [16..17]
 a22(r141): [36..63] [16..17]
 a23(r240): [24..33]
 a24(r249 [0]): [26..27]
 a24(r249 [1]): [26..27]
 a25(r248 [0]): [28..29]
 a25(r248 [1]): [28..29]
 a26(r247): [32..33]
 a27(r254): [34..35]
 a38(r155): [42..63] [36..36]
 a39(r121): [42..63] [36..37]
 a40(r176): [38..39]
 a41(r255): [40..41]
 a42(r154): [36..63]
 a56(r200): [48..49]
 a57(r194): [50..53]
 a58(r198): [50..51]
 a59(r197): [52..59]
 a60(r193): [54..55]
 a61(r188): [54..61]
 a62(r192): [56..57]
 a63(r191): [58..61]
 a64(r187): [60..63]
 a65(r181): [62..63] [42..43]
 a66(r178): [44..45]
 a67(r177): [46..47]
+++Allocating 392 bytes for conflict table (uncompressed size 1152)
;; a0(r233,l0) conflicts: a1(r239,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a1(r239,l0) conflicts: a0(r233,l0) a2(r230,l0) a4(r223,l0) a3(r214,l0) a5(r238,l0) a6(r220,l0) a7(r212,l0) a8(r253,l0) a9(r252,l0) a10(r205,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a19(r202,l0) a20(r243,l0) a21(r242,l0) a22(r141,l0) a11(r251,w0,l0) a11(r251,w1,l0) a12(r159,l0) a23(r240,l0) a38(r155,l0) a39(r121,l0) a42(r154,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r230,l0) conflicts: a1(r239,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r214,l0) conflicts: a1(r239,l0) a4(r223,l0) a5(r238,l0) a6(r220,l0) a7(r212,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a4(r223,l0) conflicts: a1(r239,l0) a3(r214,l0) a5(r238,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a5(r238,l0) conflicts: a1(r239,l0) a4(r223,l0) a3(r214,l0) a6(r220,l0) a7(r212,l0) a8(r253,l0) a9(r252,l0) a10(r205,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a19(r202,l0) a20(r243,l0) a21(r242,l0) a22(r141,l0) a11(r251,w0,l0) a11(r251,w1,l0) a13(r250,w0,l0) a13(r250,w1,l0) a12(r159,l0) a23(r240,l0) a24(r249,w0,l0) a24(r249,w1,l0) a25(r248,w0,l0) a25(r248,w1,l0) a38(r155,l0) a39(r121,l0) a42(r154,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a6(r220,l0) conflicts: a1(r239,l0) a3(r214,l0) a5(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r212,l0) conflicts: a1(r239,l0) a3(r214,l0) a5(r238,l0) a8(r253,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a8(r253,l0) conflicts: a1(r239,l0) a5(r238,l0) a7(r212,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a9(r252,l0) conflicts: a1(r239,l0) a5(r238,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a10(r205,l0) conflicts: a1(r239,l0) a5(r238,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a11(r251,l0) conflicts:
;;   subobject 0: a1(r239,l0) a5(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a1(r239,l0) a5(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r159,l0) conflicts: a1(r239,l0) a5(r238,l0) a13(r250,w0,l0) a13(r250,w1,l0) a23(r240,l0) a24(r249,w0,l0) a24(r249,w1,l0) a25(r248,w0,l0) a25(r248,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a13(r250,l0) conflicts:
;;   subobject 0: a5(r238,l0) a12(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a5(r238,l0) a12(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r113,l0) conflicts: a26(r247,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r204,l0) conflicts: a1(r239,l0) a5(r238,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r182,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r157,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r158,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r202,l0) conflicts: a1(r239,l0) a5(r238,l0) a22(r141,l0) a42(r154,l0) a67(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r243,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r242,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a38(r155,l0) a39(r121,l0) a40(r176,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r141,l0) conflicts: a1(r239,l0) a5(r238,l0) a19(r202,l0) a42(r154,l0) a67(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r240,l0) conflicts: a1(r239,l0) a5(r238,l0) a12(r159,l0) a24(r249,w0,l0) a24(r249,w1,l0) a25(r248,w0,l0) a25(r248,w1,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a24(r249,l0) conflicts:
;;   subobject 0: a5(r238,l0) a12(r159,l0) a23(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a5(r238,l0) a12(r159,l0) a23(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r248,l0) conflicts:
;;   subobject 0: a5(r238,l0) a12(r159,l0) a23(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a5(r238,l0) a12(r159,l0) a23(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r247,l0) conflicts: a14(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r254,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r155,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a39(r121,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r121,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a65(r181,l0) a66(r178,l0) a67(r177,l0) a56(r200,l0) a58(r198,l0) a57(r194,l0) a59(r197,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r176,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r255,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r154,l0) conflicts: a1(r239,l0) a5(r238,l0) a19(r202,l0) a22(r141,l0) a67(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r200,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r194,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a58(r198,l0) a59(r197,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r198,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a57(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r197,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a57(r194,l0) a60(r193,l0) a61(r188,l0) a62(r192,l0) a63(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r193,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a59(r197,l0) a61(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r188,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a59(r197,l0) a60(r193,l0) a62(r192,l0) a63(r191,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r192,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a59(r197,l0) a61(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r191,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a59(r197,l0) a61(r188,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r187,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a65(r181,l0) a61(r188,l0) a63(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r181,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0) a64(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r178,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a20(r243,l0) a21(r242,l0) a38(r155,l0) a39(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r177,l0) conflicts: a1(r239,l0) a5(r238,l0) a15(r204,l0) a16(r182,l0) a17(r157,l0) a18(r158,l0) a19(r202,l0) a20(r243,l0) a21(r242,l0) a22(r141,l0) a38(r155,l0) a39(r121,l0) a42(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a7(r212)<->a9(r252)@1:move
  cp1:a3(r214)<->a8(r253)@1:move
  cp2:a6(r220)<->a7(r212)@2:shuffle
  cp3:a4(r223)<->a6(r220)@1:shuffle
  cp4:a2(r230)<->a3(r214)@2:shuffle
  cp5:a0(r233)<->a2(r230)@1:shuffle
  cp6:a62(r192)<->a63(r191)@30:shuffle
  cp7:a60(r193)<->a62(r192)@30:shuffle
  cp8:a57(r194)<->a60(r193)@30:shuffle
  cp9:a57(r194)<->a61(r188)@30:shuffle
  cp10:a58(r198)<->a59(r197)@30:shuffle
  cp11:a56(r200)<->a57(r194)@30:shuffle
  cp12:a56(r200)<->a58(r198)@30:shuffle
  cp13:a66(r178)<->a67(r177)@123:shuffle
  cp14:a65(r181)<->a66(r178)@246:shuffle
  cp15:a40(r176)<->a41(r255)@10:move
  cp16:a39(r121)<->a40(r176)@1:shuffle
  cp17:a12(r159)<->a26(r247)@1:move
  pref0:a10(r205)<-hr1@2
  pref1:a5(r238)<-hr0@3
  pref2:a9(r252)<-hr0@2
  pref3:a1(r239)<-hr0@3
  pref4:a8(r253)<-hr0@2
  pref5:a5(r238)<-hr2@2
  pref6:a1(r239)<-hr2@2
  pref7:a13(r250)<-hr0@2
  pref8:a13(r250)<-hr2@2
  pref9:a12(r159)<-hr0@3
  pref10:a11(r251)<-hr0@2
  pref11:a11(r251)<-hr2@2
  pref12:a25(r248)<-hr0@2
  pref13:a25(r248)<-hr2@2
  pref14:a24(r249)<-hr0@2
  pref15:a24(r249)<-hr2@2
  pref16:a26(r247)<-hr16@2
  pref17:a27(r254)<-hr0@22
  pref18:a4(r223)<-hr0@1
  pref19:a0(r233)<-hr0@1
  regions=4, blocks=17, points=64
    allocnos=68 (big 4), copies=18, conflicts=0, ranges=65

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r233 1r239 2r230 3r214 4r223 5r238 6r220 7r212 8r253 9r252 10r205 11r251 12r159 13r250 14r113 15r204 16r182 17r157 18r158 19r202 20r243 21r242 22r141 23r240 24r249 25r248 26r247 27r254 38r155 39r121 40r176 41r255 42r154 56r200 57r194 58r198 59r197 60r193 61r188 62r192 63r191 64r187 65r181 66r178 67r177
    modified regnos: 113 121 141 154 155 157 158 159 176 177 178 181 182 187 188 191 192 193 194 197 198 200 202 204 205 212 214 220 223 230 233 238 239 240 242 243 247 248 249 250 251 252 253 254 255
    border:
    Pressure: GENERAL_REGS=13 VFP_LO_REGS=3
 Removing pref6:hr2@2
 Removing pref3:hr0@3
 Removing pref5:hr2@2
 Removing pref1:hr0@3
 Removing pref4:hr0@2
 Removing pref2:hr0@2
 Removing pref0:hr1@2
 Removing pref9:hr0@3
    Hard reg set forest:
      0:( 0-12 14 16-47)@9900
        1:( 16-47)@80372
        2:( 0-12 14)@369756
          3:( 0-12)@528
            4:( 1-11)@60
              5:( 3-11)@170
                6:( 4-11)@872
      Spill a41(r255,l0)
      Allocno a0r233 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, ^node:  0-12 14 (confl regs =  1-2 13 15-106)
      Allocno a1r239 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-15 48-106)
      Allocno a2r230 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r214 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a4r223 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, ^node:  0-12 14 (confl regs =  2 13 15-106)
      Allocno a5r238 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-15 48-106)
      Allocno a6r220 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r212 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a8r253 of ALL_REGS(46) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15 48-106)
      Allocno a9r252 of ALL_REGS(46) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15 48-106)
      Allocno a10r205 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a11r251 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a12r159 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a13r250 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a14r113 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a15r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r182 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r202 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a20r243 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r242 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r141 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a23r240 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a24r249 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a25r248 of ALL_REGS(46) has 13 avail. regs  0-12, node:  0-12 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a26r247 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a27r254 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a38r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r154 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a56r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a58r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a62r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r177 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Forming thread by copy 14:a65r181-a66r178 (freq=246):
        Result (freq=5692): a65r181(2722) a66r178(2970)
      Forming thread by copy 13:a66r178-a67r177 (freq=123):
        Result (freq=7672): a65r181(2722) a67r177(1980) a66r178(2970)
      Forming thread by copy 6:a62r192-a63r191 (freq=30):
        Result (freq=988): a62r192(494) a63r191(494)
      Forming thread by copy 7:a60r193-a62r192 (freq=30):
        Result (freq=1482): a60r193(494) a62r192(494) a63r191(494)
      Forming thread by copy 8:a57r194-a60r193 (freq=30):
        Result (freq=1976): a57r194(494) a60r193(494) a62r192(494) a63r191(494)
      Forming thread by copy 10:a58r198-a59r197 (freq=30):
        Result (freq=988): a58r198(494) a59r197(494)
      Forming thread by copy 11:a56r200-a57r194 (freq=30):
        Result (freq=2470): a56r200(494) a57r194(494) a60r193(494) a62r192(494) a63r191(494)
      Forming thread by copy 15:a40r176-a41r255 (freq=10):
        Result (freq=40): a40r176(20) a41r255(20)
      Forming thread by copy 2:a6r220-a7r212 (freq=2):
        Result (freq=5): a6r220(2) a7r212(3)
      Forming thread by copy 4:a2r230-a3r214 (freq=2):
        Result (freq=5): a2r230(2) a3r214(3)
      Forming thread by copy 0:a7r212-a9r252 (freq=1):
        Result (freq=7): a6r220(2) a9r252(2) a7r212(3)
      Forming thread by copy 1:a3r214-a8r253 (freq=1):
        Result (freq=7): a2r230(2) a8r253(2) a3r214(3)
      Forming thread by copy 3:a4r223-a6r220 (freq=1):
        Result (freq=9): a4r223(2) a6r220(2) a9r252(2) a7r212(3)
      Forming thread by copy 5:a0r233-a2r230 (freq=1):
        Result (freq=9): a0r233(2) a2r230(2) a8r253(2) a3r214(3)
      Pushing a26(r247,l0)(cost 0)
      Pushing a25(r248,l0)(cost 0)
      Forming thread by copy 17:a12r159-a26r247 (freq=1):
        Result (freq=7): a12r159(5) a26r247(2)
        Making a12(r159,l0) colorable
      Pushing a24(r249,l0)(cost 0)
      Pushing a13(r250,l0)(cost 0)
      Pushing a11(r251,l0)(cost 0)
      Pushing a23(r240,l0)(cost 0)
      Pushing a14(r113,l0)(cost 0)
      Pushing a12(r159,l0)(cost 56)
      Pushing a10(r205,l0)(cost 0)
      Pushing a6(r220,l0)(cost 0)
      Pushing a9(r252,l0)(cost 0)
      Pushing a4(r223,l0)(cost 0)
      Pushing a7(r212,l0)(cost 0)
      Pushing a2(r230,l0)(cost 0)
      Pushing a8(r253,l0)(cost 0)
      Pushing a0(r233,l0)(cost 0)
      Pushing a3(r214,l0)(cost 0)
      Pushing a27(r254,l0)(cost 0)
      Pushing a22(r141,l0)(cost 0)
      Pushing a40(r176,l0)(cost 0)
      Pushing a58(r198,l0)(cost 0)
      Pushing a64(r187,l0)(cost 0)
      Pushing a19(r202,l0)(cost 0)
      Pushing a63(r191,l0)(cost 0)
        Making a61(r188,l0) colorable
      Pushing a61(r188,l0)(cost 4940)
        Making a59(r197,l0) colorable
      Pushing a59(r197,l0)(cost 4940)
      Pushing a62(r192,l0)(cost 0)
      Pushing a60(r193,l0)(cost 0)
      Pushing a57(r194,l0)(cost 0)
        Making a15(r204,l0) colorable
        Making a16(r182,l0) colorable
        Making a17(r157,l0) colorable
        Making a18(r158,l0) colorable
        Making a20(r243,l0) colorable
        Making a21(r242,l0) colorable
        Making a38(r155,l0) colorable
      Forming thread by copy 16:a39r121-a40r176 (freq=1):
        Result (freq=1040): a39r121(1000) a40r176(20) a41r255(20)
        Making a39(r121,l0) colorable
      Pushing a15(r204,l0)(cost 110)
      Pushing a18(r158,l0)(cost 310)
      Pushing a21(r242,l0)(cost 2480)
      Pushing a20(r243,l0)(cost 7430)
      Pushing a16(r182,l0)(cost 9910)
      Pushing a17(r157,l0)(cost 10110)
        Making a1(r239,l0) colorable
        Making a5(r238,l0) colorable
      Pushing a5(r238,l0)(cost 122)
      Pushing a1(r239,l0)(cost 122)
      Pushing a39(r121,l0)(cost 10000)
      Pushing a56(r200,l0)(cost 0)
      Pushing a42(r154,l0)(cost 0)
      Pushing a38(r155,l0)(cost 37320)
      Pushing a67(r177,l0)(cost 0)
      Pushing a65(r181,l0)(cost 0)
      Pushing a66(r178,l0)(cost 0)
      Popping a66(r178,l0)  -- assign reg 3
      Popping a65(r181,l0)  -- assign reg 3
      Popping a67(r177,l0)  -- assign reg 3
      Popping a38(r155,l0)  -- assign reg 2
      Popping a42(r154,l0)  -- assign reg 31
      Popping a56(r200,l0)  -- assign reg 3
      Popping a39(r121,l0)  -- assign reg 1
      Popping a1(r239,l0)  -- assign reg 4
      Popping a5(r238,l0)  -- assign reg 5
      Popping a17(r157,l0)  -- assign reg 0
      Popping a16(r182,l0)  -- assign reg 12
      Popping a20(r243,l0)  -- assign reg 14
      Popping a21(r242,l0)  -- assign reg 6
      Popping a18(r158,l0)  -- assign reg 7
      Popping a15(r204,l0)  -- assign reg 8
      Popping a57(r194,l0)  -- assign reg 3
      Popping a60(r193,l0)  -- assign reg 3
      Popping a62(r192,l0)  -- assign reg 3
      Popping a59(r197,l0)  -- assign reg 9
      Popping a61(r188,l0)  -- assign reg 10
      Popping a63(r191,l0)  -- assign reg 3
      Popping a19(r202,l0)  -- assign reg 30
      Popping a64(r187,l0)  -- assign reg 9
      Popping a58(r198,l0)  -- assign reg 9
      Popping a40(r176,l0)  -- assign reg 1
      Popping a22(r141,l0)  -- assign reg 29
      Popping a27(r254,l0)  -- assign reg 0
      Popping a3(r214,l0)  -- assign reg 6
      Popping a0(r233,l0)  -- assign reg 0
      Popping a8(r253,l0)  -- assign reg 6
      Popping a2(r230,l0)  -- assign reg 6
      Popping a7(r212,l0)  -- assign reg 7
      Popping a4(r223,l0)  -- assign reg 0
      Popping a9(r252,l0)  -- assign reg 7
      Popping a6(r220,l0)  -- assign reg 7
      Popping a10(r205,l0)  -- assign reg 6
      Popping a12(r159,l0)  -- assign reg 6
      Popping a14(r113,l0)  -- assign reg 31
      Popping a23(r240,l0)  -- assign reg 7
      Popping a11(r251,l0)  -- assign reg 2
      Popping a13(r250,l0)  -- assign reg 2
      Popping a24(r249,l0)  -- assign reg 2
      Popping a25(r248,l0)  -- assign reg 2
      Popping a26(r247,l0)  -- assign reg 16
Disposition:
   14:r113 l0    31   39:r121 l0     1   22:r141 l0    29   42:r154 l0    31
   38:r155 l0     2   17:r157 l0     0   18:r158 l0     7   12:r159 l0     6
   40:r176 l0     1   67:r177 l0     3   66:r178 l0     3   65:r181 l0     3
   16:r182 l0    12   64:r187 l0     9   61:r188 l0    10   63:r191 l0     3
   62:r192 l0     3   60:r193 l0     3   57:r194 l0     3   59:r197 l0     9
   58:r198 l0     9   56:r200 l0     3   19:r202 l0    30   15:r204 l0     8
   10:r205 l0     6    7:r212 l0     7    3:r214 l0     6    6:r220 l0     7
    4:r223 l0     0    2:r230 l0     6    0:r233 l0     0    5:r238 l0     5
    1:r239 l0     4   23:r240 l0     7   21:r242 l0     6   20:r243 l0    14
   26:r247 l0    16   25:r248 l0     2   24:r249 l0     2   13:r250 l0     2
   11:r251 l0     2    9:r252 l0     7    8:r253 l0     6   27:r254 l0     0
   41:r255 l0   mem
New iteration of spill/restore move
+++Costs: overall 14734, reg 14534, mem 200, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
scanning new insn with uid = 415.
moving def of 176 (insn 92 now) deleting insn with uid = 414.
deleting insn with uid = 92.
rescanning insn with uid = 415.
 415) rather than keep unallocated replacement 255


handle_score

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={51d,31u} r1={46d,19u} r2={41d,14u} r3={37d,11u} r7={1d,16u} r12={52d} r13={1d,52u} r14={27d} r15={26d} r16={27d,1u} r17={27d} r18={27d} r19={27d} r20={27d} r21={27d} r22={27d} r23={27d} r24={27d} r25={27d} r26={27d} r27={27d} r28={27d} r29={27d} r30={27d} r31={27d} r48={26d} r49={26d} r50={26d} r51={26d} r52={26d} r53={26d} r54={26d} r55={26d} r56={26d} r57={26d} r58={26d} r59={26d} r60={26d} r61={26d} r62={26d} r63={26d} r64={26d} r65={26d} r66={26d} r67={26d} r68={26d} r69={26d} r70={26d} r71={26d} r72={26d} r73={26d} r74={26d} r75={26d} r76={26d} r77={26d} r78={26d} r79={26d} r80={26d} r81={26d} r82={26d} r83={26d} r84={26d} r85={26d} r86={26d} r87={26d} r88={26d} r89={26d} r90={26d} r91={26d} r92={26d} r93={26d} r94={26d} r95={26d} r96={26d} r97={26d} r98={26d} r99={26d} r100={33d,6u} r101={28d,2u} r102={1d,20u,12e} r103={1d,15u} r104={26d} r105={26d} r106={26d} r113={1d,3u} r121={1d,1u} r141={2d,4u} r154={2d,5u} r155={2d,5u} r157={2d,2u,1e} r158={2d,2u} r159={1d,4u} r176={1d,1u} r177={1d,1u} r178={1d,2u} r181={1d,11u,3e} r182={1d,1u} r187={1d,2u} r188={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,2u} r204={1d,1u} r205={1d,7u} r212={1d,3u} r214={1d,3u} r220={1d,1u} r223={1d,1u} r230={1d,1u} r233={1d,1u} r238={2d,4u} r239={2d,4u} r240={1d,3u} r242={1d,1u} r243={1d,2u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} 
;;    total ref usage 2555{2258d,281u,16e} in 283{257 regular + 26 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 3 12 2 (debug_marker) "../System/pomozne_funkcije.c":337:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/pomozne_funkcije.c":338:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/pomozne_funkcije.c":339:2 -1
     (nil))
(insn 14 13 390 2 (set (reg/f:SI 240)
        (symbol_ref:SI ("prevScore") [flags 0xc0]  <var_decl 000000000786acf0 prevScore>)) "../System/pomozne_funkcije.c":339:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("prevScore") [flags 0xc0]  <var_decl 000000000786acf0 prevScore>)
        (nil)))
(insn 390 14 15 2 (set (reg:SF 247)
        (reg:SF 16 s0 [ currScore ])) "../System/pomozne_funkcije.c":336:35 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 16 s0 [ currScore ])
        (nil)))
(insn 15 390 2 2 (set (reg:SF 113 [ prevScore.23_1 ])
        (mem/c:SF (reg/f:SI 240) [1 prevScore+0 S4 A32])) "../System/pomozne_funkcije.c":339:15 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("prevScore") [flags 0xc0]  <var_decl 000000000786acf0 prevScore>) [1 prevScore+0 S4 A32])
        (nil)))
(insn 2 15 411 2 (set (reg/v:SF 159 [ currScore ])
        (reg:SF 247)) "../System/pomozne_funkcije.c":336:35 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 247)
        (nil)))
(insn 411 2 412 2 (set (reg:CCFP 101 vfpcc)
        (compare:CCFP (reg:SF 113 [ prevScore.23_1 ])
            (const_double:SF 0.0 [0x0.0p+0]))) "../System/pomozne_funkcije.c":339:4 827 {*cmpsf_vfp}
     (nil))
(insn 412 411 18 2 (set (reg:CCFP 100 cc)
        (reg:CCFP 101 vfpcc)) "../System/pomozne_funkcije.c":339:4 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFP 101 vfpcc)
        (nil)))
(jump_insn 18 412 19 2 (set (pc)
        (if_then_else (eq (reg:CCFP 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../System/pomozne_funkcije.c":339:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFP 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 25)
(note 19 18 409 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 409 19 410 3 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg:SF 113 [ prevScore.23_1 ])
            (reg/v:SF 159 [ currScore ]))) "../System/pomozne_funkcije.c":339:20 828 {*cmpsf_trap_vfp}
     (nil))
(insn 410 409 21 3 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":339:20 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(jump_insn 21 410 25 3 (set (pc)
        (if_then_else (unle (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 398)
            (pc))) "../System/pomozne_funkcije.c":339:20 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CCFPE 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 398)
(code_label 25 21 26 4 136 (nil) [1 uses])
(note 26 25 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 30 26 41 4 NOTE_INSN_DELETED)
(note 41 30 27 4 NOTE_INSN_DELETED)
(debug_insn 27 41 28 4 (debug_marker) "../System/pomozne_funkcije.c":340:3 -1
     (nil))
(insn 28 27 29 4 (set (reg:SF 0 r0)
        (reg/v:SF 159 [ currScore ])) "../System/pomozne_funkcije.c":340:3 737 {*thumb2_movsf_vfp}
     (nil))
(call_insn/u 29 28 391 4 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":340:3 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 391 29 32 4 (set (reg:DF 248)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":340:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 32 391 33 4 (set (reg/f:SI 238)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))) "../System/pomozne_funkcije.c":340:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))
(insn 33 32 34 4 (set (reg:DF 2 r2)
        (reg:DF 248)) "../System/pomozne_funkcije.c":340:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 248)
        (nil)))
(insn 34 33 35 4 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000009f6a240 *.LC0>)) "../System/pomozne_funkcije.c":340:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:SI 0 r0)
        (reg/f:SI 238)) "../System/pomozne_funkcije.c":340:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))
(call_insn 36 35 37 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>) [0 __builtin_sprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":340:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:DF 2 r2)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:DF (use (reg:DF 2 r2))
                    (nil))))))
(debug_insn 37 36 39 4 (debug_marker) "../System/pomozne_funkcije.c":341:3 -1
     (nil))
(insn 39 37 40 4 (set (reg:SF 0 r0)
        (mem/c:SF (reg/f:SI 240) [1 prevScore+0 S4 A32])) "../System/pomozne_funkcije.c":341:3 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("prevScore") [flags 0xc0]  <var_decl 000000000786acf0 prevScore>) [1 prevScore+0 S4 A32])
        (nil)))
(call_insn/u 40 39 392 4 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":341:3 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 392 40 44 4 (set (reg:DF 249)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":341:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 44 392 43 4 (set (reg:DF 2 r2)
        (reg:DF 249)) "../System/pomozne_funkcije.c":341:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 249)
        (nil)))
(insn 43 44 45 4 (set (reg/f:SI 239)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))) "../System/pomozne_funkcije.c":341:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))
(insn 45 43 46 4 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0000000009f6a2d0 *.LC1>)) "../System/pomozne_funkcije.c":341:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 4 (set (reg:SI 0 r0)
        (reg/f:SI 239)) "../System/pomozne_funkcije.c":341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))
(call_insn 47 46 48 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>) [0 __builtin_sprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":341:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:DF 2 r2)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:DF (use (reg:DF 2 r2))
                    (nil))))))
(debug_insn 48 47 50 4 (debug_marker) "../System/pomozne_funkcije.c":342:3 -1
     (nil))
(insn 50 48 82 4 (set (mem/c:SF (reg/f:SI 240) [1 prevScore+0 S4 A32])
        (reg/v:SF 159 [ currScore ])) "../System/pomozne_funkcije.c":342:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_DEAD (reg/v:SF 159 [ currScore ])
            (nil))))
(code_label 82 50 51 5 140 (nil) [1 uses])
(note 51 82 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (var_location:SF delta (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":349:8 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI pixel (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":351:6 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI countX (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":352:6 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SF y (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))
(debug_insn 56 55 57 5 (var_location:SI countY (const_int 0 [0])) -1
     (nil))
(debug_insn 57 56 6 5 (debug_marker) "../System/pomozne_funkcije.c":354:16 -1
     (nil))
(insn 6 57 137 5 (set (reg/v:SF 141 [ y ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/pomozne_funkcije.c":336:35 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 137 6 139 5 (set (reg/f:SI 242)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":363:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)
        (nil)))
(insn 139 137 162 5 (set (reg/f:SI 243)
        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)) "../System/pomozne_funkcije.c":361:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)
        (nil)))
(insn 162 139 4 5 (set (reg:SF 202)
        (const_double:SF 1.3333334028720855712890625e-1 [0x0.888889p-2])) "../System/pomozne_funkcije.c":356:23 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 1.3333334028720855712890625e-1 [0x0.888889p-2])
        (nil)))
(insn 4 162 5 5 (set (reg:SI 158 [ ivtmp.205 ])
        (const_int 0 [0])) "../System/pomozne_funkcije.c":336:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 5 4 109 5 (set (reg:SI 157 [ ivtmp.204 ])
        (const_int 241 [0xf1])) "../System/pomozne_funkcije.c":336:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 241 [0xf1])
        (nil)))
(insn 109 5 185 5 (set (reg:SI 182)
        (const_int 3069 [0xbfd])) "../System/pomozne_funkcije.c":358:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3069 [0xbfd])
        (nil)))
(insn 185 109 399 5 (set (reg:SI 204)
        (const_int 58081 [0xe2e1])) "../System/pomozne_funkcije.c":354:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 58081 [0xe2e1])
        (nil)))
(jump_insn 399 185 400 5 (set (pc)
        (label_ref 85)) 284 {*arm_jump}
     (nil)
 -> 85)
(barrier 400 399 398)
(code_label 398 400 61 6 150 (nil) [1 uses])
(note 61 398 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 65 61 75 6 NOTE_INSN_DELETED)
(note 75 65 62 6 NOTE_INSN_DELETED)
(debug_insn 62 75 63 6 (debug_marker) "../System/pomozne_funkcije.c":345:3 -1
     (nil))
(insn 63 62 64 6 (set (reg:SF 0 r0)
        (reg:SF 113 [ prevScore.23_1 ])) "../System/pomozne_funkcije.c":345:3 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 113 [ prevScore.23_1 ])
        (nil)))
(call_insn/u 64 63 393 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":345:3 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 393 64 67 6 (set (reg:DF 250)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":345:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 67 393 68 6 (set (reg/f:SI 238)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))) "../System/pomozne_funkcije.c":345:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))
(insn 68 67 69 6 (set (reg:DF 2 r2)
        (reg:DF 250)) "../System/pomozne_funkcije.c":345:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 250)
        (nil)))
(insn 69 68 70 6 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0000000009f6a360 *.LC2>)) "../System/pomozne_funkcije.c":345:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:SI 0 r0)
        (reg/f:SI 238)) "../System/pomozne_funkcije.c":345:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))
(call_insn 71 70 72 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>) [0 __builtin_sprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":345:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:DF 2 r2)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:DF (use (reg:DF 2 r2))
                    (nil))))))
(debug_insn 72 71 73 6 (debug_marker) "../System/pomozne_funkcije.c":346:3 -1
     (nil))
(insn 73 72 74 6 (set (reg:SF 0 r0)
        (reg/v:SF 159 [ currScore ])) "../System/pomozne_funkcije.c":346:3 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 159 [ currScore ])
        (nil)))
(call_insn/u 74 73 394 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":346:3 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 394 74 77 6 (set (reg:DF 251)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":346:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 77 394 78 6 (set (reg/f:SI 239)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))) "../System/pomozne_funkcije.c":346:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))
(insn 78 77 79 6 (set (reg:DF 2 r2)
        (reg:DF 251)) "../System/pomozne_funkcije.c":346:3 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 251)
        (nil)))
(insn 79 78 80 6 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0000000009f6a3f0 *.LC3>)) "../System/pomozne_funkcije.c":346:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 6 (set (reg:SI 0 r0)
        (reg/f:SI 239)) "../System/pomozne_funkcije.c":346:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))
(call_insn 81 80 401 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>) [0 __builtin_sprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":346:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:DF 2 r2)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("sprintf") [flags 0x41]  <function_decl 00000000066aab00 sprintf>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:DF (use (reg:DF 2 r2))
                    (nil))))))
(jump_insn 401 81 402 6 (set (pc)
        (label_ref 82)) 284 {*arm_jump}
     (nil)
 -> 82)
(barrier 402 401 85)
(code_label 85 402 86 7 139 (nil) [2 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (var_location:SF delta (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":349:8 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI pixel (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":351:6 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI countX (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":352:6 -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SF y (reg/v:SF 141 [ y ])) -1
     (nil))
(debug_insn 91 90 8 7 (var_location:SI countY (clobber (const_int 0 [0]))) -1
     (nil))
(insn 8 91 415 7 (set (reg/v:SF 154 [ x ])
        (const_double:SF 0.0 [0x0.0p+0])) "../System/pomozne_funkcije.c":356:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 415 8 93 7 (set (reg:SI 176)
        (fix:SI (fix:SF (reg/v:SF 141 [ y ])))) "../System/pomozne_funkcije.c":357:21 805 {*truncsisf2_vfp}
     (nil))
(insn 93 415 7 7 (set (reg:SI 121 [ _10 ])
        (ashift:SI (reg:SI 176)
            (const_int 5 [0x5]))) "../System/pomozne_funkcije.c":357:21 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(insn 7 93 168 7 (set (reg:SI 155 [ ivtmp.198 ])
        (reg:SI 158 [ ivtmp.205 ])) "../System/pomozne_funkcije.c":357:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 168 7 94 8 142 (nil) [1 uses])
(note 94 168 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 102 94 95 8 NOTE_INSN_DELETED)
(debug_insn 95 102 96 8 (var_location:SI D#14 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 96 95 97 8 (var_location:SF x (reg/v:SF 154 [ x ])) -1
     (nil))
(debug_insn 97 96 98 8 (var_location:SI countX (debug_expr:SI D#14)) -1
     (nil))
(debug_insn 98 97 113 8 (debug_marker) "../System/pomozne_funkcije.c":357:4 -1
     (nil))
(debug_insn 113 98 114 8 (var_location:SF x (reg/v:SF 154 [ x ])) -1
     (nil))
(debug_insn 114 113 158 8 (var_location:SI countX (debug_expr:SI D#14)) -1
     (nil))
(debug_insn 158 114 159 8 (debug_marker) "../System/pomozne_funkcije.c":365:4 -1
     (nil))
(debug_insn 159 158 160 8 (var_location:SI D#13 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 160 159 161 8 (var_location:SI countX (debug_expr:SI D#13)) "../System/pomozne_funkcije.c":365:10 -1
     (nil))
(debug_insn 161 160 99 8 (debug_marker) "../System/pomozne_funkcije.c":356:22 -1
     (nil))
(insn 99 161 163 8 (set (reg:SI 177)
        (fix:SI (fix:SF (reg/v:SF 154 [ x ])))) "../System/pomozne_funkcije.c":357:25 805 {*truncsisf2_vfp}
     (nil))
(insn 163 99 164 8 (set (reg/v:SF 154 [ x ])
        (plus:SF (reg/v:SF 154 [ x ])
            (reg:SF 202))) "../System/pomozne_funkcije.c":356:23 758 {*addsf3_vfp}
     (nil))
(debug_insn 164 163 165 8 (var_location:SF x (reg/v:SF 154 [ x ])) -1
     (nil))
(debug_insn 165 164 166 8 (var_location:SI countX (debug_expr:SI D#13)) -1
     (nil))
(debug_insn 166 165 100 8 (debug_marker) "../System/pomozne_funkcije.c":356:17 -1
     (nil))
(insn 100 166 103 8 (set (reg:SI 178)
        (plus:SI (reg:SI 177)
            (reg:SI 121 [ _10 ]))) "../System/pomozne_funkcije.c":357:24 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 103 100 105 8 (set (reg:SI 181)
        (plus:SI (ashift:SI (reg:SI 178)
                (const_int 1 [0x1]))
            (reg:SI 178))) "../System/pomozne_funkcije.c":357:10 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 105 103 106 8 (var_location:SI pixel (reg:SI 181)) "../System/pomozne_funkcije.c":357:10 -1
     (nil))
(debug_insn 106 105 115 8 (debug_marker) "../System/pomozne_funkcije.c":358:4 -1
     (nil))
(debug_insn 115 106 110 8 (var_location:SI pixel (reg:SI 181)) "../System/pomozne_funkcije.c":357:10 -1
     (nil))
(insn 110 115 111 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181)
            (reg:SI 182))) "../System/pomozne_funkcije.c":358:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg:SI 181)
            (const_int 3069 [0xbfd]))
        (nil)))
(jump_insn 111 110 112 8 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "../System/pomozne_funkcije.c":358:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 156)
(note 112 111 121 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 112 122 9 (debug_marker) "../System/pomozne_funkcije.c":359:5 -1
     (nil))
(debug_insn 122 121 123 9 (var_location:QI red (mem/u:QI (plus:SI (reg:SI 181)
            (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)) [0 t_wall[pixel_76]+0 S1 A8])) "../System/pomozne_funkcije.c":359:9 -1
     (nil))
(debug_insn 123 122 124 9 (debug_marker) "../System/pomozne_funkcije.c":360:5 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:QI green (mem/u:QI (plus:SI (reg:SI 181)
            (const:SI (plus:SI (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)
                    (const_int 1 [0x1])))) [0 t_wall[_15]+0 S1 A8])) "../System/pomozne_funkcije.c":360:11 -1
     (nil))
(debug_insn 125 124 126 9 (debug_marker) "../System/pomozne_funkcije.c":361:5 -1
     (nil))
(debug_insn 126 125 127 9 (var_location:QI blue (mem/u:QI (plus:SI (reg:SI 181)
            (const:SI (plus:SI (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)
                    (const_int 2 [0x2])))) [0 t_wall[_16]+0 S1 A8])) "../System/pomozne_funkcije.c":361:10 -1
     (nil))
(debug_insn 127 126 128 9 (debug_marker) "../System/pomozne_funkcije.c":363:5 -1
     (nil))
(debug_insn 128 127 129 9 (var_location:SI r (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 181)
                (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)) [0 t_wall[pixel_76]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(debug_insn 129 128 130 9 (var_location:SI g (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 181)
                (const:SI (plus:SI (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)
                        (const_int 1 [0x1])))) [0 t_wall[_15]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(debug_insn 130 129 131 9 (var_location:SI b (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 181)
                (const:SI (plus:SI (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)
                        (const_int 2 [0x2])))) [0 t_wall[_16]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(debug_insn 131 130 132 9 (debug_marker:BLK) "../System/pomozne_funkcije.c":154:15 -1
     (nil))
(debug_insn 132 131 133 9 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 133 132 134 9 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(debug_insn 134 133 135 9 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(debug_insn 135 134 140 9 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":363:33 -1
     (nil))
(insn 140 135 118 9 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 243)
            (reg:SI 181))) "../System/pomozne_funkcije.c":361:10 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 181)
            (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>))
        (nil)))
(insn 118 140 119 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 155 [ ivtmp.198 ])
            (const_int 57600 [0xe100]))) "../System/pomozne_funkcije.c":358:26 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 120 9 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "../System/pomozne_funkcije.c":358:26 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 156)
(note 120 119 142 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 142 120 152 10 NOTE_INSN_DELETED)
(note 152 142 144 10 NOTE_INSN_DELETED)
(insn 144 152 141 10 (set (reg:SI 191 [ t_wall[pixel_76] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 243)
                    (reg:SI 181)) [0 t_wall[pixel_76]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 181)
                        (symbol_ref:SI ("t_wall") [flags 0xc0]  <var_decl 0000000007a6f2d0 t_wall>)) [0 t_wall[pixel_76]+0 S1 A8]))
            (nil))))
(insn 141 144 150 10 (set (reg:SI 188 [ t_wall[_16] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 187)
                    (const_int 2 [0x2])) [0 t_wall[_16]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 150 141 145 10 (set (reg:SI 197 [ t_wall[_15] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 187)
                    (const_int 1 [0x1])) [0 t_wall[_15]+0 S1 A8]))) "../System/pomozne_funkcije.c":363:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
(insn 145 150 146 10 (set (reg:SI 192)
        (ashiftrt:SI (reg:SI 191 [ t_wall[pixel_76] ])
            (const_int 3 [0x3]))) "../System/pomozne_funkcije.c":156:14 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191 [ t_wall[pixel_76] ])
        (nil)))
(insn 146 145 147 10 (set (reg:SI 193)
        (ashift:SI (reg:SI 192)
            (const_int 11 [0xb]))) "../System/pomozne_funkcije.c":156:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(insn 147 146 151 10 (set (reg:SI 194)
        (ior:SI (lshiftrt:SI (reg:SI 188 [ t_wall[_16] ])
                (const_int 3 [0x3]))
            (reg:SI 193))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 188 [ t_wall[_16] ])
            (nil))))
(insn 151 147 153 10 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197 [ t_wall[_15] ])
            (const_int 2 [0x2]))) "../System/pomozne_funkcije.c":156:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 197 [ t_wall[_15] ])
        (nil)))
(insn 153 151 155 10 (set (reg:SI 200)
        (ior:SI (ashift:SI (reg:SI 198)
                (const_int 5 [0x5]))
            (reg:SI 194))) "../System/pomozne_funkcije.c":156:38 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))
(insn 155 153 156 10 (set (mem:HI (plus:SI (mult:SI (reg:SI 155 [ ivtmp.198 ])
                    (const_int 2 [0x2]))
                (reg/f:SI 242)) [3 MEM[symbol: pixels, index: ivtmp.198_104, step: 2, offset: 0B]+0 S2 A16])
        (subreg:HI (reg:SI 200) 0)) "../System/pomozne_funkcije.c":363:31 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(code_label 156 155 157 11 141 (nil) [2 uses])
(note 157 156 167 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 167 157 169 11 (set (reg:SI 155 [ ivtmp.198 ])
        (plus:SI (reg:SI 155 [ ivtmp.198 ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":356:3 7 {*arm_addsi3}
     (nil))
(insn 169 167 170 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 155 [ ivtmp.198 ])
            (reg:SI 157 [ ivtmp.204 ]))) "../System/pomozne_funkcije.c":356:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 170 169 171 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/pomozne_funkcije.c":356:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 168)
(note 171 170 172 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 172 171 173 12 (debug_marker) "../System/pomozne_funkcije.c":367:3 -1
     (nil))
(debug_insn 173 172 174 12 (var_location:SI countY (debug_expr:SI D#15)) "../System/pomozne_funkcije.c":367:9 -1
     (nil))
(debug_insn 174 173 183 12 (debug_marker) "../System/pomozne_funkcije.c":354:21 -1
     (nil))
(insn 183 174 176 12 (set (reg:SI 157 [ ivtmp.204 ])
        (plus:SI (reg:SI 155 [ ivtmp.198 ])
            (const_int 240 [0xf0]))) "../System/pomozne_funkcije.c":354:2 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ ivtmp.198 ])
        (nil)))
(insn 176 183 177 12 (set (reg/v:SF 141 [ y ])
        (plus:SF (reg/v:SF 141 [ y ])
            (reg:SF 202))) "../System/pomozne_funkcije.c":354:22 758 {*addsf3_vfp}
     (nil))
(debug_insn 177 176 178 12 (var_location:SF delta (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":349:8 -1
     (nil))
(debug_insn 178 177 179 12 (var_location:SI pixel (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":351:6 -1
     (nil))
(debug_insn 179 178 180 12 (var_location:SI countX (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":352:6 -1
     (nil))
(debug_insn 180 179 181 12 (var_location:SF y (reg/v:SF 141 [ y ])) -1
     (nil))
(debug_insn 181 180 182 12 (var_location:SI countY (debug_expr:SI D#15)) -1
     (nil))
(debug_insn 182 181 184 12 (debug_marker) "../System/pomozne_funkcije.c":354:16 -1
     (nil))
(insn 184 182 186 12 (set (reg:SI 158 [ ivtmp.205 ])
        (plus:SI (reg:SI 158 [ ivtmp.205 ])
            (const_int 240 [0xf0]))) "../System/pomozne_funkcije.c":354:2 7 {*arm_addsi3}
     (nil))
(insn 186 184 187 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157 [ ivtmp.204 ])
            (reg:SI 204))) "../System/pomozne_funkcije.c":354:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg:SI 157 [ ivtmp.204 ])
            (const_int 58081 [0xe2e1]))
        (nil)))
(jump_insn 187 186 188 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../System/pomozne_funkcije.c":354:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
(note 188 187 296 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 296 188 299 13 NOTE_INSN_DELETED)
(note 299 296 300 13 NOTE_INSN_DELETED)
(note 300 299 302 13 NOTE_INSN_DELETED)
(note 302 300 311 13 NOTE_INSN_DELETED)
(note 311 302 314 13 NOTE_INSN_DELETED)
(note 314 311 315 13 NOTE_INSN_DELETED)
(note 315 314 317 13 NOTE_INSN_DELETED)
(note 317 315 189 13 NOTE_INSN_DELETED)
(debug_insn 189 317 190 13 (debug_marker) "../System/pomozne_funkcije.c":369:2 -1
     (nil))
(insn 190 189 191 13 (set (reg:SI 205)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 191 190 192 13 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 205)) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 191 193 13 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 192 194 13 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 13 (set (reg:SI 1 r1)
        (reg:SI 205)) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 195 194 196 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":369:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 196 195 197 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":369:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 197 196 198 13 (debug_marker) "../System/pomozne_funkcije.c":370:2 -1
     (nil))
(insn 198 197 199 13 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 13 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/pomozne_funkcije.c":370:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(insn 200 199 201 13 (set (reg:SI 1 r1)
        (reg:SI 205)) "../System/pomozne_funkcije.c":370:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 201 200 202 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 202 201 203 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000007843e00 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 203 202 205 13 (debug_marker) "../System/pomozne_funkcije.c":371:2 -1
     (nil))
(insn 205 203 206 13 (set (reg:SI 1 r1)
        (const_int 57600 [0xe100])) "../System/pomozne_funkcije.c":371:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 205 207 13 (set (reg:SI 0 r0)
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 000000000786aa20 pixels>)) "../System/pomozne_funkcije.c":371:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 207 206 208 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":371:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007843a00 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 13 (debug_marker) "../System/pomozne_funkcije.c":373:2 -1
     (nil))
(debug_insn 209 208 210 13 (var_location:SI r (const_int 0 [0])) "../System/pomozne_funkcije.c":373:2 -1
     (nil))
(debug_insn 210 209 211 13 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":373:2 -1
     (nil))
(debug_insn 211 210 212 13 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":373:2 -1
     (nil))
(debug_insn 212 211 213 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 213 212 214 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":373:57 -1
     (nil))
(debug_insn 214 213 215 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":373:57 -1
     (nil))
(debug_insn 215 214 217 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":373:57 -1
     (nil))
(insn 217 215 218 13 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 205)) "../System/pomozne_funkcije.c":373:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 217 219 13 (set (reg:SI 3 r3)
        (const_int 92 [0x5c])) "../System/pomozne_funkcije.c":373:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 218 220 13 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":373:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 219 221 13 (set (reg:SI 1 r1)
        (const_int 80 [0x50])) "../System/pomozne_funkcije.c":373:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 220 222 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":373:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 222 221 223 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":373:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 223 222 224 13 (debug_marker) "../System/pomozne_funkcije.c":374:2 -1
     (nil))
(debug_insn 224 223 225 13 (var_location:SI r (const_int 0 [0])) "../System/pomozne_funkcije.c":374:2 -1
     (nil))
(debug_insn 225 224 226 13 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":374:2 -1
     (nil))
(debug_insn 226 225 227 13 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":374:2 -1
     (nil))
(debug_insn 227 226 228 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 228 227 229 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":374:57 -1
     (nil))
(debug_insn 229 228 230 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":374:57 -1
     (nil))
(debug_insn 230 229 232 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":374:57 -1
     (nil))
(insn 232 230 233 13 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 205)) "../System/pomozne_funkcije.c":374:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 13 (set (reg:SI 3 r3)
        (const_int 104 [0x68])) "../System/pomozne_funkcije.c":374:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 13 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":374:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 235 234 236 13 (set (reg:SI 1 r1)
        (const_int 92 [0x5c])) "../System/pomozne_funkcije.c":374:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 235 237 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":374:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 237 236 238 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":374:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 238 237 239 13 (debug_marker) "../System/pomozne_funkcije.c":375:2 -1
     (nil))
(debug_insn 239 238 240 13 (var_location:SI r (const_int 0 [0])) "../System/pomozne_funkcije.c":375:2 -1
     (nil))
(debug_insn 240 239 241 13 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":375:2 -1
     (nil))
(debug_insn 241 240 242 13 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":375:2 -1
     (nil))
(debug_insn 242 241 243 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 243 242 244 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":375:57 -1
     (nil))
(debug_insn 244 243 245 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":375:57 -1
     (nil))
(debug_insn 245 244 247 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":375:57 -1
     (nil))
(insn 247 245 248 13 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 205)) "../System/pomozne_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 13 (set (reg:SI 3 r3)
        (const_int 157 [0x9d])) "../System/pomozne_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 249 248 250 13 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 249 251 13 (set (reg:SI 1 r1)
        (const_int 145 [0x91])) "../System/pomozne_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 252 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":375:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 252 251 253 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":375:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 253 252 254 13 (debug_marker) "../System/pomozne_funkcije.c":376:2 -1
     (nil))
(debug_insn 254 253 255 13 (var_location:SI r (const_int 0 [0])) "../System/pomozne_funkcije.c":376:2 -1
     (nil))
(debug_insn 255 254 256 13 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":376:2 -1
     (nil))
(debug_insn 256 255 257 13 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":376:2 -1
     (nil))
(debug_insn 257 256 258 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 258 257 259 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":376:57 -1
     (nil))
(debug_insn 259 258 260 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":376:57 -1
     (nil))
(debug_insn 260 259 263 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":376:57 -1
     (nil))
(insn 263 260 264 13 (set (reg:SI 3 r3)
        (const_int 177 [0xb1])) "../System/pomozne_funkcije.c":376:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 263 262 13 (set (reg:SI 2 r2)
        (const_int 280 [0x118])) "../System/pomozne_funkcije.c":376:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 264 265 13 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 205)) "../System/pomozne_funkcije.c":376:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(insn 265 262 266 13 (set (reg:SI 1 r1)
        (const_int 165 [0xa5])) "../System/pomozne_funkcije.c":376:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 267 13 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":376:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 267 266 268 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":376:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 268 267 270 13 (debug_marker) "../System/pomozne_funkcije.c":378:2 -1
     (nil))
(insn 270 268 271 13 (set (reg:SI 0 r0)
        (reg/f:SI 238)) "../System/pomozne_funkcije.c":378:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -144 [0xffffffffffffff70]))
        (nil)))
(call_insn/i 271 270 395 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 00000000066a4100 strlen>) [0 __builtin_strlen S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":378:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 00000000066a4100 strlen>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 395 271 277 13 (set (reg:SI 252)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":378:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 277 395 272 13 (set (reg:SI 0 r0)
        (reg/f:SI 239)) "../System/pomozne_funkcije.c":379:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))
(insn 272 277 274 13 (set (reg:SI 212)
        (reg:SI 252)) "../System/pomozne_funkcije.c":378:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(debug_insn 274 272 275 13 (var_location:HI size1 (mult:HI (subreg:HI (reg:SI 212) 0)
        (const_int 9 [0x9]))) "../System/pomozne_funkcije.c":378:11 -1
     (nil))
(debug_insn 275 274 278 13 (debug_marker) "../System/pomozne_funkcije.c":379:2 -1
     (nil))
(call_insn/i 278 275 396 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 00000000066a4100 strlen>) [0 __builtin_strlen S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":379:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 00000000066a4100 strlen>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 396 278 290 13 (set (reg:SI 253)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":379:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 290 396 279 13 (set (reg:SI 0 r0)
        (const_int 64398 [0xfb8e])) "../System/pomozne_funkcije.c":381:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 279 290 281 13 (set (reg:SI 214)
        (reg:SI 253)) "../System/pomozne_funkcije.c":379:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 253)
        (nil)))
(debug_insn 281 279 282 13 (var_location:HI size2 (mult:HI (subreg:HI (reg:SI 214) 0)
        (const_int 9 [0x9]))) "../System/pomozne_funkcije.c":379:11 -1
     (nil))
(debug_insn 282 281 283 13 (debug_marker) "../System/pomozne_funkcije.c":381:2 -1
     (nil))
(debug_insn 283 282 284 13 (var_location:SI r (const_int 255 [0xff])) "../System/pomozne_funkcije.c":381:2 -1
     (nil))
(debug_insn 284 283 285 13 (var_location:SI g (const_int 112 [0x70])) "../System/pomozne_funkcije.c":381:2 -1
     (nil))
(debug_insn 285 284 286 13 (var_location:SI b (const_int 112 [0x70])) "../System/pomozne_funkcije.c":381:2 -1
     (nil))
(debug_insn 286 285 287 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 287 286 288 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":381:18 -1
     (nil))
(debug_insn 288 287 289 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":381:18 -1
     (nil))
(debug_insn 289 288 291 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":381:18 -1
     (nil))
(call_insn 291 289 292 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":381:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 292 291 298 13 (debug_marker) "../System/pomozne_funkcije.c":382:2 -1
     (nil))
(insn 298 292 301 13 (set (reg:SI 220)
        (plus:SI (ashift:SI (reg:SI 212)
                (const_int 3 [0x3]))
            (reg:SI 212))) "../System/pomozne_funkcije.c":378:11 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 301 298 303 13 (set (reg:SI 223)
        (zero_extract:SI (reg:SI 220)
            (const_int 15 [0xf])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":382:30 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(insn 303 301 305 13 (set (reg:SI 2 r2)
        (reg/f:SI 238)) "../System/pomozne_funkcije.c":382:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 238)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -144 [0xffffffffffffff70]))
            (nil))))
(insn 305 303 304 13 (set (reg:SI 0 r0)
        (minus:SI (const_int 160 [0xa0])
            (reg:SI 223))) "../System/pomozne_funkcije.c":382:2 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(insn 304 305 306 13 (set (reg:SI 1 r1)
        (const_int 80 [0x50])) "../System/pomozne_funkcije.c":382:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 306 304 307 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":382:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 307 306 313 13 (debug_marker) "../System/pomozne_funkcije.c":383:2 -1
     (nil))
(insn 313 307 316 13 (set (reg:SI 230)
        (plus:SI (ashift:SI (reg:SI 214)
                (const_int 3 [0x3]))
            (reg:SI 214))) "../System/pomozne_funkcije.c":379:11 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 316 313 318 13 (set (reg:SI 233)
        (zero_extract:SI (reg:SI 230)
            (const_int 15 [0xf])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":383:30 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 230)
        (nil)))
(insn 318 316 319 13 (set (reg:SI 2 r2)
        (reg/f:SI 239)) "../System/pomozne_funkcije.c":383:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 239)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -72 [0xffffffffffffffb8]))
            (nil))))
(insn 319 318 320 13 (set (reg:SI 1 r1)
        (const_int 92 [0x5c])) "../System/pomozne_funkcije.c":383:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 13 (set (reg:SI 0 r0)
        (minus:SI (const_int 160 [0xa0])
            (reg:SI 233))) "../System/pomozne_funkcije.c":383:2 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(call_insn 321 320 322 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":383:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 322 321 323 13 (debug_marker) "../System/pomozne_funkcije.c":385:2 -1
     (nil))
(debug_insn 323 322 324 13 (var_location:SI r (const_int 112 [0x70])) "../System/pomozne_funkcije.c":385:2 -1
     (nil))
(debug_insn 324 323 325 13 (var_location:SI g (const_int 122 [0x7a])) "../System/pomozne_funkcije.c":385:2 -1
     (nil))
(debug_insn 325 324 326 13 (var_location:SI b (const_int 255 [0xff])) "../System/pomozne_funkcije.c":385:2 -1
     (nil))
(debug_insn 326 325 327 13 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 327 326 328 13 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":385:18 -1
     (nil))
(debug_insn 328 327 329 13 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":385:18 -1
     (nil))
(debug_insn 329 328 330 13 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":385:18 -1
     (nil))
(insn 330 329 331 13 (set (reg:SI 0 r0)
        (const_int 29663 [0x73df])) "../System/pomozne_funkcije.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 331 330 332 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 000000000787c900 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 332 331 334 13 (debug_marker) "../System/pomozne_funkcije.c":386:2 -1
     (nil))
(insn 334 332 335 13 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0000000009f6a480 *.LC4>)) "../System/pomozne_funkcije.c":386:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 335 334 336 13 (set (reg:SI 1 r1)
        (const_int 145 [0x91])) "../System/pomozne_funkcije.c":386:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 336 335 337 13 (set (reg:SI 0 r0)
        (const_int 52 [0x34])) "../System/pomozne_funkcije.c":386:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 337 336 338 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":386:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 338 337 340 13 (debug_marker) "../System/pomozne_funkcije.c":387:2 -1
     (nil))
(insn 340 338 341 13 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0000000009f6a510 *.LC5>)) "../System/pomozne_funkcije.c":387:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 341 340 342 13 (set (reg:SI 1 r1)
        (const_int 165 [0xa5])) "../System/pomozne_funkcije.c":387:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 342 341 343 13 (set (reg:SI 0 r0)
        (const_int 43 [0x2b])) "../System/pomozne_funkcije.c":387:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":387:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 000000000787c300 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 344 343 345 13 (debug_marker) "../System/pomozne_funkcije.c":391:2 -1
     (nil))
(call_insn 345 344 346 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":391:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 346 345 403 13 (debug_marker) "../System/pomozne_funkcije.c":392:2 -1
     (nil))
(jump_insn 403 346 404 13 (set (pc)
        (label_ref 352)) "../System/pomozne_funkcije.c":392:7 284 {*arm_jump}
     (nil)
 -> 352)
(barrier 404 403 359)
(code_label 359 404 349 14 144 (nil) [1 uses])
(note 349 359 351 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 351 349 352 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":393:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 352 351 353 15 143 (nil) [1 uses])
(note 353 352 357 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 357 353 360 15 NOTE_INSN_DELETED)
(note 360 357 354 15 NOTE_INSN_DELETED)
(debug_insn 354 360 383 15 (debug_marker) "../System/pomozne_funkcije.c":392:7 -1
     (nil))
(insn 383 354 356 15 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":392:8 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 356 383 350 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":392:8 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 350 356 397 15 (debug_marker) "../System/pomozne_funkcije.c":393:3 -1
     (nil))
(insn 397 350 361 15 (set (reg:SI 254)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":392:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 361 397 362 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 254)
                        (const_int 0 [0]))
                    (label_ref 359)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":392:7 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 254)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 359)
(note 362 361 413 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 413 362 0 NOTE_INSN_DELETED)

;; Function check_victory (check_victory, funcdef_no=880, decl_uid=12008, cgraph_uid=884, symbol_order=891)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 19 (  1.3)
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;;
;; Loop 2
;;  header 10, latch 12
;;  depth 1, outer 0
;;  nodes: 10 12 11
;;
;; Loop 3
;;  header 11, latch 11
;;  depth 2, outer 2
;;  nodes: 11
;;
;; Loop 1
;;  header 8, latch 7
;;  depth 1, outer 0
;;  nodes: 8 7
;; 2 succs { 14 3 }
;; 3 succs { 14 4 }
;; 4 succs { 14 5 }
;; 5 succs { 14 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 7 9 }
;; 9 succs { 10 }
;; 10 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 10 13 }
;; 13 succs { 14 }
;; 14 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 135 uninteresting
Reg 136 uninteresting
Reg 138 uninteresting
Reg 140 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 152: local to bb 6 def dominates all uses has unique first use
Reg 144: local to bb 6 def dominates all uses has unique first use
Reg 146: local to bb 6 def dominates all uses has unique first use
Reg 148: local to bb 6 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 149: local to bb 6 def dominates all uses has unique first use
Reg 193: local to bb 6 def dominates all uses has unique first use
Reg 187: def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 194: local to bb 8 def dominates all uses has unique first use
Reg 162: def dominates all uses has unique first use
Reg 188: def dominates all uses has unique first use
Reg 167: def dominates all uses has unique first use
Reg 183: def dominates all uses has unique first use
Reg 195 uninteresting
Reg 196 uninteresting
Reg 161 uninteresting
Reg 163: local to bb 10 def dominates all uses has unique first use
Reg 172: local to bb 10 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 160: local to bb 10 def dominates all uses has unique first use
Reg 174: local to bb 10 def dominates all uses has unique first use
Reg 176: local to bb 10 def dominates all uses has unique first use
Reg 168: local to bb 10 def dominates all uses has unique first use
Reg 171: local to bb 10 def dominates all uses has unique first use
Reg 170: local to bb 10 def dominates all uses has unique first use
Reg 179: local to bb 10 def dominates all uses has unique first use
Reg 127: local to bb 10 def dominates all uses has unique first use
Reg 128: local to bb 10 def dominates all uses has unique first use
Reg 197 uninteresting
Reg 120 not local to one basic block
Examining insn 178, def for 127
  all ok
Examining insn 257, def for 128
  all ok
Ignoring reg 144 with equiv init insn
Ignoring reg 146 with equiv init insn
Ignoring reg 148 with equiv init insn
Ignoring reg 149 with equiv init insn
Found def insn 80 for 152 to be not moveable
Examining insn 172, def for 160
  all ok
Reg 162 not local to one basic block
Examining insn 169, def for 163
  all ok
Reg 167 not local to one basic block
Examining insn 175, def for 168
  all ok
Examining insn 177, def for 170
  all ok
Examining insn 184, def for 171
  all ok
Examining insn 180, def for 172
  all ok
Examining insn 181, def for 174
  all ok
Examining insn 183, def for 176
  all ok
Examining insn 187, def for 179
  all ok
Reg 183 not local to one basic block
Reg 187 not local to one basic block
Reg 188 not local to one basic block
Found def insn 250 for 193 to be not moveable
Found def insn 251 for 194 to be not moveable
;; 4 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;;
;; Loop 2
;;  header 10, latch 12
;;  depth 1, outer 0
;;  nodes: 10 12 11
;;
;; Loop 3
;;  header 11, latch 11
;;  depth 2, outer 2
;;  nodes: 11
;;
;; Loop 1
;;  header 8, latch 7
;;  depth 1, outer 0
;;  nodes: 8 7
;; 2 succs { 14 3 }
;; 3 succs { 14 4 }
;; 4 succs { 14 5 }
;; 5 succs { 14 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 7 9 }
;; 9 succs { 10 }
;; 10 succs { 11 }
;; 11 succs { 11 12 }
;; 12 succs { 10 13 }
;; 13 succs { 14 }
;; 14 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 135: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 74 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 173 (nil))
init_insns for 183: (insn_list:REG_DEP_TRUE 192 (nil))
init_insns for 187: (insn_list:REG_DEP_TRUE 100 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 238 (nil))
Reg 187 has equivalence, initial gains 4
Reg 188 has equivalence, initial gains 4

Pass 1 for finding pseudo/allocno costs

    r197: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r195: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r194: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a46 (r188,l3) best NO_REGS, allocno NO_REGS
    a24 (r188,l2) best NO_REGS, allocno NO_REGS
    a2 (r188,l0) best NO_REGS, allocno NO_REGS
    r187: preferred NO_REGS, alternative NO_REGS, allocno NO_REGS
    a49 (r187,l1) best NO_REGS, allocno NO_REGS
    a6 (r187,l0) best NO_REGS, allocno NO_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r183,l3) best GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a43 (r162,l3) best GENERAL_REGS, allocno GENERAL_REGS
    a21 (r162,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS

  a0(r183,l0) costs: LO_REGS:0,0 HI_REGS:0,220 CALLER_SAVE_REGS:0,220 EVEN_REG:0,220 GENERAL_REGS:0,220 VFP_D0_D7_REGS:15,1665 VFP_LO_REGS:15,1665 ALL_REGS:15,1665 MEM:10,1110
  a1(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a2(r188,l0) costs: GENERAL_REGS:2,2222 VFP_D0_D7_REGS:17,33317 VFP_LO_REGS:17,33317 ALL_REGS:17,16667 MEM:12,22212
  a3(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a4(r162,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:15,3315 VFP_LO_REGS:15,3315 ALL_REGS:15,3315 MEM:10,2210
  a5(r120,l0) costs: LO_REGS:45,45 HI_REGS:45,45 CALLER_SAVE_REGS:45,45 EVEN_REG:45,45 GENERAL_REGS:45,45 VFP_LO_REGS:4,4 ALL_REGS:32,32 MEM:31,31
  a6(r187,l0) costs: GENERAL_REGS:4,24 VFP_D0_D7_REGS:47,347 VFP_LO_REGS:47,347 ALL_REGS:32,182 MEM:32,232
  a7(r193,l0) costs: GENERAL_REGS:4,4 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:32,32 MEM:31,31
  a8(r148,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a9(r149,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a10(r146,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a11(r142,l0) costs: LO_REGS:0,0 HI_REGS:4,4 CALLER_SAVE_REGS:4,4 EVEN_REG:4,4 GENERAL_REGS:4,4 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:45,45 MEM:30,30
  a12(r144,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a13(r145,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a14(r152,l0) costs: LO_REGS:45,45 HI_REGS:47,47 CALLER_SAVE_REGS:47,47 EVEN_REG:47,47 GENERAL_REGS:47,47 VFP_D0_D7_REGS:45,45 VFP_LO_REGS:45,45 ALL_REGS:60,60 MEM:50,50
  a15(r143,l0) costs: LO_REGS:2,2 HI_REGS:6,6 CALLER_SAVE_REGS:6,6 EVEN_REG:6,6 GENERAL_REGS:4,4 VFP_D0_D7_REGS:60,60 VFP_LO_REGS:60,60 ALL_REGS:45,45 MEM:40,40
  a16(r135,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:75,75 VFP_LO_REGS:75,75 ALL_REGS:75,75 MEM:50,50
  a17(r140,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a18(r138,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a19(r136,l0) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a20(r132,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a21(r162,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a22(r167,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a23(r183,l2) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a24(r188,l2) costs: GENERAL_REGS:220,2220 VFP_D0_D7_REGS:3300,33300 VFP_LO_REGS:3300,33300 ALL_REGS:1650,16650 MEM:2200,22200
  a25(r127,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:4950,4950 MEM:4400,4400
  a26(r128,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:6600,6600 VFP_LO_REGS:6600,6600 ALL_REGS:4950,4950 MEM:4400,4400
  a27(r179,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a28(r170,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a29(r171,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a30(r125,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a31(r168,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a32(r176,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a33(r174,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a34(r160,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a35(r121,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8250,8250 VFP_LO_REGS:8250,8250 ALL_REGS:8250,8250 MEM:5500,5500
  a36(r172,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a37(r165,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a38(r163,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a39(r161,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a40(r196,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a41(r195,l2) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a42(r132,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a43(r162,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a44(r167,l3) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a45(r183,l3) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a46(r188,l3) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:15000,15000 MEM:20000,20000
  a47(r197,l3) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a48(r120,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a49(r187,l1) costs: GENERAL_REGS:20,20 VFP_D0_D7_REGS:300,300 VFP_LO_REGS:300,300 ALL_REGS:150,150 MEM:200,200
  a50(r194,l1) costs: LO_REGS:20,20 HI_REGS:60,60 CALLER_SAVE_REGS:60,60 EVEN_REG:60,60 GENERAL_REGS:40,40 VFP_D0_D7_REGS:450,450 VFP_LO_REGS:450,450 ALL_REGS:300,300 MEM:300,300

   Insn 228(l0): point = 1
   Insn 192(l0): point = 4
   Insn 173(l0): point = 6
   Insn 238(l0): point = 8
   Insn 3(l0): point = 10
   Insn 167(l0): point = 12
   Insn 139(l0): point = 14
   Insn 138(l0): point = 16
   Insn 134(l0): point = 18
   Insn 133(l0): point = 20
   Insn 255(l0): point = 23
   Insn 102(l0): point = 25
   Insn 101(l0): point = 27
   Insn 97(l0): point = 29
   Insn 91(l0): point = 31
   Insn 96(l0): point = 33
   Insn 100(l0): point = 35
   Insn 250(l0): point = 37
   Insn 90(l0): point = 39
   Insn 87(l0): point = 41
   Insn 85(l0): point = 43
   Insn 83(l0): point = 45
   Insn 75(l0): point = 47
   Insn 71(l0): point = 49
   Insn 74(l0): point = 51
   Insn 67(l0): point = 53
   Insn 66(l0): point = 55
   Insn 82(l0): point = 57
   Insn 73(l0): point = 59
   Insn 69(l0): point = 61
   Insn 65(l0): point = 63
   Insn 80(l0): point = 65
   Insn 59(l0): point = 67
   Insn 58(l0): point = 69
   Insn 57(l0): point = 71
   Insn 45(l0): point = 74
   Insn 43(l0): point = 76
   Insn 35(l0): point = 79
   Insn 33(l0): point = 81
   Insn 25(l0): point = 84
   Insn 23(l0): point = 86
   Insn 15(l0): point = 89
   Insn 13(l0): point = 91
   Insn 12(l0): point = 93
   Insn 202(l2): point = 96
   Insn 201(l2): point = 98
   Insn 198(l2): point = 100
   Insn 197(l2): point = 102
   Insn 196(l2): point = 104
   Insn 195(l2): point = 106
   Insn 194(l2): point = 108
   Insn 193(l2): point = 110
   Insn 257(l2): point = 112
   Insn 178(l2): point = 114
   Insn 187(l2): point = 116
   Insn 177(l2): point = 118
   Insn 184(l2): point = 120
   Insn 175(l2): point = 122
   Insn 183(l2): point = 124
   Insn 181(l2): point = 126
   Insn 172(l2): point = 128
   Insn 171(l2): point = 130
   Insn 180(l2): point = 132
   Insn 169(l2): point = 134
   Insn 168(l2): point = 136
   Insn 164(l2): point = 138
   Insn 253(l2): point = 140
   Insn 163(l2): point = 142
   Insn 160(l2): point = 144
   Insn 252(l2): point = 146
   Insn 159(l2): point = 148
   Insn 223(l2): point = 151
   Insn 222(l2): point = 153
   Insn 215(l3): point = 156
   Insn 254(l3): point = 158
   Insn 210(l3): point = 160
   Insn 209(l3): point = 162
   Insn 242(l3): point = 164
   Insn 118(l1): point = 167
   Insn 247(l1): point = 169
   Insn 115(l1): point = 171
   Insn 246(l1): point = 173
   Insn 112(l1): point = 175
   Insn 245(l1): point = 177
   Insn 109(l1): point = 179
   Insn 130(l1): point = 182
   Insn 244(l1): point = 184
   Insn 251(l1): point = 186
   Insn 125(l1): point = 188
   Insn 124(l1): point = 190
   Insn 243(l1): point = 192
 a0(r183): [4..4]
 a1(r167): [4..6]
 a2(r188): [4..8]
 a3(r132): [4..10]
 a4(r162): [4..12]
 a5(r120): [21..31]
 a6(r187): [23..35]
 a7(r193): [32..37]
 a8(r148): [48..59]
 a9(r149): [48..51]
 a10(r146): [50..61]
 a11(r142): [50..76]
 a12(r144): [54..63]
 a13(r145): [54..55]
 a14(r152): [58..65]
 a15(r143): [66..71]
 a16(r135): [77..93]
 a17(r140): [80..81]
 a18(r138): [85..86]
 a19(r136): [90..91]
 a20(r132): [96..155]
 a21(r162): [96..155]
 a22(r167): [96..155]
 a23(r183): [96..155]
 a24(r188): [96..155]
 a25(r127): [103..114]
 a26(r128): [105..112]
 a27(r179): [113..116]
 a28(r170): [115..118]
 a29(r171): [117..120]
 a30(r125): [117..138]
 a31(r168): [119..122]
 a32(r176): [121..124]
 a33(r174): [121..126]
 a34(r160): [123..128]
 a35(r121): [123..144]
 a36(r172): [127..132]
 a37(r165): [129..130]
 a38(r163): [129..134]
 a39(r161): [135..136]
 a40(r196): [139..140]
 a41(r195): [145..146]
 a42(r132): [156..166]
 a43(r162): [156..166]
 a44(r167): [156..166]
 a45(r183): [156..166]
 a46(r188): [156..166]
 a47(r197): [157..158]
 a48(r120): [167..194]
 a49(r187): [167..194]
 a50(r194): [183..186]
 Rebuilding regno allocno list for 197
 Rebuilding regno allocno list for 196
 Rebuilding regno allocno list for 195
 Rebuilding regno allocno list for 194
      Moving ranges of a46r188 to a24r188:  [156..166]
      Moving ranges of a24r188 to a2r188:  [96..166]
      Moving ranges of a49r187 to a6r187:  [167..194]
      Moving ranges of a45r183 to a23r183:  [156..166]
      Moving ranges of a23r183 to a0r183:  [96..166]
 Rebuilding regno allocno list for 179
 Rebuilding regno allocno list for 176
 Rebuilding regno allocno list for 174
 Rebuilding regno allocno list for 172
 Rebuilding regno allocno list for 171
 Rebuilding regno allocno list for 170
 Rebuilding regno allocno list for 168
      Moving ranges of a44r167 to a22r167:  [156..166]
      Moving ranges of a22r167 to a1r167:  [96..166]
 Rebuilding regno allocno list for 165
 Rebuilding regno allocno list for 163
      Moving ranges of a43r162 to a21r162:  [156..166]
      Moving ranges of a21r162 to a4r162:  [96..166]
 Rebuilding regno allocno list for 161
 Rebuilding regno allocno list for 160
      Moving ranges of a42r132 to a20r132:  [156..166]
      Moving ranges of a20r132 to a3r132:  [96..166]
 Rebuilding regno allocno list for 128
 Rebuilding regno allocno list for 127
 Rebuilding regno allocno list for 125
 Rebuilding regno allocno list for 121
      Moving ranges of a48r120 to a5r120:  [167..194]
Compressing live ranges: from 195 to 48 - 24%
Ranges after the compression:
 a0(r183): [20..45] [0..0]
 a1(r167): [20..45] [0..1]
 a2(r188): [20..45] [0..1]
 a3(r132): [20..45] [0..1]
 a4(r162): [20..45] [0..1]
 a5(r120): [46..47] [2..3]
 a6(r187): [46..47] [2..5]
 a7(r193): [4..5]
 a8(r148): [6..11]
 a9(r149): [6..7]
 a10(r146): [6..11]
 a11(r142): [6..13]
 a12(r144): [8..11]
 a13(r145): [8..9]
 a14(r152): [10..11]
 a15(r143): [12..13]
 a16(r135): [14..19]
 a17(r140): [14..15]
 a18(r138): [16..17]
 a19(r136): [18..19]
 a25(r127): [20..23]
 a26(r128): [20..21]
 a27(r179): [22..25]
 a28(r170): [24..27]
 a29(r171): [26..29]
 a30(r125): [26..39]
 a31(r168): [28..31]
 a32(r176): [30..33]
 a33(r174): [30..33]
 a34(r160): [32..35]
 a35(r121): [32..41]
 a36(r172): [34..37]
 a37(r165): [36..37]
 a38(r163): [36..37]
 a39(r161): [38..39]
 a40(r196): [40..41]
 a41(r195): [42..43]
 a47(r197): [44..45]
 a50(r194): [46..47]
+++Allocating 312 bytes for conflict table (uncompressed size 408)
;; a0(r183,l0) conflicts: a1(r167,l0) a3(r132,l0) a4(r162,l0) a26(r128,l0) a25(r127,l0) a27(r179,l0) a28(r170,l0) a29(r171,l0) a30(r125,l0) a31(r168,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0) a40(r196,l0) a41(r195,l0) a47(r197,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a1(r167,l0) conflicts: a0(r183,l0) a3(r132,l0) a4(r162,l0) a26(r128,l0) a25(r127,l0) a27(r179,l0) a28(r170,l0) a29(r171,l0) a30(r125,l0) a31(r168,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0) a40(r196,l0) a41(r195,l0) a47(r197,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r188,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r132,l0) conflicts: a0(r183,l0) a1(r167,l0) a4(r162,l0) a26(r128,l0) a25(r127,l0) a27(r179,l0) a28(r170,l0) a29(r171,l0) a30(r125,l0) a31(r168,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0) a40(r196,l0) a41(r195,l0) a47(r197,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a4(r162,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a26(r128,l0) a25(r127,l0) a27(r179,l0) a28(r170,l0) a29(r171,l0) a30(r125,l0) a31(r168,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0) a40(r196,l0) a41(r195,l0) a47(r197,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a5(r120,l0) conflicts: a50(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r187,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r193,l0) conflicts:
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a8(r148,l0) conflicts: a9(r149,l0) a10(r146,l0) a11(r142,l0) a13(r145,l0) a12(r144,l0) a14(r152,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a9(r149,l0) conflicts: a8(r148,l0) a10(r146,l0) a11(r142,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a10(r146,l0) conflicts: a9(r149,l0) a8(r148,l0) a11(r142,l0) a13(r145,l0) a12(r144,l0) a14(r152,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r142,l0) conflicts: a9(r149,l0) a8(r148,l0) a10(r146,l0) a13(r145,l0) a12(r144,l0) a14(r152,l0) a15(r143,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a12(r144,l0) conflicts: a8(r148,l0) a10(r146,l0) a11(r142,l0) a13(r145,l0) a14(r152,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a13(r145,l0) conflicts: a8(r148,l0) a10(r146,l0) a11(r142,l0) a12(r144,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a14(r152,l0) conflicts: a8(r148,l0) a10(r146,l0) a11(r142,l0) a12(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r143,l0) conflicts: a11(r142,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a16(r135,l0) conflicts: a17(r140,l0) a18(r138,l0) a19(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r140,l0) conflicts: a16(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r138,l0) conflicts: a16(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r136,l0) conflicts: a16(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r127,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a26(r128,l0) a27(r179,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a26(r128,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a25(r127,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a27(r179,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a25(r127,l0) a28(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r170,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a27(r179,l0) a29(r171,l0) a30(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r171,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a28(r170,l0) a30(r125,l0) a31(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r125,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a28(r170,l0) a29(r171,l0) a31(r168,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r168,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a29(r171,l0) a30(r125,l0) a32(r176,l0) a33(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r176,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a31(r168,l0) a33(r174,l0) a34(r160,l0) a35(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r174,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a31(r168,l0) a32(r176,l0) a34(r160,l0) a35(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r160,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a32(r176,l0) a33(r174,l0) a35(r121,l0) a36(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r121,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a32(r176,l0) a33(r174,l0) a34(r160,l0) a36(r172,l0) a37(r165,l0) a38(r163,l0) a39(r161,l0) a40(r196,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a36(r172,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a34(r160,l0) a35(r121,l0) a37(r165,l0) a38(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r165,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a35(r121,l0) a36(r172,l0) a38(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r163,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a35(r121,l0) a36(r172,l0) a37(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r161,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a30(r125,l0) a35(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r196,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0) a35(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r195,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r197,l0) conflicts: a0(r183,l0) a1(r167,l0) a3(r132,l0) a4(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r194,l0) conflicts: a5(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a35(r121)<->a41(r195)@110:move
  cp1:a30(r125)<->a40(r196)@110:move
  cp2:a38(r163)<->a39(r161)@13:shuffle
  cp3:a34(r160)<->a37(r165)@13:shuffle
  cp4:a34(r160)<->a38(r163)@13:shuffle
  cp5:a33(r174)<->a36(r172)@13:shuffle
  cp6:a31(r168)<->a35(r121)@13:shuffle
  cp7:a31(r168)<->a34(r160)@13:shuffle
  cp8:a29(r171)<->a32(r176)@13:shuffle
  cp9:a29(r171)<->a33(r174)@13:shuffle
  cp10:a28(r170)<->a31(r168)@13:shuffle
  cp11:a27(r179)<->a30(r125)@13:shuffle
  cp12:a27(r179)<->a29(r171)@13:shuffle
  cp13:a25(r127)<->a28(r170)@13:shuffle
  cp14:a26(r128)<->a27(r179)@13:shuffle
  cp15:a5(r120)<->a7(r193)@1:move
  pref0:a5(r120)<-hr16@2
  pref1:a15(r143)<-hr0@1
  pref2:a7(r193)<-hr0@2
  pref3:a41(r195)<-hr0@220
  pref4:a40(r196)<-hr0@220
  pref5:a26(r128)<-hr1@220
  pref6:a25(r127)<-hr0@220
  pref7:a47(r197)<-hr0@2000
  pref8:a50(r194)<-hr0@20
  pref9:a14(r152)<-hr0@1
  regions=4, blocks=15, points=48
    allocnos=51 (big 0), copies=16, conflicts=0, ranges=46

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r183 1r167 2r188 3r132 4r162 5r120 6r187 7r193 8r148 9r149 10r146 11r142 12r144 13r145 14r152 15r143 16r135 17r140 18r138 19r136 25r127 26r128 27r179 28r170 29r171 30r125 31r168 32r176 33r174 34r160 35r121 36r172 37r165 38r163 39r161 40r196 41r195 47r197 50r194
    modified regnos: 120 121 125 127 128 132 135 136 138 140 142 143 144 145 146 148 149 152 160 161 162 163 165 167 168 170 171 172 174 176 179 183 187 188 193 194 195 196 197
    border:
    Pressure: GENERAL_REGS=10 VFP_LO_REGS=1
 Removing pref0:hr16@2
 Removing pref2:hr0@2
 Removing pref8:hr0@20
    Hard reg set forest:
      0:( 0-12 14 16-47)@40
        1:( 32-47)@54
        2:( 0-12 14)@201140
          3:( 1-11)@11060
            4:( 4-11)@20100
      Spill a2(r188,l0)
      Spill a6(r187,l0)
      Allocno a0r183 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a1r167 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r132 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a4r162 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a5r120 of VFP_LO_REGS(32) has 16 avail. regs  32-47, node:  32-47 (confl regs =  0-15 48-106)
      Allocno a7r193 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a8r148 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a9r149 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a10r146 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a11r142 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a12r144 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a13r145 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15-106)
      Allocno a14r152 of ALL_REGS(46) has 46 avail. regs  0-12 14 16-47, node:  0-12 14 16-47 (confl regs =  13 15 48-106)
      Allocno a15r143 of GENERAL_REGS(14) has 12 avail. regs  0-11, ^node:  0-12 14 (confl regs =  12-106)
      Allocno a16r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r127 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, ^node:  0-12 14 (confl regs =  1-3 13 15-106)
      Allocno a26r128 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, ^node:  0-12 14 (confl regs =  2-3 13 15-106)
      Allocno a27r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r121 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a36r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r196 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a41r195 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a47r197 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a50r194 of ALL_REGS(46) has 13 avail. regs  1-12 14, ^node:  0-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 2:a38r163-a39r161 (freq=13):
        Result (freq=440): a38r163(220) a39r161(220)
      Forming thread by copy 3:a34r160-a37r165 (freq=13):
        Result (freq=440): a34r160(220) a37r165(220)
      Forming thread by copy 5:a33r174-a36r172 (freq=13):
        Result (freq=440): a33r174(220) a36r172(220)
      Forming thread by copy 6:a31r168-a35r121 (freq=13):
        Result (freq=770): a31r168(220) a35r121(550)
      Forming thread by copy 8:a29r171-a32r176 (freq=13):
        Result (freq=440): a29r171(220) a32r176(220)
      Forming thread by copy 10:a28r170-a31r168 (freq=13):
        Result (freq=990): a28r170(220) a31r168(220) a35r121(550)
      Forming thread by copy 11:a27r179-a30r125 (freq=13):
        Result (freq=770): a27r179(220) a30r125(550)
      Forming thread by copy 13:a25r127-a28r170 (freq=13):
        Result (freq=1320): a25r127(330) a28r170(220) a31r168(220) a35r121(550)
      Forming thread by copy 14:a26r128-a27r179 (freq=13):
        Result (freq=1100): a26r128(330) a27r179(220) a30r125(550)
      Forming thread by copy 15:a5r120-a7r193 (freq=1):
        Result (freq=4): a5r120(2) a7r193(2)
      Pushing a19(r136,l0)(cost 0)
      Pushing a18(r138,l0)(cost 0)
      Pushing a17(r140,l0)(cost 0)
      Pushing a14(r152,l0)(cost 0)
      Pushing a13(r145,l0)(cost 0)
      Pushing a12(r144,l0)(cost 0)
      Pushing a10(r146,l0)(cost 0)
      Pushing a9(r149,l0)(cost 0)
      Pushing a8(r148,l0)(cost 0)
      Pushing a15(r143,l0)(cost 0)
      Pushing a11(r142,l0)(cost 0)
      Pushing a5(r120,l0)(cost 0)
      Pushing a7(r193,l0)(cost 0)
      Pushing a16(r135,l0)(cost 0)
      Pushing a50(r194,l0)(cost 0)
      Pushing a41(r195,l0)(cost 0)
      Pushing a40(r196,l0)(cost 0)
      Pushing a39(r161,l0)(cost 0)
      Pushing a38(r163,l0)(cost 0)
      Forming thread by copy 1:a30r125-a40r196 (freq=110):
        Result (freq=1320): a26r128(330) a40r196(220) a27r179(220) a30r125(550)
        Making a30(r125,l0) colorable
      Forming thread by copy 0:a35r121-a41r195 (freq=110):
        Result (freq=1540): a25r127(330) a41r195(220) a28r170(220) a31r168(220) a35r121(550)
        Making a35(r121,l0) colorable
      Pushing a37(r165,l0)(cost 0)
      Pushing a34(r160,l0)(cost 0)
      Pushing a36(r172,l0)(cost 0)
      Pushing a33(r174,l0)(cost 0)
      Pushing a32(r176,l0)(cost 0)
      Pushing a29(r171,l0)(cost 0)
      Pushing a27(r179,l0)(cost 0)
      Pushing a26(r128,l0)(cost 0)
      Pushing a30(r125,l0)(cost 5500)
      Pushing a31(r168,l0)(cost 0)
        Making a0(r183,l0) colorable
        Making a1(r167,l0) colorable
        Making a3(r132,l0) colorable
        Making a4(r162,l0) colorable
      Pushing a0(r183,l0)(cost 1110)
      Pushing a4(r162,l0)(cost 2210)
      Pushing a1(r167,l0)(cost 2210)
      Pushing a3(r132,l0)(cost 2210)
      Pushing a28(r170,l0)(cost 0)
      Pushing a25(r127,l0)(cost 0)
      Pushing a35(r121,l0)(cost 5500)
      Pushing a47(r197,l0)(cost 0)
      Popping a47(r197,l0)  -- assign reg 0
      Popping a35(r121,l0)  -- assign reg 4
      Popping a25(r127,l0)  -- assign reg 0
      Popping a28(r170,l0)  -- assign reg 4
      Popping a3(r132,l0)  -- assign reg 5
      Popping a1(r167,l0)  -- assign reg 6
      Popping a4(r162,l0)  -- assign reg 7
      Popping a0(r183,l0)  -- assign reg 8
      Popping a31(r168,l0)  -- assign reg 4
      Popping a30(r125,l0)  -- assign reg 0
      Popping a26(r128,l0)  -- assign reg 1
      Popping a27(r179,l0)  -- assign reg 1
      Popping a29(r171,l0)  -- assign reg 1
      Popping a32(r176,l0)  -- assign reg 1
      Popping a33(r174,l0)  -- assign reg 3
      Popping a36(r172,l0)  -- assign reg 1
      Popping a34(r160,l0)  -- assign reg 2
      Popping a37(r165,l0)  -- assign reg 2
      Popping a38(r163,l0)  -- assign reg 3
      Popping a39(r161,l0)  -- assign reg 2
      Popping a40(r196,l0)  -- assign reg 0
      Popping a41(r195,l0)  -- assign reg 0
      Popping a50(r194,l0)  -- assign reg 3
      Popping a16(r135,l0)  -- assign reg 3
      Popping a7(r193,l0)  -- assign reg 3
      Popping a5(r120,l0)  -- assign reg 32
      Popping a11(r142,l0)  -- assign reg 4
      Popping a15(r143,l0)  -- assign reg 5
      Popping a8(r148,l0)  -- assign reg 3
      Popping a9(r149,l0)  -- assign reg 2
      Popping a10(r146,l0)  -- assign reg 1
      Popping a12(r144,l0)  -- assign reg 2
      Popping a13(r145,l0)  -- assign reg 5
      Popping a14(r152,l0)  -- assign reg 0
      Popping a17(r140,l0)  -- assign reg 2
      Popping a18(r138,l0)  -- assign reg 2
      Popping a19(r136,l0)  -- assign reg 2
Disposition:
    5:r120 l0    32   35:r121 l0     4   30:r125 l0     0   25:r127 l0     0
   26:r128 l0     1    3:r132 l0     5   16:r135 l0     3   19:r136 l0     2
   18:r138 l0     2   17:r140 l0     2   11:r142 l0     4   15:r143 l0     5
   12:r144 l0     2   13:r145 l0     5   10:r146 l0     1    8:r148 l0     3
    9:r149 l0     2   14:r152 l0     0   34:r160 l0     2   39:r161 l0     2
    4:r162 l0     7   38:r163 l0     3   37:r165 l0     2    1:r167 l0     6
   31:r168 l0     4   28:r170 l0     4   29:r171 l0     1   36:r172 l0     1
   33:r174 l0     3   32:r176 l0     1   27:r179 l0     1    0:r183 l0     8
    6:r187 l0   mem    2:r188 l0   mem    7:r193 l0     3   50:r194 l0     3
   41:r195 l0     0   40:r196 l0     0   47:r197 l0     0
New iteration of spill/restore move
+++Costs: overall -11876, reg -34320, mem 22444, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


check_victory

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 16 [s0] 100 [cc]
;;  ref usage 	r0={33d,20u} r1={25d,5u} r2={22d,2u} r3={22d,2u} r7={1d,14u} r12={38d} r13={1d,35u} r14={20d} r15={19d} r16={21d,1u} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r53={19d} r54={19d} r55={19d} r56={19d} r57={19d} r58={19d} r59={19d} r60={19d} r61={19d} r62={19d} r63={19d} r64={19d} r65={19d} r66={19d} r67={19d} r68={19d} r69={19d} r70={19d} r71={19d} r72={19d} r73={19d} r74={19d} r75={19d} r76={19d} r77={19d} r78={19d} r79={19d} r80={19d} r81={19d} r82={19d} r83={19d} r84={19d} r85={19d} r86={19d} r87={19d} r88={19d} r89={19d} r90={19d} r91={19d} r92={19d} r93={19d} r94={19d} r95={19d} r96={19d} r97={19d} r98={19d} r99={19d} r100={26d,1u} r101={19d} r102={1d,16u,6e} r103={1d,13u} r104={19d} r105={19d} r106={19d} r120={1d,2u} r121={1d,5u,1e} r125={1d,5u,1e} r127={1d,2u} r128={1d,2u} r132={2d,2u} r135={1d,4u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r152={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,2u} r163={1d,1u} r165={1d,1u} r167={1d,2u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r174={1d,1u} r176={1d,1u} r179={1d,1u} r183={1d,1u} r187={1d,2u} r188={1d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} 
;;    total ref usage 1811{1634d,169u,8e} in 172{153 regular + 19 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 2 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../System/pomozne_funkcije.c":281:2 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/pomozne_funkcije.c":281:6 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/pomozne_funkcije.c":281:14 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/pomozne_funkcije.c":282:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 135)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)) "../System/pomozne_funkcije.c":282:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
        (nil)))
(insn 13 12 15 2 (set (reg:SI 136 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 135)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/pomozne_funkcije.c":282:5 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
        (nil)))
(jump_insn 15 13 16 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 136 [ sp[0].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 231)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":282:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 136 [ sp[0].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 231)
(note 16 15 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 16 17 3 NOTE_INSN_DELETED)
(debug_insn 17 24 18 3 (debug_marker) "../System/pomozne_funkcije.c":281:30 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../System/pomozne_funkcije.c":281:14 -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 21 20 23 3 (debug_marker) "../System/pomozne_funkcije.c":282:3 -1
     (nil))
(insn 23 21 25 3 (set (reg:SI 138 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 135)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/pomozne_funkcije.c":282:5 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
        (nil)))
(jump_insn 25 23 26 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 138 [ sp[1].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 231)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":282:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 138 [ sp[1].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 231)
(note 26 25 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 34 26 27 4 NOTE_INSN_DELETED)
(debug_insn 27 34 28 4 (debug_marker) "../System/pomozne_funkcije.c":281:30 -1
     (nil))
(debug_insn 28 27 29 4 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../System/pomozne_funkcije.c":281:14 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 31 30 33 4 (debug_marker) "../System/pomozne_funkcije.c":282:3 -1
     (nil))
(insn 33 31 35 4 (set (reg:SI 140 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 135)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/pomozne_funkcije.c":282:5 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
        (nil)))
(jump_insn 35 33 36 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 140 [ sp[2].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 231)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":282:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 140 [ sp[2].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 231)
(note 36 35 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 44 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 44 38 5 (debug_marker) "../System/pomozne_funkcije.c":281:30 -1
     (nil))
(debug_insn 38 37 39 5 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../System/pomozne_funkcije.c":281:14 -1
     (nil))
(debug_insn 40 39 41 5 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 41 40 43 5 (debug_marker) "../System/pomozne_funkcije.c":282:3 -1
     (nil))
(insn 43 41 45 5 (set (reg:SI 142 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 135)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/pomozne_funkcije.c":282:5 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
(jump_insn 45 43 52 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 142 [ sp[3].life ])
                        (const_int 0 [0]))
                    (label_ref:SI 231)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":282:5 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 231)
(note 52 45 81 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 81 52 53 6 NOTE_INSN_DELETED)
(debug_insn 53 81 54 6 (debug_marker) "../System/pomozne_funkcije.c":281:30 -1
     (nil))
(debug_insn 54 53 55 6 (var_location:SI i (const_int 4 [0x4])) -1
     (nil))
(debug_insn 55 54 56 6 (debug_marker) "../System/pomozne_funkcije.c":281:14 -1
     (nil))
(debug_insn 56 55 57 6 (debug_marker) "../System/pomozne_funkcije.c":284:2 -1
     (nil))
(insn 57 56 58 6 (set (reg/f:SI 143)
        (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)) "../System/pomozne_funkcije.c":284:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)
        (nil)))
(insn 58 57 59 6 (set (reg:SI 0 r0)
        (reg/f:SI 143)) "../System/pomozne_funkcije.c":284:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)
        (nil)))
(call_insn 59 58 60 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_update") [flags 0x41]  <function_decl 000000000697d900 TIMUT_stopwatch_update>) [0 TIMUT_stopwatch_update S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":284:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_update") [flags 0x41]  <function_decl 000000000697d900 TIMUT_stopwatch_update>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 60 59 61 6 (debug_marker) "../System/pomozne_funkcije.c":285:2 -1
     (nil))
(debug_insn 61 60 62 6 (var_location:QI sound (const_int 1 [0x1])) "../System/pomozne_funkcije.c":285:2 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker:BLK) "../System/pomozne_funkcije.c":398:6 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../System/pomozne_funkcije.c":399:2 -1
     (nil))
(debug_insn 64 63 80 6 (debug_marker) "../System/pomozne_funkcije.c":406:3 -1
     (nil))
(insn 80 64 65 6 (set (reg:SI 152 [ score.elapsed_time ])
        (mem/c:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [7 score.elapsed_time+0 S4 A32])) "../System/pomozne_funkcije.c":286:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("score") [flags 0xc0]  <var_decl 000000000786ac60 score>)
                        (const_int 4 [0x4]))) [7 score.elapsed_time+0 S4 A32])
            (nil))))
(insn 65 80 69 6 (set (reg/f:SI 144)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 69 65 73 6 (set (reg/f:SI 146)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":407:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 73 69 82 6 (set (reg/f:SI 148)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 82 73 66 6 (set (reg:SF 0 r0)
        (unsigned_float:SF (reg:SI 152 [ score.elapsed_time ]))) "../System/pomozne_funkcije.c":286:21 811 {floatunssisf2}
     (expr_list:REG_DEAD (reg:SI 152 [ score.elapsed_time ])
        (nil)))
(insn 66 82 67 6 (set (reg:SI 145)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 67 66 68 6 (set (mem/c:SI (reg/f:SI 144) [5 sound_select+0 S4 A32])
        (reg:SI 145)) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg/f:SI 144)
            (nil))))
(debug_insn 68 67 74 6 (debug_marker) "../System/pomozne_funkcije.c":407:3 -1
     (nil))
(insn 74 68 71 6 (set (reg:SI 149)
        (const_int 2984 [0xba8])) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2984 [0xba8])
        (nil)))
(insn 71 74 72 6 (set (mem/c:SI (reg/f:SI 146) [5 sound_counter+0 S4 A32])
        (reg:SI 142 [ sp[3].life ])) "../System/pomozne_funkcije.c":407:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_DEAD (reg:SI 142 [ sp[3].life ])
            (nil))))
(debug_insn 72 71 75 6 (debug_marker) "../System/pomozne_funkcije.c":408:3 -1
     (nil))
(insn 75 72 76 6 (set (mem/c:SI (reg/f:SI 148) [5 sound_limit+0 S4 A32])
        (reg:SI 149)) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 148)
            (nil))))
(debug_insn 76 75 77 6 (debug_marker) "../System/pomozne_funkcije.c":409:3 -1
     (nil))
(debug_insn 77 76 78 6 (var_location:QI sound (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":285:2 -1
     (nil))
(debug_insn 78 77 83 6 (debug_marker) "../System/pomozne_funkcije.c":286:2 -1
     (nil))
(call_insn/u 83 78 85 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":286:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 85 83 87 6 (set (reg:DF 2 r2)
        (const_double:DF 1.0000000000000000208166817117216851329430937767e-3 [0x0.83126e978d4fep-9])) "../System/pomozne_funkcije.c":286:47 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 87 85 90 6 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":286:47 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 90 87 250 6 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":286:8 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 250 90 100 6 (set (reg:SF 193)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":286:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (nil)))
(insn 100 250 96 6 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0]))) "../System/pomozne_funkcije.c":289:2 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))
(insn 96 100 91 6 (set (reg:SI 0 r0)
        (symbol_ref:SI ("t_victory_screen") [flags 0x82]  <var_decl 0000000007c5c2d0 t_victory_screen>)) "../System/pomozne_funkcije.c":287:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 96 93 6 (set (reg/v:SF 120 [ curr_score ])
        (reg:SF 193)) "../System/pomozne_funkcije.c":286:8 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 193)
        (nil)))
(debug_insn 93 91 94 6 (var_location:SF curr_score (reg/v:SF 120 [ curr_score ])) "../System/pomozne_funkcije.c":286:8 -1
     (nil))
(debug_insn 94 93 97 6 (debug_marker) "../System/pomozne_funkcije.c":287:2 -1
     (nil))
(call_insn 97 94 98 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("draw_full_screen_image_without_red") [flags 0x3]  <function_decl 0000000007a76900 draw_full_screen_image_without_red>) [0 draw_full_screen_image_without_red S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":287:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("draw_full_screen_image_without_red") [flags 0x3]  <function_decl 0000000007a76900 draw_full_screen_image_without_red>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 98 97 99 6 (debug_marker) "../System/pomozne_funkcije.c":288:2 -1
     (nil))
(debug_insn 99 98 101 6 (debug_marker) "../System/pomozne_funkcije.c":289:2 -1
     (nil))
(insn 101 99 102 6 (set (reg:SI 0 r0)
        (reg/f:SI 187)) "../System/pomozne_funkcije.c":289:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))
(call_insn 102 101 103 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":289:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 103 102 255 6 (debug_marker) "../System/pomozne_funkcije.c":290:2 -1
     (nil))
(jump_insn 255 103 256 6 (set (pc)
        (label_ref 119)) "../System/pomozne_funkcije.c":290:7 284 {*arm_jump}
     (nil)
 -> 119)
(barrier 256 255 128)
(code_label 128 256 106 7 159 (nil) [1 uses])
(note 106 128 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(call_insn 109 106 110 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>) [0 LEDs_on S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":291:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 110 109 245 7 (debug_marker) "../System/pomozne_funkcije.c":292:3 -1
     (nil))
(insn 245 110 112 7 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/pomozne_funkcije.c":292:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 112 245 113 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000007732600 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":292:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000007732600 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 113 112 246 7 (debug_marker) "../System/pomozne_funkcije.c":293:3 -1
     (nil))
(insn 246 113 115 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/pomozne_funkcije.c":293:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 115 246 116 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>) [0 LEDs_off S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":293:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 116 115 247 7 (debug_marker) "../System/pomozne_funkcije.c":294:3 -1
     (nil))
(insn 247 116 118 7 (set (reg:SI 0 r0)
        (const_int 1000 [0x3e8])) "../System/pomozne_funkcije.c":294:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 118 247 119 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000007732600 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":294:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000007732600 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 119 118 120 8 158 (nil) [1 uses])
(note 120 119 126 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 126 120 129 8 NOTE_INSN_DELETED)
(note 129 126 121 8 NOTE_INSN_DELETED)
(debug_insn 121 129 243 8 (debug_marker) "../System/pomozne_funkcije.c":290:7 -1
     (nil))
(insn 243 121 124 8 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) "../System/pomozne_funkcije.c":290:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 243 125 8 (set (reg:SI 0 r0)
        (reg/f:SI 187)) "../System/pomozne_funkcije.c":290:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))
(call_insn 125 124 107 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>) [0 TIMUT_stopwatch_has_X_ms_passed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":290:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 107 125 251 8 (debug_marker) "../System/pomozne_funkcije.c":291:3 -1
     (nil))
(insn 251 107 244 8 (set (reg:SI 194)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":290:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 244 251 130 8 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/pomozne_funkcije.c":291:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 130 244 131 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 194)
                        (const_int 0 [0]))
                    (label_ref 128)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":290:7 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 128)
(note 131 130 132 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 9 (debug_marker) "../System/pomozne_funkcije.c":296:2 -1
     (nil))
(insn 133 132 134 9 (set (reg:SF 16 s0)
        (reg/v:SF 120 [ curr_score ])) "../System/pomozne_funkcije.c":296:2 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/v:SF 120 [ curr_score ])
        (nil)))
(call_insn 134 133 135 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("handle_score") [flags 0x3]  <function_decl 0000000007a76c00 handle_score>) [0 handle_score S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":296:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SF 16 s0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("handle_score") [flags 0x3]  <function_decl 0000000007a76c00 handle_score>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SF (use (reg:SF 16 s0))
            (nil))))
(debug_insn 135 134 136 9 (debug_marker) "../System/pomozne_funkcije.c":297:2 -1
     (nil))
(debug_insn 136 135 137 9 (debug_marker:BLK) "../System/pomozne_funkcije.c":81:6 -1
     (nil))
(debug_insn 137 136 138 9 (debug_marker) "../System/pomozne_funkcije.c":92:2 -1
     (nil))
(insn 138 137 139 9 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/pomozne_funkcije.c":92:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 139 138 140 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>) [0 LEDs_off S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":92:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 140 139 141 9 (debug_marker) "../System/pomozne_funkcije.c":93:2 -1
     (nil))
(debug_insn 141 140 142 9 (debug_marker) "../System/pomozne_funkcije.c":94:2 -1
     (nil))
(debug_insn 142 141 143 9 (var_location:SI counter (const_int 0 [0])) "../System/pomozne_funkcije.c":94:6 -1
     (nil))
(debug_insn 143 142 144 9 (debug_marker) "../System/pomozne_funkcije.c":95:2 -1
     (nil))
(debug_insn 144 143 145 9 (debug_marker) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 145 144 146 9 (var_location:SI r (const_int 255 [0xff])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 146 145 147 9 (var_location:SI g (const_int 0 [0])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 147 146 148 9 (var_location:SI b (const_int 0 [0])) "../System/pomozne_funkcije.c":96:2 -1
     (nil))
(debug_insn 148 147 149 9 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 149 148 150 9 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 150 149 151 9 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 151 150 152 9 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 152 151 153 9 (var_location:SI red (const_int 63488 [0xf800])) "../System/pomozne_funkcije.c":96:17 -1
     (nil))
(debug_insn 153 152 154 9 (debug_marker) "../System/pomozne_funkcije.c":97:2 -1
     (nil))
(debug_insn 154 153 155 9 (var_location:SI counter (const_int 0 [0])) -1
     (nil))
(debug_insn 155 154 167 9 (debug_marker) "../System/pomozne_funkcije.c":97:8 -1
     (nil))
(insn 167 155 3 9 (set (reg:SI 162)
        (const_int -1935500283 [0xffffffff8ca29c05])) "../System/pomozne_funkcije.c":98:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1935500283 [0xffffffff8ca29c05])
        (nil)))
(insn 3 167 238 9 (set (reg:SI 132 [ ivtmp_40 ])
        (const_int 700 [0x2bc])) "../System/pomozne_funkcije.c":92:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 700 [0x2bc])
        (nil)))
(insn 238 3 173 9 (set (reg/f:SI 188)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(insn 173 238 192 9 (set (reg:SI 167)
        (const_int 233 [0xe9])) "../System/pomozne_funkcije.c":98:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 233 [0xe9])
        (nil)))
(insn 192 173 221 9 (set (reg:SI 183)
        (const_int 63488 [0xf800])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 63488 [0xf800])
        (nil)))
(code_label 221 192 156 10 161 (nil) [1 uses])
(note 156 221 170 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 170 156 174 10 NOTE_INSN_DELETED)
(note 174 170 182 10 NOTE_INSN_DELETED)
(note 182 174 186 10 NOTE_INSN_DELETED)
(note 186 182 190 10 NOTE_INSN_DELETED)
(note 190 186 191 10 NOTE_INSN_DELETED)
(note 191 190 157 10 NOTE_INSN_DELETED)
(debug_insn 157 191 158 10 (var_location:SI counter (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 159 10 (debug_marker) "../System/pomozne_funkcije.c":98:3 -1
     (nil))
(call_insn 159 158 252 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":98:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 252 159 160 10 (set (reg:SI 195)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":98:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 160 252 161 10 (set (reg:SI 121 [ _29 ])
        (reg:SI 195)) "../System/pomozne_funkcije.c":98:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(debug_insn 161 160 162 10 (var_location:HI x (plus:HI (subreg:HI (mod:SI (reg:SI 121 [ _29 ])
                (const_int 233 [0xe9])) 0)
        (const_int 40 [0x28]))) "../System/pomozne_funkcije.c":98:5 -1
     (nil))
(debug_insn 162 161 163 10 (debug_marker) "../System/pomozne_funkcije.c":99:3 -1
     (nil))
(call_insn 163 162 253 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":99:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 253 163 164 10 (set (reg:SI 196)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":99:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 164 253 165 10 (set (reg:SI 125 [ _33 ])
        (reg:SI 196)) "../System/pomozne_funkcije.c":99:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(debug_insn 165 164 166 10 (var_location:HI y (subreg:HI (mod:SI (reg:SI 125 [ _33 ])
            (const_int 233 [0xe9])) 0)) "../System/pomozne_funkcije.c":99:5 -1
     (nil))
(debug_insn 166 165 168 10 (debug_marker) "../System/pomozne_funkcije.c":101:3 -1
     (nil))
(insn 168 166 169 10 (parallel [
            (set (reg:SI 161)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 121 [ _29 ]))
                            (sign_extend:DI (reg:SI 162)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":98:14 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 121 [ _29 ]))
                    (const_int -1935500283 [0xffffffff8ca29c05]))
                (const_int 32 [0x20])))
        (nil)))
(insn 169 168 180 10 (set (reg:SI 163)
        (plus:SI (reg:SI 161)
            (reg:SI 121 [ _29 ]))) "../System/pomozne_funkcije.c":98:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 180 169 171 10 (parallel [
            (set (reg:SI 172)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 125 [ _33 ]))
                            (sign_extend:DI (reg:SI 162)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":99:14 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 125 [ _33 ]))
                    (const_int -1935500283 [0xffffffff8ca29c05]))
                (const_int 32 [0x20])))
        (nil)))
(insn 171 180 172 10 (set (reg:SI 165)
        (ashiftrt:SI (reg:SI 121 [ _29 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":98:14 147 {*arm_shiftsi3}
     (nil))
(insn 172 171 181 10 (set (reg:SI 160)
        (minus:SI (ashiftrt:SI (reg:SI 163)
                (const_int 7 [0x7]))
            (reg:SI 165))) "../System/pomozne_funkcije.c":98:14 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 181 172 183 10 (set (reg:SI 174)
        (plus:SI (reg:SI 172)
            (reg:SI 125 [ _33 ]))) "../System/pomozne_funkcije.c":99:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 183 181 175 10 (set (reg:SI 176)
        (ashiftrt:SI (reg:SI 125 [ _33 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":99:14 147 {*arm_shiftsi3}
     (nil))
(insn 175 183 184 10 (set (reg:SI 168)
        (minus:SI (reg:SI 121 [ _29 ])
            (mult:SI (reg:SI 167)
                (reg:SI 160)))) "../System/pomozne_funkcije.c":98:14 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 121 [ _29 ])
            (nil))))
(insn 184 175 177 10 (set (reg:SI 171)
        (minus:SI (ashiftrt:SI (reg:SI 174)
                (const_int 7 [0x7]))
            (reg:SI 176))) "../System/pomozne_funkcije.c":99:14 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 177 184 187 10 (set (reg:SI 170)
        (plus:SI (reg:SI 168)
            (const_int 40 [0x28]))) "../System/pomozne_funkcije.c":98:5 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 187 177 178 10 (set (reg:SI 179)
        (minus:SI (reg:SI 125 [ _33 ])
            (mult:SI (reg:SI 167)
                (reg:SI 171)))) "../System/pomozne_funkcije.c":99:14 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_DEAD (reg:SI 125 [ _33 ])
            (nil))))
(insn 178 187 257 10 (set (reg:SI 127 [ _35 ])
        (zero_extend:SI (subreg:HI (reg:SI 170) 0))) "../System/pomozne_funkcije.c":101:3 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 257 178 193 10 (set (reg:SI 128 [ _36 ])
        (zero_extend:SI (subreg:HI (reg:SI 179) 0))) 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 193 257 194 10 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 183)) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 10 (set (reg:SI 3 r3)
        (plus:SI (reg:SI 128 [ _36 ])
            (const_int 8 [0x8]))) "../System/pomozne_funkcije.c":101:3 7 {*arm_addsi3}
     (nil))
(insn 195 194 196 10 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 127 [ _35 ])
            (const_int 8 [0x8]))) "../System/pomozne_funkcije.c":101:3 7 {*arm_addsi3}
     (nil))
(insn 196 195 197 10 (set (reg:SI 1 r1)
        (reg:SI 128 [ _36 ])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _36 ])
        (nil)))
(insn 197 196 198 10 (set (reg:SI 0 r0)
        (reg:SI 127 [ _35 ])) "../System/pomozne_funkcije.c":101:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _35 ])
        (nil)))
(call_insn 198 197 199 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":101:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 199 198 201 10 (debug_marker) "../System/pomozne_funkcije.c":102:3 -1
     (nil))
(insn 201 199 202 10 (set (reg:SI 0 r0)
        (reg/f:SI 188)) "../System/pomozne_funkcije.c":102:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 202 201 203 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":102:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 000000000697d800 TIMUT_stopwatch_set_time_mark>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 203 202 213 10 (debug_marker) "../System/pomozne_funkcije.c":103:3 -1
     (nil))
(code_label 213 203 204 11 160 (nil) [1 uses])
(note 204 213 211 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 211 204 214 11 NOTE_INSN_DELETED)
(note 214 211 205 11 NOTE_INSN_DELETED)
(debug_insn 205 214 206 11 (debug_marker) "../System/pomozne_funkcije.c":103:56 -1
     (nil))
(debug_insn 206 205 242 11 (debug_marker) "../System/pomozne_funkcije.c":103:8 -1
     (nil))
(insn 242 206 209 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 242 210 11 (set (reg:SI 0 r0)
        (reg/f:SI 188)) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 210 209 254 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>) [0 TIMUT_stopwatch_has_X_ms_passed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":103:10 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 000000000697da00 TIMUT_stopwatch_has_X_ms_passed>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 254 210 215 11 (set (reg:SI 197)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":103:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 215 254 216 11 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 197)
                        (const_int 0 [0]))
                    (label_ref:SI 213)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":103:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 955630228 (nil))))
 -> 213)
(note 216 215 220 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 220 216 217 12 NOTE_INSN_DELETED)
(debug_insn 217 220 218 12 (debug_marker) "../System/pomozne_funkcije.c":105:3 -1
     (nil))
(debug_insn 218 217 219 12 (var_location:SI counter (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 222 12 (debug_marker) "../System/pomozne_funkcije.c":97:8 -1
     (nil))
(insn 222 219 223 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg:SI 132 [ ivtmp_40 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg:SI 132 [ ivtmp_40 ])
                (plus:SI (reg:SI 132 [ ivtmp_40 ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../System/pomozne_funkcije.c":97:8 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 223 222 224 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 221)
            (pc))) "../System/pomozne_funkcije.c":97:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 221)
(note 224 223 225 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 13 (var_location:HI x (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":297:2 -1
     (nil))
(debug_insn 226 225 227 13 (var_location:SI counter (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":297:2 -1
     (nil))
(debug_insn 227 226 228 13 (debug_marker) "../System/pomozne_funkcije.c":298:2 -1
     (nil))
(call_insn 228 227 231 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("init") [flags 0x3]  <function_decl 0000000007a76800 init>) [0 init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":298:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("init") [flags 0x3]  <function_decl 0000000007a76800 init>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 231 228 232 14 154 (nil) [4 uses])
(note 232 231 261 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 261 232 0 NOTE_INSN_DELETED)

;; Function shoot (shoot, funcdef_no=874, decl_uid=11979, cgraph_uid=878, symbol_order=885)

Starting decreasing number of live ranges...
rescanning insn with uid = 22.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 34 count 39 (  1.7)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 1
;;  header 8, latch 21
;;  depth 1, outer 0
;;  nodes: 8 21 9 10 20 19 18 11 17 16 15 14 13 12
;;
;; Loop 2
;;  header 20, latch 20
;;  depth 2, outer 1
;;  nodes: 20
;; 2 succs { 4 3 }
;; 3 succs { 22 }
;; 4 succs { 6 5 }
;; 5 succs { 22 }
;; 6 succs { 7 22 }
;; 7 succs { 8 }
;; 8 succs { 9 21 }
;; 9 succs { 10 21 }
;; 10 succs { 11 21 }
;; 11 succs { 12 19 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 15 16 }
;; 15 succs { 16 }
;; 16 succs { 17 18 }
;; 17 succs { 18 }
;; 18 succs { 19 }
;; 19 succs { 20 }
;; 20 succs { 20 21 }
;; 21 succs { 8 22 }
;; 22 succs { 1 }
Adding REG_EQUIV to insn 391 for source of insn 281
Adding REG_EQUIV to insn 393 for source of insn 303
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 152 uninteresting
Reg 153 uninteresting
Reg 243 uninteresting
Reg 154 uninteresting
Reg 156 uninteresting
Reg 158: local to bb 7 def dominates all uses has unique first use
Reg 230: def dominates all uses has unique first use
Reg 159 uninteresting
Reg 232: def dominates all uses has unique first use
Reg 233: def dominates all uses has unique first use
Reg 162 uninteresting
Reg 167 uninteresting
Reg 166 uninteresting
Reg 238: def dominates all uses has unique first use
Reg 239: def dominates all uses has unique first use
Reg 242: def dominates all uses has unique first use
Reg 150: def dominates all uses has unique first use
Reg 237: def dominates all uses has unique first use
Reg 240: def dominates all uses has unique first use
Reg 241: def dominates all uses has unique first use
Ignoring reg 169, has equiv memory
Reg 118 uninteresting
Reg 170 uninteresting
Reg 178 uninteresting
Reg 121: local to bb 11 def dominates all uses has unique first use
Ignoring reg 177, has equiv memory
Reg 176 uninteresting
Reg 231 uninteresting
Reg 181 uninteresting
Reg 183: local to bb 12 def dominates all uses has unique first use
Reg 184 uninteresting
Reg 186 uninteresting
Reg 187 uninteresting
Reg 189 uninteresting
Reg 190 uninteresting
Reg 191 uninteresting
Reg 126: local to bb 19 def dominates all uses has unique first use
Reg 194 uninteresting
Reg 244 uninteresting
Reg 229: def dominates all uses has unique first use
Reg 205: def dominates all uses has unique first use
Reg 245 uninteresting
Reg 141: def dominates all uses has unique first use
Reg 246 uninteresting
Reg 200: local to bb 20 def dominates all uses has unique first use
Reg 203 uninteresting
Reg 199 uninteresting
Ignoring reg 247, has equiv memory
Reg 248 uninteresting
Reg 213: local to bb 20 def dominates all uses has unique first use
Reg 216 uninteresting
Reg 212: local to bb 20 def dominates all uses has unique first use
Reg 218 uninteresting
Ignoring reg 249, has equiv memory
Reg 223 uninteresting
Reg 250 uninteresting
Examining insn 124, def for 121
  all ok
Examining insn 221, def for 126
  all ok
Reg 141 not local to one basic block
Reg 150 not local to one basic block
Ignoring reg 158 with equiv init insn
Found def insn 158 for 183 to be not moveable
Examining insn 256, def for 200
  all ok
Reg 205 not local to one basic block
Examining insn 289, def for 212
  all ok
Examining insn 286, def for 213
  all ok
Reg 229 not local to one basic block
Reg 230 not local to one basic block
Reg 232 not local to one basic block
Reg 233 not local to one basic block
Reg 237 not local to one basic block
Reg 238 not local to one basic block
Reg 239 not local to one basic block
Reg 240 not local to one basic block
Reg 241 not local to one basic block
Reg 242 not local to one basic block
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 1
;;  header 8, latch 21
;;  depth 1, outer 0
;;  nodes: 8 21 9 10 20 19 18 11 17 16 15 14 13 12
;;
;; Loop 2
;;  header 20, latch 20
;;  depth 2, outer 1
;;  nodes: 20
;; 2 succs { 4 3 }
;; 3 succs { 22 }
;; 4 succs { 6 5 }
;; 5 succs { 22 }
;; 6 succs { 7 22 }
;; 7 succs { 8 }
;; 8 succs { 9 21 }
;; 9 succs { 10 21 }
;; 10 succs { 11 21 }
;; 11 succs { 12 19 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 15 16 }
;; 15 succs { 16 }
;; 16 succs { 17 18 }
;; 17 succs { 18 }
;; 18 succs { 19 }
;; 19 succs { 20 }
;; 20 succs { 20 21 }
;; 21 succs { 8 22 }
;; 22 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 150: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 9 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 162: (insn_list:REG_DEP_TRUE 41 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 49 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 176: (insn_list:REG_DEP_TRUE 114 (nil))
init_insns for 177: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 219 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 220 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 229 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 260 (nil))
init_insns for 218: (insn_list:REG_DEP_TRUE 290 (nil))
init_insns for 223: (insn_list:REG_DEP_TRUE 305 (nil))
init_insns for 230: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 231: (insn_list:REG_DEP_TRUE 144 (nil))
init_insns for 232: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 233: (insn_list:REG_DEP_TRUE 48 (nil))
init_insns for 237: (insn_list:REG_DEP_TRUE 236 (nil))
init_insns for 238: (insn_list:REG_DEP_TRUE 245 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 255 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 266 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 270 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 285 (nil))
init_insns for 247: (insn_list:REG_DEP_TRUE 281 (nil))
init_insns for 249: (insn_list:REG_DEP_TRUE 303 (nil))

Pass 1 for finding pseudo/allocno costs

    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r249: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r248: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r247: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r246: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r245: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r244: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r243: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a21 (r243,l0) best GENERAL_REGS, allocno ALL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a78 (r242,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a34 (r242,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r240: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a75 (r239,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a31 (r239,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a72 (r234,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a28 (r234,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a71 (r233,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a27 (r233,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a70 (r232,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a26 (r232,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a69 (r230,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a25 (r230,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r192: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r191: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred VFP_LO_REGS, alternative NO_REGS, allocno VFP_LO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a62 (r124,l2) best GENERAL_REGS, allocno GENERAL_REGS
    a23 (r124,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r234,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:32475,32475 VFP_LO_REGS:32475,32475 ALL_REGS:32475,32475 MEM:21650,21650
  a1(r250,l0) costs: GENERAL_REGS:2000,2000 MEM:30000,30000
  a2(r241,l0) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:495,4965 VFP_LO_REGS:495,4965 ALL_REGS:495,2730 MEM:330,3310
  a3(r240,l0) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:495,4965 VFP_LO_REGS:495,4965 ALL_REGS:495,2730 MEM:330,3310
  a4(r237,l0) costs: GENERAL_REGS:0,14 VFP_D0_D7_REGS:495,705 VFP_LO_REGS:495,705 ALL_REGS:495,600 MEM:330,470
  a5(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:495,2490 VFP_LO_REGS:495,2490 ALL_REGS:495,2490 MEM:330,1660
  a6(r124,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,12810 VFP_LO_REGS:990,12810 ALL_REGS:990,12810 MEM:660,8540
  a7(r242,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:495,2730 VFP_LO_REGS:495,2730 ALL_REGS:495,2730 MEM:330,1820
  a8(r239,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:495,2730 VFP_LO_REGS:495,2730 ALL_REGS:495,2730 MEM:330,1820
  a9(r238,l0) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:495,4965 MEM:330,3310
  a10(r233,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,1095 VFP_LO_REGS:990,1095 ALL_REGS:990,1095 MEM:660,730
  a11(r166,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,990 VFP_LO_REGS:990,990 ALL_REGS:990,990 MEM:660,660
  a12(r167,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,990 VFP_LO_REGS:990,990 ALL_REGS:990,990 MEM:660,660
  a13(r154,l0) costs: LO_REGS:66,66 HI_REGS:858,858 CALLER_SAVE_REGS:858,858 EVEN_REG:858,858 GENERAL_REGS:792,792 VFP_D0_D7_REGS:11385,11385 VFP_LO_REGS:11385,11385 ALL_REGS:10890,10890 MEM:7590,7590
  a14(r232,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,1095 VFP_LO_REGS:990,1095 ALL_REGS:990,1095 MEM:660,730
  a15(r230,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,1095 VFP_LO_REGS:990,1095 ALL_REGS:990,1095 MEM:660,730
  a16(r162,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,990 VFP_LO_REGS:990,990 ALL_REGS:990,990 MEM:660,660
  a17(r152,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30495,30495 VFP_LO_REGS:30495,30495 ALL_REGS:30495,30495 MEM:20330,20330
  a18(r159,l0) costs: GENERAL_REGS:0,0 MEM:660,660
  a19(r158,l0) costs: LO_REGS:0,0 HI_REGS:66,66 CALLER_SAVE_REGS:66,66 EVEN_REG:66,66 GENERAL_REGS:66,66 VFP_D0_D7_REGS:990,990 VFP_LO_REGS:990,990 ALL_REGS:990,990 MEM:660,660
  a20(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:4950,4950 MEM:3300,3300
  a21(r243,l0) costs: LO_REGS:660,660 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:660,660 VFP_D0_D7_REGS:14850,14850 VFP_LO_REGS:14850,14850 ALL_REGS:9900,9900 MEM:9900,9900
  a22(r153,l0) costs: LO_REGS:660,660 HI_REGS:3320,3320 CALLER_SAVE_REGS:3320,3320 EVEN_REG:3320,3320 GENERAL_REGS:2660,2660 VFP_D0_D7_REGS:39900,39900 VFP_LO_REGS:39900,39900 ALL_REGS:34950,34950 MEM:26600,26600
  a23(r124,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:11820,11820 VFP_LO_REGS:11820,11820 ALL_REGS:11820,11820 MEM:7880,7880
  a24(r150,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1995,1995 VFP_LO_REGS:1995,1995 ALL_REGS:1995,1995 MEM:1330,1330
  a25(r230,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,105 VFP_LO_REGS:105,105 ALL_REGS:105,105 MEM:70,70
  a26(r232,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,105 VFP_LO_REGS:105,105 ALL_REGS:105,105 MEM:70,70
  a27(r233,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,105 VFP_LO_REGS:105,105 ALL_REGS:105,105 MEM:70,70
  a28(r234,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a29(r237,l1) costs: GENERAL_REGS:14,14 VFP_D0_D7_REGS:210,210 VFP_LO_REGS:210,210 ALL_REGS:105,105 MEM:140,140
  a30(r238,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,4470 MEM:0,2980
  a31(r239,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,2235 VFP_LO_REGS:0,2235 ALL_REGS:0,2235 MEM:0,1490
  a32(r240,l1) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:0,4470 VFP_LO_REGS:0,4470 ALL_REGS:0,2235 MEM:0,2980
  a33(r241,l1) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:0,4470 VFP_LO_REGS:0,4470 ALL_REGS:0,2235 MEM:0,2980
  a34(r242,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,2235 VFP_LO_REGS:0,2235 ALL_REGS:0,2235 MEM:0,1490
  a35(r141,l1) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:105,4575 VFP_LO_REGS:105,4575 ALL_REGS:105,2340 MEM:70,3050
  a36(r245,l1) costs: GENERAL_REGS:14,14 VFP_D0_D7_REGS:315,315 VFP_LO_REGS:315,315 ALL_REGS:210,210 MEM:210,210
  a37(r205,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,2340 VFP_LO_REGS:105,2340 ALL_REGS:105,2340 MEM:70,1560
  a38(r229,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,2340 VFP_LO_REGS:105,2340 ALL_REGS:105,2340 MEM:70,1560
  a39(r145,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105,17985 VFP_LO_REGS:105,17985 ALL_REGS:105,17985 MEM:70,11990
  a40(r133,l1) costs: GENERAL_REGS:0,298 VFP_D0_D7_REGS:105,4575 VFP_LO_REGS:105,4575 ALL_REGS:105,2340 MEM:70,3050
  a41(r244,l1) costs: GENERAL_REGS:14,14 VFP_D0_D7_REGS:315,315 VFP_LO_REGS:315,315 ALL_REGS:210,210 MEM:210,210
  a42(r194,l1) costs: LO_REGS:329,329 HI_REGS:329,329 CALLER_SAVE_REGS:329,329 EVEN_REG:329,329 GENERAL_REGS:329,329 VFP_LO_REGS:14,14 ALL_REGS:329,329 MEM:224,224
  a43(r126,l1) costs: LO_REGS:329,329 HI_REGS:329,329 CALLER_SAVE_REGS:329,329 EVEN_REG:329,329 GENERAL_REGS:329,329 VFP_LO_REGS:14,14 ALL_REGS:329,329 MEM:224,224
  a44(r192,l1) costs: LO_REGS:210,210 HI_REGS:210,210 CALLER_SAVE_REGS:210,210 EVEN_REG:210,210 GENERAL_REGS:210,210 VFP_LO_REGS:0,0 ALL_REGS:210,210 MEM:0,0
  a45(r191,l1) costs: LO_REGS:210,210 HI_REGS:210,210 CALLER_SAVE_REGS:210,210 EVEN_REG:210,210 GENERAL_REGS:210,210 VFP_LO_REGS:0,0 ALL_REGS:210,210 MEM:140,140
  a46(r142,l1) costs: GENERAL_REGS:2,2 VFP_D0_D7_REGS:135,135 VFP_LO_REGS:135,135 ALL_REGS:120,120 MEM:90,90
  a47(r190,l1) costs: GENERAL_REGS:0,0 MEM:20,20
  a48(r189,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a49(r231,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:75,75 VFP_LO_REGS:75,75 ALL_REGS:75,75 MEM:50,50
  a50(r187,l1) costs: GENERAL_REGS:0,0 MEM:20,20
  a51(r186,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a52(r184,l1) costs: GENERAL_REGS:0,0 MEM:20,20
  a53(r183,l1) costs: LO_REGS:0,0 HI_REGS:2,2 CALLER_SAVE_REGS:2,2 EVEN_REG:2,2 GENERAL_REGS:2,2 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a54(r181,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30,30 VFP_LO_REGS:30,30 ALL_REGS:30,30 MEM:20,20
  a55(r121,l1) costs: LO_REGS:0,0 HI_REGS:14,14 CALLER_SAVE_REGS:14,14 EVEN_REG:14,14 GENERAL_REGS:14,14 MEM:210,210
  a56(r176,l1) costs: LO_REGS:0,0 HI_REGS:14,14 CALLER_SAVE_REGS:14,14 EVEN_REG:14,14 GENERAL_REGS:14,14 VFP_D0_D7_REGS:210,210 VFP_LO_REGS:210,210 ALL_REGS:210,210 MEM:140,140
  a57(r177,l1) costs: LO_REGS:0,0 HI_REGS:28,28 CALLER_SAVE_REGS:28,28 EVEN_REG:28,28 GENERAL_REGS:28,28 VFP_D0_D7_REGS:210,210 VFP_LO_REGS:210,210 ALL_REGS:210,210 MEM:0,0
  a58(r170,l1) costs: LO_REGS:0,0 HI_REGS:116,116 CALLER_SAVE_REGS:116,116 EVEN_REG:116,116 GENERAL_REGS:116,116 VFP_D0_D7_REGS:870,870 VFP_LO_REGS:870,870 ALL_REGS:870,870 MEM:580,580
  a59(r178,l1) costs: GENERAL_REGS:0,0 MEM:140,140
  a60(r118,l1) costs: LO_REGS:0,0 HI_REGS:90,90 CALLER_SAVE_REGS:90,90 EVEN_REG:90,90 GENERAL_REGS:90,90 VFP_D0_D7_REGS:1455,1455 VFP_LO_REGS:1455,1455 ALL_REGS:1455,1455 MEM:970,970
  a61(r169,l1) costs: LO_REGS:0,0 HI_REGS:266,266 CALLER_SAVE_REGS:266,266 EVEN_REG:266,266 GENERAL_REGS:266,266 VFP_D0_D7_REGS:3990,3990 VFP_LO_REGS:3990,3990 ALL_REGS:3990,3990 MEM:0,0
  a62(r124,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a63(r133,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:2235,2235 MEM:2980,2980
  a64(r141,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:2235,2235 MEM:2980,2980
  a65(r145,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17880,17880 VFP_LO_REGS:17880,17880 ALL_REGS:17880,17880 MEM:11920,11920
  a66(r150,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a67(r205,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2235,2235 VFP_LO_REGS:2235,2235 ALL_REGS:2235,2235 MEM:1490,1490
  a68(r229,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2235,2235 VFP_LO_REGS:2235,2235 ALL_REGS:2235,2235 MEM:1490,1490
  a69(r230,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a70(r232,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a71(r233,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a72(r234,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a73(r237,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a74(r238,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:4470,4470 MEM:2980,2980
  a75(r239,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:2235,2235 VFP_LO_REGS:2235,2235 ALL_REGS:2235,2235 MEM:1490,1490
  a76(r240,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:2235,2235 MEM:2980,2980
  a77(r241,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:2235,2235 MEM:2980,2980
  a78(r242,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:2235,2235 VFP_LO_REGS:2235,2235 ALL_REGS:2235,2235 MEM:1490,1490
  a79(r223,l2) costs: GENERAL_REGS:0,0 MEM:2980,2980
  a80(r249,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:6705,6705 VFP_LO_REGS:6705,6705 ALL_REGS:4470,4470 MEM:4470,4470
  a81(r212,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a82(r218,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a83(r136,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8940,8940 VFP_LO_REGS:8940,8940 ALL_REGS:8940,8940 MEM:5960,5960
  a84(r216,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a85(r213,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a86(r248,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:6705,6705 VFP_LO_REGS:6705,6705 ALL_REGS:4470,4470 MEM:4470,4470
  a87(r247,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:6705,6705 VFP_LO_REGS:6705,6705 ALL_REGS:4470,4470 MEM:4470,4470
  a88(r199,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a89(r128,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8940,8940 VFP_LO_REGS:8940,8940 ALL_REGS:8940,8940 MEM:5960,5960
  a90(r203,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a91(r200,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4470,4470 VFP_LO_REGS:4470,4470 ALL_REGS:4470,4470 MEM:2980,2980
  a92(r246,l2) costs: GENERAL_REGS:298,298 VFP_D0_D7_REGS:6705,6705 VFP_LO_REGS:6705,6705 ALL_REGS:4470,4470 MEM:4470,4470

   Insn 340(l0): point = 0
   Insn 394(l0): point = 2
   Insn 335(l0): point = 4
   Insn 334(l0): point = 6
   Insn 270(l0): point = 9
   Insn 266(l0): point = 11
   Insn 236(l0): point = 13
   Insn 73(l0): point = 15
   Insn 285(l0): point = 17
   Insn 255(l0): point = 19
   Insn 245(l0): point = 21
   Insn 71(l0): point = 23
   Insn 66(l0): point = 25
   Insn 65(l0): point = 27
   Insn 63(l0): point = 29
   Insn 50(l0): point = 31
   Insn 49(l0): point = 33
   Insn 61(l0): point = 35
   Insn 60(l0): point = 37
   Insn 62(l0): point = 39
   Insn 64(l0): point = 41
   Insn 46(l0): point = 43
   Insn 42(l0): point = 45
   Insn 41(l0): point = 47
   Insn 48(l0): point = 49
   Insn 44(l0): point = 51
   Insn 34(l0): point = 53
   Insn 32(l0): point = 55
   Insn 40(l0): point = 57
   Insn 31(l0): point = 59
   Insn 27(l0): point = 62
   Insn 26(l0): point = 64
   Insn 25(l0): point = 66
   Insn 24(l0): point = 68
   Insn 399(l0): point = 71
   Insn 358(l0): point = 73
   Insn 22(l0): point = 76
   Insn 21(l0): point = 78
   Insn 387(l0): point = 80
   Insn 18(l0): point = 82
   Insn 17(l0): point = 84
   Insn 15(l0): point = 86
   Insn 396(l0): point = 89
   Insn 357(l0): point = 91
   Insn 12(l0): point = 94
   Insn 10(l0): point = 96
   Insn 9(l0): point = 98
   Insn 239(l1): point = 101
   Insn 389(l1): point = 103
   Insn 238(l1): point = 105
   Insn 379(l1): point = 107
   Insn 260(l1): point = 109
   Insn 359(l1): point = 111
   Insn 5(l1): point = 113
   Insn 235(l1): point = 115
   Insn 388(l1): point = 117
   Insn 234(l1): point = 119
   Insn 233(l1): point = 121
   Insn 402(l1): point = 123
   Insn 401(l1): point = 125
   Insn 229(l1): point = 127
   Insn 221(l1): point = 129
   Insn 219(l1): point = 132
   Insn 220(l1): point = 134
   Insn 209(l1): point = 137
   Insn 208(l1): point = 139
   Insn 198(l1): point = 142
   Insn 197(l1): point = 144
   Insn 194(l1): point = 147
   Insn 192(l1): point = 149
   Insn 181(l1): point = 152
   Insn 180(l1): point = 154
   Insn 177(l1): point = 157
   Insn 175(l1): point = 159
   Insn 164(l1): point = 162
   Insn 163(l1): point = 164
   Insn 160(l1): point = 167
   Insn 372(l1): point = 169
   Insn 158(l1): point = 171
   Insn 371(l1): point = 173
   Insn 145(l1): point = 175
   Insn 144(l1): point = 177
   Insn 137(l1): point = 179
   Insn 136(l1): point = 181
   Insn 132(l1): point = 183
   Insn 129(l1): point = 186
   Insn 115(l1): point = 188
   Insn 114(l1): point = 190
   Insn 121(l1): point = 192
   Insn 120(l1): point = 194
   Insn 126(l1): point = 196
   Insn 111(l1): point = 198
   Insn 107(l1): point = 200
   Insn 124(l1): point = 202
   Insn 123(l1): point = 204
   Insn 86(l1): point = 207
   Insn 85(l1): point = 209
   Insn 84(l1): point = 211
   Insn 330(l1): point = 214
   Insn 329(l1): point = 216
   Insn 327(l1): point = 218
   Insn 90(l1): point = 221
   Insn 88(l1): point = 223
   Insn 94(l1): point = 226
   Insn 92(l1): point = 228
   Insn 315(l2): point = 231
   Insn 314(l2): point = 233
   Insn 311(l2): point = 235
   Insn 307(l2): point = 237
   Insn 305(l2): point = 239
   Insn 303(l2): point = 241
   Insn 393(l2): point = 243
   Insn 301(l2): point = 245
   Insn 298(l2): point = 247
   Insn 296(l2): point = 249
   Insn 294(l2): point = 251
   Insn 293(l2): point = 253
   Insn 290(l2): point = 255
   Insn 289(l2): point = 257
   Insn 288(l2): point = 259
   Insn 286(l2): point = 261
   Insn 284(l2): point = 263
   Insn 392(l2): point = 265
   Insn 283(l2): point = 267
   Insn 281(l2): point = 269
   Insn 391(l2): point = 271
   Insn 279(l2): point = 273
   Insn 276(l2): point = 275
   Insn 274(l2): point = 277
   Insn 272(l2): point = 279
   Insn 378(l2): point = 281
   Insn 268(l2): point = 283
   Insn 377(l2): point = 285
   Insn 264(l2): point = 287
   Insn 263(l2): point = 289
   Insn 259(l2): point = 291
   Insn 258(l2): point = 293
   Insn 256(l2): point = 295
   Insn 254(l2): point = 297
   Insn 390(l2): point = 299
   Insn 253(l2): point = 301
   Insn 249(l2): point = 303
   Insn 246(l2): point = 305
 a0(r234): [89..91] [71..73] [1..68]
 a1(r250): [1..2]
 a2(r241 [0]): [9..9]
 a2(r241 [1]): [9..9]
 a3(r240 [0]): [9..11]
 a3(r240 [1]): [9..11]
 a4(r237 [0]): [9..13]
 a4(r237 [1]): [9..13]
 a5(r150): [9..15]
 a6(r124): [9..23]
 a7(r242): [9..17]
 a8(r239): [9..19]
 a9(r238): [9..21]
 a10(r233): [9..49]
 a11(r166): [32..33]
 a12(r167): [36..37]
 a13(r154): [76..78] [42..70]
 a14(r232): [9..51]
 a15(r230): [9..57]
 a16(r162): [46..47]
 a17(r152): [94..98] [76..88] [54..70]
 a18(r159): [54..55]
 a19(r158): [56..59]
 a20(r156): [65..66]
 a21(r243): [79..80]
 a22(r153): [94..96] [85..88]
 a23(r124): [101..230]
 a24(r150): [101..230]
 a25(r230): [101..230]
 a26(r232): [101..230]
 a27(r233): [101..230]
 a28(r234): [101..230]
 a29(r237 [0]): [101..230]
 a29(r237 [1]): [101..230]
 a30(r238): [101..230]
 a31(r239): [101..230]
 a32(r240 [0]): [101..230]
 a32(r240 [1]): [101..230]
 a33(r241 [0]): [101..230]
 a33(r241 [1]): [101..230]
 a34(r242): [101..230]
 a35(r141 [0]): [101..101]
 a35(r141 [1]): [101..101]
 a36(r245 [0]): [102..103]
 a36(r245 [1]): [102..103]
 a37(r205): [101..109]
 a38(r229): [101..111]
 a39(r145): [101..113]
 a40(r133 [0]): [101..115]
 a40(r133 [1]): [101..115]
 a41(r244 [0]): [116..117]
 a41(r244 [1]): [116..117]
 a42(r194): [122..127]
 a43(r126): [122..130]
 a44(r192): [130..134]
 a45(r191): [130..132]
 a46(r142): [165..169] [155..162] [145..152] [140..142]
 a47(r190): [143..144]
 a48(r189): [148..149]
 a49(r231): [150..177]
 a50(r187): [153..154]
 a51(r186): [158..159]
 a52(r184): [163..164]
 a53(r183): [168..171]
 a54(r181): [174..175]
 a55(r121): [187..202]
 a56(r176): [189..190]
 a57(r177): [193..194]
 a58(r170): [226..228] [199..206]
 a59(r178): [203..204]
 a60(r118): [226..230] [221..223] [205..206]
 a61(r169): [210..211]
 a62(r124): [231..307]
 a63(r133 [0]): [231..307]
 a63(r133 [1]): [231..307]
 a64(r141 [0]): [231..307]
 a64(r141 [1]): [231..307]
 a65(r145): [231..307]
 a66(r150): [231..307]
 a67(r205): [231..307]
 a68(r229): [231..307]
 a69(r230): [231..307]
 a70(r232): [231..307]
 a71(r233): [231..307]
 a72(r234): [231..307]
 a73(r237 [0]): [231..307]
 a73(r237 [1]): [231..307]
 a74(r238): [231..307]
 a75(r239): [231..307]
 a76(r240 [0]): [231..307]
 a76(r240 [1]): [231..307]
 a77(r241 [0]): [231..307]
 a77(r241 [1]): [231..307]
 a78(r242): [231..307]
 a79(r223): [238..239]
 a80(r249): [242..243]
 a81(r212): [254..257]
 a82(r218): [254..255]
 a83(r136): [254..263]
 a84(r216): [258..259]
 a85(r213): [258..261]
 a86(r248): [264..265]
 a87(r247): [270..271]
 a88(r199): [290..291]
 a89(r128): [290..297]
 a90(r203): [292..293]
 a91(r200): [292..295]
 a92(r246): [298..299]
Compressing live ranges: from 308 to 89 - 28%
Ranges after the compression:
 a0(r234): [24..25] [0..17]
 a1(r250): [0..1]
 a2(r241 [0]): [2..2]
 a2(r241 [1]): [2..2]
 a3(r240 [0]): [2..3]
 a3(r240 [1]): [2..3]
 a4(r237 [0]): [2..3]
 a4(r237 [1]): [2..3]
 a5(r150): [2..3]
 a6(r124): [2..3]
 a7(r242): [2..3]
 a8(r239): [2..3]
 a9(r238): [2..3]
 a10(r233): [2..9]
 a11(r166): [4..5]
 a12(r167): [6..7]
 a13(r154): [18..19] [8..15]
 a14(r232): [2..9]
 a15(r230): [2..13]
 a16(r162): [8..9]
 a17(r152): [26..27] [18..23] [10..15]
 a18(r159): [10..11]
 a19(r158): [12..13]
 a20(r156): [14..15]
 a21(r243): [20..21]
 a22(r153): [26..27] [22..23]
 a23(r124): [28..70]
 a24(r150): [28..70]
 a25(r230): [28..70]
 a26(r232): [28..70]
 a27(r233): [28..70]
 a28(r234): [28..70]
 a29(r237 [0]): [28..70]
 a29(r237 [1]): [28..70]
 a30(r238): [28..70]
 a31(r239): [28..70]
 a32(r240 [0]): [28..70]
 a32(r240 [1]): [28..70]
 a33(r241 [0]): [28..70]
 a33(r241 [1]): [28..70]
 a34(r242): [28..70]
 a35(r141 [0]): [28..28]
 a35(r141 [1]): [28..28]
 a36(r245 [0]): [29..30]
 a36(r245 [1]): [29..30]
 a37(r205): [28..30]
 a38(r229): [28..30]
 a39(r145): [28..30]
 a40(r133 [0]): [28..30]
 a40(r133 [1]): [28..30]
 a41(r244 [0]): [31..32]
 a41(r244 [1]): [31..32]
 a42(r194): [33..34]
 a43(r126): [33..35]
 a44(r192): [35..36]
 a45(r191): [35..36]
 a46(r142): [51..52] [47..48] [41..44] [37..38]
 a47(r190): [39..40]
 a48(r189): [41..42]
 a49(r231): [43..54]
 a50(r187): [45..46]
 a51(r186): [47..48]
 a52(r184): [49..50]
 a53(r183): [51..52]
 a54(r181): [53..54]
 a55(r121): [55..60]
 a56(r176): [55..56]
 a57(r177): [57..58]
 a58(r170): [69..70] [59..64]
 a59(r178): [61..62]
 a60(r118): [67..70] [63..64]
 a61(r169): [65..66]
 a62(r124): [71..88]
 a63(r133 [0]): [71..88]
 a63(r133 [1]): [71..88]
 a64(r141 [0]): [71..88]
 a64(r141 [1]): [71..88]
 a65(r145): [71..88]
 a66(r150): [71..88]
 a67(r205): [71..88]
 a68(r229): [71..88]
 a69(r230): [71..88]
 a70(r232): [71..88]
 a71(r233): [71..88]
 a72(r234): [71..88]
 a73(r237 [0]): [71..88]
 a73(r237 [1]): [71..88]
 a74(r238): [71..88]
 a75(r239): [71..88]
 a76(r240 [0]): [71..88]
 a76(r240 [1]): [71..88]
 a77(r241 [0]): [71..88]
 a77(r241 [1]): [71..88]
 a78(r242): [71..88]
 a79(r223): [71..72]
 a80(r249): [73..74]
 a81(r212): [75..76]
 a82(r218): [75..76]
 a83(r136): [75..78]
 a84(r216): [77..78]
 a85(r213): [77..78]
 a86(r248): [79..80]
 a87(r247): [81..82]
 a88(r199): [83..84]
 a89(r128): [83..86]
 a90(r203): [85..86]
 a91(r200): [85..86]
 a92(r246): [87..88]
    Creating cap  a93(r141,l0: a35(r141,l1))
    Creating cap  a94(r245,l0: a36(r245,l1))
    Creating cap  a95(r205,l0: a37(r205,l1))
    Creating cap  a96(r229,l0: a38(r229,l1))
    Creating cap  a97(r145,l0: a39(r145,l1))
    Creating cap  a98(r133,l0: a40(r133,l1))
    Creating cap  a99(r244,l0: a41(r244,l1))
    Creating cap  a100(r194,l0: a42(r194,l1))
    Creating cap  a101(r126,l0: a43(r126,l1))
    Creating cap  a102(r192,l0: a44(r192,l1))
    Creating cap  a103(r191,l0: a45(r191,l1))
    Creating cap  a104(r142,l0: a46(r142,l1))
    Creating cap  a105(r190,l0: a47(r190,l1))
    Creating cap  a106(r189,l0: a48(r189,l1))
    Creating cap  a107(r231,l0: a49(r231,l1))
    Creating cap  a108(r187,l0: a50(r187,l1))
    Creating cap  a109(r186,l0: a51(r186,l1))
    Creating cap  a110(r184,l0: a52(r184,l1))
    Creating cap  a111(r183,l0: a53(r183,l1))
    Creating cap  a112(r181,l0: a54(r181,l1))
    Creating cap  a113(r121,l0: a55(r121,l1))
    Creating cap  a114(r176,l0: a56(r176,l1))
    Creating cap  a115(r177,l0: a57(r177,l1))
    Creating cap  a116(r170,l0: a58(r170,l1))
    Creating cap  a117(r178,l0: a59(r178,l1))
    Creating cap  a118(r118,l0: a60(r118,l1))
    Creating cap  a119(r169,l0: a61(r169,l1))
    Creating cap  a120(r223,l1: a79(r223,l2))
    Creating cap  a121(r249,l1: a80(r249,l2))
    Creating cap  a122(r212,l1: a81(r212,l2))
    Creating cap  a123(r218,l1: a82(r218,l2))
    Creating cap  a124(r136,l1: a83(r136,l2))
    Creating cap  a125(r216,l1: a84(r216,l2))
    Creating cap  a126(r213,l1: a85(r213,l2))
    Creating cap  a127(r248,l1: a86(r248,l2))
    Creating cap  a128(r247,l1: a87(r247,l2))
    Creating cap  a129(r199,l1: a88(r199,l2))
    Creating cap  a130(r128,l1: a89(r128,l2))
    Creating cap  a131(r203,l1: a90(r203,l2))
    Creating cap  a132(r200,l1: a91(r200,l2))
    Creating cap  a133(r246,l1: a92(r246,l2))
    Creating cap  a134(r223,l0: a120(r223,l1: a79(r223,l2)))
    Creating cap  a135(r249,l0: a121(r249,l1: a80(r249,l2)))
    Creating cap  a136(r212,l0: a122(r212,l1: a81(r212,l2)))
    Creating cap  a137(r218,l0: a123(r218,l1: a82(r218,l2)))
    Creating cap  a138(r136,l0: a124(r136,l1: a83(r136,l2)))
    Creating cap  a139(r216,l0: a125(r216,l1: a84(r216,l2)))
    Creating cap  a140(r213,l0: a126(r213,l1: a85(r213,l2)))
    Creating cap  a141(r248,l0: a127(r248,l1: a86(r248,l2)))
    Creating cap  a142(r247,l0: a128(r247,l1: a87(r247,l2)))
    Creating cap  a143(r199,l0: a129(r199,l1: a88(r199,l2)))
    Creating cap  a144(r128,l0: a130(r128,l1: a89(r128,l2)))
    Creating cap  a145(r203,l0: a131(r203,l1: a90(r203,l2)))
    Creating cap  a146(r200,l0: a132(r200,l1: a91(r200,l2)))
    Creating cap  a147(r246,l0: a133(r246,l1: a92(r246,l2)))
+++Allocating 3392 bytes for conflict table (uncompressed size 4008)
;; a0(r234,l0) conflicts: a1(r250,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a11(r166,l0) a12(r167,l0) a16(r162,l0) a13(r154,l0) a18(r159,l0) a17(r152,l0) a19(r158,l0) a20(r156,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a1(r250,l0) conflicts: a0(r234,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r241,l0) conflicts:
;;   subobject 0: a0(r234,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a100(r194,l0) a101(r126,l0) a102(r192,l0) a103(r191,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r234,l0) a3(r240,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a94(r245,w0,l0) a99(r244,w0,l0) a100(r194,l0) a101(r126,l0) a102(r192,l0) a103(r191,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a3(r240,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a100(r194,l0) a101(r126,l0) a102(r192,l0) a103(r191,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a94(r245,w0,l0) a99(r244,w0,l0) a100(r194,l0) a101(r126,l0) a102(r192,l0) a103(r191,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a4(r237,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a3(r240,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a94(r245,w0,l0) a99(r244,w0,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a5(r150,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a6(r124,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a7(r242,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a8(r239,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a9(r238,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a100(r194,l0) a101(r126,l0) a102(r192,l0) a103(r191,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a10(r233,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a14(r232,l0) a15(r230,l0) a11(r166,l0) a12(r167,l0) a16(r162,l0) a13(r154,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a11(r166,l0) conflicts: a0(r234,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a12(r167,l0) conflicts: a0(r234,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a13(r154,l0) conflicts: a0(r234,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a16(r162,l0) a18(r159,l0) a17(r152,l0) a19(r158,l0) a20(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r232,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a15(r230,l0) a11(r166,l0) a12(r167,l0) a16(r162,l0) a13(r154,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a15(r230,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a11(r166,l0) a12(r167,l0) a16(r162,l0) a13(r154,l0) a18(r159,l0) a17(r152,l0) a19(r158,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a99(r244,w0,l0) a99(r244,w1,l0) a104(r142,l0) a105(r190,l0) a106(r189,l0) a107(r231,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0) a114(r176,l0) a113(r121,l0) a115(r177,l0) a116(r170,l0) a117(r178,l0) a118(r118,l0) a119(r169,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a16(r162,l0) conflicts: a0(r234,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a13(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r152,l0) conflicts: a0(r234,l0) a15(r230,l0) a13(r154,l0) a18(r159,l0) a19(r158,l0) a20(r156,l0) a21(r243,l0) a22(r153,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a18(r159,l0) conflicts: a0(r234,l0) a15(r230,l0) a13(r154,l0) a17(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r158,l0) conflicts: a0(r234,l0) a15(r230,l0) a13(r154,l0) a17(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r156,l0) conflicts: a0(r234,l0) a13(r154,l0) a17(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r243,l0) conflicts: a17(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r153,l0) conflicts: a17(r152,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a23(r124,l1) conflicts: a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a24(r150,l1) conflicts: a23(r124,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a25(r230,l1) conflicts: a23(r124,l1) a24(r150,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a26(r232,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a27(r233,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a28(r234,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a29(r237,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a33(r241,w0,l1) a34(r242,l1) a35(r141,w0,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a36(r245,w0,l1) a41(r244,w0,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a30(r238,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a42(r194,l1) a43(r126,l1) a44(r192,l1) a45(r191,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a31(r239,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a32(r240,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a42(r194,l1) a43(r126,l1) a44(r192,l1) a45(r191,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a33(r241,w0,l1) a34(r242,l1) a35(r141,w0,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a36(r245,w0,l1) a41(r244,w0,l1) a42(r194,l1) a43(r126,l1) a44(r192,l1) a45(r191,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a33(r241,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a42(r194,l1) a43(r126,l1) a44(r192,l1) a45(r191,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a34(r242,l1) a35(r141,w0,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a36(r245,w0,l1) a41(r244,w0,l1) a42(r194,l1) a43(r126,l1) a44(r192,l1) a45(r191,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a34(r242,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a41(r244,w0,l1) a41(r244,w1,l1) a46(r142,l1) a47(r190,l1) a48(r189,l1) a49(r231,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1) a56(r176,l1) a55(r121,l1) a57(r177,l1) a58(r170,l1) a59(r178,l1) a60(r118,l1) a61(r169,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a35(r141,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a33(r241,w0,l1) a34(r242,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a36(r245,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a33(r241,w0,l1) a34(r242,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r205,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a38(r229,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a39(r145,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a40(r133,w0,l1) a40(r133,w1,l1) a36(r245,w0,l1) a36(r245,w1,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a40(r133,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a36(r245,w0,l1) a36(r245,w1,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a33(r241,w0,l1) a34(r242,l1) a35(r141,w0,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a36(r245,w0,l1) a120(r223,l1) a121(r249,l1) a122(r212,l1) a123(r218,l1) a124(r136,l1) a125(r216,l1) a126(r213,l1) a127(r248,l1) a128(r247,l1) a129(r199,l1) a130(r128,l1) a131(r203,l1) a132(r200,l1) a133(r246,l1)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a41(r244,l1) conflicts:
;;   subobject 0: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a33(r241,w0,l1) a34(r242,l1)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a42(r194,l1) conflicts: a30(r238,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a43(r126,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r126,l1) conflicts: a30(r238,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a42(r194,l1) a44(r192,l1) a45(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r192,l1) conflicts: a30(r238,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a43(r126,l1) a45(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r191,l1) conflicts: a30(r238,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a43(r126,l1) a44(r192,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r142,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a48(r189,l1) a49(r231,l1) a51(r186,l1) a53(r183,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r190,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r189,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a46(r142,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r231,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a46(r142,l1) a50(r187,l1) a51(r186,l1) a52(r184,l1) a53(r183,l1) a54(r181,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r187,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a49(r231,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r186,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a46(r142,l1) a49(r231,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r184,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a49(r231,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r183,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a46(r142,l1) a49(r231,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r181,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a49(r231,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r121,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a56(r176,l1) a57(r177,l1) a58(r170,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r176,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a55(r121,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r177,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a55(r121,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r170,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a55(r121,l1) a59(r178,l1) a60(r118,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r178,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a58(r170,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r118,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a58(r170,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r169,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r124,l2) conflicts: a79(r223,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a63(r133,l2) conflicts:
;;   subobject 0: a79(r223,l2) a62(r124,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a79(r223,l2) a62(r124,l2) a64(r141,w0,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a77(r241,w0,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a64(r141,l2) conflicts:
;;   subobject 0: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a77(r241,w0,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a65(r145,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a66(r150,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a67(r205,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a68(r229,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a69(r230,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a70(r232,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a71(r233,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a72(r234,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a73(r237,l2) conflicts:
;;   subobject 0: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a64(r141,w0,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a77(r241,w0,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a74(r238,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a75(r239,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a76(r240,l2) conflicts:
;;   subobject 0: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a64(r141,w0,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a74(r238,l2) a75(r239,l2) a77(r241,w0,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a77(r241,l2) conflicts:
;;   subobject 0: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a64(r141,w0,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a78(r242,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a78(r242,l2) conflicts: a79(r223,l2) a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a80(r249,l2) a81(r212,l2) a82(r218,l2) a83(r136,l2) a84(r216,l2) a85(r213,l2) a86(r248,l2) a87(r247,l2) a88(r199,l2) a89(r128,l2) a90(r203,l2) a91(r200,l2) a92(r246,l2)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a79(r223,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r249,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r212,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a82(r218,l2) a83(r136,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r218,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a81(r212,l2) a83(r136,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r136,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a81(r212,l2) a82(r218,l2) a84(r216,l2) a85(r213,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r216,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a83(r136,l2) a85(r213,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r213,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a83(r136,l2) a84(r216,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r248,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r247,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a88(r199,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a89(r128,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a89(r128,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a88(r199,l2) a90(r203,l2) a91(r200,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a90(r203,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a89(r128,l2) a91(r200,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a91(r200,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2) a89(r128,l2) a90(r203,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a92(r246,l2) conflicts: a62(r124,l2) a63(r133,w0,l2) a63(r133,w1,l2) a64(r141,w0,l2) a64(r141,w1,l2) a65(r145,l2) a66(r150,l2) a67(r205,l2) a68(r229,l2) a69(r230,l2) a70(r232,l2) a71(r233,l2) a72(r234,l2) a73(r237,w0,l2) a73(r237,w1,l2) a74(r238,l2) a75(r239,l2) a76(r240,w0,l2) a76(r240,w1,l2) a77(r241,w0,l2) a77(r241,w1,l2) a78(r242,l2)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a93(r141,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a3(r240,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs:

;; a94(r245,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a3(r240,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a95(r205,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a96(r229,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a97(r145,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a98(r133,w0,l0) a98(r133,w1,l0) a94(r245,w0,l0) a94(r245,w1,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a98(r133,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a94(r245,w0,l0) a94(r245,w1,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a3(r240,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a94(r245,w0,l0) a134(r223,l0) a135(r249,l0) a136(r212,l0) a137(r218,l0) a138(r136,l0) a139(r216,l0) a140(r213,l0) a141(r248,l0) a142(r247,l0) a143(r199,l0) a144(r128,l0) a145(r203,l0) a146(r200,l0) a147(r246,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a99(r244,l0) conflicts:
;;   subobject 0: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1


;;   subobject 1: a0(r234,l0) a2(r241,w0,l0) a3(r240,w0,l0) a4(r237,w0,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a100(r194,l0) conflicts: a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a9(r238,l0) a101(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a101(r126,l0) conflicts: a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a9(r238,l0) a100(r194,l0) a102(r192,l0) a103(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a102(r192,l0) conflicts: a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a9(r238,l0) a101(r126,l0) a103(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a103(r191,l0) conflicts: a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a9(r238,l0) a101(r126,l0) a102(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a104(r142,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a106(r189,l0) a107(r231,l0) a109(r186,l0) a111(r183,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a105(r190,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a106(r189,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a104(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a107(r231,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a104(r142,l0) a108(r187,l0) a109(r186,l0) a110(r184,l0) a111(r183,l0) a112(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a108(r187,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a107(r231,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a109(r186,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a104(r142,l0) a107(r231,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a110(r184,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a107(r231,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a111(r183,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a104(r142,l0) a107(r231,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a112(r181,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a107(r231,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a113(r121,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a114(r176,l0) a115(r177,l0) a116(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a114(r176,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a113(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a115(r177,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a113(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a116(r170,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a113(r121,l0) a117(r178,l0) a118(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a117(r178,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a116(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a118(r118,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a116(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a119(r169,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a120(r223,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a121(r249,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a122(r212,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a123(r218,l1) a124(r136,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a123(r218,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a122(r212,l1) a124(r136,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a124(r136,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a122(r212,l1) a123(r218,l1) a125(r216,l1) a126(r213,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a125(r216,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a124(r136,l1) a126(r213,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a126(r213,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a124(r136,l1) a125(r216,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a127(r248,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a128(r247,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a129(r199,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a130(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a130(r128,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a129(r199,l1) a131(r203,l1) a132(r200,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a131(r203,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a130(r128,l1) a132(r200,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a132(r200,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1) a130(r128,l1) a131(r203,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a133(r246,l1) conflicts: a23(r124,l1) a24(r150,l1) a25(r230,l1) a26(r232,l1) a27(r233,l1) a28(r234,l1) a29(r237,w0,l1) a29(r237,w1,l1) a30(r238,l1) a31(r239,l1) a32(r240,w0,l1) a32(r240,w1,l1) a33(r241,w0,l1) a33(r241,w1,l1) a34(r242,l1) a35(r141,w0,l1) a35(r141,w1,l1) a37(r205,l1) a38(r229,l1) a39(r145,l1) a40(r133,w0,l1) a40(r133,w1,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a134(r223,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a135(r249,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a136(r212,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a137(r218,l0) a138(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a137(r218,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a136(r212,l0) a138(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a138(r136,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a136(r212,l0) a137(r218,l0) a139(r216,l0) a140(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a139(r216,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a138(r136,l0) a140(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a140(r213,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a138(r136,l0) a139(r216,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a141(r248,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a142(r247,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a143(r199,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a144(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a144(r128,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a143(r199,l0) a145(r203,l0) a146(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a145(r203,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a144(r128,l0) a146(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a146(r200,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0) a144(r128,l0) a145(r203,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a147(r246,l0) conflicts: a0(r234,l0) a2(r241,w0,l0) a2(r241,w1,l0) a3(r240,w0,l0) a3(r240,w1,l0) a4(r237,w0,l0) a4(r237,w1,l0) a5(r150,l0) a6(r124,l0) a7(r242,l0) a8(r239,l0) a9(r238,l0) a10(r233,l0) a14(r232,l0) a15(r230,l0) a93(r141,w0,l0) a93(r141,w1,l0) a95(r205,l0) a96(r229,l0) a97(r145,l0) a98(r133,w0,l0) a98(r133,w1,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r154)<->a21(r243)@330:move
  cp1:a40(r133)<->a41(r244)@7:move
  cp2:a35(r141)<->a36(r245)@7:move
  cp3:a46(r142)<->a47(r190)@2:shuffle
  cp4:a46(r142)<->a50(r187)@2:shuffle
  cp5:a46(r142)<->a52(r184)@2:shuffle
  cp6:a59(r178)<->a60(r118)@1:shuffle
  cp7:a55(r121)<->a59(r178)@1:shuffle
  cp8:a89(r128)<->a92(r246)@149:move
  cp9:a88(r199)<->a90(r203)@18:shuffle
  cp10:a88(r199)<->a91(r200)@18:shuffle
  cp11:a83(r136)<->a86(r248)@149:move
  cp12:a81(r212)<->a84(r216)@18:shuffle
  cp13:a81(r212)<->a85(r213)@18:shuffle
  cp14:a98(r133)<->a99(r244)@7:move
  cp15:a93(r141)<->a94(r245)@7:move
  cp16:a104(r142)<->a105(r190)@2:shuffle
  cp17:a104(r142)<->a108(r187)@2:shuffle
  cp18:a104(r142)<->a110(r184)@2:shuffle
  cp19:a117(r178)<->a118(r118)@1:shuffle
  cp20:a113(r121)<->a117(r178)@1:shuffle
  cp21:a130(r128)<->a133(r246)@149:move
  cp22:a129(r199)<->a131(r203)@18:shuffle
  cp23:a129(r199)<->a132(r200)@18:shuffle
  cp24:a124(r136)<->a127(r248)@149:move
  cp25:a122(r212)<->a125(r216)@18:shuffle
  cp26:a122(r212)<->a126(r213)@18:shuffle
  cp27:a144(r128)<->a147(r246)@149:move
  cp28:a143(r199)<->a145(r203)@18:shuffle
  cp29:a143(r199)<->a146(r200)@18:shuffle
  cp30:a138(r136)<->a141(r248)@149:move
  cp31:a136(r212)<->a139(r216)@18:shuffle
  cp32:a136(r212)<->a140(r213)@18:shuffle
  pref0:a1(r250)<-hr0@2000
  pref1:a13(r154)<-hr1@66
  pref2:a22(r153)<-hr0@660
  pref3:a21(r243)<-hr0@660
  pref4:a41(r244)<-hr0@7
  pref5:a29(r237)<-hr2@7
  pref6:a4(r237)<-hr2@7
  pref7:a36(r245)<-hr0@14
  pref8:a46(r142)<-hr0@2
  pref9:a92(r246)<-hr0@298
  pref10:a76(r240)<-hr2@149
  pref11:a32(r240)<-hr2@149
  pref12:a3(r240)<-hr2@149
  pref13:a77(r241)<-hr2@149
  pref14:a33(r241)<-hr2@149
  pref15:a2(r241)<-hr2@149
  pref16:a63(r133)<-hr2@149
  pref17:a40(r133)<-hr2@149
  pref18:a87(r247)<-hr0@298
  pref19:a86(r248)<-hr0@298
  pref20:a64(r141)<-hr2@149
  pref21:a35(r141)<-hr2@149
  pref22:a80(r249)<-hr0@298
  pref23:a94(r245)<-hr0@7
  pref24:a104(r142)<-hr0@1
  pref25:a133(r246)<-hr0@149
  pref26:a147(r246)<-hr0@149
  pref27:a89(r128)<-hr0@18
  pref28:a130(r128)<-hr0@18
  pref29:a144(r128)<-hr0@18
  pref30:a88(r199)<-hr0@18
  pref31:a129(r199)<-hr0@18
  pref32:a143(r199)<-hr0@18
  pref33:a128(r247)<-hr0@149
  pref34:a142(r247)<-hr0@149
  pref35:a127(r248)<-hr0@149
  pref36:a141(r248)<-hr0@149
  pref37:a83(r136)<-hr0@18
  pref38:a124(r136)<-hr0@18
  pref39:a138(r136)<-hr0@18
  pref40:a81(r212)<-hr0@18
  pref41:a122(r212)<-hr0@18
  pref42:a136(r212)<-hr0@18
  pref43:a82(r218)<-hr0@18
  pref44:a123(r218)<-hr0@18
  pref45:a137(r218)<-hr0@18
  pref46:a121(r249)<-hr0@149
  pref47:a135(r249)<-hr0@149
  regions=3, blocks=23, points=89
    allocnos=148 (big 19), copies=33, conflicts=0, ranges=118

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 22 7(->8:l1) 6 5 4 3 2
    all: 0r234 1r250 2r241 3r240 4r237 5r150 6r124 7r242 8r239 9r238 10r233 11r166 12r167 13r154 14r232 15r230 16r162 17r152 18r159 19r158 20r156 21r243 22r153 93r141 94r245 95r205 96r229 97r145 98r133 99r244 100r194 101r126 102r192 103r191 104r142 105r190 106r189 107r231 108r187 109r186 110r184 111r183 112r181 113r121 114r176 115r177 116r170 117r178 118r118 119r169 134r223 135r249 136r212 137r218 138r136 139r216 140r213 141r248 142r247 143r199 144r128 145r203 146r200 147r246
    modified regnos: 118 121 124 126 128 133 136 141 142 145 150 152 153 154 156 158 159 162 166 167 169 170 176 177 178 181 183 184 186 187 189 190 191 192 194 199 200 203 205 212 213 216 218 223 229 230 231 232 233 234 237 238 239 240 241 242 243 244 245 246 247 248 249 250
    border:
    Pressure: GENERAL_REGS=28 VFP_LO_REGS=2
 Removing pref15:hr2@149
 Removing pref12:hr2@149
 Removing pref6:hr2@7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 16-47)@3870
        2:( 0-12 14)@273812
          3:( 0-11)@51880
            4:( 1-11)@40660
              5:( 4-11)@114394
                6:( 4-10)@18464
      Allocno a0r234 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a1r250 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r241 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a3r240 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a4r237 of GENERAL_REGS(14) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-106),  obj 1 (confl regs =  0-3 12-106)
      Allocno a5r150 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a6r124 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a7r242 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a8r239 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a9r238 of ALL_REGS(46) has 40 avail. regs  4-11 16-47, ^node:  0-12 14 16-47 (confl regs =  0-3 12-15 48-106)
      Allocno a10r233 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a11r166 of GENERAL_REGS(14) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15-106)
      Allocno a12r167 of GENERAL_REGS(14) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15-106)
      Allocno a13r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r232 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a15r230 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a16r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r152 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a18r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r243 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a22r153 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a93r141 of ALL_REGS(46) has 7 avail. regs  4-10, node:  4-10 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a94r245 of ALL_REGS(46) has 13 avail. regs  0-12, ^node:  0-12 14 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a95r205 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a96r229 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a97r145 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a98r133 of ALL_REGS(46) has 8 avail. regs  4-11, node:  4-11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a99r244 of ALL_REGS(46) has 11 avail. regs  2-12, ^node:  0-12 14 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a100r194 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a101r126 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a102r192 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a103r191 of VFP_LO_REGS(32) has 32 avail. regs  16-47, node:  16-47 (confl regs =  0-15 48-106)
      Allocno a104r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a105r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a106r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a107r231 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a108r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a109r186 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a110r184 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a111r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a112r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a113r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a114r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a115r177 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-11 (confl regs =  8-106)
      Allocno a116r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a117r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a118r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a119r169 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-11 (confl regs =  8-106)
      Allocno a134r223 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a135r249 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a136r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a137r218 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a138r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a139r216 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a140r213 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a141r248 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a142r247 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a143r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a144r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a145r203 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a146r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a147r246 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a13r154-a21r243 (freq=330):
        Result (freq=1386): a13r154(726) a21r243(660)
      Forming thread by copy 27:a144r128-a147r246 (freq=149):
        Result (freq=894): a144r128(596) a147r246(298)
      Forming thread by copy 30:a138r136-a141r248 (freq=149):
        Result (freq=894): a138r136(596) a141r248(298)
      Forming thread by copy 28:a143r199-a145r203 (freq=18):
        Result (freq=596): a143r199(298) a145r203(298)
      Forming thread by copy 31:a136r212-a139r216 (freq=18):
        Result (freq=596): a136r212(298) a139r216(298)
      Forming thread by copy 16:a104r142-a105r190 (freq=2):
        Result (freq=10): a104r142(8) a105r190(2)
      Forming thread by copy 17:a104r142-a108r187 (freq=2):
        Result (freq=12): a104r142(8) a108r187(2) a105r190(2)
      Forming thread by copy 18:a104r142-a110r184 (freq=2):
        Result (freq=14): a104r142(8) a110r184(2) a108r187(2) a105r190(2)
      Forming thread by copy 19:a117r178-a118r118 (freq=1):
        Result (freq=111): a117r178(14) a118r118(97)
      Forming thread by copy 20:a113r121-a117r178 (freq=1):
        Result (freq=132): a113r121(21) a117r178(14) a118r118(97)
      Pushing a112(r181,l0: a54(r181,l1))(cost 0)
      Pushing a111(r183,l0: a53(r183,l1))(cost 0)
        Making a107(r231,l0: a49(r231,l1)) colorable
      Pushing a109(r186,l0: a51(r186,l1))(cost 0)
      Pushing a106(r189,l0: a48(r189,l1))(cost 0)
      Pushing a107(r231,l0: a49(r231,l1))(cost 50)
      Pushing a115(r177,l0: a57(r177,l1))(cost 0)
      Pushing a114(r176,l0: a56(r176,l1))(cost 0)
      Pushing a110(r184,l0: a52(r184,l1))(cost 0)
      Pushing a108(r187,l0: a50(r187,l1))(cost 0)
      Pushing a105(r190,l0: a47(r190,l1))(cost 0)
      Pushing a104(r142,l0: a46(r142,l1))(cost 0)
      Pushing a103(r191,l0: a45(r191,l1))(cost 0)
      Pushing a102(r192,l0: a44(r192,l1))(cost 0)
      Pushing a94(r245,l0: a36(r245,l1))(cost 0)
      Pushing a101(r126,l0: a43(r126,l1))(cost 0)
      Pushing a100(r194,l0: a42(r194,l1))(cost 0)
      Pushing a116(r170,l0: a58(r170,l1))(cost 0)
      Pushing a19(r158,l0)(cost 0)
      Pushing a18(r159,l0)(cost 0)
      Pushing a16(r162,l0)(cost 0)
      Pushing a12(r167,l0)(cost 0)
      Pushing a11(r166,l0)(cost 0)
      Pushing a117(r178,l0: a59(r178,l1))(cost 0)
      Pushing a113(r121,l0: a55(r121,l1))(cost 0)
      Pushing a118(r118,l0: a60(r118,l1))(cost 0)
      Pushing a119(r169,l0: a61(r169,l1))(cost 0)
      Pushing a146(r200,l0: a132(r200,l1: a91(r200,l2)))(cost 0)
      Pushing a142(r247,l0: a128(r247,l1: a87(r247,l2)))(cost 0)
      Pushing a140(r213,l0: a126(r213,l1: a85(r213,l2)))(cost 0)
      Pushing a137(r218,l0: a123(r218,l1: a82(r218,l2)))(cost 0)
      Pushing a135(r249,l0: a121(r249,l1: a80(r249,l2)))(cost 0)
      Pushing a134(r223,l0: a120(r223,l1: a79(r223,l2)))(cost 0)
      Pushing a20(r156,l0)(cost 0)
      Pushing a9(r238,l0)(cost 0)
        Making a99(r244,l0: a41(r244,l1)) colorable
      Pushing a99(r244,l0: a41(r244,l1))(cost 301)
      Pushing a145(r203,l0: a131(r203,l1: a90(r203,l2)))(cost 0)
      Pushing a143(r199,l0: a129(r199,l1: a88(r199,l2)))(cost 0)
      Pushing a139(r216,l0: a125(r216,l1: a84(r216,l2)))(cost 0)
      Pushing a136(r212,l0: a122(r212,l1: a81(r212,l2)))(cost 0)
      Pushing a147(r246,l0: a133(r246,l1: a92(r246,l2)))(cost 0)
      Pushing a144(r128,l0: a130(r128,l1: a89(r128,l2)))(cost 0)
      Pushing a141(r248,l0: a127(r248,l1: a86(r248,l2)))(cost 0)
      Pushing a138(r136,l0: a124(r136,l1: a83(r136,l2)))(cost 0)
      Pushing a21(r243,l0)(cost 0)
      Pushing a13(r154,l0)(cost 0)
      Pushing a1(r250,l0)(cost 0)
      Pushing a17(r152,l0)(cost 0)
      Pushing a22(r153,l0)(cost 0)
      Pushing a4(r237,l0)(potential spill: pri=0, cost=456)
      Pushing a10(r233,l0)(potential spill: pri=3, cost=730)
      Pushing a14(r232,l0)(potential spill: pri=3, cost=730)
      Pushing a15(r230,l0)(potential spill: pri=3, cost=730)
      Pushing a2(r241,l0)(potential spill: pri=3, cost=3012)
      Pushing a3(r240,l0)(potential spill: pri=3, cost=3012)
      Pushing a5(r150,l0)(potential spill: pri=7, cost=1660)
      Pushing a7(r242,l0)(potential spill: pri=8, cost=1820)
      Pushing a8(r239,l0)(potential spill: pri=8, cost=1820)
      Pushing a6(r124,l0)(potential spill: pri=40, cost=8540)
        Making a0(r234,l0) colorable
        Making a95(r205,l0: a37(r205,l1)) colorable
        Making a96(r229,l0: a38(r229,l1)) colorable
        Making a97(r145,l0: a39(r145,l1)) colorable
      Pushing a96(r229,l0: a38(r229,l1))(cost 1560)
      Pushing a95(r205,l0: a37(r205,l1))(cost 1560)
      Pushing a97(r145,l0: a39(r145,l1))(cost 11990)
      Forming thread by copy 15:a93r141-a94r245 (freq=7):
        Result (freq=170): a93r141(156) a94r245(14)
        Making a93(r141,l0: a35(r141,l1)) colorable
      Forming thread by copy 14:a98r133-a99r244 (freq=7):
        Result (freq=170): a98r133(156) a99r244(14)
        Making a98(r133,l0: a40(r133,l1)) colorable
      Pushing a98(r133,l0: a40(r133,l1))(cost 2752)
      Pushing a93(r141,l0: a35(r141,l1))(cost 2752)
      Pushing a0(r234,l0)(cost 21650)
      Popping a0(r234,l0)  -- assign reg 4
      Popping a93(r141,l0: a35(r141,l1))  -- assign reg 6
      Popping a98(r133,l0: a40(r133,l1))  -- assign reg 8
      Popping a97(r145,l0: a39(r145,l1))  -- assign reg 5
      Popping a95(r205,l0: a37(r205,l1))  -- assign reg 10
      Popping a96(r229,l0: a38(r229,l1))  -- assign reg 11
      Popping a6(r124,l0)  -- spill
      Popping a8(r239,l0)  -- spill
      Popping a7(r242,l0)  -- spill
      Popping a5(r150,l0)  -- spill
      Popping a3(r240,l0)  -- spill
      Popping a2(r241,l0)  -- spill
      Popping a15(r230,l0)  -- spill
      Popping a14(r232,l0)  -- spill
      Popping a10(r233,l0)  -- spill
      Popping a4(r237,l0)  -- spill
      Popping a22(r153,l0)  -- assign reg 4
      Popping a17(r152,l0)  -- assign reg 5
      Popping a1(r250,l0)  -- assign reg 0
      Popping a13(r154,l0)  -- assign reg 0
      Popping a21(r243,l0)  -- assign reg 0
      Popping a138(r136,l0: a124(r136,l1: a83(r136,l2)))  -- assign reg 0
      Popping a141(r248,l0: a127(r248,l1: a86(r248,l2)))  -- assign reg 0
      Popping a144(r128,l0: a130(r128,l1: a89(r128,l2)))  -- assign reg 0
      Popping a147(r246,l0: a133(r246,l1: a92(r246,l2)))  -- assign reg 0
      Popping a136(r212,l0: a122(r212,l1: a81(r212,l2)))  -- assign reg 3
      Popping a139(r216,l0: a125(r216,l1: a84(r216,l2)))  -- assign reg 3
      Popping a143(r199,l0: a129(r199,l1: a88(r199,l2)))  -- assign reg 3
      Popping a145(r203,l0: a131(r203,l1: a90(r203,l2)))  -- assign reg 3
      Popping a99(r244,l0: a41(r244,l1))  -- assign reg 8
      Popping a9(r238,l0)  -- assign reg 32
      Popping a20(r156,l0)  -- assign reg 3
      Popping a134(r223,l0: a120(r223,l1: a79(r223,l2)))  -- assign reg 3
      Popping a135(r249,l0: a121(r249,l1: a80(r249,l2)))  -- assign reg 0
      Popping a137(r218,l0: a123(r218,l1: a82(r218,l2)))  -- assign reg 2
      Popping a140(r213,l0: a126(r213,l1: a85(r213,l2)))  -- assign reg 2
      Popping a142(r247,l0: a128(r247,l1: a87(r247,l2)))  -- assign reg 0
      Popping a146(r200,l0: a132(r200,l1: a91(r200,l2)))  -- assign reg 2
      Popping a119(r169,l0: a61(r169,l1))  -- assign reg 3
      Popping a118(r118,l0: a60(r118,l1))  -- assign reg 3
      Popping a113(r121,l0: a55(r121,l1))  -- assign reg 3
      Popping a117(r178,l0: a59(r178,l1))  -- assign reg 3
      Popping a11(r166,l0)  -- assign reg 2
      Popping a12(r167,l0)  -- assign reg 2
      Popping a16(r162,l0)  -- assign reg 3
      Popping a18(r159,l0)  -- assign reg 3
      Popping a19(r158,l0)  -- assign reg 3
      Popping a116(r170,l0: a58(r170,l1))  -- assign reg 2
      Popping a100(r194,l0: a42(r194,l1))  -- assign reg 31
      Popping a101(r126,l0: a43(r126,l1))  -- assign reg 30
      Popping a94(r245,l0: a36(r245,l1))  -- assign reg 0
      Popping a102(r192,l0: a44(r192,l1))  -- assign reg 31
      Popping a103(r191,l0: a45(r191,l1))  -- assign reg 29
      Popping a104(r142,l0: a46(r142,l1))  -- assign reg 0
      Popping a105(r190,l0: a47(r190,l1))  -- assign reg 0
      Popping a108(r187,l0: a50(r187,l1))  -- assign reg 0
      Popping a110(r184,l0: a52(r184,l1))  -- assign reg 0
      Popping a114(r176,l0: a56(r176,l1))  -- assign reg 2
      Popping a115(r177,l0: a57(r177,l1))  -- assign reg 2
      Popping a107(r231,l0: a49(r231,l1))  -- assign reg 3
      Popping a106(r189,l0: a48(r189,l1))  -- assign reg 3
      Popping a109(r186,l0: a51(r186,l1))  -- assign reg 2
      Popping a111(r183,l0: a53(r183,l1))  -- assign reg 2
      Popping a112(r181,l0: a54(r181,l1))  -- assign reg 2
Spilling a93r141 for a2r241
Assigning 6 to a2r241
Spilling a98r133 for a3r240
Spilling a99r244 for a3r240
Assigning 8 to a3r240
Spilling a95r205 for a5r150
Assigning 10 to a5r150
Spilling a96r229 for a6r124
Assigning 11 to a6r124
Spilling a5r150 for a7r242
Assigning 10 to a7r242
Assigning 2 to a99r244
       a99(r244,l0: a41(r244,l1))  -- assign hard reg 2
       a95(r205,l0: a37(r205,l1))  -- assign memory
       a96(r229,l0: a38(r229,l1))  -- assign memory
       a5(r150,l0)  -- assign memory
       a93(r141,l0: a35(r141,l1))  -- assign memory
       a98(r133,l0: a40(r133,l1))  -- assign memory

  Loop 1 (parent 0, header bb8, depth 1)
    bbs: 21(->22:l0) 19(->20:l2) 18 17 16 15 14 13 12 11 10 9 8
    all: 23r124 24r150 25r230 26r232 27r233 28r234 29r237 30r238 31r239 32r240 33r241 34r242 35r141 36r245 37r205 38r229 39r145 40r133 41r244 42r194 43r126 44r192 45r191 46r142 47r190 48r189 49r231 50r187 51r186 52r184 53r183 54r181 55r121 56r176 57r177 58r170 59r178 60r118 61r169 120r223 121r249 122r212 123r218 124r136 125r216 126r213 127r248 128r247 129r199 130r128 131r203 132r200 133r246
    modified regnos: 118 121 124 126 128 133 136 141 142 145 169 170 176 177 178 181 183 184 186 187 189 190 191 192 194 199 200 203 205 212 213 216 218 223 229 231 244 245 246 247 248 249
    border: 23r124 24r150 25r230 26r232 27r233 28r234 29r237 30r238 31r239 32r240 33r241 34r242
    Pressure: GENERAL_REGS=28 VFP_LO_REGS=2
 Removing pref21:hr2@149
 Removing pref17:hr2@149
 Removing pref4:hr0@7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-5 7 9 11-12 14)@145660
          2:( 4-5 7 9 11)@45980
            3:( 4-5 11)@6211
              4:( 4-5)@5504
      Allocno a23r124 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, node:  4-5 7 9 11 (confl regs =  0-3 12-106)
      Allocno a28r234 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, node:  4-5 7 9 11 (confl regs =  0-3 12-106)
      Allocno a35r141 of ALL_REGS(46) has 2 avail. regs  4-5, node:  4-5 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a36r245 of ALL_REGS(46) has 8 avail. regs  0-5 11-12, ^node:  0-5 7 9 11-12 14 obj 0 (confl regs =  13 15 48-106),  obj 1 (confl regs =  13 15 48-106)
      Allocno a37r205 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, node:  4-5 7 9 11 (confl regs =  0-3 12-106)
      Allocno a38r229 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, node:  4-5 7 9 11 (confl regs =  0-3 12-106)
      Allocno a39r145 of GENERAL_REGS(14) has 5 avail. regs  4-5 7 9 11, node:  4-5 7 9 11 (confl regs =  0-3 12-106)
      Allocno a40r133 of ALL_REGS(46) has 3 avail. regs  4-5 11, node:  4-5 11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a41r244 of ALL_REGS(46) has 6 avail. regs  2-5 11-12, ^node:  0-5 7 9 11-12 14 obj 0 (confl regs =  0-1 13 15 48-106),  obj 1 (confl regs =  0-1 13 15 48-106)
      Allocno a46r142 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a47r190 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a48r189 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a49r231 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a50r187 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a51r186 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a52r184 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a53r183 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a54r181 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a55r121 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a56r176 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a57r177 of LO_REGS(8) has 7 avail. regs  0-5 7, ^node:  0-5 7 9 11-12 14 (confl regs =  8-106)
      Allocno a58r170 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a59r178 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a60r118 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a61r169 of LO_REGS(8) has 7 avail. regs  0-5 7, ^node:  0-5 7 9 11-12 14 (confl regs =  8-106)
      Allocno a120r223 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a121r249 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a122r212 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a123r218 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a124r136 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a125r216 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a126r213 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a127r248 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a128r247 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a129r199 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a130r128 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a131r203 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a132r200 of GENERAL_REGS(14) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a133r246 of ALL_REGS(46) has 11 avail. regs  0-5 7 9 11-12 14, node:  0-5 7 9 11-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 21:a130r128-a133r246 (freq=149):
        Result (freq=894): a130r128(596) a133r246(298)
      Forming thread by copy 24:a124r136-a127r248 (freq=149):
        Result (freq=894): a124r136(596) a127r248(298)
      Forming thread by copy 22:a129r199-a131r203 (freq=18):
        Result (freq=596): a129r199(298) a131r203(298)
      Forming thread by copy 25:a122r212-a125r216 (freq=18):
        Result (freq=596): a122r212(298) a125r216(298)
      Forming thread by copy 3:a46r142-a47r190 (freq=2):
        Result (freq=10): a46r142(8) a47r190(2)
      Forming thread by copy 4:a46r142-a50r187 (freq=2):
        Result (freq=12): a46r142(8) a50r187(2) a47r190(2)
      Forming thread by copy 5:a46r142-a52r184 (freq=2):
        Result (freq=14): a46r142(8) a52r184(2) a50r187(2) a47r190(2)
      Forming thread by copy 6:a59r178-a60r118 (freq=1):
        Result (freq=111): a59r178(14) a60r118(97)
      Forming thread by copy 7:a55r121-a59r178 (freq=1):
        Result (freq=132): a55r121(21) a59r178(14) a60r118(97)
      Pushing a54(r181,l1)(cost 0)
      Pushing a53(r183,l1)(cost 0)
      Pushing a51(r186,l1)(cost 0)
      Pushing a48(r189,l1)(cost 0)
      Pushing a49(r231,l1)(cost 0)
      Pushing a57(r177,l1)(cost 0)
      Pushing a56(r176,l1)(cost 0)
      Pushing a52(r184,l1)(cost 0)
      Pushing a50(r187,l1)(cost 0)
      Pushing a47(r190,l1)(cost 0)
      Pushing a46(r142,l1)(cost 0)
      Pushing a41(r244,l1)(cost 0)
      Pushing a36(r245,l1)(cost 0)
      Pushing a58(r170,l1)(cost 0)
      Pushing a59(r178,l1)(cost 0)
      Pushing a55(r121,l1)(cost 0)
      Pushing a60(r118,l1)(cost 0)
      Pushing a61(r169,l1)(cost 0)
      Pushing a132(r200,l1: a91(r200,l2))(cost 0)
      Pushing a128(r247,l1: a87(r247,l2))(cost 0)
      Pushing a126(r213,l1: a85(r213,l2))(cost 0)
      Pushing a123(r218,l1: a82(r218,l2))(cost 0)
      Pushing a121(r249,l1: a80(r249,l2))(cost 0)
      Pushing a120(r223,l1: a79(r223,l2))(cost 0)
      Pushing a131(r203,l1: a90(r203,l2))(cost 0)
      Pushing a129(r199,l1: a88(r199,l2))(cost 0)
      Pushing a125(r216,l1: a84(r216,l2))(cost 0)
      Pushing a122(r212,l1: a81(r212,l2))(cost 0)
      Pushing a133(r246,l1: a92(r246,l2))(cost 0)
      Pushing a130(r128,l1: a89(r128,l2))(cost 0)
      Pushing a127(r248,l1: a86(r248,l2))(cost 0)
      Pushing a124(r136,l1: a83(r136,l2))(cost 0)
      Pushing a28(r234,l1)(potential spill: pri=6, cost=1320)
      Pushing a40(r133,l1)(potential spill: pri=7, cost=2752)
      Pushing a35(r141,l1)(potential spill: pri=8, cost=2752)
        Making a23(r124,l1) colorable
        Making a37(r205,l1) colorable
        Making a38(r229,l1) colorable
        Making a39(r145,l1) colorable
      Pushing a38(r229,l1)(cost 1560)
      Pushing a37(r205,l1)(cost 1560)
      Pushing a23(r124,l1)(cost 8560)
      Pushing a39(r145,l1)(cost 11990)
      Popping a39(r145,l1)  -- assign reg 4
      Popping a23(r124,l1)  -- assign reg 11
      Popping a37(r205,l1)  -- assign reg 5
      Popping a38(r229,l1)  -- spill!
      Popping a35(r141,l1)  -- spill
      Popping a40(r133,l1)  -- spill
      Popping a28(r234,l1)  -- spill
      Popping a124(r136,l1: a83(r136,l2))  -- assign reg 0
      Popping a127(r248,l1: a86(r248,l2))  -- assign reg 0
      Popping a130(r128,l1: a89(r128,l2))  -- assign reg 0
      Popping a133(r246,l1: a92(r246,l2))  -- assign reg 0
      Popping a122(r212,l1: a81(r212,l2))  -- assign reg 3
      Popping a125(r216,l1: a84(r216,l2))  -- assign reg 3
      Popping a129(r199,l1: a88(r199,l2))  -- assign reg 3
      Popping a131(r203,l1: a90(r203,l2))  -- assign reg 3
      Popping a120(r223,l1: a79(r223,l2))  -- assign reg 3
      Popping a121(r249,l1: a80(r249,l2))  -- assign reg 0
      Popping a123(r218,l1: a82(r218,l2))  -- assign reg 2
      Popping a126(r213,l1: a85(r213,l2))  -- assign reg 2
      Popping a128(r247,l1: a87(r247,l2))  -- assign reg 0
      Popping a132(r200,l1: a91(r200,l2))  -- assign reg 2
      Popping a61(r169,l1)  -- assign reg 3
      Popping a60(r118,l1)  -- assign reg 3
      Popping a55(r121,l1)  -- assign reg 3
      Popping a59(r178,l1)  -- assign reg 3
      Popping a58(r170,l1)  -- assign reg 2
      Popping a36(r245,l1)  -- assign reg 0
      Popping a41(r244,l1)  -- assign reg 2
      Popping a46(r142,l1)  -- assign reg 0
      Popping a47(r190,l1)  -- assign reg 0
      Popping a50(r187,l1)  -- assign reg 0
      Popping a52(r184,l1)  -- assign reg 0
      Popping a56(r176,l1)  -- assign reg 2
      Popping a57(r177,l1)  -- assign reg 2
      Popping a49(r231,l1)  -- assign reg 3
      Popping a48(r189,l1)  -- assign reg 3
      Popping a51(r186,l1)  -- assign reg 2
      Popping a53(r183,l1)  -- assign reg 2
      Popping a54(r181,l1)  -- assign reg 2

  Loop 2 (parent 1, header bb20, depth 2)
    bbs: 20(->21:l1)
    all: 62r124 63r133 64r141 65r145 66r150 67r205 68r229 69r230 70r232 71r233 72r234 73r237 74r238 75r239 76r240 77r241 78r242 79r223 80r249 81r212 82r218 83r136 84r216 85r213 86r248 87r247 88r199 89r128 90r203 91r200 92r246
    modified regnos: 128 136 145 199 200 203 212 213 216 218 223 246 247 248 249
    border: 62r124 63r133 64r141 65r145 66r150 67r205 68r229 69r230 70r232 71r233 72r234 73r237 74r238 75r239 76r240 77r241 78r242
    Pressure: GENERAL_REGS=28
 Removing pref16:hr2@149
 Removing pref20:hr2@149
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-4 7 9 11-12 14)@141016
          2:( 4 7 9 11)@26820
            3:( 4 11)@10728
      Spill a72(r234,l2)
      Allocno a62r124 of GENERAL_REGS(14) has 4 avail. regs  4 7 9 11, node:  4 7 9 11 (confl regs =  0-3 12-106)
      Allocno a63r133 of ALL_REGS(46) has 2 avail. regs  4 11, node:  4 11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a64r141 of ALL_REGS(46) has 2 avail. regs  4 11, node:  4 11 obj 0 (confl regs =  0-3 12-15 48-106),  obj 1 (confl regs =  0-3 12-15 48-106)
      Allocno a65r145 of GENERAL_REGS(14) has 4 avail. regs  4 7 9 11, node:  4 7 9 11 (confl regs =  0-3 12-106)
      Allocno a68r229 of GENERAL_REGS(14) has 4 avail. regs  4 7 9 11, node:  4 7 9 11 (confl regs =  0-3 12-106)
      Allocno a79r223 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a80r249 of ALL_REGS(46) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a81r212 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a82r218 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a83r136 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a84r216 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a85r213 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a86r248 of ALL_REGS(46) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a87r247 of ALL_REGS(46) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15 48-106)
      Allocno a88r199 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a89r128 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a90r203 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a91r200 of GENERAL_REGS(14) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15-106)
      Allocno a92r246 of ALL_REGS(46) has 10 avail. regs  0-4 7 9 11-12 14, node:  0-4 7 9 11-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 8:a89r128-a92r246 (freq=149):
        Result (freq=894): a89r128(596) a92r246(298)
      Forming thread by copy 11:a83r136-a86r248 (freq=149):
        Result (freq=894): a83r136(596) a86r248(298)
      Forming thread by copy 9:a88r199-a90r203 (freq=18):
        Result (freq=596): a88r199(298) a90r203(298)
      Forming thread by copy 12:a81r212-a84r216 (freq=18):
        Result (freq=596): a81r212(298) a84r216(298)
      Pushing a91(r200,l2)(cost 0)
      Pushing a87(r247,l2)(cost 0)
      Pushing a85(r213,l2)(cost 0)
      Pushing a82(r218,l2)(cost 0)
      Pushing a80(r249,l2)(cost 0)
      Pushing a79(r223,l2)(cost 0)
      Pushing a90(r203,l2)(cost 0)
      Pushing a88(r199,l2)(cost 0)
      Pushing a84(r216,l2)(cost 0)
      Pushing a81(r212,l2)(cost 0)
      Pushing a92(r246,l2)(cost 0)
      Pushing a89(r128,l2)(cost 0)
      Pushing a86(r248,l2)(cost 0)
      Pushing a83(r136,l2)(cost 0)
      Pushing a62(r124,l2)(potential spill: pri=3, cost=280)
        Making a65(r145,l2) colorable
        Making a68(r229,l2) colorable
      Pushing a68(r229,l2)(cost 1330)
      Pushing a65(r145,l2)(cost 12080)
      Pushing a63(r133,l2)(potential spill: pri=8, cost=2522)
        Making a64(r141,l2) colorable
      Pushing a64(r141,l2)(cost 2522)
      Popping a64(r141,l2)  -- (memory is more profitable 2900 vs 2147483647) spill!
      Popping a63(r133,l2)  -- (memory is more profitable 2900 vs 2147483647) spill
      Popping a65(r145,l2)  -- assign reg 4
      Popping a68(r229,l2)  -- assign reg 11
      Popping a62(r124,l2)  -- spill
      Popping a83(r136,l2)  -- assign reg 0
      Popping a86(r248,l2)  -- assign reg 0
      Popping a89(r128,l2)  -- assign reg 0
      Popping a92(r246,l2)  -- assign reg 0
      Popping a81(r212,l2)  -- assign reg 3
      Popping a84(r216,l2)  -- assign reg 3
      Popping a88(r199,l2)  -- assign reg 3
      Popping a90(r203,l2)  -- assign reg 3
      Popping a79(r223,l2)  -- assign reg 3
      Popping a80(r249,l2)  -- assign reg 0
      Popping a82(r218,l2)  -- assign reg 2
      Popping a85(r213,l2)  -- assign reg 2
      Popping a87(r247,l2)  -- assign reg 0
      Popping a91(r200,l2)  -- assign reg 2
Disposition:
   60:r118 l1     3   55:r121 l1     3   62:r124 l2   mem   23:r124 l1    11
    6:r124 l0    11   43:r126 l1    30   89:r128 l2     0   63:r133 l2   mem
   40:r133 l1   mem   83:r136 l2     0   64:r141 l2   mem   35:r141 l1   mem
   46:r142 l1     0   65:r145 l2     4   39:r145 l1     4   66:r150 l2   mem
   24:r150 l1   mem    5:r150 l0   mem   17:r152 l0     5   22:r153 l0     4
   13:r154 l0     0   20:r156 l0     3   19:r158 l0     3   18:r159 l0     3
   16:r162 l0     3   11:r166 l0     2   12:r167 l0     2   61:r169 l1     3
   58:r170 l1     2   56:r176 l1     2   57:r177 l1     2   59:r178 l1     3
   54:r181 l1     2   53:r183 l1     2   52:r184 l1     0   51:r186 l1     2
   50:r187 l1     0   48:r189 l1     3   47:r190 l1     0   45:r191 l1    29
   44:r192 l1    31   42:r194 l1    31   88:r199 l2     3   91:r200 l2     2
   90:r203 l2     3   67:r205 l2     5   37:r205 l1     5   81:r212 l2     3
   85:r213 l2     2   84:r216 l2     3   82:r218 l2     2   79:r223 l2     3
   68:r229 l2    11   38:r229 l1   mem   69:r230 l2   mem   25:r230 l1   mem
   15:r230 l0   mem   49:r231 l1     3   70:r232 l2   mem   26:r232 l1   mem
   14:r232 l0   mem   71:r233 l2   mem   27:r233 l1   mem   10:r233 l0   mem
   72:r234 l2   mem   28:r234 l1   mem    0:r234 l0     4   73:r237 l2   mem
   29:r237 l1   mem    4:r237 l0   mem   74:r238 l2    32   30:r238 l1    32
    9:r238 l0    32   75:r239 l2   mem   31:r239 l1   mem    8:r239 l0   mem
   76:r240 l2     8   32:r240 l1     8    3:r240 l0     8   77:r241 l2     6
   33:r241 l1     6    2:r241 l0     6   78:r242 l2    10   34:r242 l1    10
    7:r242 l0    10   21:r243 l0     0   41:r244 l1     2   36:r245 l1     0
   92:r246 l2     0   87:r247 l2     0   86:r248 l2     0   80:r249 l2     0
    1:r250 l0     0
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb8)
  11 vs parent 11:      Creating newreg=251 from oldreg=124
  -1 vs parent 4:      Creating newreg=252 from oldreg=234
rescanning insn with uid = 327.
rescanning insn with uid = 329.
rescanning insn with uid = 213.
rescanning insn with uid = 216.
rescanning insn with uid = 220.
rescanning insn with uid = 5.
rescanning insn with uid = 359.
rescanning insn with uid = 126.
rescanning insn with uid = 120.
rescanning insn with uid = 121.
rescanning insn with uid = 92.
rescanning insn with uid = 88.
rescanning insn with uid = 84.
      Changing RTL for loop 2 (header bb20)
  -1 vs parent 11:      Creating newreg=253 from oldreg=251
  4 vs parent 4:      Creating newreg=254 from oldreg=145
  11 vs parent -1:      Creating newreg=255 from oldreg=229
rescanning insn with uid = 246.
rescanning insn with uid = 249.
rescanning insn with uid = 391.
rescanning insn with uid = 281.
rescanning insn with uid = 393.
rescanning insn with uid = 303.
rescanning insn with uid = 307.
rescanning insn with uid = 311.
rescanning insn with uid = 314.
scanning new insn with uid = 409.
scanning new insn with uid = 410.
scanning new insn with uid = 411.
scanning new insn with uid = 412.
scanning new insn with uid = 413.
    Adding cp33:a6r124-a23r251
    Adding range [90..90] to allocno a6r124
    Adding cp34:a0r234-a28r252
    Adding range [90..92] to allocno a0r234
    Adding range [91..93] to allocno a23r251
    Adding range [93..93] to allocno a28r252
    Adding range [90..93] to live through  allocno a5r150
    Adding range [90..93] to live through  allocno a15r230
    Adding range [90..93] to live through  allocno a14r232
    Adding range [90..93] to live through  allocno a10r233
    Adding range [90..93] to live through  allocno a4r237
    Adding range [90..93] to live through  allocno a9r238
    Adding range [90..93] to live through  allocno a8r239
    Adding range [90..93] to live through  allocno a3r240
    Adding range [90..93] to live through  allocno a2r241
    Adding range [90..93] to live through  allocno a7r242
    Adding cp35:a23r251-a62r253
    Adding range [95..95] to allocno a23r251
    Adding cp36:a39r145-a65r254
    Adding range [95..97] to allocno a39r145
    Adding cp37:a38r229-a68r255
    Adding range [95..99] to allocno a38r229
    Adding range [96..100] to allocno a62r253
    Adding range [98..100] to allocno a65r254
    Adding range [100..100] to allocno a68r255
    Adding range [95..100] to live through  allocno a40r133
    Adding range [95..100] to live through  allocno a35r141
    Adding range [95..100] to live through  allocno a24r150
    Adding range [95..100] to live through  allocno a37r205
    Adding range [95..100] to live through  allocno a25r230
    Adding range [95..100] to live through  allocno a26r232
    Adding range [95..100] to live through  allocno a27r233
    Adding range [95..100] to live through  allocno a28r252
    Adding range [95..100] to live through  allocno a29r237
    Adding range [95..100] to live through  allocno a30r238
    Adding range [95..100] to live through  allocno a31r239
    Adding range [95..100] to live through  allocno a32r240
    Adding range [95..100] to live through  allocno a33r241
    Adding range [95..100] to live through  allocno a34r242
    Adding cp38:a23r251-a62r253
    Adding range [102..102] to allocno a62r253
    Adding range [103..103] to allocno a23r251
    Adding range [102..103] to live through  allocno a66r150
    Adding range [102..103] to live through  allocno a69r230
    Adding range [102..103] to live through  allocno a70r232
    Adding range [102..103] to live through  allocno a71r233
    Adding range [102..103] to live through  allocno a72r252
    Adding range [102..103] to live through  allocno a73r237
    Adding range [102..103] to live through  allocno a74r238
    Adding range [102..103] to live through  allocno a75r239
    Adding range [102..103] to live through  allocno a76r240
    Adding range [102..103] to live through  allocno a77r241
    Adding range [102..103] to live through  allocno a78r242
    Adding cp39:a0r234-a28r252
    Adding range [105..105] to allocno a28r252
    Adding range [106..106] to allocno a0r234
changing bb of uid 416
  unscanned insn
scanning new insn with uid = 414.
changing bb of uid 417
  unscanned insn
scanning new insn with uid = 415.
    New r251: setting preferred LO_REGS, alternative GENERAL_REGS
    New r252: setting preferred LO_REGS, alternative GENERAL_REGS
    New r253: setting preferred LO_REGS, alternative GENERAL_REGS
    New r254: setting preferred GENERAL_REGS, alternative NO_REGS
    New r255: setting preferred GENERAL_REGS, alternative NO_REGS
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 36 count 43 (  1.7)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 24 22
;;
;; Loop 1
;;  header 8, latch 21
;;  depth 1, outer 0
;;  nodes: 8 21 9 10 23 20 19 18 11 17 16 15 14 13 12
;;
;; Loop 2
;;  header 20, latch 20
;;  depth 2, outer 1
;;  nodes: 20
;; 2 succs { 4 3 }
;; 3 succs { 22 }
;; 4 succs { 6 5 }
;; 5 succs { 22 }
;; 6 succs { 7 22 }
;; 7 succs { 8 }
;; 8 succs { 9 21 }
;; 9 succs { 10 21 }
;; 10 succs { 11 21 }
;; 11 succs { 12 19 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 15 16 }
;; 15 succs { 16 }
;; 16 succs { 17 18 }
;; 17 succs { 18 }
;; 18 succs { 19 }
;; 19 succs { 20 }
;; 20 succs { 20 23 }
;; 23 succs { 21 }
;; 21 succs { 8 24 }
;; 24 succs { 22 }
;; 22 succs { 1 }
+++Costs: overall -24466, reg -59186, mem 34720, ld 470, st 400, move 80
+++       move loops 0, new jumps 0


shoot

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc] 101 [vfpcc]
;;  ref usage 	r0={28d,23u} r1={29d,10u} r2={26d,6u} r3={26d,7u} r7={1d,24u} r12={38d} r13={1d,45u} r14={20d} r15={19d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={20d} r25={20d} r26={20d} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r48={19d} r49={19d} r50={19d} r51={19d} r52={19d} r53={19d} r54={19d} r55={19d} r56={19d} r57={19d} r58={19d} r59={19d} r60={19d} r61={19d} r62={19d} r63={19d} r64={19d} r65={19d} r66={19d} r67={19d} r68={19d} r69={19d} r70={19d} r71={19d} r72={19d} r73={19d} r74={19d} r75={19d} r76={19d} r77={19d} r78={19d} r79={19d} r80={19d} r81={19d} r82={19d} r83={19d} r84={19d} r85={19d} r86={19d} r87={19d} r88={19d} r89={19d} r90={19d} r91={19d} r92={19d} r93={19d} r94={19d} r95={19d} r96={19d} r97={19d} r98={19d} r99={19d} r100={33d,6u} r101={20d,1u} r102={1d,24u} r103={1d,23u} r104={19d} r105={19d} r106={19d} r118={1d,2u} r121={1d,2u} r124={1d,2u} r126={1d,4u} r128={1d,3u,1e} r133={1d,1u,1e} r136={1d,3u,1e} r141={1d,1u} r142={4d,15u} r145={1d,1u} r150={1d,1u} r152={1d,2u} r153={1d,2u} r154={1d,3u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,3u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} r187={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u,1e} r194={1d,2u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r205={1d,1u} r212={1d,1u} r213={1d,1u} r216={1d,1u} r218={1d,1u} r223={1d,1u} r229={1d,1u} r230={1d,2u} r231={1d,4u} r232={1d,2u} r233={1d,2u} r234={4d,3u} r237={1d,1u} r238={1d,2u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={3d,14u,3e} r252={1d,1u} r253={1d,1u} r254={2d,7u,2e} r255={1d,1u} 
;;    total ref usage 1992{1686d,297u,9e} in 274{255 regular + 19 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 2 8 2 NOTE_INSN_DELETED)
(debug_insn 8 11 9 2 (debug_marker) "../System/pomozne_funkcije.c":171:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 152)
        (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000007a6f3f0 time_gun>)) "../System/pomozne_funkcije.c":171:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000007a6f3f0 time_gun>)
        (nil)))
(insn 10 9 12 2 (set (reg:SI 153 [ time_gun ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 152) [0 time_gun+0 S1 A8]))) "../System/pomozne_funkcije.c":171:4 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("time_gun") [flags 0xc0]  <var_decl 0000000007a6f3f0 time_gun>) [0 time_gun+0 S1 A8]))
        (nil)))
(jump_insn 12 10 365 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 153 [ time_gun ])
                        (const_int 0 [0]))
                    (label_ref:SI 395)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":171:4 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 395)
(note 365 12 357 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 357 365 396 3 (set (reg/f:SI 234)
        (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)
        (nil)))
(jump_insn 396 357 397 3 (set (pc)
        (label_ref 331)) 284 {*arm_jump}
     (nil)
 -> 331)
(barrier 397 396 395)
(code_label 395 397 13 4 189 (nil) [1 uses])
(note 13 395 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 19 13 14 4 NOTE_INSN_DELETED)
(debug_insn 14 19 15 4 (debug_marker) "../System/pomozne_funkcije.c":172:3 -1
     (nil))
(call_insn 15 14 16 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>) [0 KBD_scan S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":172:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_scan") [flags 0x41]  <function_decl 0000000007a7b200 KBD_scan>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 16 15 17 4 (debug_marker) "../System/pomozne_funkcije.c":173:3 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 0 r0)
        (reg:SI 153 [ time_gun ])) "../System/pomozne_funkcije.c":173:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ time_gun ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(call_insn 18 17 387 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":173:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 387 18 21 4 (set (reg:SI 243)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":173:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 21 387 22 4 (set (reg:SI 154)
        (reg:SI 243)) "../System/pomozne_funkcije.c":173:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 243)
        (nil)))
(jump_insn 22 21 367 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 154)
                        (const_int 0 [0]))
                    (label_ref:SI 398)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":173:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 398)
(note 367 22 358 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 358 367 399 5 (set (reg/f:SI 234)
        (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)
        (nil)))
(jump_insn 399 358 400 5 (set (pc)
        (label_ref 331)) 284 {*arm_jump}
     (nil)
 -> 331)
(barrier 400 399 398)
(code_label 398 400 23 6 190 (nil) [1 uses])
(note 23 398 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (reg/f:SI 234)
        (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)) "../System/pomozne_funkcije.c":173:76 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>)
        (nil)))
(insn 25 24 26 6 (set (reg:SI 156 [ gun_button_prev ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 234) [0 gun_button_prev+0 S1 A8]))) "../System/pomozne_funkcije.c":173:57 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("gun_button_prev") [flags 0xc0]  <var_decl 0000000007a6f480 gun_button_prev>) [0 gun_button_prev+0 S1 A8]))
        (nil)))
(insn 26 25 27 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156 [ gun_button_prev ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":173:57 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ gun_button_prev ])
        (nil)))
(jump_insn 27 26 28 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) "../System/pomozne_funkcije.c":173:57 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 331)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 31 7 (debug_marker) "../System/pomozne_funkcije.c":174:4 -1
     (nil))
(insn 31 29 40 7 (set (reg/f:SI 158)
        (symbol_ref:SI ("max_time_gun") [flags 0xc0]  <var_decl 0000000007a6f360 max_time_gun>)) "../System/pomozne_funkcije.c":174:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("max_time_gun") [flags 0xc0]  <var_decl 0000000007a6f360 max_time_gun>)
        (nil)))
(insn 40 31 32 7 (set (reg/f:SI 230)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 32 40 34 7 (set (reg:SI 159 [ max_time_gun ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 158) [0 max_time_gun+0 S1 A8]))) "../System/pomozne_funkcije.c":174:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("max_time_gun") [flags 0xc0]  <var_decl 0000000007a6f360 max_time_gun>) [0 max_time_gun+0 S1 A8]))
            (nil))))
(insn 34 32 35 7 (set (mem/c:QI (reg/f:SI 152) [0 time_gun+0 S1 A8])
        (subreg:QI (reg:SI 159 [ max_time_gun ]) 0)) "../System/pomozne_funkcije.c":174:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ max_time_gun ])
        (expr_list:REG_DEAD (reg/f:SI 152)
            (nil))))
(debug_insn 35 34 36 7 (debug_marker) "../System/pomozne_funkcije.c":175:4 -1
     (nil))
(debug_insn 36 35 37 7 (var_location:QI sound (const_int 3 [0x3])) "../System/pomozne_funkcije.c":175:4 -1
     (nil))
(debug_insn 37 36 38 7 (debug_marker:BLK) "../System/pomozne_funkcije.c":398:6 -1
     (nil))
(debug_insn 38 37 39 7 (debug_marker) "../System/pomozne_funkcije.c":399:2 -1
     (nil))
(debug_insn 39 38 44 7 (debug_marker) "../System/pomozne_funkcije.c":416:3 -1
     (nil))
(insn 44 39 48 7 (set (reg/f:SI 232)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":417:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 48 44 41 7 (set (reg/f:SI 233)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 41 48 42 7 (set (reg:SI 162)
        (const_int 3 [0x3])) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 42 41 43 7 (set (mem/c:SI (reg/f:SI 230) [5 sound_select+0 S4 A32])
        (reg:SI 162)) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 43 42 46 7 (debug_marker) "../System/pomozne_funkcije.c":417:3 -1
     (nil))
(insn 46 43 47 7 (set (mem/c:SI (reg/f:SI 232) [5 sound_counter+0 S4 A32])
        (reg:SI 154)) "../System/pomozne_funkcije.c":417:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 47 46 64 7 (debug_marker) "../System/pomozne_funkcije.c":418:3 -1
     (nil))
(insn 64 47 62 7 (set (reg:SI 1 r1)
        (reg:SI 154)) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 62 64 60 7 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 62 61 7 (set (reg:SI 167)
        (const_int 61268 [0xef54])) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 61268 [0xef54])
        (nil)))
(insn 61 60 49 7 (set (mem:SI (reg/f:SI 13 sp) [0  S4 A32])
        (reg:SI 167)) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 49 61 50 7 (set (reg:SI 166)
        (const_int 9330 [0x2472])) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 9330 [0x2472])
        (nil)))
(insn 50 49 51 7 (set (mem/c:SI (reg/f:SI 233) [5 sound_limit+0 S4 A32])
        (reg:SI 166)) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 51 50 52 7 (var_location:QI sound (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":175:4 -1
     (nil))
(debug_insn 52 51 53 7 (debug_marker) "../System/pomozne_funkcije.c":176:4 -1
     (nil))
(debug_insn 53 52 54 7 (var_location:SI r (const_int 233 [0xe9])) "../System/pomozne_funkcije.c":176:4 -1
     (nil))
(debug_insn 54 53 55 7 (var_location:SI g (const_int 235 [0xeb])) "../System/pomozne_funkcije.c":176:4 -1
     (nil))
(debug_insn 55 54 56 7 (var_location:SI b (const_int 162 [0xa2])) "../System/pomozne_funkcije.c":176:4 -1
     (nil))
(debug_insn 56 55 57 7 (debug_marker) "../System/pomozne_funkcije.c":156:2 -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI r (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":176:33 -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI g (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":176:33 -1
     (nil))
(debug_insn 59 58 63 7 (var_location:SI b (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":176:33 -1
     (nil))
(insn 63 59 65 7 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(insn 65 63 66 7 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../System/pomozne_funkcije.c":176:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 66 65 67 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>) [0 UG_FillFrame S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":176:4 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillFrame") [flags 0x41]  <function_decl 0000000007a36900 UG_FillFrame>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 13 sp) [0  S4 A32]))
                            (nil))))))))
(debug_insn 67 66 68 7 (debug_marker) "../System/pomozne_funkcije.c":177:4 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/pomozne_funkcije.c":177:8 -1
     (nil))
(debug_insn 69 68 70 7 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../System/pomozne_funkcije.c":177:19 -1
     (nil))
(insn 71 70 245 7 (set (reg:SI 124 [ ivtmp.230 ])
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 40 [0x28])))) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 40 [0x28])))
        (nil)))
(insn 245 71 255 7 (set (reg:SF 238)
        (const_double:SF 0.0 [0x0.0p+0])) "../System/pomozne_funkcije.c":215:23 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 255 245 285 7 (set (reg:SI 239)
        (const_int 458129845 [0x1b4e81b5])) "../System/pomozne_funkcije.c":218:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 458129845 [0x1b4e81b5])
        (nil)))
(insn 285 255 73 7 (set (reg:SI 242)
        (const_int 274877907 [0x10624dd3])) "../System/pomozne_funkcije.c":219:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 274877907 [0x10624dd3])
        (nil)))
(insn 73 285 236 7 (set (reg/f:SI 150 [ _106 ])
        (plus:SI (reg:SI 124 [ ivtmp.230 ])
            (const_int 1776 [0x6f0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                (const_int 1816 [0x718])))
        (nil)))
(insn 236 73 266 7 (set (reg:DF 237)
        (const_double:DF -1.0000000000000000208166817117216851329430937767e-2 [-0x0.a3d70a3d70a3d8p-6])) 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF -1.0000000000000000208166817117216851329430937767e-2 [-0x0.a3d70a3d70a3d8p-6])
        (nil)))
(insn 266 236 270 7 (set (reg:DF 240)
        (const_double:DF 1.0000000000000000208166817117216851329430937767e-2 [0x0.a3d70a3d70a3d8p-6])) "../System/pomozne_funkcije.c":218:59 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF 1.0000000000000000208166817117216851329430937767e-2 [0x0.a3d70a3d70a3d8p-6])
        (nil)))
(insn 270 266 409 7 (set (reg:DF 241)
        (const_double:DF 6.0e+0 [0x0.cp+3])) "../System/pomozne_funkcije.c":218:70 739 {*thumb2_movdf_vfp}
     (expr_list:REG_EQUIV (const_double:DF 6.0e+0 [0x0.cp+3])
        (nil)))
(insn 409 270 410 7 (set (reg:SI 251 [orig:124 ivtmp.230 ] [124])
        (reg:SI 124 [ ivtmp.230 ])) "../System/pomozne_funkcije.c":218:70 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ ivtmp.230 ])
        (nil)))
(insn 410 409 328 7 (set (reg/f:SI 252 [234])
        (reg/f:SI 234)) "../System/pomozne_funkcije.c":218:70 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))
(code_label 328 410 74 8 180 (nil) [1 uses])
(note 74 328 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 8 (var_location:SI blood (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 76 75 77 8 (var_location:QI x (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 77 76 78 8 (var_location:QI y (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 78 77 79 8 (var_location:SF dist (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 79 78 80 8 (var_location:SF scale (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 80 79 81 8 (var_location:SI i (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 81 80 82 8 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 82 81 84 8 (debug_marker) "../System/pomozne_funkcije.c":179:5 -1
     (nil))
(insn 84 82 85 8 (set (reg:SI 169 [ MEM[base: _99, offset: 4294967256B] ])
        (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -40 [0xffffffffffffffd8])) [5 MEM[base: _99, offset: 4294967256B]+0 S4 A32])) "../System/pomozne_funkcije.c":179:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -40 [0xffffffffffffffd8])) [5 MEM[base: _99, offset: 4294967256B]+0 S4 A32])
        (nil)))
(insn 85 84 86 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 169 [ MEM[base: _99, offset: 4294967256B] ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":179:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ MEM[base: _99, offset: 4294967256B] ])
        (nil)))
(jump_insn 86 85 87 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) "../System/pomozne_funkcije.c":179:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 316)
(note 87 86 89 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 89 87 88 9 NOTE_INSN_DELETED)
(insn 88 89 90 9 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                    (const_int -16 [0xfffffffffffffff0])) [0 MEM[base: _99, offset: 4294967280B]+0 S1 A32]))) "../System/pomozne_funkcije.c":179:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 90 88 91 9 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 118 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref:SI 316)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":179:23 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 316)
(note 91 90 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 93 91 92 10 NOTE_INSN_DELETED)
(insn 92 93 94 10 (set (reg:SI 170 [ MEM[base: _99, offset: 4294967284B] ])
        (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -12 [0xfffffffffffffff4])) [5 MEM[base: _99, offset: 4294967284B]+0 S4 A32])) "../System/pomozne_funkcije.c":179:41 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 94 92 95 10 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 170 [ MEM[base: _99, offset: 4294967284B] ])
                        (const_int 0 [0]))
                    (label_ref 316)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":179:41 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 316)
(note 95 94 128 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 128 95 96 11 NOTE_INSN_DELETED)
(debug_insn 96 128 97 11 (debug_marker) "../System/pomozne_funkcije.c":181:6 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:QI sound (const_int 0 [0])) "../System/pomozne_funkcije.c":181:6 -1
     (nil))
(debug_insn 98 97 99 11 (debug_marker:BLK) "../System/pomozne_funkcije.c":398:6 -1
     (nil))
(debug_insn 99 98 100 11 (debug_marker) "../System/pomozne_funkcije.c":399:2 -1
     (nil))
(debug_insn 100 99 101 11 (var_location:QI D#1 (const_int 0 [0])) -1
     (nil))
(debug_insn 101 100 102 11 (debug_marker:BLK) "../System/pomozne_funkcije.c":398:6 -1
     (nil))
(debug_insn 102 101 103 11 (var_location:QI D#2 (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 103 102 104 11 (var_location:QI sound (debug_expr:QI D#2)) -1
     (nil))
(debug_insn 104 103 123 11 (debug_marker) "../System/pomozne_funkcije.c":401:3 -1
     (nil))
(insn 123 104 124 11 (set (reg:SI 178)
        (plus:SI (reg:SI 118 [ _6 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/pomozne_funkcije.c":183:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 124 123 107 11 (set (reg:SI 121 [ _10 ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/pomozne_funkcije.c":183:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 107 124 108 11 (set (mem/c:SI (reg/f:SI 230) [5 sound_select+0 S4 A32])
        (reg:SI 170 [ MEM[base: _99, offset: 4294967284B] ])) "../System/pomozne_funkcije.c":401:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 108 107 111 11 (debug_marker) "../System/pomozne_funkcije.c":402:3 -1
     (nil))
(insn 111 108 112 11 (set (mem/c:SI (reg/f:SI 232) [5 sound_counter+0 S4 A32])
        (reg:SI 170 [ MEM[base: _99, offset: 4294967284B] ])) "../System/pomozne_funkcije.c":402:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ MEM[base: _99, offset: 4294967284B] ])
        (nil)))
(debug_insn 112 111 126 11 (debug_marker) "../System/pomozne_funkcije.c":403:3 -1
     (nil))
(insn 126 112 120 11 (set (mem:QI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -16 [0xfffffffffffffff0])) [0 MEM[base: _99, offset: 4294967280B]+0 S1 A32])
        (subreg/s/v:QI (reg:SI 121 [ _10 ]) 0)) "../System/pomozne_funkcije.c":183:16 263 {*arm_movqi_insn}
     (nil))
(insn 120 126 121 11 (set (reg:SI 177 [ MEM[base: _99, offset: 4294967288B] ])
        (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -8 [0xfffffffffffffff8])) [5 MEM[base: _99, offset: 4294967288B]+0 S4 A32])) "../System/pomozne_funkcije.c":182:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -8 [0xfffffffffffffff8])) [5 MEM[base: _99, offset: 4294967288B]+0 S4 A32])
        (nil)))
(insn 121 120 114 11 (set (mem:SI (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -12 [0xfffffffffffffff4])) [5 MEM[base: _99, offset: 4294967284B]+0 S4 A32])
        (reg:SI 177 [ MEM[base: _99, offset: 4294967288B] ])) "../System/pomozne_funkcije.c":182:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177 [ MEM[base: _99, offset: 4294967288B] ])
        (nil)))
(insn 114 121 115 11 (set (reg:SI 176)
        (const_int 3209 [0xc89])) "../System/pomozne_funkcije.c":403:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3209 [0xc89])
        (nil)))
(insn 115 114 116 11 (set (mem/c:SI (reg/f:SI 233) [5 sound_limit+0 S4 A32])
        (reg:SI 176)) "../System/pomozne_funkcije.c":403:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 116 115 117 11 (debug_marker) "../System/pomozne_funkcije.c":404:3 -1
     (nil))
(debug_insn 117 116 118 11 (var_location:QI sound (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 118 117 119 11 (var_location:QI sound (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":181:6 -1
     (nil))
(debug_insn 119 118 122 11 (debug_marker) "../System/pomozne_funkcije.c":182:6 -1
     (nil))
(debug_insn 122 119 127 11 (debug_marker) "../System/pomozne_funkcije.c":183:6 -1
     (nil))
(debug_insn 127 122 129 11 (debug_marker) "../System/pomozne_funkcije.c":184:6 -1
     (nil))
(jump_insn 129 127 130 11 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 121 [ _10 ])
                        (const_int 0 [0]))
                    (label_ref 210)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":184:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 908278212 (nil))))
 -> 210)
(note 130 129 159 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 159 130 131 12 NOTE_INSN_DELETED)
(debug_insn 131 159 132 12 (debug_marker) "../System/pomozne_funkcije.c":185:7 -1
     (nil))
(call_insn 132 131 133 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_victory") [flags 0x3]  <function_decl 0000000007a76b00 check_victory>) [0 check_victory S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":185:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("check_victory") [flags 0x3]  <function_decl 0000000007a76b00 check_victory>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 133 132 134 12 (debug_marker) "../System/pomozne_funkcije.c":186:7 -1
     (nil))
(debug_insn 134 133 135 12 (var_location:QI check (const_int -16 [0xfffffffffffffff0])) "../System/pomozne_funkcije.c":186:15 -1
     (nil))
(debug_insn 135 134 136 12 (debug_marker) "../System/pomozne_funkcije.c":187:7 -1
     (nil))
(insn 136 135 137 12 (set (reg:SI 0 r0)
        (const_int 240 [0xf0])) "../System/pomozne_funkcije.c":187:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 137 136 138 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>) [0 LEDs_off S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":187:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_off") [flags 0x41]  <function_decl 0000000007c32a00 LEDs_off>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 138 137 139 12 (debug_marker) "../System/pomozne_funkcije.c":188:7 -1
     (nil))
(debug_insn 139 138 140 12 (debug_marker) "../System/pomozne_funkcije.c":188:11 -1
     (nil))
(debug_insn 140 139 141 12 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 141 140 142 12 (var_location:QI check (const_int -16 [0xfffffffffffffff0])) -1
     (nil))
(debug_insn 142 141 143 12 (debug_marker) "../System/pomozne_funkcije.c":188:19 -1
     (nil))
(debug_insn 143 142 144 12 (debug_marker) "../System/pomozne_funkcije.c":189:8 -1
     (nil))
(insn 144 143 145 12 (set (reg/f:SI 231)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)) "../System/pomozne_funkcije.c":189:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
        (nil)))
(insn 145 144 371 12 (set (reg:SI 181 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 231)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/pomozne_funkcije.c":189:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
        (nil)))
(insn 371 145 158 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ sp[0].life ])
            (const_int 0 [0]))) "../System/pomozne_funkcije.c":189:33 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ sp[0].life ])
        (nil)))
(insn 158 371 372 12 (set (reg:SI 183 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 231)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/pomozne_funkcije.c":189:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
        (nil)))
(insn 372 158 151 12 (set (reg/v:SI 142 [ check ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 240 [0xf0])
            (const_int 224 [0xe0]))) "../System/pomozne_funkcije.c":189:33 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 151 372 152 12 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 152 151 153 12 (debug_marker) "../System/pomozne_funkcije.c":188:35 -1
     (nil))
(debug_insn 153 152 154 12 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 154 153 155 12 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 155 154 156 12 (debug_marker) "../System/pomozne_funkcije.c":188:19 -1
     (nil))
(debug_insn 156 155 160 12 (debug_marker) "../System/pomozne_funkcije.c":189:8 -1
     (nil))
(jump_insn 160 156 161 12 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 183 [ sp[1].life ])
                        (const_int 0 [0]))
                    (label_ref 166)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":189:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 183 [ sp[1].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 166)
(note 161 160 162 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 162 161 163 13 (debug_marker) "../System/pomozne_funkcije.c":189:27 -1
     (nil))
(insn 163 162 164 13 (set (reg:SI 184)
        (ashift:SI (reg/v:SI 142 [ check ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":189:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ check ])
        (nil)))
(insn 164 163 165 13 (set (reg/v:SI 142 [ check ])
        (zero_extend:SI (subreg:QI (reg:SI 184) 0))) "../System/pomozne_funkcije.c":189:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 165 164 166 13 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) "../System/pomozne_funkcije.c":189:33 -1
     (nil))
(code_label 166 165 167 14 176 (nil) [1 uses])
(note 167 166 176 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 176 167 168 14 NOTE_INSN_DELETED)
(debug_insn 168 176 169 14 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 169 168 170 14 (debug_marker) "../System/pomozne_funkcije.c":188:35 -1
     (nil))
(debug_insn 170 169 171 14 (var_location:SI j (const_int 2 [0x2])) -1
     (nil))
(debug_insn 171 170 172 14 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 172 171 173 14 (debug_marker) "../System/pomozne_funkcije.c":188:19 -1
     (nil))
(debug_insn 173 172 175 14 (debug_marker) "../System/pomozne_funkcije.c":189:8 -1
     (nil))
(insn 175 173 177 14 (set (reg:SI 186 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 231)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/pomozne_funkcije.c":189:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                        (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
        (nil)))
(jump_insn 177 175 178 14 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 186 [ sp[2].life ])
                        (const_int 0 [0]))
                    (label_ref 183)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":189:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 186 [ sp[2].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 183)
(note 178 177 179 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 15 (debug_marker) "../System/pomozne_funkcije.c":189:27 -1
     (nil))
(insn 180 179 181 15 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 142 [ check ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":189:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ check ])
        (nil)))
(insn 181 180 182 15 (set (reg/v:SI 142 [ check ])
        (zero_extend:SI (subreg:QI (reg:SI 187) 0))) "../System/pomozne_funkcije.c":189:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 182 181 183 15 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) "../System/pomozne_funkcije.c":189:33 -1
     (nil))
(code_label 183 182 184 16 177 (nil) [1 uses])
(note 184 183 193 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 193 184 185 16 NOTE_INSN_DELETED)
(debug_insn 185 193 186 16 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 186 185 187 16 (debug_marker) "../System/pomozne_funkcije.c":188:35 -1
     (nil))
(debug_insn 187 186 188 16 (var_location:SI j (const_int 3 [0x3])) -1
     (nil))
(debug_insn 188 187 189 16 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 189 188 190 16 (debug_marker) "../System/pomozne_funkcije.c":188:19 -1
     (nil))
(debug_insn 190 189 192 16 (debug_marker) "../System/pomozne_funkcije.c":189:8 -1
     (nil))
(insn 192 190 194 16 (set (reg:SI 189 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 231)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/pomozne_funkcije.c":189:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 231)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 000000000786a870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
(jump_insn 194 192 195 16 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 189 [ sp[3].life ])
                        (const_int 0 [0]))
                    (label_ref 200)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/pomozne_funkcije.c":189:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 189 [ sp[3].life ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 200)
(note 195 194 196 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 197 17 (debug_marker) "../System/pomozne_funkcije.c":189:27 -1
     (nil))
(insn 197 196 198 17 (set (reg:SI 190)
        (ashift:SI (reg/v:SI 142 [ check ])
            (const_int 1 [0x1]))) "../System/pomozne_funkcije.c":189:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ check ])
        (nil)))
(insn 198 197 199 17 (set (reg/v:SI 142 [ check ])
        (zero_extend:SI (subreg:QI (reg:SI 190) 0))) "../System/pomozne_funkcije.c":189:33 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(debug_insn 199 198 200 17 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) "../System/pomozne_funkcije.c":189:33 -1
     (nil))
(code_label 200 199 201 18 178 (nil) [1 uses])
(note 201 200 202 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 202 201 203 18 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 203 202 204 18 (debug_marker) "../System/pomozne_funkcije.c":188:35 -1
     (nil))
(debug_insn 204 203 205 18 (var_location:SI j (const_int 4 [0x4])) -1
     (nil))
(debug_insn 205 204 206 18 (var_location:QI check (subreg:QI (reg/v:SI 142 [ check ]) 0)) -1
     (nil))
(debug_insn 206 205 207 18 (debug_marker) "../System/pomozne_funkcije.c":188:19 -1
     (nil))
(debug_insn 207 206 208 18 (debug_marker) "../System/pomozne_funkcije.c":191:7 -1
     (nil))
(insn 208 207 209 18 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ check ])) "../System/pomozne_funkcije.c":191:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 142 [ check ])
        (nil)))
(call_insn 209 208 210 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>) [0 LEDs_on S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":191:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("LEDs_on") [flags 0x41]  <function_decl 0000000007c32900 LEDs_on>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(code_label 210 209 211 19 174 (nil) [1 uses])
(note 211 210 232 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 232 211 212 19 NOTE_INSN_DELETED)
(debug_insn 212 232 213 19 (debug_marker) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 213 212 214 19 (var_location:SI blood (reg:SI 251 [orig:124 ivtmp.230 ] [124])) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 214 213 215 19 (var_location:QI x (const_int 0 [0])) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 215 214 216 19 (var_location:QI y (const_int 0 [0])) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 216 215 217 19 (var_location:SF dist (mem:SF (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
            (const_int -4 [0xfffffffffffffffc])) [0 MEM[base: _99, offset: 4294967292B]+0 S4 A32])) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 217 216 218 19 (debug_marker:BLK) "../System/pomozne_funkcije.c":211:6 -1
     (nil))
(debug_insn 218 217 220 19 (debug_marker) "../System/pomozne_funkcije.c":212:5 -1
     (nil))
(insn 220 218 219 19 (set (reg:SF 192 [ MEM[base: _99, offset: 4294967292B] ])
        (mem:SF (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[base: _99, offset: 4294967292B]+0 S4 A32])) "../System/pomozne_funkcije.c":212:11 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
                (const_int -4 [0xfffffffffffffffc])) [1 MEM[base: _99, offset: 4294967292B]+0 S4 A32])
        (nil)))
(insn 219 220 221 19 (set (reg:SF 191)
        (const_double:SF 2.0e+1 [0x0.ap+5])) "../System/pomozne_funkcije.c":212:11 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 2.0e+1 [0x0.ap+5])
        (nil)))
(insn 221 219 222 19 (set (reg/v:SF 126 [ scale ])
        (div:SF (reg:SF 191)
            (reg:SF 192 [ MEM[base: _99, offset: 4294967292B] ]))) "../System/pomozne_funkcije.c":212:11 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 192 [ MEM[base: _99, offset: 4294967292B] ])
        (expr_list:REG_DEAD (reg:SF 191)
            (expr_list:REG_EQUAL (div:SF (const_double:SF 2.0e+1 [0x0.ap+5])
                    (reg:SF 192 [ MEM[base: _99, offset: 4294967292B] ]))
                (nil)))))
(debug_insn 222 221 223 19 (var_location:SF scale (reg/v:SF 126 [ scale ])) "../System/pomozne_funkcije.c":212:11 -1
     (nil))
(debug_insn 223 222 224 19 (debug_marker) "../System/pomozne_funkcije.c":213:5 -1
     (nil))
(debug_insn 224 223 225 19 (var_location:SF scale (smin:SF (reg/v:SF 126 [ scale ])
        (const_double:SF 1.0e+0 [0x0.8p+1]))) -1
     (nil))
(debug_insn 225 224 226 19 (debug_marker) "../System/pomozne_funkcije.c":214:5 -1
     (nil))
(debug_insn 226 225 227 19 (debug_marker) "../System/pomozne_funkcije.c":214:10 -1
     (nil))
(debug_insn 227 226 228 19 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 228 227 229 19 (debug_marker) "../System/pomozne_funkcije.c":214:20 -1
     (nil))
(insn 229 228 401 19 (set (reg:SF 194)
        (const_double:SF 1.0e+0 [0x0.8p+1])) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_EQUIV (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 401 229 402 19 (set (reg:CCFPE 101 vfpcc)
        (compare:CCFPE (reg/v:SF 126 [ scale ])
            (reg:SF 194))) "../System/pomozne_funkcije.c":218:74 828 {*cmpsf_trap_vfp}
     (nil))
(insn 402 401 233 19 (set (reg:CCFPE 100 cc)
        (reg:CCFPE 101 vfpcc)) "../System/pomozne_funkcije.c":218:74 817 {*movcc_vfp}
     (expr_list:REG_DEAD (reg:CCFPE 101 vfpcc)
        (nil)))
(insn 233 402 234 19 (set (reg:SF 0 r0)
        (if_then_else:SF (le (reg:CCFPE 100 cc)
                (const_int 0 [0]))
            (reg/v:SF 126 [ scale ])
            (reg:SF 194))) "../System/pomozne_funkcije.c":218:74 741 {*thumb2_movsfcc_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (expr_list:REG_DEAD (reg/v:SF 126 [ scale ])
            (expr_list:REG_DEAD (reg:CCFPE 100 cc)
                (nil)))))
(call_insn/u 234 233 388 19 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_f2d") [flags 0x41]  <function_decl 00000000067e7200 __aeabi_f2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SF 0 r0))
            (nil))))
(insn 388 234 235 19 (set (reg:DF 244)
        (reg:DF 0 r0)) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (nil))
(insn 235 388 5 19 (set (reg:DF 133 [ _57 ])
        (reg:DF 244)) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 244)
        (nil)))
(insn 5 235 359 19 (set (reg:SI 145 [ ivtmp.222 ])
        (reg:SI 251 [orig:124 ivtmp.230 ] [124])) "../System/pomozne_funkcije.c":218:74 728 {*thumb2_movsi_vfp}
     (nil))
(insn 359 5 260 19 (set (reg:SI 229)
        (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
            (const_int 400 [0x190]))) 7 {*arm_addsi3}
     (nil))
(insn 260 359 379 19 (set (reg:SI 205)
        (const_int 1200 [0x4b0])) "../System/pomozne_funkcije.c":218:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1200 [0x4b0])
        (nil)))
(insn 379 260 238 19 (set (reg:DF 2 r2)
        (reg:DF 237)) 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 238 379 389 19 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 389 238 239 19 (set (reg:DF 245)
        (reg:DF 0 r0)) 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 0 r0)
        (nil)))
(insn 239 389 411 19 (set (reg:DF 141 [ _68 ])
        (reg:DF 245)) 739 {*thumb2_movdf_vfp}
     (expr_list:REG_DEAD (reg:DF 245)
        (expr_list:REG_EQUAL (mult:DF (reg:DF 133 [ _57 ])
                (const_double:DF -1.0000000000000000208166817117216851329430937767e-2 [-0x0.a3d70a3d70a3d8p-6]))
            (nil))))
(insn 411 239 412 19 (set (reg:SI 253 [orig:124 ivtmp.230 ] [124])
        (reg:SI 251 [orig:124 ivtmp.230 ] [124])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 251 [orig:124 ivtmp.230 ] [124])
        (nil)))
(insn 412 411 413 19 (set (reg:SI 254 [orig:145 ivtmp.222 ] [145])
        (reg:SI 145 [ ivtmp.222 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ ivtmp.222 ])
        (nil)))
(insn 413 412 312 19 (set (reg:SI 255 [229])
        (reg:SI 229)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(code_label 312 413 241 20 179 (nil) [1 uses])
(note 241 312 257 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 257 241 261 20 NOTE_INSN_DELETED)
(note 261 257 262 20 NOTE_INSN_DELETED)
(note 262 261 280 20 NOTE_INSN_DELETED)
(note 280 262 287 20 NOTE_INSN_DELETED)
(note 287 280 291 20 NOTE_INSN_DELETED)
(note 291 287 292 20 NOTE_INSN_DELETED)
(note 292 291 302 20 NOTE_INSN_DELETED)
(note 302 292 242 20 NOTE_INSN_DELETED)
(debug_insn 242 302 243 20 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 243 242 246 20 (debug_marker) "../System/pomozne_funkcije.c":215:9 -1
     (nil))
(insn 246 243 247 20 (set (mem:SF (reg:SI 254 [orig:145 ivtmp.222 ] [145]) [1 MEM[base: _82, offset: 0B]+0 S4 A32])
        (reg:SF 238)) "../System/pomozne_funkcije.c":215:23 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 247 246 249 20 (debug_marker) "../System/pomozne_funkcije.c":216:9 -1
     (nil))
(insn 249 247 250 20 (set (mem:SF (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                (const_int 4 [0x4])) [1 MEM[base: _82, offset: 4B]+0 S4 A32])
        (reg:SF 238)) "../System/pomozne_funkcije.c":216:23 737 {*thumb2_movsf_vfp}
     (nil))
(debug_insn 250 249 251 20 (debug_marker) "../System/pomozne_funkcije.c":217:9 -1
     (nil))
(debug_insn 251 250 252 20 (var_location:SI range (const_int 100 [0x64])) "../System/pomozne_funkcije.c":217:13 -1
     (nil))
(debug_insn 252 251 253 20 (debug_marker) "../System/pomozne_funkcije.c":218:9 -1
     (nil))
(call_insn 253 252 390 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:36 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 390 253 254 20 (set (reg:SI 246)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":218:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 254 390 256 20 (set (reg:SI 128 [ _52 ])
        (reg:SI 246)) "../System/pomozne_funkcije.c":218:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 256 254 258 20 (parallel [
            (set (reg:SI 200)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 128 [ _52 ]))
                            (sign_extend:DI (reg:SI 239)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":218:43 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 128 [ _52 ]))
                    (const_int 458129845 [0x1b4e81b5]))
                (const_int 32 [0x20])))
        (nil)))
(insn 258 256 259 20 (set (reg:SI 203)
        (ashiftrt:SI (reg:SI 128 [ _52 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":218:43 147 {*arm_shiftsi3}
     (nil))
(insn 259 258 263 20 (set (reg:SI 199)
        (minus:SI (ashiftrt:SI (reg:SI 200)
                (const_int 7 [0x7]))
            (reg:SI 203))) "../System/pomozne_funkcije.c":218:43 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))
(insn 263 259 264 20 (set (reg:SI 0 r0)
        (minus:SI (reg:SI 128 [ _52 ])
            (mult:SI (reg:SI 205)
                (reg:SI 199)))) "../System/pomozne_funkcije.c":218:27 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg:SI 128 [ _52 ])
            (nil))))
(call_insn/u 264 263 377 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 377 264 268 20 (set (reg:DF 2 r2)
        (reg:DF 240)) "../System/pomozne_funkcije.c":218:59 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 268 377 378 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:59 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 378 268 272 20 (set (reg:DF 2 r2)
        (reg:DF 241)) "../System/pomozne_funkcije.c":218:70 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 272 378 274 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:70 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 00000000067e4700 __aeabi_dsub>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 274 272 276 20 (set (reg:DF 2 r2)
        (reg:DF 133 [ _57 ])) "../System/pomozne_funkcije.c":218:74 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 276 274 279 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 279 276 391 20 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":218:74 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 391 279 281 20 (set (reg:SF 247)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                    (const_int 8 [0x8])) [1 MEM[base: _82, offset: 8B]+0 S4 A32])
            (nil))))
(insn 281 391 282 20 (set (mem:SF (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                (const_int 8 [0x8])) [1 MEM[base: _82, offset: 8B]+0 S4 A32])
        (reg:SF 247)) "../System/pomozne_funkcije.c":218:74 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 247)
        (nil)))
(debug_insn 282 281 283 20 (debug_marker) "../System/pomozne_funkcije.c":219:9 -1
     (nil))
(call_insn 283 282 392 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:36 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000007cf6c00 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 392 283 284 20 (set (reg:SI 248)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":219:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 284 392 286 20 (set (reg:SI 136 [ _60 ])
        (reg:SI 248)) "../System/pomozne_funkcije.c":219:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 248)
        (nil)))
(insn 286 284 288 20 (parallel [
            (set (reg:SI 213)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 136 [ _60 ]))
                            (sign_extend:DI (reg:SI 242)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../System/pomozne_funkcije.c":219:43 71 {*smull_high}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 136 [ _60 ]))
                    (const_int 274877907 [0x10624dd3]))
                (const_int 32 [0x20])))
        (nil)))
(insn 288 286 289 20 (set (reg:SI 216)
        (ashiftrt:SI (reg:SI 136 [ _60 ])
            (const_int 31 [0x1f]))) "../System/pomozne_funkcije.c":219:43 147 {*arm_shiftsi3}
     (nil))
(insn 289 288 290 20 (set (reg:SI 212)
        (minus:SI (ashiftrt:SI (reg:SI 213)
                (const_int 5 [0x5]))
            (reg:SI 216))) "../System/pomozne_funkcije.c":219:43 319 {*rsb_shiftsi}
     (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_DEAD (reg:SI 213)
            (nil))))
(insn 290 289 293 20 (set (reg:SI 218)
        (const_int 500 [0x1f4])) "../System/pomozne_funkcije.c":219:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 500 [0x1f4])
        (nil)))
(insn 293 290 294 20 (set (reg:SI 0 r0)
        (minus:SI (reg:SI 136 [ _60 ])
            (mult:SI (reg:SI 218)
                (reg:SI 212)))) "../System/pomozne_funkcije.c":219:27 58 {*mls}
     (expr_list:REG_DEAD (reg:SI 218)
        (expr_list:REG_DEAD (reg:SI 212)
            (expr_list:REG_DEAD (reg:SI 136 [ _60 ])
                (nil)))))
(call_insn/u 294 293 296 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 00000000067e7300 __aeabi_i2d>)
        (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 296 294 298 20 (set (reg:DF 2 r2)
        (reg:DF 141 [ _68 ])) "../System/pomozne_funkcije.c":219:69 739 {*thumb2_movdf_vfp}
     (nil))
(call_insn/u 298 296 301 20 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:69 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:DF 2 r2)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 00000000067e4500 __aeabi_dmul>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(call_insn/u 301 298 393 20 (parallel [
            (set (reg:SF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":219:69 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("__aeabi_d2f") [flags 0x41]  <function_decl 00000000067e7100 __aeabi_d2f>)
            (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 393 301 303 20 (set (reg:SF 249)
        (reg:SF 0 r0)) "../System/pomozne_funkcije.c":219:69 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 0 r0)
        (expr_list:REG_EQUIV (mem:SF (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                    (const_int 12 [0xc])) [1 MEM[base: _82, offset: 12B]+0 S4 A32])
            (nil))))
(insn 303 393 304 20 (set (mem:SF (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                (const_int 12 [0xc])) [1 MEM[base: _82, offset: 12B]+0 S4 A32])
        (reg:SF 249)) "../System/pomozne_funkcije.c":219:69 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg:SF 249)
        (nil)))
(debug_insn 304 303 305 20 (debug_marker) "../System/pomozne_funkcije.c":220:9 -1
     (nil))
(insn 305 304 307 20 (set (reg:SI 223)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":220:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 307 305 308 20 (set (mem:QI (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
                (const_int 16 [0x10])) [0 MEM[base: _82, offset: 16B]+0 S1 A32])
        (subreg:QI (reg:SI 223) 0)) "../System/pomozne_funkcije.c":220:25 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(debug_insn 308 307 309 20 (debug_marker) "../System/pomozne_funkcije.c":214:47 -1
     (nil))
(debug_insn 309 308 310 20 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 310 309 311 20 (debug_marker) "../System/pomozne_funkcije.c":214:20 -1
     (nil))
(insn 311 310 314 20 (set (reg:SI 254 [orig:145 ivtmp.222 ] [145])
        (plus:SI (reg:SI 254 [orig:145 ivtmp.222 ] [145])
            (const_int 20 [0x14]))) "../System/pomozne_funkcije.c":214:5 7 {*arm_addsi3}
     (nil))
(insn 314 311 315 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 254 [orig:145 ivtmp.222 ] [145])
            (reg:SI 255 [229]))) "../System/pomozne_funkcije.c":214:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 315 314 416 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 312)
            (pc))) "../System/pomozne_funkcije.c":214:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1020077284 (nil)))
 -> 312)
(note 416 315 414 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 414 416 316 23 (set (reg:SI 251 [orig:124 ivtmp.230 ] [124])
        (reg:SI 253 [orig:124 ivtmp.230 ] [124])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 253 [orig:124 ivtmp.230 ] [124])
        (nil)))
(code_label 316 414 317 21 173 (nil) [3 uses])
(note 317 316 318 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 21 (var_location:SI blood (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 319 318 320 21 (var_location:QI x (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 320 319 321 21 (var_location:QI y (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 321 320 322 21 (var_location:SF dist (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 322 321 323 21 (var_location:SF scale (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 323 322 324 21 (var_location:SI i (clobber (const_int 0 [0]))) "../System/pomozne_funkcije.c":193:6 -1
     (nil))
(debug_insn 324 323 325 21 (debug_marker) "../System/pomozne_funkcije.c":177:37 -1
     (nil))
(debug_insn 325 324 326 21 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 326 325 327 21 (debug_marker) "../System/pomozne_funkcije.c":177:19 -1
     (nil))
(insn 327 326 329 21 (set (reg:SI 251 [orig:124 ivtmp.230 ] [124])
        (plus:SI (reg:SI 251 [orig:124 ivtmp.230 ] [124])
            (const_int 444 [0x1bc]))) "../System/pomozne_funkcije.c":177:4 7 {*arm_addsi3}
     (nil))
(insn 329 327 330 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 251 [orig:124 ivtmp.230 ] [124])
            (reg/f:SI 150 [ _106 ]))) "../System/pomozne_funkcije.c":177:4 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 330 329 417 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 328)
            (pc))) "../System/pomozne_funkcije.c":177:4 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 805306364 (nil)))
 -> 328)
(note 417 330 415 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 415 417 331 24 (set (reg/f:SI 234)
        (reg/f:SI 252 [234])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 252 [234])
        (nil)))
(code_label 331 415 332 22 172 (nil) [3 uses])
(note 332 331 336 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 336 332 333 22 NOTE_INSN_DELETED)
(debug_insn 333 336 334 22 (debug_marker) "../System/pomozne_funkcije.c":198:2 -1
     (nil))
(insn 334 333 335 22 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":198:20 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 335 334 394 22 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>) [0 KBD_get_button_state S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/pomozne_funkcije.c":198:20 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_get_button_state") [flags 0x41]  <function_decl 0000000007a7b400 KBD_get_button_state>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 394 335 340 22 (set (reg:SI 250)
        (reg:SI 0 r0)) "../System/pomozne_funkcije.c":198:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 340 394 408 22 (set (mem/c:QI (reg/f:SI 234) [0 gun_button_prev+0 S1 A8])
        (subreg:QI (reg:SI 250) 0)) "../System/pomozne_funkcije.c":198:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_DEAD (reg/f:SI 234)
            (nil))))
(note 408 340 0 NOTE_INSN_DELETED)

;; Function play_sound (play_sound, funcdef_no=884, decl_uid=12015, cgraph_uid=888, symbol_order=895)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 7 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 138 uninteresting
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 115: local to bb 3 def dominates all uses has unique first use
Reg 119: local to bb 3 def dominates all uses has unique first use
Reg 120: local to bb 4 def dominates all uses has unique first use
Reg 122: local to bb 4 def dominates all uses has unique first use
Reg 124: local to bb 4 def dominates all uses has unique first use
Reg 121: local to bb 4 def dominates all uses has unique first use
Reg 123: local to bb 4 def dominates all uses has unique first use
Reg 125: local to bb 4 def dominates all uses has unique first use
Reg 126: local to bb 5 def dominates all uses has unique first use
Reg 128: local to bb 5 def dominates all uses has unique first use
Reg 130: local to bb 5 def dominates all uses has unique first use
Reg 127: local to bb 5 def dominates all uses has unique first use
Reg 129: local to bb 5 def dominates all uses has unique first use
Reg 131: local to bb 5 def dominates all uses has unique first use
Reg 132: local to bb 6 def dominates all uses has unique first use
Reg 134: local to bb 6 def dominates all uses has unique first use
Reg 136: local to bb 6 def dominates all uses has unique first use
Reg 133: local to bb 6 def dominates all uses has unique first use
Reg 135: local to bb 6 def dominates all uses has unique first use
Reg 137: local to bb 6 def dominates all uses has unique first use
Ignoring reg 114 with equiv init insn
Ignoring reg 115 with equiv init insn
Ignoring reg 116 with equiv init insn
Ignoring reg 118 with equiv init insn
Ignoring reg 119 with equiv init insn
Ignoring reg 120 with equiv init insn
Ignoring reg 121 with equiv init insn
Ignoring reg 122 with equiv init insn
Ignoring reg 123 with equiv init insn
Ignoring reg 124 with equiv init insn
Ignoring reg 125 with equiv init insn
Ignoring reg 126 with equiv init insn
Ignoring reg 127 with equiv init insn
Ignoring reg 128 with equiv init insn
Ignoring reg 129 with equiv init insn
Ignoring reg 130 with equiv init insn
Ignoring reg 131 with equiv init insn
Ignoring reg 132 with equiv init insn
Ignoring reg 133 with equiv init insn
Ignoring reg 134 with equiv init insn
Ignoring reg 135 with equiv init insn
Ignoring reg 136 with equiv init insn
Ignoring reg 137 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 7 3 4 5 6 }
;; 3 succs { 7 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 18 (nil))
init_insns for 115: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 116: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 118: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 52 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 56 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 57 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 70 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 74 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 77 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 78 (nil))

Pass 1 for finding pseudo/allocno costs

    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r136,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a1(r137,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a2(r134,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a3(r135,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a4(r132,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a5(r133,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a6(r130,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a7(r131,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a8(r128,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a10(r126,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a11(r127,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a12(r124,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a13(r125,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a14(r122,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a15(r123,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r120,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a17(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a18(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a19(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a20(r116,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a21(r115,l0) costs: LO_REGS:0,0 HI_REGS:800,800 CALLER_SAVE_REGS:800,800 EVEN_REG:800,800 GENERAL_REGS:800,800 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a22(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a23(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 79(l0): point = 1
   Insn 75(l0): point = 3
   Insn 78(l0): point = 5
   Insn 71(l0): point = 7
   Insn 74(l0): point = 9
   Insn 70(l0): point = 11
   Insn 77(l0): point = 13
   Insn 73(l0): point = 15
   Insn 69(l0): point = 17
   Insn 90(l0): point = 20
   Insn 62(l0): point = 22
   Insn 58(l0): point = 24
   Insn 61(l0): point = 26
   Insn 54(l0): point = 28
   Insn 57(l0): point = 30
   Insn 53(l0): point = 32
   Insn 60(l0): point = 34
   Insn 56(l0): point = 36
   Insn 52(l0): point = 38
   Insn 88(l0): point = 41
   Insn 45(l0): point = 43
   Insn 41(l0): point = 45
   Insn 44(l0): point = 47
   Insn 37(l0): point = 49
   Insn 40(l0): point = 51
   Insn 36(l0): point = 53
   Insn 43(l0): point = 55
   Insn 39(l0): point = 57
   Insn 35(l0): point = 59
   Insn 86(l0): point = 62
   Insn 28(l0): point = 64
   Insn 24(l0): point = 66
   Insn 20(l0): point = 68
   Insn 27(l0): point = 70
   Insn 19(l0): point = 72
   Insn 26(l0): point = 74
   Insn 22(l0): point = 76
   Insn 18(l0): point = 78
   Insn 7(l0): point = 81
   Insn 85(l0): point = 83
 a0(r136): [2..13]
 a1(r137): [2..5]
 a2(r134): [4..15]
 a3(r135): [4..9]
 a4(r132): [8..17]
 a5(r133): [8..11]
 a6(r130): [23..34]
 a7(r131): [23..26]
 a8(r128): [25..36]
 a9(r129): [25..30]
 a10(r126): [29..38]
 a11(r127): [29..32]
 a12(r124): [44..55]
 a13(r125): [44..47]
 a14(r122): [46..57]
 a15(r123): [46..51]
 a16(r120): [50..59]
 a17(r121): [50..53]
 a18(r118): [65..74]
 a19(r119): [65..70]
 a20(r116): [67..76]
 a21(r115): [67..72]
 a22(r114): [69..78]
 a23(r138): [82..83]
Compressing live ranges: from 86 to 16 - 18%
Ranges after the compression:
 a0(r136): [0..3]
 a1(r137): [0..1]
 a2(r134): [0..3]
 a3(r135): [0..3]
 a4(r132): [2..3]
 a5(r133): [2..3]
 a6(r130): [4..7]
 a7(r131): [4..5]
 a8(r128): [4..7]
 a9(r129): [4..7]
 a10(r126): [6..7]
 a11(r127): [6..7]
 a12(r124): [8..11]
 a13(r125): [8..9]
 a14(r122): [8..11]
 a15(r123): [8..11]
 a16(r120): [10..11]
 a17(r121): [10..11]
 a18(r118): [12..13]
 a19(r119): [12..13]
 a20(r116): [12..13]
 a21(r115): [12..13]
 a22(r114): [12..13]
 a23(r138): [14..15]
+++Allocating 184 bytes for conflict table (uncompressed size 192)
;; a0(r136,l0) conflicts: a1(r137,l0) a2(r134,l0) a3(r135,l0) a4(r132,l0) a5(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r137,l0) conflicts: a0(r136,l0) a2(r134,l0) a3(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r134,l0) conflicts: a1(r137,l0) a0(r136,l0) a3(r135,l0) a4(r132,l0) a5(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r135,l0) conflicts: a1(r137,l0) a0(r136,l0) a2(r134,l0) a4(r132,l0) a5(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r132,l0) conflicts: a0(r136,l0) a2(r134,l0) a3(r135,l0) a5(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r133,l0) conflicts: a0(r136,l0) a2(r134,l0) a3(r135,l0) a4(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r130,l0) conflicts: a7(r131,l0) a8(r128,l0) a9(r129,l0) a10(r126,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r131,l0) conflicts: a6(r130,l0) a8(r128,l0) a9(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r128,l0) conflicts: a7(r131,l0) a6(r130,l0) a9(r129,l0) a10(r126,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r129,l0) conflicts: a7(r131,l0) a6(r130,l0) a8(r128,l0) a10(r126,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r126,l0) conflicts: a6(r130,l0) a8(r128,l0) a9(r129,l0) a11(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r127,l0) conflicts: a6(r130,l0) a8(r128,l0) a9(r129,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r124,l0) conflicts: a13(r125,l0) a14(r122,l0) a15(r123,l0) a16(r120,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r125,l0) conflicts: a12(r124,l0) a14(r122,l0) a15(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r122,l0) conflicts: a13(r125,l0) a12(r124,l0) a15(r123,l0) a16(r120,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r123,l0) conflicts: a13(r125,l0) a12(r124,l0) a14(r122,l0) a16(r120,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r120,l0) conflicts: a12(r124,l0) a14(r122,l0) a15(r123,l0) a17(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r121,l0) conflicts: a12(r124,l0) a14(r122,l0) a15(r123,l0) a16(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r118,l0) conflicts: a19(r119,l0) a20(r116,l0) a21(r115,l0) a22(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r119,l0) conflicts: a18(r118,l0) a20(r116,l0) a21(r115,l0) a22(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r116,l0) conflicts: a18(r118,l0) a19(r119,l0) a21(r115,l0) a22(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r115,l0) conflicts: a18(r118,l0) a19(r119,l0) a20(r116,l0) a22(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r114,l0) conflicts: a18(r118,l0) a19(r119,l0) a20(r116,l0) a21(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r138,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a23(r138)<-hr0@2000
  regions=1, blocks=8, points=16
    allocnos=24 (big 0), copies=0, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r136 1r137 2r134 3r135 4r132 5r133 6r130 7r131 8r128 9r129 10r126 11r127 12r124 13r125 14r122 15r123 16r120 17r121 18r118 19r119 20r116 21r115 22r114 23r138
    modified regnos: 114 115 116 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@304000
      Allocno a0r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Pushing a22(r114,l0)(cost 0)
      Pushing a20(r116,l0)(cost 0)
      Pushing a19(r119,l0)(cost 0)
      Pushing a18(r118,l0)(cost 0)
      Pushing a17(r121,l0)(cost 0)
      Pushing a16(r120,l0)(cost 0)
      Pushing a15(r123,l0)(cost 0)
      Pushing a14(r122,l0)(cost 0)
      Pushing a13(r125,l0)(cost 0)
      Pushing a12(r124,l0)(cost 0)
      Pushing a11(r127,l0)(cost 0)
      Pushing a10(r126,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a8(r128,l0)(cost 0)
      Pushing a7(r131,l0)(cost 0)
      Pushing a6(r130,l0)(cost 0)
      Pushing a5(r133,l0)(cost 0)
      Pushing a4(r132,l0)(cost 0)
      Pushing a3(r135,l0)(cost 0)
      Pushing a2(r134,l0)(cost 0)
      Pushing a1(r137,l0)(cost 0)
      Pushing a0(r136,l0)(cost 0)
      Pushing a21(r115,l0)(cost 0)
      Pushing a23(r138,l0)(cost 0)
      Popping a23(r138,l0)  -- assign reg 0
      Popping a21(r115,l0)  -- assign reg 3
      Popping a0(r136,l0)  -- assign reg 3
      Popping a1(r137,l0)  -- assign reg 2
      Popping a2(r134,l0)  -- assign reg 1
      Popping a3(r135,l0)  -- assign reg 0
      Popping a4(r132,l0)  -- assign reg 2
      Popping a5(r133,l0)  -- assign reg 4
      Popping a6(r130,l0)  -- assign reg 3
      Popping a7(r131,l0)  -- assign reg 2
      Popping a8(r128,l0)  -- assign reg 1
      Popping a9(r129,l0)  -- assign reg 0
      Popping a10(r126,l0)  -- assign reg 2
      Popping a11(r127,l0)  -- assign reg 4
      Popping a12(r124,l0)  -- assign reg 3
      Popping a13(r125,l0)  -- assign reg 2
      Popping a14(r122,l0)  -- assign reg 1
      Popping a15(r123,l0)  -- assign reg 0
      Popping a16(r120,l0)  -- assign reg 2
      Popping a17(r121,l0)  -- assign reg 4
      Popping a18(r118,l0)  -- assign reg 2
      Popping a19(r119,l0)  -- assign reg 1
      Popping a20(r116,l0)  -- assign reg 0
      Popping a22(r114,l0)  -- assign reg 4
Disposition:
   22:r114 l0     4   21:r115 l0     3   20:r116 l0     0   18:r118 l0     2
   19:r119 l0     1   16:r120 l0     2   17:r121 l0     4   14:r122 l0     1
   15:r123 l0     0   12:r124 l0     3   13:r125 l0     2   10:r126 l0     2
   11:r127 l0     4    8:r128 l0     1    9:r129 l0     0    6:r130 l0     3
    7:r131 l0     2    4:r132 l0     2    5:r133 l0     4    2:r134 l0     1
    3:r135 l0     0    0:r136 l0     3    1:r137 l0     2   23:r138 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


play_sound

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,7u} r103={1d,6u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 104{50d,54u,0e} in 61{61 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 85 2 (debug_marker) "../System/pomozne_funkcije.c":399:2 -1
     (nil))
(insn 85 6 7 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ sound ])) "../System/pomozne_funkcije.c":398:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ sound ])
        (nil)))
(jump_insn 7 85 8 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 138)
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 138)
                                (const_int 4 [0x4]))
                            (label_ref:SI 8)) [0  S4 A32])
                    (label_ref:SI 83)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 8))
        ]) "../System/pomozne_funkcije.c":399:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 83 (nil))))
 -> 8)
(code_label 8 7 9 199 (nil) [2 uses])
(jump_table_data 9 8 10 (addr_diff_vec:SI (label_ref:SI 8)
         [
            (label_ref:SI 11)
            (label_ref:SI 32)
            (label_ref:SI 49)
            (label_ref:SI 66)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 10 9 11)
(code_label 11 10 12 3 202 (nil) [1 uses])
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 13 12 14 3 (var_location:QI D#1 (const_int 0 [0])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "../System/pomozne_funkcije.c":398:6 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:QI D#2 (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:QI sound (debug_expr:QI D#2)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../System/pomozne_funkcije.c":401:3 -1
     (nil))
(insn 18 17 22 3 (set (reg/f:SI 114)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":401:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 22 18 26 3 (set (reg/f:SI 116)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":402:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 26 22 19 3 (set (reg/f:SI 118)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":403:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 19 26 27 3 (set (reg:SI 115)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":401:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 27 19 20 3 (set (reg:SI 119)
        (const_int 3209 [0xc89])) "../System/pomozne_funkcije.c":403:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3209 [0xc89])
        (nil)))
(insn 20 27 21 3 (set (mem/c:SI (reg/f:SI 114) [5 sound_select+0 S4 A32])
        (reg:SI 115)) "../System/pomozne_funkcije.c":401:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))
(debug_insn 21 20 24 3 (debug_marker) "../System/pomozne_funkcije.c":402:3 -1
     (nil))
(insn 24 21 25 3 (set (mem/c:SI (reg/f:SI 116) [5 sound_counter+0 S4 A32])
        (reg:SI 115)) "../System/pomozne_funkcije.c":402:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 115)
            (nil))))
(debug_insn 25 24 28 3 (debug_marker) "../System/pomozne_funkcije.c":403:3 -1
     (nil))
(insn 28 25 29 3 (set (mem/c:SI (reg/f:SI 118) [5 sound_limit+0 S4 A32])
        (reg:SI 119)) "../System/pomozne_funkcije.c":403:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 29 28 86 3 (debug_marker) "../System/pomozne_funkcije.c":404:3 -1
     (nil))
(jump_insn 86 29 87 3 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 87 86 32)
(code_label 32 87 33 4 201 (nil) [1 uses])
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 4 (debug_marker) "../System/pomozne_funkcije.c":406:3 -1
     (nil))
(insn 35 34 39 4 (set (reg/f:SI 120)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 39 35 43 4 (set (reg/f:SI 122)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":407:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 43 39 36 4 (set (reg/f:SI 124)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 36 43 40 4 (set (reg:SI 121)
        (const_int 1 [0x1])) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 40 36 37 4 (set (reg:SI 123)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":407:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 37 40 38 4 (set (mem/c:SI (reg/f:SI 120) [5 sound_select+0 S4 A32])
        (reg:SI 121)) "../System/pomozne_funkcije.c":406:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_DEAD (reg/f:SI 120)
            (nil))))
(debug_insn 38 37 44 4 (debug_marker) "../System/pomozne_funkcije.c":407:3 -1
     (nil))
(insn 44 38 41 4 (set (reg:SI 125)
        (const_int 2984 [0xba8])) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2984 [0xba8])
        (nil)))
(insn 41 44 42 4 (set (mem/c:SI (reg/f:SI 122) [5 sound_counter+0 S4 A32])
        (reg:SI 123)) "../System/pomozne_funkcije.c":407:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 122)
            (nil))))
(debug_insn 42 41 45 4 (debug_marker) "../System/pomozne_funkcije.c":408:3 -1
     (nil))
(insn 45 42 46 4 (set (mem/c:SI (reg/f:SI 124) [5 sound_limit+0 S4 A32])
        (reg:SI 125)) "../System/pomozne_funkcije.c":408:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 46 45 88 4 (debug_marker) "../System/pomozne_funkcije.c":409:3 -1
     (nil))
(jump_insn 88 46 89 4 (set (pc)
        (label_ref 83)) "../System/pomozne_funkcije.c":409:3 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 89 88 49)
(code_label 49 89 50 5 200 (nil) [1 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 5 (debug_marker) "../System/pomozne_funkcije.c":411:3 -1
     (nil))
(insn 52 51 56 5 (set (reg/f:SI 126)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":411:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 56 52 60 5 (set (reg/f:SI 128)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":412:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 60 56 53 5 (set (reg/f:SI 130)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":413:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 53 60 57 5 (set (reg:SI 127)
        (const_int 2 [0x2])) "../System/pomozne_funkcije.c":411:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 57 53 54 5 (set (reg:SI 129)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":412:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 54 57 55 5 (set (mem/c:SI (reg/f:SI 126) [5 sound_select+0 S4 A32])
        (reg:SI 127)) "../System/pomozne_funkcije.c":411:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (nil))))
(debug_insn 55 54 61 5 (debug_marker) "../System/pomozne_funkcije.c":412:3 -1
     (nil))
(insn 61 55 58 5 (set (reg:SI 131)
        (const_int 3721 [0xe89])) "../System/pomozne_funkcije.c":413:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3721 [0xe89])
        (nil)))
(insn 58 61 59 5 (set (mem/c:SI (reg/f:SI 128) [5 sound_counter+0 S4 A32])
        (reg:SI 129)) "../System/pomozne_funkcije.c":412:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg/f:SI 128)
            (nil))))
(debug_insn 59 58 62 5 (debug_marker) "../System/pomozne_funkcije.c":413:3 -1
     (nil))
(insn 62 59 63 5 (set (mem/c:SI (reg/f:SI 130) [5 sound_limit+0 S4 A32])
        (reg:SI 131)) "../System/pomozne_funkcije.c":413:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/f:SI 130)
            (nil))))
(debug_insn 63 62 90 5 (debug_marker) "../System/pomozne_funkcije.c":414:3 -1
     (nil))
(jump_insn 90 63 91 5 (set (pc)
        (label_ref 83)) "../System/pomozne_funkcije.c":414:3 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 91 90 66)
(code_label 66 91 67 6 198 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 6 (debug_marker) "../System/pomozne_funkcije.c":416:3 -1
     (nil))
(insn 69 68 73 6 (set (reg/f:SI 132)
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000786aea0 sound_select>)
        (nil)))
(insn 73 69 77 6 (set (reg/f:SI 134)
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)) "../System/pomozne_funkcije.c":417:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 000000000786ad80 sound_counter>)
        (nil)))
(insn 77 73 70 6 (set (reg/f:SI 136)
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 000000000786ae10 sound_limit>)
        (nil)))
(insn 70 77 74 6 (set (reg:SI 133)
        (const_int 3 [0x3])) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 74 70 71 6 (set (reg:SI 135)
        (const_int 0 [0])) "../System/pomozne_funkcije.c":417:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 71 74 72 6 (set (mem/c:SI (reg/f:SI 132) [5 sound_select+0 S4 A32])
        (reg:SI 133)) "../System/pomozne_funkcije.c":416:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg/f:SI 132)
            (nil))))
(debug_insn 72 71 78 6 (debug_marker) "../System/pomozne_funkcije.c":417:3 -1
     (nil))
(insn 78 72 75 6 (set (reg:SI 137)
        (const_int 9330 [0x2472])) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 9330 [0x2472])
        (nil)))
(insn 75 78 76 6 (set (mem/c:SI (reg/f:SI 134) [5 sound_counter+0 S4 A32])
        (reg:SI 135)) "../System/pomozne_funkcije.c":417:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 76 75 79 6 (debug_marker) "../System/pomozne_funkcije.c":418:3 -1
     (nil))
(insn 79 76 82 6 (set (mem/c:SI (reg/f:SI 136) [5 sound_limit+0 S4 A32])
        (reg:SI 137)) "../System/pomozne_funkcije.c":418:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 82 79 83 6 (var_location:QI sound (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 83 82 84 7 196 (nil) [4 uses])
(note 84 83 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 96 84 0 NOTE_INSN_DELETED)
