Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon May 13 18:08:23 2024
| Host             : DESKTOP-6FON3F6 running 64-bit major release  (build 9200)
| Command          : report_power -file TESTENV_power_routed.rpt -pb TESTENV_power_summary_routed.pb -rpx TESTENV_power_routed.rpx
| Design           : TESTENV
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.494       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.299       |
| Device Static (W)        | 0.195        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 37.1         |
| Junction Temperature (C) | 72.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.151 |      620 |       --- |             --- |
|   LUT as Logic           |     1.309 |      229 |     63400 |            0.36 |
|   LUT as Distributed RAM |     0.646 |       76 |     19000 |            0.40 |
|   CARRY4                 |     0.107 |       26 |     15850 |            0.16 |
|   F7/F8 Muxes            |     0.045 |       48 |     63400 |            0.08 |
|   Register               |     0.038 |      157 |    126800 |            0.12 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     2.652 |      479 |       --- |             --- |
| I/O                      |     5.497 |       34 |       210 |           16.19 |
| Static Power             |     0.195 |          |           |                 |
| Total                    |    10.494 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.924 |       4.826 |      0.098 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.476 |       0.448 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     2.596 |       2.592 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| TESTENV                           |    10.299 |
|   Ex                              |     0.882 |
|   ID                              |     1.765 |
|     reg_file_reg_r1_0_31_0_5      |     0.084 |
|     reg_file_reg_r1_0_31_12_17    |     0.084 |
|     reg_file_reg_r1_0_31_18_23    |     0.077 |
|     reg_file_reg_r1_0_31_24_29    |     0.072 |
|     reg_file_reg_r1_0_31_30_31    |     0.018 |
|     reg_file_reg_r1_0_31_30_31__0 |     0.016 |
|     reg_file_reg_r1_0_31_6_11     |     0.075 |
|     reg_file_reg_r2_0_31_0_5      |     0.115 |
|     reg_file_reg_r2_0_31_12_17    |     0.106 |
|     reg_file_reg_r2_0_31_18_23    |     0.101 |
|     reg_file_reg_r2_0_31_24_29    |     0.107 |
|     reg_file_reg_r2_0_31_30_31    |     0.022 |
|     reg_file_reg_r2_0_31_30_31__0 |     0.020 |
|     reg_file_reg_r2_0_31_6_11     |     0.097 |
|   IFetch                          |     1.230 |
|   dispaly                         |     0.098 |
|   memorie                         |     0.390 |
|     MEM_reg_0_63_0_0              |     0.014 |
|     MEM_reg_0_63_10_10            |     0.011 |
|     MEM_reg_0_63_11_11            |     0.011 |
|     MEM_reg_0_63_12_12            |     0.012 |
|     MEM_reg_0_63_13_13            |     0.012 |
|     MEM_reg_0_63_14_14            |     0.015 |
|     MEM_reg_0_63_15_15            |     0.012 |
|     MEM_reg_0_63_16_16            |     0.014 |
|     MEM_reg_0_63_17_17            |     0.012 |
|     MEM_reg_0_63_18_18            |     0.009 |
|     MEM_reg_0_63_19_19            |     0.013 |
|     MEM_reg_0_63_1_1              |     0.011 |
|     MEM_reg_0_63_20_20            |     0.012 |
|     MEM_reg_0_63_21_21            |     0.011 |
|     MEM_reg_0_63_22_22            |     0.013 |
|     MEM_reg_0_63_23_23            |     0.011 |
|     MEM_reg_0_63_24_24            |     0.010 |
|     MEM_reg_0_63_25_25            |     0.009 |
|     MEM_reg_0_63_26_26            |     0.017 |
|     MEM_reg_0_63_27_27            |     0.010 |
|     MEM_reg_0_63_28_28            |     0.010 |
|     MEM_reg_0_63_29_29            |     0.009 |
|     MEM_reg_0_63_2_2              |     0.014 |
|     MEM_reg_0_63_30_30            |     0.012 |
|     MEM_reg_0_63_31_31            |     0.010 |
|     MEM_reg_0_63_3_3              |     0.016 |
|     MEM_reg_0_63_4_4              |     0.013 |
|     MEM_reg_0_63_5_5              |     0.016 |
|     MEM_reg_0_63_6_6              |     0.012 |
|     MEM_reg_0_63_7_7              |     0.012 |
|     MEM_reg_0_63_8_8              |     0.010 |
|     MEM_reg_0_63_9_9              |     0.009 |
|   monopulse                       |     0.108 |
+-----------------------------------+-----------+


