The FFT will support complex fixed point signed and unsigned numbers at 300MHz. The design was made to pass 800 plus testcases. 

More details can be found in the spec sheet - ffts18.pdf

The code is written in Verilog. Simulation and synthesis is carried out in Synopsys VCS and NCverilog.