parent	,	V_45
"create channel dma size %d\n"	,	L_1
ENOMEM	,	V_54
data	,	V_42
nv40_fifo_dma_new	,	F_21
nvkm_oclass	,	V_40
subdev	,	V_5
ENOSYS	,	V_49
nv40_fifo_dma_engine_dtor	,	F_13
nvif_unpack	,	F_23
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_57
nvif_ioctl	,	F_22
u32	,	T_1
reg	,	V_3
pobject	,	V_44
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_59
context	,	V_33
lock	,	V_25
nvkm_fifo	,	V_39
nv40_fifo_dma_engine	,	F_1
NVKM_ENGINE_GR	,	V_9
suspend	,	V_15
nvkm_done	,	F_10
ret	,	V_48
NVKM_ENGINE_MPEG	,	V_10
offset	,	V_52
ctx	,	V_4
index	,	V_6
handle	,	V_34
version	,	V_50
push	,	V_56
ramfc	,	V_27
nvkm_wr32	,	F_7
spin_unlock_irqrestore	,	F_11
size	,	V_43
spin_lock_irqsave	,	F_4
nvkm_object_bind	,	F_16
nvkm_mask	,	F_5
GFP_KERNEL	,	V_53
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_58
device	,	V_11
hash	,	V_35
NVKM_ENGINE_SW	,	V_8
object	,	V_32
nv40_fifo_dma_engine_fini	,	F_3
nv40_fifo_dma_object_ctor	,	F_17
nr	,	V_26
flags	,	V_23
mutex	,	V_37
nvkm_fifo_chan	,	V_13
mutex_unlock	,	F_20
engine	,	V_2
kzalloc	,	F_24
nvkm_engine	,	V_1
nv04_fifo_chan	,	V_16
nv04_fifo	,	V_18
nvkm_rd32	,	F_6
nvkm_kmap	,	F_8
addr	,	V_30
ramht	,	V_38
nvkm_ramht_insert	,	F_19
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_60
fifo	,	V_19
oclass	,	V_41
"create channel dma vers %d pushbuf %llx "	,	L_2
nvkm_instmem	,	V_21
WARN_ON	,	F_2
nv40_fifo_dma_func	,	V_55
chipset	,	V_12
chid	,	V_24
nv40_fifo_dma_engine_ctor	,	F_15
nv40_fifo_dma_engine_init	,	F_12
EINVAL	,	V_36
__BIG_ENDIAN	,	F_26
nvkm_wo32	,	F_9
nvkm_gpuobj_del	,	F_14
nvkm_fifo_chan_ctor	,	F_25
inst	,	V_28
mutex_lock	,	F_18
v0	,	V_47
NVKM_ENGINE_DMAOBJ	,	V_7
chan	,	V_17
nv03_channel_dma_v0	,	V_46
imem	,	V_22
nvkm_object	,	V_31
base	,	V_14
nvkm_device	,	V_20
engn	,	V_29
"offset %08x\n"	,	L_3
pushbuf	,	V_51
