{
    "design__instance__count": 1382,
    "design__instance__area": 11962.7,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0003493708500172943,
    "power__switching__total": 0.00014051013567950577,
    "power__leakage__total": 1.269582750040854e-08,
    "power__total": 0.000489893660414964,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.069588,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.069588,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.338289,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.440692,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.338289,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.826351,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 68,
    "design__max_fanout_violation__count": 5,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.04879,
    "clock__skew__worst_setup": -0.091607,
    "timing__hold__ws": 0.122186,
    "timing__setup__ws": -5.988941,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -340.163086,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -5.988941,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.122186,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 242,
    "timing__setup_r2r__ws": -5.988941,
    "timing__setup_r2r_vio__count": 198,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 16493.3,
    "design__instance__count__stdcell": 1382,
    "design__instance__area__stdcell": 11962.7,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.725307,
    "design__instance__utilization__stdcell": 0.725307,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 30748.1,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 2,
    "design__instance__count__hold_buffer": 68,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 1176,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 2243,
    "route__wirelength__iter:1": 38400,
    "route__drc_errors__iter:2": 1237,
    "route__wirelength__iter:2": 37577,
    "route__drc_errors__iter:3": 974,
    "route__wirelength__iter:3": 37188,
    "route__drc_errors__iter:4": 426,
    "route__wirelength__iter:4": 37170,
    "route__drc_errors__iter:5": 246,
    "route__wirelength__iter:5": 37126,
    "route__drc_errors__iter:6": 246,
    "route__wirelength__iter:6": 37126,
    "route__drc_errors__iter:7": 176,
    "route__wirelength__iter:7": 37109,
    "route__drc_errors__iter:8": 115,
    "route__wirelength__iter:8": 37121,
    "route__drc_errors__iter:9": 105,
    "route__wirelength__iter:9": 37107,
    "route__drc_errors__iter:10": 102,
    "route__wirelength__iter:10": 37093,
    "route__drc_errors__iter:11": 7,
    "route__wirelength__iter:11": 37079,
    "route__drc_errors__iter:12": 5,
    "route__wirelength__iter:12": 37078,
    "route__drc_errors__iter:13": 5,
    "route__wirelength__iter:13": 37078,
    "route__drc_errors__iter:14": 5,
    "route__wirelength__iter:14": 37078,
    "route__drc_errors__iter:15": 0,
    "route__wirelength__iter:15": 37081,
    "route__drc_errors": 0,
    "route__wirelength": 37081,
    "route__vias": 9712,
    "route__vias__singlecut": 9712,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 9,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 243.25,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 41,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.083309,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.083309,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.905739,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -5.767239,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -323.596222,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -5.767239,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.905739,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 81,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -5.767239,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.054673,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.054673,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.126049,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.98982,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.126049,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.800734,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.06212,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.06212,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.332832,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.558265,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.332832,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.941812,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 27,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.074033,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.074033,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.896415,
    "timing__setup__ws__corner:min_ss_100C_1v60": -5.542505,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -306.377533,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -5.542505,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.896415,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 80,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -5.542505,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.04879,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.04879,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.122186,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.069362,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.122186,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.890978,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.076684,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.076684,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.344691,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.341491,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.344691,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.706146,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 17,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 68,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.091607,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.091607,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.916389,
    "timing__setup__ws__corner:max_ss_100C_1v60": -5.988941,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -340.163086,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -5.988941,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.916389,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 81,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -5.988941,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 66,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 17,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.061043,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.061043,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13066,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 2.922756,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.13066,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.704107,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 17,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 17,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79987,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.2416e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000125842,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000124891,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.26486e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000124891,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.24e-05,
    "ir__drop__worst": 0.000126,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}