--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ADCLK       |         8.198(R)|      SLOW  |         4.291(R)|      FAST  |CLK_BUFGP         |   0.000|
ADCSN       |         8.559(R)|      SLOW  |         4.576(R)|      FAST  |CLK_BUFGP         |   0.000|
DP          |         7.519(R)|      SLOW  |         3.884(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_A        |         9.067(R)|      SLOW  |         4.028(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_B        |         8.750(R)|      SLOW  |         4.059(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_C        |         9.337(R)|      SLOW  |         4.139(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_D        |         9.606(R)|      SLOW  |         4.361(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_E        |         9.217(R)|      SLOW  |         3.890(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_EN3      |         9.176(R)|      SLOW  |         4.916(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_EN4      |         8.744(R)|      SLOW  |         4.612(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_F        |         8.974(R)|      SLOW  |         3.919(R)|      FAST  |CLK_BUFGP         |   0.000|
DS_G        |         9.681(R)|      SLOW  |         4.398(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.823|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 03 02:23:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



