<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sreg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sreg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sreg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sreg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sreg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sreg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sreg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sreg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sreg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sreg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sreg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sreg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sreg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sreg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sreg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sreg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sreg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sreg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sreg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sreg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sreg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sreg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sreg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sreg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sreg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sreg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sreg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sreg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sreg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sreg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sreg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sreg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sreg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sreg_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sreg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sreg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1467966356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1467966349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467968524" xil_pn:in_ck="-7966168373595799151" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1467968524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bench.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467966436" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5052469696056716854" xil_pn:start_ts="1467966436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966436" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8373393161320452680" xil_pn:start_ts="1467966436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966356" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3583325451506605770" xil_pn:start_ts="1467966356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467968527" xil_pn:in_ck="-7966168373595799151" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1467968527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bench.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467968530" xil_pn:in_ck="-7966168373595799151" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6475598177828617934" xil_pn:start_ts="1467968527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bench_beh.prj"/>
      <outfile xil_pn:name="bench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1467968530" xil_pn:in_ck="2670493430623270095" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1503893509379234683" xil_pn:start_ts="1467968530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2443653410289188062" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3583325451506605770" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7717367507507401884" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467966304" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3190028257924920128" xil_pn:start_ts="1467966304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467968495" xil_pn:in_ck="5052424900513" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7746827995394853651" xil_pn:start_ts="1467968486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sreg.lso"/>
      <outfile xil_pn:name="sreg.ngc"/>
      <outfile xil_pn:name="sreg.ngr"/>
      <outfile xil_pn:name="sreg.prj"/>
      <outfile xil_pn:name="sreg.stx"/>
      <outfile xil_pn:name="sreg.syr"/>
      <outfile xil_pn:name="sreg.xst"/>
      <outfile xil_pn:name="sreg_vhdl.prj"/>
      <outfile xil_pn:name="sreg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1467966311" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6395389838289416879" xil_pn:start_ts="1467966311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467968502" xil_pn:in_ck="5052424891767" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="470017379959959523" xil_pn:start_ts="1467968495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sreg.bld"/>
      <outfile xil_pn:name="sreg.ngd"/>
      <outfile xil_pn:name="sreg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1467968509" xil_pn:in_ck="5052424891768" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5413202675996947619" xil_pn:start_ts="1467968502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sreg.pcf"/>
      <outfile xil_pn:name="sreg_map.map"/>
      <outfile xil_pn:name="sreg_map.mrp"/>
      <outfile xil_pn:name="sreg_map.ncd"/>
      <outfile xil_pn:name="sreg_map.ngm"/>
      <outfile xil_pn:name="sreg_map.xrpt"/>
      <outfile xil_pn:name="sreg_summary.xml"/>
      <outfile xil_pn:name="sreg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1467968520" xil_pn:in_ck="5991778866863831185" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1467968509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sreg.ncd"/>
      <outfile xil_pn:name="sreg.pad"/>
      <outfile xil_pn:name="sreg.par"/>
      <outfile xil_pn:name="sreg.ptwx"/>
      <outfile xil_pn:name="sreg.unroutes"/>
      <outfile xil_pn:name="sreg.xpi"/>
      <outfile xil_pn:name="sreg_pad.csv"/>
      <outfile xil_pn:name="sreg_pad.txt"/>
      <outfile xil_pn:name="sreg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1467968520" xil_pn:in_ck="5052424891636" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1467968517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sreg.twr"/>
      <outfile xil_pn:name="sreg.twx"/>
    </transform>
  </transforms>

</generated_project>
