================================================================================ 
Commit: de2c488b0102285a635ed8e7528b6f961d94c10d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 12:58:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 3373

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ac95608b539da506c448efb78508be6901570236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3373_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 9 09:49:51 2020 -0700
Change-Id: I926462f25f49d2f84072af69b36471d5c8ffafdb
Original commit hash: 7abad22eedd0b059f837cecfa1c93890ba0d3c90

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3850c533884ab49585eb084b56b8c54ba1042db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 9 09:42:53 2020 -0700
Change-Id: I73d4fd5aa80ccc2da8ff719c772b188ec75bb5b5
Original commit hash: d30d2b9adb91e2f6df76e1de02e4c62d89adcc27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3a8bc8149dc6c77bacab53599719acbf7b83354a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:32 2020 -0700 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1045

Hsd-es-id: NA
Original commit date: Wed Sep 9 13:38:48 2020 +0530
Change-Id: I8e30f667dc3a13d1abe62fd73ea570fa0d0f2495
Original commit hash: 8cfc3051fcd439e4beecb24e5cbb1d43bb0bea6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 689eda87ba6574b8b295dc112ee862f9db196347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update to Tigerlake B0 Unified (uCode + pCode) Production Patch 0x60

Hsd-es-id: 22011382867
Original commit date: Tue Sep 8 14:08:40 2020 -0700
Change-Id: I94d0507756adbbe44981937de8eb6d293dc17810
Original commit hash: 8395bd15369a09522b90468c7734c7496e0e3b71

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d609d69168fefb61e05185b53c191d526aae4f06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3371.02

Hsd-es-id: N/A
Original commit date: Tue Sep 8 15:03:21 2020 -0700
Change-Id: I616fc5cd969991ae89d09a78c6b198025feb2a73
Original commit hash: fe644d4a024c674b4d4dbd0bba9c7649f2d3249b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c0c1fbc607a94bd873f5169647f631496f641c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:15 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.6.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: <HSD-ES bug id>
Original commit date: Thu Sep 3 17:48:44 2020 -0700
Change-Id: I0b0d32ff44288ff63fa65247654395a2f33cc7c7
Original commit hash: cd2ab5d1e055719f7101ce2237c82427e6288607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c78da1c796eb1300810764683a955f921134f25b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 3 18:09:14 2020 +0000
Original commit date: Thu Sep 3 18:09:14 2020 +0000
Original commit hash: 8c24f9ead094a3772ba57bcd9f66ca687381118d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 032569a0aecb00079ecbfd4b0eb21e1ef2c8acd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:22:05 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC][LP5] DCC Lane result outliers on some parts

Issue
On some parts EV observes outliers in DCC results

Solution
Run Rcomp three times at the end of DCCInit

Hsd-es-id: 22011372647
Original commit date: Tue Aug 25 14:54:10 2020 -0700
Change-Id: I58dd23a450fcb360fcd249e76ce693a41c73ad88
Original commit hash: 87e0d9c845ee4bb127a4f336f180b82b1bd821a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a5fd923d76f1d34ddd9cd2719ce8d58dec56fbe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 3 02:28:51 2020 +0000
Original commit date: Thu Sep 3 02:28:51 2020 +0000
Original commit hash: c42816ba8f6c133b3b25c585c250e3c2321505eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08b8a38b55701f99621081605b2533997eb1d183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL] [MRC] DCC Look Up Table formula change

Issue: Subtraction done for Fine and Coarse is doing A - B but needs to change to B - A.

Fix: Flip the variables in the subtraction portion

Affect Platforms:
TGL-U, TGL-Y, TGL-H

Hsd-es-id: 14012384942
Original commit date: Tue Aug 11 14:38:27 2020 -0700
Change-Id: I94ce956436848487228931a4b2805ca20e7f988a
Original commit hash: 7e712f6ae648a22d6a4010506d7b8928d31fd9ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f77723665c9168505d4f97c1ad8bafbff7427079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 2 22:41:26 2020 +0000
Original commit date: Wed Sep 2 22:41:26 2020 +0000
Original commit hash: 31e279a1bbae0a6a35427ee574913b1e72c038e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa183dc3296cb8ed26c8ebdc8e190928ae2c6d6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Apply LP5 RxRankMuxDelay changes to Lp4x as well

It was found that RxRankMuxDelay needs to be 1 less for LP5 and LP4x on TGL U and Y.

Affect Platforms:
TGL-U, TGL-Y

Hsd-es-id: 14012283406
Original commit date: Fri Aug 7 16:43:42 2020 -0700
Change-Id: Id1aa80c7d46acd982621a904b69a490860b4a7b6
Original commit hash: a9e13b562e99b0e3fdd3ac0112b3b5a2e4c31529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 23f61a1e1fbc65d4f38e5a246642db2b12e3d3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:37 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC]: Use the Pre-defined Macro for Dynamic Memory changes bit mask

[Title]
[TGLH][TGP][OC] Missing knob for enabling Dynamic Memory changes in TGL-H BIOS

[Issue/Feature Description]
The value for Dynamic Memory changes bit mask was hardcode as 0b10.

[Resolution]
Replace the hard code one with pre-defined Macro DYNAMIC_MEMORY_TIMING_CHANGES_EN_MASK

Hsd-es-id: 22010939207
Original commit date: Fri Aug 28 10:51:41 2020 +0800
Change-Id: Ieb84b967f381bfd7c73a3d40ae36bd93060e9025
Original commit hash: 0af16576ee57b3e35140ea60b2c305846b11d0a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: aa435b9822509a24941744163a8cd207129e6f89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 27 19:02:39 2020 +0000
Original commit date: Thu Aug 27 19:02:39 2020 +0000
Original commit hash: 819f6ff08cbea787b6a4a1f9c2ac901b3a0420cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb1d05b25460ed14406bb91e309250bec4c4aae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 26 18:07:40 2020 +0000
Original commit date: Wed Aug 26 18:07:40 2020 +0000
Original commit hash: 23a365a2ba466946122a966d44b7ff28ffd630d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 479bd93c70fdea4101a1c09d6a3e20bb8ea116a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:18 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MiniBIOS ucode patches

Updated TGL B-step to 0x5a.  Updated TGL P-step to 0x38.

Affected Platforms:
TGL-U, TGL-Y, TGL-H

Hsd-es-id: N/A
Original commit date: Wed Aug 26 13:02:50 2020 +0800
Change-Id: I5c6a49e64bc5fdbaea7508eeb5b6c130931e6116
Original commit hash: b9a8e7b9ff09671f5fd8bfde1d68db07019b4a3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000056.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_0000005a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000032.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000038.inc

================================================================================ 
Commit: e8a5c34be6e343b6630d89160fb44e3043231629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:10 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.5.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Aug 26 12:49:50 2020 +0800
Change-Id: If2a9c3ccc4b1c917f3f1ab8486f1f2a280b1107e
Original commit hash: 635eabc942e0ba73c153d68f46f8ba3940f540f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69ad2d2e3a0dddd6354f79de6fc23da4a0814258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Default IotgPllSscEn does not match RVP FSP default

Hsd-es-id: 22011378541
Original commit date: Tue Sep 8 11:38:18 2020 +0530
Change-Id: Ia5b588f77028ca4dfdafd82e416713b76b42fd4f
Original commit hash: 4ce9905bb0ce7b1b639c5fcfe738306e6d718d53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: 8b07f1b89ab582ae0e5c5863c517fe5ff558bbc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:21:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3371.01

Hsd-es-id: N/A
Original commit date: Tue Sep 8 12:50:12 2020 -0700
Change-Id: Ifd5751d63c32a651f2b61051ff0c45bb887f7b51
Original commit hash: 14ba7bfb3fbb12b25f10c3c6af8be60d065d9014

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6e92e5c4a03f7347df66687bd01f372b11857db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [B2] BIOS from 3234 and beyond does not allow loopback

Impacted Platforms: TGL

Hsd-es-id: 14011957712
Original commit date: Thu Aug 20 16:55:06 2020 +0530
Change-Id: Ie152486cec1261d04458132e9c2609f3de65c1da
Original commit hash: 38066c83df6d39a4897f491354f05b1002dd0335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 85b0215e58ce51695b970727421b901f876646d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:50 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY - Need Bios Recipe Change to w/a End Point issue (XL1EL)

Hsd-es-id: 16011714994
Original commit date: Fri Aug 28 00:39:30 2020 +0530
Change-Id: I9eabde826332596468f34f286d52d3dc06bd7b59
Original commit hash: c73f996812606a8ff8f8e0361f589f76be3ddb7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b18e0d2fa2b8da37e346aa73e01e108d96751618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:43 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x3a

Hsd-es-id: 14012390924
Original commit date: Wed Sep 2 12:19:50 2020 -0700
Change-Id: I93505bd5721ba9f69b545bd2970f6c9ef5ff07e0
Original commit hash: 68e896b1aa14c2cb0d50af5f349b9f163b1d2464

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cc5821d8930476571c58b41f8c3c0f421a290e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:38 2020 -0700 
-------------------------------------------------------------------------------- 
Fix that PCIe device is not configured correctly while hot plug PCIe device.
  Bring root port to D0 in the beginning of SMI handler.

Hsd-es-id: 16011704533
Original commit date: Thu Aug 27 14:25:52 2020 +0800
Change-Id: I93eba183dc1f4b30db0ff9eb17717dda9f2ee7a7
Original commit hash: 070a678c33665f16b390644ee6530a3c1f59960b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: 12a93fdf02a2dc5009d76f6b98bf43cf0b23e1ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H] The macro AP_SCOPE_PSD_METHOD (08) and (09) will be wrong report to \_SB.PR00

- Due to iASL had added octal support as
  for writing as 0x1234, iASL will interpret the integer as hexadecimal
  for writing as 1234, iASL will interpret the integer as decimal
  for writing as 01234, iASL will interpret the integer as octal
- Issue on 08 and 09 will be interpreted as 00 in octal and report wrong as \_SB.PR00 when _PSD method calling.
    AP_SCOPE_PSD_METHOD(08)
	AP_SCOPE_PSD_METHOD(09)
    AP_SCOPE_TPC_PTC_TSS_TSD_METHOD(08)
	AP_SCOPE_TPC_PTC_TSS_TSD_METHOD(09)

[internal-only]:

Hsd-es-id: 1508313405
Original commit date: Thu Sep 3 12:34:47 2020 +0800
Change-Id: I69a30d1ab5e23c859cb73d66c4e8af8e887f3519
Original commit hash: 92fadb46525fa075ed2ba2dbb273578d966a2678

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl

================================================================================ 
Commit: ec2c1b624c1af145dd1eb0661fff09e024420c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H] Unable to reach Favored Core frequency on ES2 CPU

[internal-only]:

Hsd-es-id: 22011374117
Original commit date: Thu Sep 3 22:39:35 2020 +0800
Change-Id: I4f468b07cea6bdb59e9548aec3b9628912007ee9
Original commit hash: c20b0743ecb9b845911e04bbca4e935005d33767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 40a9ce3ae03409af817823a3d3301755185eb54d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3-B0][TGL-H-GC][CONS][CORP]: WOL feature is not working with TBT3 Dock \Type C to LAN Dongle\USB to LAN dongle after wake from S3/S4 through magic packet

Update VCCST override flow for TGL-U only

Hsd-es-id: 16011412806
Original commit date: Wed Sep 2 18:03:23 2020 +0800
Change-Id: I43c452b0d105595dff9c246f6a545f9a8457dad5
Original commit hash: 21614fea5e234fe4913f703eae38410506353042

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: f66c758ad42c6192ee558098c93330c8cd73eba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF] Add POR sensor support

Adding POR sensor list to ASL file

Hsd-es-id: 16011629647
Original commit date: Mon Sep 7 12:31:39 2020 +0530
Change-Id: Ic7a9fe4f5767dc97ce7649d3fabc8e5fafb7a25b
Original commit hash: 8f73810402bf3ca94a7f07570892b2fc8b95a820

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 10bcab6a085f750eefeee794424eed8feddcfaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Sep 7 11:23:23 2020 -0700
Change-Id: Id4a588881dafd3f6b9b51d80deb1a096d194afc8
Original commit hash: f5b4ee0e79ab3daa1b8f23da8ab47786634aaf31

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bae18d019835037cfa40a9f8ac6f2188c0c33db1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3371_00

Hsd-es-id: no sighting
Original commit date: Mon Sep 7 11:22:05 2020 -0700
Change-Id: I362fe3f1160f5cf5ec63c67319ce258ff97dbccc
Original commit hash: 8be87d64e93f395d6841fc14a051aa504e35deda

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1b9ada859d2f497db842dae12adac25d8e96259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:20:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Sep 6 11:36:07 2020 -0700
Change-Id: Ic1325599201530113a813b08f80fb3d976a3b352
Original commit hash: eb7a571e705bff7bc4755d333275410cee82449b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1c7e1f326eb159290086deb9e4bbeb4612280fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3367_00

Hsd-es-id: no sighting
Original commit date: Sun Sep 6 11:35:12 2020 -0700
Change-Id: I4db5b7435dc861d126daaf1f421426d181fef2f0
Original commit hash: bf376fc655cae3782e2d61aee90667b069f4a310

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 38e7606abbc1de90c6b716e75d8a6cd58c1a99d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Sep 5 17:01:15 2020 -0700
Change-Id: I38d19758bd445dc5d9748dbdad2adb15bbb425f7
Original commit hash: d1bb05985c4db4e1c63cc6631b25af4fdcdf7fe7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 89ebea4b3b705bf524f2ee14e43ac7f15b7dc640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3366_00

Hsd-es-id: no sighting
Original commit date: Sat Sep 5 10:04:32 2020 -0700
Change-Id: Iaa207e22ae46943e1f478e5093faa2e70788fe6a
Original commit hash: b3509d24e8642d2312fa3ecbdaac5e5b92e22782

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e61f9c285693441210447fec8d01654877715fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:40 2020 -0700 
-------------------------------------------------------------------------------- 
BoardInitLib: BSOD and shutdown if NVME plugged into PCH slot

Update x1 Slot RST GPIO polarity

Hsd-es-id: 14012324831
Original commit date: Wed Sep 2 18:28:53 2020 -0700
Change-Id: Ibbcf26579ed87b3e87f8117d7c245101413eee96
Original commit hash: 571eb260953a6dd8b4372ad7b0b88b9a2938d340

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: f43e322d081e9f711060a04ff00b8091a042cc15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3365_02

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 12:36:31 2020 -0700
Change-Id: I1a48a080c0a4486454975ae68de0a44adcc01caa
Original commit hash: 8ba66b8d7bfb66498ee3f7ae217a80deaec6b495

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 394dc23841f2513d10254fcf197e4fa730d0b61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 12:26:33 2020 -0700
Change-Id: I19304861eacf147643bde144ff5b549ab6e04152
Original commit hash: 2b2446203db64d9b16243ac42023785fdaaf8c75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 93c5546626ef0d08e7da17eee50daa21047e789b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][GC][Cons][DC1][Corp] PEP constraint error impacting S0ix with PCH NVME \_SB.PC00.PEG0.PEGP constraint found but driver did not register with PoFx

Added a check for device existence to set the pep constraints for endpoint connected to CPU PEG slot

Hsd-es-id: 22011362615
Original commit date: Thu Sep 3 16:05:24 2020 -0700
Change-Id: I8605b2b260f2252555402ed077182a23d883dc34
Original commit hash: 86a489559fd35e371e3aeb6c00c4c3eaaac55f01

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 6ff81209db8eda3855ca3cd7e8a2ef1e55e29f25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF] Add USB CVF Support

Add Virtual GPIO, I2C devices Entry to access the IOs(GPIO,I2c) in the USB chip.

Hsd-es-id: 16011629919, 16011629920
Original commit date: Fri Jul 17 16:54:06 2020 +0530
Change-Id: I994d5788beb88247ba3269796096f1117341dc75
Original commit hash: 01bc849e22628af4e126d5dcd388dda6953ddbc1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1a2a793ce3b1ee7f2f4c057567edceaa0b0dbec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF] Add support for 14MHz SPI.

Add support for 14MHz SPI(POR frequency).

Hsd-es-id: 16010839278
Original commit date: Thu Jul 16 16:24:50 2020 +0530
Change-Id: I5fabbf92b777e98c891e9a2a53f56478a988ecb2
Original commit hash: 699e0c55c7522038d37131fc995f9db02628477b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a276e6625f143ed3e6d912000a946e508257b76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:19:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 10:47:20 2020 -0700
Change-Id: I24a7d2c3b16db13db7a5134b5e5c9bdca21a885d
Original commit hash: a5ec1aa70e8406b60a1c0d7a7bcd8a67d62bca16

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9e2a820bcdf730d42332d8b4172b3735e4878d34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3365_01

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 10:46:32 2020 -0700
Change-Id: I595becf2a27556395e07a253986fec2677fc1be5
Original commit hash: 3151a00cb644437576c0460e4d1280adcc13b2b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae6d5269d657258c9fc7dc3e3155f01c784111a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:51 2020 -0700 
-------------------------------------------------------------------------------- 
Revert of HECI3 Changes - Rehide HECI3.

Feature for HECI3 has been ZBBed for TGL. HECI3 needs to be disabled

Hsd-es-id: 18012730755
Original commit date: Wed Aug 26 09:53:24 2020 +0200
Change-Id: I5978885974df7c374115faa6aa7245a07ed06963
Original commit hash: aa2dd2e036f8568161882402140db9242a78a295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 73cd8887f9e341f38e6449048b5dced6fe7ac6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 09:55:26 2020 -0700
Change-Id: Icf5cf2303b8d5027b0115587171087d28f8d5b8d
Original commit hash: a02eaf85ccc7513c10767a110c7f486dd850b5a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: be8a8a735c33d58e41390ea1472ebe61538808a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3365_00

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 09:49:16 2020 -0700
Change-Id: Ie010b4783e923a3fdc078d9127ec6b9ec3330b71
Original commit hash: de6b4624b0dbcff742a2d70b2dc64b3565aeb030

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec09febb811959c54dfabd600d60ed8c487b3623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 3 21:59:12 2020 -0700
Change-Id: If9ae59a5d59230da0ccdc4be3c0816f8a2006990
Original commit hash: 8b1e81baf634a18320536f29a2ac0bb4a8d4e54c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6375c2ae2f9a86d09514d1ee61f5f27d540508bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3364.02

Hsd-es-id: N/A
Original commit date: Thu Sep 3 15:48:34 2020 -0700
Change-Id: Ibf3e3e238ed11f0c73e5607e8cfac785ee7e74d6
Original commit hash: 2619b200bcbac82d61ef9faf3f9a8caf2ec54c28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 09fcba52f038621c994bb33947da18aaad50654a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl] UHB - PPAG revision not updated

Updating revision Id of PPAG object to 1 when
UHB is supported.

Hsd-es-id: 1307957843
Original commit date: Thu Sep 3 13:06:51 2020 +0530
Change-Id: Id44a468a10694335b6daac0608068bad4502e4c2
Original commit hash: e11536213a863f840f0a5fdc993bbbb04626c6b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl

================================================================================ 
Commit: 824bd2a8ca389bb684678ff2d3139a00d17d7154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3364_01

Hsd-es-id: no sighting
Original commit date: Thu Sep 3 14:06:02 2020 -0700
Change-Id: Ide83c15a3442915d1025f8d86a813d25958837b2
Original commit hash: b46d4dfd384c44a5f968cc3bf99faacd60325eed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a70a17d196a6e60829eafd6141e790fa98ac896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Sep 3 14:05:37 2020 -0700
Change-Id: Iec39a6a7c831e0b24cea813afceba23a2619aae3
Original commit hash: cf6dbceb3863bde552c860b20505d34060056053

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a66b01946af3c716d727b154ee582f971531f080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:18:01 2020 -0700 
-------------------------------------------------------------------------------- 
Add DG support on TGL-H x16 PEG Port
- Adding RTD3 support for DG
- Adding VRAM SR support for DG

Hsd-es-id: 14012321167
Original commit date: Fri Aug 14 00:42:21 2020 +0530
Change-Id: I3853eeb960c42946a2b962ab72bc3f79eed0d363
Original commit hash: 6931bf64307b98bad4ec0dd2b422f7e994a0cb1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c

================================================================================ 
Commit: cc17d5b3c11b43b9e0777b15cc75de9db4744105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3364_00

Hsd-es-id: no sighting
Original commit date: Thu Sep 3 10:07:54 2020 -0700
Change-Id: I7f5886f0c5f140beb4191289e9ac1dd275b509fc
Original commit hash: 0c6b5755b1493a3210b482dde533821b456e726c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 910a95f582b96ca8de8020020b76a457e78fb0d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:49 2020 -0700 
-------------------------------------------------------------------------------- 
KW Issues identified with Tigerlake-Master branch Revision 3336.00

Hsd-es-id: 22011295750
Original commit date: Tue Sep 1 15:25:05 2020 -0700
Change-Id: Ibe5abfa64a0a66c97ef6ae2dd3424aed90c33fa2
Original commit hash: 55c49e259d4e31bc3fd1bff566c7a2f0a69f4e77

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: fc90500c1cf6f622e424b125f736a983fca4949d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Update Intel Logo

Updated Intel corporate logo.

Hsd-es-id: 22011369871
Original commit date: Tue Sep 1 17:57:06 2020 -0700
Change-Id: Ic856abf1855213cc54ff78fddab7790662b4e6af
Original commit hash: 7a871d7719c2597b636b04c02e1a14d6f960d315

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Logo/Logo.bmp

================================================================================ 
Commit: 1615092e1eb3c01c80de780198670983c02144a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Sync TglPchEmbedded/PeiLib.dsc with TglPch/PeiLib.dsc

Sync change in TglPchEmbedded/PeiLib.dsc with TglPch/PeiLib.dsc from code review
https://git-amr-7.devtools.intel.com/gerrit/#/c/69295/

Hsd-es-id: NA
Original commit date: Tue Sep 1 19:11:24 2020 +0800
Change-Id: I7305232502be99d341ba830ccc0366eb36d9022e
Original commit hash: 9bddca2da63e4acd23a141db88fcd02b2f56ad76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc

================================================================================ 
Commit: 2c3b356c9d4ecebad7e2a947598ee1dab84a4446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:30 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSaInitLib: Add write protections to Set wrc COS

Add protections when writing WRC COS msr's that cause #gp
1. check if TCC SKU.
2. a single continuous bits of 1's
3. Within cache way mask

[internal-only]:

Hsd-es-id: 1409342996
Original commit date: Thu Jul 9 11:25:58 2020 -0700
Change-Id: Id8f6f90e54ce1e51418e96554117d2713cc70e00
Original commit hash: 53985320e25f6908871a2b270f35a3bb8dec9b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
ClientOneSiliconPkg/Include/Library/TccLib.h
ClientOneSiliconPkg/IpBlock/Tcc/Library/PeiDxeSmmTccLib/TccLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: d3a499ce372c05f663e673356683cdc3babcd75b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:23 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: update tcc mode add tdp config and remove #ac split lock

Update TCC Mode by:
1. Add TDP config
2. Remove #AC Split lock
3. Remove GT PM
4. Remove ITBM

Hsd-es-id: 1407445070
Original commit date: Wed Jul 8 20:56:44 2020 -0700
Change-Id: If3d97c6f21a3a2caf75af274cc9300a84776f053
Original commit hash: 485c99e5d421d20cd78dd4d2a74d83a19d2bd917

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/TccSetup.c
TigerLakePlatSamplePkg/Setup/TccSetup.hfr

================================================================================ 
Commit: 2910ce9987b31797698c11adf85541f84154c72b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:17:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3363_01

Hsd-es-id: no sighting
Original commit date: Wed Sep 2 13:03:39 2020 -0700
Change-Id: I48018c09bc264632f8dca4cde89d88f859c823cc
Original commit hash: 4f9ded3a6ab220c7d0fabf2fad71d215eb04f97f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a6fb2746437a45c2474e90dbc6430441c40cdbde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Sep 2 13:03:17 2020 -0700
Change-Id: I2089efccbd1ca64b26615c133eed2c7d3edc1cf3
Original commit hash: 28fbe9d4d101aaf972d39622268e7de27bf9c0be

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: aff0d6229f336f40a3a4b44738eb28c76fc6b354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3363_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 2 09:16:38 2020 -0700
Change-Id: I37e2b54c99db53d4237275e9dfa3d9545e62db5b
Original commit hash: 39a65f7197b40aefa62a7d4d05a384803e1d9c54

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2b395eb4b7f03a25042d68dbc3c8ed935dd2d0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:48 2020 -0700 
-------------------------------------------------------------------------------- 
TGL FSP: FSP 3224 is causing CPU exception in Silicon Init

Change Switch Stack MACRO to nasm.

Hsd-es-id: 1707239004
Original commit date: Wed Aug 19 15:51:38 2020 +0800
Change-Id: I0050589cdfc9343445cf2797573b6a578c2f0f18
Original commit hash: ca10f466fe3a88007db634596aca665fa625b938

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakeFspPkg/FspInit/Pei/FspInit.inf
TigerLakeFspPkg/FspInit/Pei/FspMpServiceWrapper.c
TigerLakeFspPkg/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm

================================================================================ 
Commit: 073108e760c411c48cb5c328704077cfeee5bd0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL/RKL/ADL] Add BIOS Menu option (or Policy) to enable PCIE Link Tuning Support on customer platforms

Impacted Platforms: TGL

Hsd-es-id: 16011670887
Original commit date: Wed Aug 5 23:28:27 2020 +0530
Change-Id: Id9980558546577b8ef5e2176095d0ef45da47349
Original commit hash: addf43bc1e1bbdb7f2f448ebc3903bb6f517de36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 3cc406bfc6e72164a14b6c64660137b683a0be1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID 3362.06

Hsd-es-id: N/A
Original commit date: Tue Sep 1 21:54:25 2020 -0700
Change-Id: I0abc64606bb2e16398fe823365a88461632954a9
Original commit hash: 75d75b298907f77fc113d6e79556da607766ae3d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e3e19d12c2b3eb7f085c5f14e8c0496019976048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 (uCode+Punit) Production Patch 0x5c

Hsd-es-id: 14012386741
Original commit date: Tue Sep 1 17:12:05 2020 -0700
Change-Id: If6c9c8432fbd0b48868ddffeee7554c6085172bf
Original commit hash: 11d254b01fc6d6bafc29515aa79908aa0803f744

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 662d56edd6ff0fe893c4e9c707e6d1bf9357fd99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3362.05

Hsd-es-id: N/A
Original commit date: Tue Sep 1 18:27:59 2020 -0700
Change-Id: Ieddb76625e5a5efcdfabc3c052e0ec37cb7eae12
Original commit hash: 0faa817d5828964ed8d0f576f45b85a8c02cbd88

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f63e7c9f02242a992faaddade515a757a3ef7f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:16 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Revert "Program the Cpu PCIe registers as per BWG Rev 1.2" This reverts commit 6c98965d65d2582f486a586426d29614630cc622. Change deemed too risky for PR2."

This reverts commit 1e8e92a56dc9ad2f4b0426e9e42b4f8f079fb0d0.

Hsd-es-id: 16011682175
Original commit date: Mon Aug 31 07:18:08 2020 -0700
Change-Id: I82510aa1deda5d3c752f40d972152647b6b9179f
Original commit hash: ca95f6ed5e1f73cf8b7134676d293c421056bb55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 6e1110a5c53d9fa4e962acd5de8f316b648c3e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:09 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Revert "BIOS not locking down PCIe RWO fields" This reverts commit c4493aece909837fb44bdffeb0da64d958b2d240. Change deemed too risky for PR2."

This reverts commit 349239408ac36a89c417b3518038f6175d7a0e38.

Hsd-es-id: 16011682175
Original commit date: Mon Aug 31 07:18:05 2020 -0700
Change-Id: I274db9b7ba32201997123c0ea1eba1c997fe59a2
Original commit hash: 51497f7dd8d4e4af9dde7a87dfc2de7e513527ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d611a0844e22dafb8d8294f8b20f6d295f2d04ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:16:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3362.04

Hsd-es-id: N/A
Original commit date: Tue Sep 1 17:10:51 2020 -0700
Change-Id: I9f033caaea230e09b90c25b245d1884e0998b91b
Original commit hash: 12404a8beb347cb6ff5630b3f49972ae3b850b19

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cb1ef0ffc4d111b55a4bd0791508075709104af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][IMAGING] CDEP(Camera Dependency) function update.

CDEP returns dependency with Control logic and I2C bus
programmed in the Link options
   Syntax: CDEP(Arg0,Arg1)
           Arg0 - LxCL Control Logic Device
           Arg1 - LxBS I2C Bus

Hsd-es-id: 16011629920
Original commit date: Tue Aug 25 09:53:14 2020 +0530
Change-Id: Ic976016ba2890f95b862d73ca968900be99d32c0
Original commit hash: 8e4d49117981095df5c8f83c62bd829007489890

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 6e9225dbfd9600785129a5391c5291562735f98e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][IMAGING] Enable Mipi Camera support

Enable Mipi Camera support

Hsd-es-id: 16011684162
Original commit date: Fri Jul 31 12:09:25 2020 +0530
Change-Id: Ia72186f98b8529a29c0dd66788d62efedfbf17d4
Original commit hash: 686d84f8659dd05e0bb53ec882aace7b034f955b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec

================================================================================ 
Commit: a4f0d8b4b1788e110b3c5130ee6f32c3d196cc06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3362.03

Hsd-es-id: N/A
Original commit date: Tue Sep 1 16:14:45 2020 -0700
Change-Id: I31f9380152df9cfc699f26be67ca0b42e8c40b4c
Original commit hash: 67969788fb4f5a80360463288598cf97869da61a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9ebd38a60d4b7cfd18666d744a5fd58005a683c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:36 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/CapsuleUpdate Use an unified SMBUS interface for PD FW update between different PD vendors

Hsd-es-id: 1508199222
Original commit date: Mon Aug 17 21:27:37 2020 +0800
Change-Id: Id0b318f71e1ac86634cd4647c20155be8808c77a
Original commit hash: 8015689516e8668cb1acf600271179b644693773

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTiPD.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTiPD/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTiPD/FmpDeviceLibTiPD.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTiPD/TPSxFwUpdateWrapper.efi
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTiPD/readme.txt

================================================================================ 
Commit: 7182c4c5f1f6d622266e51f3b167266a525aae23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:29 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFsp/ClientOneSilicon/Gpio: TGL FSP GPIO Override support for SerialIoUart

https://git-amr-7.devtools.intel.com/gerrit/#/c/79421/ had added Gpio override
support from FSP. But SerialIoUart override was missing. This CL added the check
for Gpio Override to SerialIoUart.

[internal-only]:

Hsd-es-id: 22011055135
Original commit date: Fri Aug 28 01:08:48 2020 -0700
Change-Id: I61ae316baf8041db7138655804f7125446ee882c
Original commit hash: ed7c683d438ad798ca78ec4e16ccefa5173e1798

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: b4f95f8b84b45bca6843879f7e852aed1c17b5c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3362.02

Hsd-es-id: N/A
Original commit date: Tue Sep 1 15:16:29 2020 -0700
Change-Id: I488ee25d28ac88674db26bea0c1dd22ba869b4f6
Original commit hash: 2b91941ccd9a0d37312a96049a8534e6cf84870f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5b42e335f5de2ce28607a95e9c038fe400b38943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:15 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: Add Reset retry in THC init flow

- Added more attempts to bring TIC out of reset during its initalization
- Decreased out of reset timeout to 250 ms
- Removed deprecated macro for edfe interrupts

[internal-only]:

Hsd-es-id: 22011303331
Original commit date: Sat Aug 22 02:22:47 2020 -0700
Change-Id: Idec5cfd715771a67026cd1eb5bf6610b39e7c31f
Original commit hash: 0dae13a3f8de8137f37b40755d859a3ef7005309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 9efb1d8a6f119be591f53737016e2689ccebfba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:09 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Bds: Virtual keyboard is still appearing after disabling the virtual keyboard option in bios

- Removed Pcd Check for docking station

[Internal-only]

Hsd-es-id: 16011556883
Original commit date: Mon Aug 17 15:15:44 2020 -0700
Change-Id: I4b8dab6de96d8ae1087e63682e173effd507f8f5
Original commit hash: 0736904ecd2e04f79e1f9e9b881c8f1b3db9a09c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 38833cbb0b528b9e53cb25c35c1838a694dbd09b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:15:02 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\Uart\: Missuse of DXE_RUNTIME in SerialIOUartLib

- Added constrains in LIBRARY_CLASS
- Added new DxeRuntime Lib for Serial IO Uart
- Added missing include in BaseSerialIoUartLibNull

[internal-only]:

Hsd-es-id: 22010858531
Original commit date: Wed Aug 19 12:00:20 2020 -0700
Change-Id: Id2275c9a114f275bdc153bfc06cf2bf371d3ac90
Original commit hash: d4a1990edae69b0a14ec68f94bd22e1aab8afa30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: d10b657238b73e250fcdb5143cd6f1f2a402ef64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver:  Incorrect parameter passed to Microsecond delay in ThcLibPrivate.c

- Fixed timer value by creating new delay macro for THC usage only

[internal-only]:

Hsd-es-id: 22011302978
Original commit date: Sat Aug 22 03:11:50 2020 -0700
Change-Id: I1c54674be8a6bcfbaca64b5a88a6669aaf612e02
Original commit hash: d41b97522b0b24f94280f618630081b5ab210be5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 99b2514ae8dc47c3e92add15d494c5363acdeb1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3362_01

Hsd-es-id: no sighting
Original commit date: Tue Sep 1 13:40:18 2020 -0700
Change-Id: I45cb07539cdbe1925dedcd1274d1bc06fc601cb5
Original commit hash: b2504c6673c088487840da7fa9418413f2d71690

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 26f005c123b4d4b677b1a177f232d41811bcfc75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Sep 1 13:39:57 2020 -0700
Change-Id: If76d8262f8b0e1d945a7ff54342d47db0fa1453a
Original commit hash: e5ca106ce0c72161190cae9e16c2ce79f856343b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f63f0870beaa7745cf91d517b7bb1c5522863d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3362_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 1 09:45:53 2020 -0700
Change-Id: I4e0571e33323e7364f80de42e28a4a11db00b3ad
Original commit hash: 4b163de6958925e67c39e337debfe22a3443f85b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c426fda54574cddfe785bce823261e30d984db1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:30 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking: [TGL][OC] BIOS XTU Interface Enable Not Working

Add XTU SMI communication buffer in ACPI memory

Hsd-es-id: 22011361542
Original commit date: Fri Aug 28 10:04:32 2020 +0800
Change-Id: I23002639ca5ac2eef7faedec81b9699e296ca9fc
Original commit hash: cf402e7980afd193d4521fc9d012313d30974e4f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl

================================================================================ 
Commit: d68ca7e82d1f62beac6d6a936e8f37e2f2352433 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGLH][TGP][OC] Voltage PLL offsets set in BIOS is not reflecting in BIOS to Pcode Mailbox

- Fixed Voltage PLL offset mailbox command incorect issue.

Hsd-es-id: 22011259362
Original commit date: Wed Aug 19 10:49:08 2020 +0800
Change-Id: If4fca706ddcd51154eb5a21512f70ddaaa0ab72e
Original commit hash: 48f9f7e0046be72ced0a8fd5e7126122902e46cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 1968bdd5aa1b5adc43a1f8a57003f964952a05bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:17 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [TGL-H_GC][Cons][20H1][HLK]:-USB Exposed  port system Test Failed due to Improper Port Mapping.

Correct port mapping.

Hsd-es-id: 14012245558
Original commit date: Fri Aug 21 12:53:23 2020 +0800
Change-Id: Ide4f10bbabdea4939be7ade8bea1166528cd0f6b
Original commit hash: 7056298b55b6e2128180988b179529dfca2d0cb3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl

================================================================================ 
Commit: ff35ef0ec35d6516d2a3fc243823192ed74c8f2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3361_01

Hsd-es-id: no sighting
Original commit date: Mon Aug 31 13:45:01 2020 -0700
Change-Id: I8f4c72ef80d6a20c9f758c66e9250479f0f7c5fb
Original commit hash: f31dfaf588286eb62d246ae927af2b0a5bb741d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df4472c9ca5429a42aaf8dc14d5c4b2720c00b69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:14:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 31 13:44:05 2020 -0700
Change-Id: I47e9e578b1a8bd5d26309ca1c3cfafd1c868b9da
Original commit hash: 6241bc3bb356c6bf396b2d19c67f90a529bbafd1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6d5fa3c54177b2844380e8f745b44589f9a7c8ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 10:13:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3361_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 31 09:44:39 2020 -0700
Change-Id: I7efa16810e3cacfadf18dc955537a5375015b7c0
Original commit hash: d5e56545e5f8c1ba75e35392ed580ebc63af6444

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
