$date
  Fri Feb  9 19:02:05 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module fulladder_tb $end
$var reg 1 ! input1_tb $end
$var reg 1 " input2_tb $end
$var reg 1 # carryin_tb $end
$var reg 1 $ sum_tb $end
$var reg 1 % carryout_tb $end
$scope module fulladder_instance $end
$var reg 1 & input1 $end
$var reg 1 ' input2 $end
$var reg 1 ( carryin $end
$var reg 1 ) sum $end
$var reg 1 * carryout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1!
1"
1%
1&
1'
1*
#20000000
0!
1#
0&
1(
#30000000
1!
1$
1&
1)
#40000000
