

================================================================
== Vivado HLS Report for 'Loop_read_stream_pro'
================================================================
* Date:           Wed Nov 25 18:00:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 2.580 us | 2.580 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_stream  |      256|      256|         2|          1|          1|   256|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      58|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      58|    121|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_194_p2                       |     +    |      0|  0|  15|           9|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_188_p2               |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          25|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |i_0_i_reg_177                 |   9|          2|    9|         18|
    |real_start                    |   9|          2|    1|          2|
    |stream_buffer_0_blk_n         |   9|          2|    1|          2|
    |symbol_histogram_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  81|         17|   15|         33|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_i_reg_177            |   9|   0|    9|          0|
    |icmp_ln25_reg_248        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_V_reg_257       |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  58|   0|   58|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|start_out                 | out |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|start_write               | out |    1| ap_ctrl_hs |    Loop_read_stream_pro   | return value |
|symbol_histogram_TDATA    |  in |   48|    axis    | symbol_histogram_V_data_V |    pointer   |
|symbol_histogram_TVALID   |  in |    1|    axis    | symbol_histogram_V_dest_V |    pointer   |
|symbol_histogram_TREADY   | out |    1|    axis    | symbol_histogram_V_dest_V |    pointer   |
|symbol_histogram_TDEST    |  in |    1|    axis    | symbol_histogram_V_dest_V |    pointer   |
|symbol_histogram_TKEEP    |  in |    6|    axis    | symbol_histogram_V_keep_V |    pointer   |
|symbol_histogram_TSTRB    |  in |    6|    axis    | symbol_histogram_V_strb_V |    pointer   |
|symbol_histogram_TUSER    |  in |    1|    axis    | symbol_histogram_V_user_V |    pointer   |
|symbol_histogram_TLAST    |  in |    1|    axis    | symbol_histogram_V_last_V |    pointer   |
|symbol_histogram_TID      |  in |    1|    axis    |  symbol_histogram_V_id_V  |    pointer   |
|stream_buffer_0_din       | out |   41|   ap_fifo  |      stream_buffer_0      |    pointer   |
|stream_buffer_0_full_n    |  in |    1|   ap_fifo  |      stream_buffer_0      |    pointer   |
|stream_buffer_0_write     | out |    1|   ap_fifo  |      stream_buffer_0      |    pointer   |
|stream_buffer_1_address0  | out |    8|  ap_memory |      stream_buffer_1      |     array    |
|stream_buffer_1_ce0       | out |    1|  ap_memory |      stream_buffer_1      |     array    |
|stream_buffer_1_we0       | out |    1|  ap_memory |      stream_buffer_1      |     array    |
|stream_buffer_1_d0        | out |    6|  ap_memory |      stream_buffer_1      |     array    |
|stream_buffer_2_address0  | out |    8|  ap_memory |      stream_buffer_2      |     array    |
|stream_buffer_2_ce0       | out |    1|  ap_memory |      stream_buffer_2      |     array    |
|stream_buffer_2_we0       | out |    1|  ap_memory |      stream_buffer_2      |     array    |
|stream_buffer_2_d0        | out |    6|  ap_memory |      stream_buffer_2      |     array    |
|stream_buffer_3_address0  | out |    8|  ap_memory |      stream_buffer_3      |     array    |
|stream_buffer_3_ce0       | out |    1|  ap_memory |      stream_buffer_3      |     array    |
|stream_buffer_3_we0       | out |    1|  ap_memory |      stream_buffer_3      |     array    |
|stream_buffer_3_d0        | out |    1|  ap_memory |      stream_buffer_3      |     array    |
|stream_buffer_4_address0  | out |    8|  ap_memory |      stream_buffer_4      |     array    |
|stream_buffer_4_ce0       | out |    1|  ap_memory |      stream_buffer_4      |     array    |
|stream_buffer_4_we0       | out |    1|  ap_memory |      stream_buffer_4      |     array    |
|stream_buffer_4_d0        | out |    1|  ap_memory |      stream_buffer_4      |     array    |
|stream_buffer_5_address0  | out |    8|  ap_memory |      stream_buffer_5      |     array    |
|stream_buffer_5_ce0       | out |    1|  ap_memory |      stream_buffer_5      |     array    |
|stream_buffer_5_we0       | out |    1|  ap_memory |      stream_buffer_5      |     array    |
|stream_buffer_5_d0        | out |    1|  ap_memory |      stream_buffer_5      |     array    |
|stream_buffer_6_address0  | out |    8|  ap_memory |      stream_buffer_6      |     array    |
|stream_buffer_6_ce0       | out |    1|  ap_memory |      stream_buffer_6      |     array    |
|stream_buffer_6_we0       | out |    1|  ap_memory |      stream_buffer_6      |     array    |
|stream_buffer_6_d0        | out |    1|  ap_memory |      stream_buffer_6      |     array    |
+--------------------------+-----+-----+------------+---------------------------+--------------+

