INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:27:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 buffer1/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            load0/data_tehb/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.732ns (15.667%)  route 3.940ns (84.333%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1409, unset)         0.508     0.508    buffer1/fifo/clk
    SLICE_X11Y191        FDRE                                         r  buffer1/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y191        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer1/fifo/Empty_reg/Q
                         net (fo=10, routed)          0.513     1.237    fork40/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X8Y190         LUT6 (Prop_lut6_I4_O)        0.043     1.280 f  fork40/generateBlocks[1].regblock/transmitValue_i_3__67/O
                         net (fo=5, routed)           0.433     1.713    buffer45/fifo/branchInputs_valid
    SLICE_X8Y189         LUT6 (Prop_lut6_I5_O)        0.043     1.756 f  buffer45/fifo/transmitValue_i_2__108/O
                         net (fo=10, routed)          0.231     1.987    init0/control/cond_br80_trueOut_valid
    SLICE_X7Y189         LUT6 (Prop_lut6_I3_O)        0.043     2.030 f  init0/control/fullReg_i_2__14/O
                         net (fo=3, routed)           0.244     2.274    buffer71/fifo/buffer6_outs_valid
    SLICE_X7Y188         LUT6 (Prop_lut6_I4_O)        0.043     2.317 f  buffer71/fifo/i___3_i_10/O
                         net (fo=4, routed)           0.201     2.519    buffer40/control/buffer18_outs_valid
    SLICE_X7Y188         LUT6 (Prop_lut6_I2_O)        0.043     2.562 f  buffer40/control/i___3_i_3/O
                         net (fo=14, routed)          0.305     2.866    buffer40/control/fullReg_reg
    SLICE_X7Y185         LUT5 (Prop_lut5_I3_O)        0.043     2.909 f  buffer40/control/transmitValue_i_4__41/O
                         net (fo=5, routed)           0.455     3.364    fork31/control/generateBlocks[3].regblock/transmitValue_i_3__39
    SLICE_X10Y179        LUT4 (Prop_lut4_I1_O)        0.043     3.407 r  fork31/control/generateBlocks[3].regblock/transmitValue_i_7__3/O
                         net (fo=1, routed)           0.212     3.620    fork31/control/generateBlocks[1].regblock/transmitValue_reg_6
    SLICE_X11Y179        LUT4 (Prop_lut4_I3_O)        0.043     3.663 r  fork31/control/generateBlocks[1].regblock/transmitValue_i_3__39/O
                         net (fo=7, routed)           0.250     3.913    fork30/control/generateBlocks[1].regblock/anyBlockStop_1
    SLICE_X10Y179        LUT6 (Prop_lut6_I1_O)        0.043     3.956 r  fork30/control/generateBlocks[1].regblock/transmitValue_i_3__79/O
                         net (fo=3, routed)           0.196     4.153    fork23/control/generateBlocks[0].regblock/anyBlockStop_1
    SLICE_X11Y179        LUT3 (Prop_lut3_I1_O)        0.043     4.196 r  fork23/control/generateBlocks[0].regblock/transmitValue_i_2__72/O
                         net (fo=3, routed)           0.460     4.656    fork23/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X4Y182         LUT5 (Prop_lut5_I0_O)        0.043     4.699 r  fork23/control/generateBlocks[0].regblock/fullReg_i_2__3/O
                         net (fo=2, routed)           0.165     4.864    mem_controller5/read_arbiter/data/anyBlockStop
    SLICE_X5Y182         LUT3 (Prop_lut3_I1_O)        0.043     4.907 r  mem_controller5/read_arbiter/data/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.273     5.180    load0/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X5Y184         FDRE                                         r  load0/data_tehb/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1409, unset)         0.483     4.683    load0/data_tehb/clk
    SLICE_X5Y184         FDRE                                         r  load0/data_tehb/dataReg_reg[24]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X5Y184         FDRE (Setup_fdre_C_CE)      -0.194     4.453    load0/data_tehb/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 -0.727    




