To Do:
-PC register (6.1) (done)
-Read/Fetch an Instruction from InstrMem (not done)
	-Store in register named IR
-Build register file (done)
	-32 32-bit regs
	-2 read ports
	-1 write port, enabled by RegWrite signal
-Build general CU (done)
-Build ALU CU (done)




-Extend ALU
	-addu, subu, addiu (done)
	-add, sub, addi (done)
	-and, andi, or, ori, xor, xori (done)
	-sll, sra, srl (not done) (need to know what sra is; other two done)
	-slt, slti, sltu, sltiu (not done)
	-beq, bne, j (not done)
	-lw, sw (not done)