
*** Running vivado
    with args -log top_kfenps.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_kfenps.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_kfenps.tcl -notrace
Command: synth_design -top top_kfenps -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 469.320 ; gain = 101.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_kfenps' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/top_kfenps.v:23]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/VC707/top_kfenps/top_kfenps.runs/synth_1/.Xil/Vivado-1216-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [G:/VC707/top_kfenps/top_kfenps.runs/synth_1/.Xil/Vivado-1216-DESKTOP-A9E5TQ0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/uart_rx.v:1]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx_process' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/rx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rx_process' (4#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/rx_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'kfenps' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
	Parameter Q bound to: 60 - type: integer 
	Parameter R bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kfenps_div' [G:/VC707/top_kfenps/top_kfenps.runs/synth_1/.Xil/Vivado-1216-DESKTOP-A9E5TQ0/realtime/kfenps_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kfenps_div' (5#1) [G:/VC707/top_kfenps/top_kfenps.runs/synth_1/.Xil/Vivado-1216-DESKTOP-A9E5TQ0/realtime/kfenps_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kfenps' (6#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_process' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tx_process' (7#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/tx_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (8#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_launch' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:1]
	Parameter DELAY_TIME bound to: 2000000 - type: integer 
	Parameter s0 bound to: 1'b0 
	Parameter s1 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:25]
INFO: [Synth 8-6155] done synthesizing module 'key_launch' (9#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/key_launch.v:1]
INFO: [Synth 8-6157] synthesizing module 'flash_led' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/flash_led.v:1]
	Parameter DELAY_TIME bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flash_led' (10#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/flash_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_kfenps' (11#1) [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/top_kfenps.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.953 ; gain = 160.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.953 ; gain = 160.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 527.953 ; gain = 160.105
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div1'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div1'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div2'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div2'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div3'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div3'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div4'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div4'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div5'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div5'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div6'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div6'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div7'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div7'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div8'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div8'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div9'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div9'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div10'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div10'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div11'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div11'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div12'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/kfenps_div/kfenps_div/kfenps_div_in_context.xdc] for cell 'kfenps_i/kfenps_div12'
Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [g:/VC707/top_kfenps/top_kfenps.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [G:/VC707/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
Finished Parsing XDC File [G:/VC707/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/VC707/top_kfenps/top_kfenps.srcs/constrs_1/new/kfenps_pinplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_kfenps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_kfenps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1050.809 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1050.809 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1050.809 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div10' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div11' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div12' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div3' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div4' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div5' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div6' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div7' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div8' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'kfenps_i/kfenps_div9' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1050.809 ; gain = 682.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1050.809 ; gain = 682.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kfenps_i/kfenps_div9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1050.809 ; gain = 682.961
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'data_cnt_reg' in module 'rx_process'
INFO: [Synth 8-5544] ROM "IR0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR0_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR1_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR2_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR5_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR6_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR7_BUFF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxprocess_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'f1_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:301]
INFO: [Synth 8-4471] merging register 'f3_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:444]
INFO: [Synth 8-4471] merging register 'f4_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:535]
INFO: [Synth 8-4471] merging register 'f5_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:626]
INFO: [Synth 8-4471] merging register 'f6_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:717]
INFO: [Synth 8-4471] merging register 'f7_reg' into 'f2_reg' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:808]
INFO: [Synth 8-4471] merging register 'IR0_KF_reg[15:0]' into 'IR0_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:354]
INFO: [Synth 8-4471] merging register 'IR1_KF_reg[15:0]' into 'IR1_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:445]
INFO: [Synth 8-4471] merging register 'IR2_KF_reg[15:0]' into 'IR2_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:536]
INFO: [Synth 8-4471] merging register 'IR5_KF_reg[15:0]' into 'IR5_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:627]
INFO: [Synth 8-4471] merging register 'IR6_KF_reg[15:0]' into 'IR6_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:718]
INFO: [Synth 8-4471] merging register 'IR7_KF_reg[15:0]' into 'IR7_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:809]
INFO: [Synth 8-802] inferred FSM for state register 'tx_cnt_reg' in module 'tx_process'
INFO: [Synth 8-5544] ROM "txprocess_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftspeed_buff" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "click_np0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt_3s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "move_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                     000000000001 |                             0000
                 iSTATE4 |                     000000000010 |                             0001
                 iSTATE1 |                     000000000100 |                             0010
                  iSTATE |                     000000001000 |                             0011
                 iSTATE0 |                     000000010000 |                             0100
                iSTATE10 |                     000000100000 |                             0101
                 iSTATE9 |                     000001000000 |                             0110
                 iSTATE7 |                     000010000000 |                             0111
                 iSTATE8 |                     000100000000 |                             1000
                 iSTATE6 |                     001000000000 |                             1001
                 iSTATE3 |                     010000000000 |                             1010
                 iSTATE2 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_cnt_reg' using encoding 'one-hot' in module 'rx_process'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_cnt_reg' using encoding 'sequential' in module 'tx_process'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1050.809 ; gain = 682.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 12    
	   5 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 60    
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 16    
	  12 Input     16 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 14    
	   3 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rx_process 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  12 Input     16 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module kfenps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 18    
	   3 Input     16 Bit       Adders := 12    
	   5 Input     16 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 44    
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module tx_process 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
Module key_launch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module flash_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'IR0_last_reg[15:0]' into 'IR0_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:354]
INFO: [Synth 8-4471] merging register 'IR1_last_reg[15:0]' into 'IR1_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:445]
INFO: [Synth 8-4471] merging register 'IR2_last_reg[15:0]' into 'IR2_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:536]
INFO: [Synth 8-4471] merging register 'IR7_last_reg[15:0]' into 'IR7_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:809]
INFO: [Synth 8-4471] merging register 'IR6_last_reg[15:0]' into 'IR6_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:718]
INFO: [Synth 8-4471] merging register 'IR5_last_reg[15:0]' into 'IR5_last_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:627]
INFO: [Synth 8-4471] merging register 'Pt_last0_reg[15:0]' into 'Pt_last0_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:378]
INFO: [Synth 8-4471] merging register 'Pt_last1_reg[15:0]' into 'Pt_last1_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:469]
INFO: [Synth 8-4471] merging register 'Pt_last2_reg[15:0]' into 'Pt_last2_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:560]
INFO: [Synth 8-4471] merging register 'Pt_last5_reg[15:0]' into 'Pt_last5_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:651]
INFO: [Synth 8-4471] merging register 'Pt_last6_reg[15:0]' into 'Pt_last6_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:742]
INFO: [Synth 8-4471] merging register 'Pt_last7_reg[15:0]' into 'Pt_last7_reg[15:0]' [G:/VC707/top_kfenps/top_kfenps.srcs/sources_1/new/kfenps.v:833]
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last0_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last1_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last2_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last5_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last6_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
DSP Report: Generating DSP s_axis_dividend_tdata1, operation Mode is: A2*B.
DSP Report: register Pt_last7_reg is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: operator s_axis_dividend_tdata1 is absorbed into DSP s_axis_dividend_tdata1.
DSP Report: Generating DSP s_axis_dividend_tdata0, operation Mode is: A*B.
DSP Report: operator s_axis_dividend_tdata0 is absorbed into DSP s_axis_dividend_tdata0.
INFO: [Synth 8-5546] ROM "u_uart_rx/rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_uart_tx/tx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "flash_led_i/cnt_3s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flash_led_i/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flash_led_i/move_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'kfenps_i/R7_reg[1]' (FDRE) to 'kfenps_i/R7_reg[2]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R7_reg[2]' (FDRE) to 'kfenps_i/R7_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R7_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R7_reg[5]' (FDRE) to 'kfenps_i/R7_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R7_reg[6]' (FDRE) to 'kfenps_i/R7_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R7_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q7_reg[1]' (FDRE) to 'kfenps_i/Q7_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q7_reg[2]' (FDSE) to 'kfenps_i/Q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q7_reg[3]' (FDSE) to 'kfenps_i/Q7_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q7_reg[4]' (FDSE) to 'kfenps_i/Q7_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q7_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R6_reg[1]' (FDRE) to 'kfenps_i/R6_reg[2]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R6_reg[2]' (FDRE) to 'kfenps_i/R6_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R6_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R6_reg[5]' (FDRE) to 'kfenps_i/R6_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R6_reg[6]' (FDRE) to 'kfenps_i/R6_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R6_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q6_reg[1]' (FDRE) to 'kfenps_i/Q6_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q6_reg[2]' (FDSE) to 'kfenps_i/Q6_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q6_reg[3]' (FDSE) to 'kfenps_i/Q6_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q6_reg[4]' (FDSE) to 'kfenps_i/Q6_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q6_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R5_reg[1]' (FDRE) to 'kfenps_i/R5_reg[2]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R5_reg[2]' (FDRE) to 'kfenps_i/R5_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R5_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R5_reg[5]' (FDRE) to 'kfenps_i/R5_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R5_reg[6]' (FDRE) to 'kfenps_i/R5_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R5_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q5_reg[1]' (FDRE) to 'kfenps_i/Q5_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q5_reg[2]' (FDSE) to 'kfenps_i/Q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q5_reg[3]' (FDSE) to 'kfenps_i/Q5_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q5_reg[4]' (FDSE) to 'kfenps_i/Q5_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q5_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R2_reg[1]' (FDRE) to 'kfenps_i/R2_reg[2]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R2_reg[2]' (FDRE) to 'kfenps_i/R2_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R2_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R2_reg[5]' (FDRE) to 'kfenps_i/R2_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R2_reg[6]' (FDRE) to 'kfenps_i/R2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R2_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q2_reg[1]' (FDRE) to 'kfenps_i/Q2_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q2_reg[2]' (FDSE) to 'kfenps_i/Q2_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q2_reg[3]' (FDSE) to 'kfenps_i/Q2_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q2_reg[4]' (FDSE) to 'kfenps_i/Q2_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q2_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R1_reg[1]' (FDRE) to 'kfenps_i/R1_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R1_reg[2]' (FDRE) to 'kfenps_i/R1_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R1_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R1_reg[5]' (FDRE) to 'kfenps_i/R1_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R1_reg[6]' (FDRE) to 'kfenps_i/R1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R1_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q1_reg[1]' (FDRE) to 'kfenps_i/Q1_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q1_reg[2]' (FDSE) to 'kfenps_i/Q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q1_reg[3]' (FDSE) to 'kfenps_i/Q1_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q1_reg[4]' (FDSE) to 'kfenps_i/Q1_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q1_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R0_reg[1]' (FDRE) to 'kfenps_i/R0_reg[2]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R0_reg[2]' (FDRE) to 'kfenps_i/R0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\R0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R0_reg[4] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/R0_reg[5]' (FDRE) to 'kfenps_i/R0_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/R0_reg[6]' (FDRE) to 'kfenps_i/R0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\R0_reg[7] )
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q0_reg[1]' (FDRE) to 'kfenps_i/Q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q0_reg[2]' (FDSE) to 'kfenps_i/Q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q0_reg[3]' (FDSE) to 'kfenps_i/Q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'kfenps_i/Q0_reg[4]' (FDSE) to 'kfenps_i/Q0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kfenps_i/\Q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/\Q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kfenps_i/f2_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1050.809 ; gain = 682.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A2*B        | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|kfenps      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_in1' to pin 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out1' to pin 'clk_wiz_0_i/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out2' to pin 'clk_wiz_0_i/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_out3' to pin 'clk_wiz_0_i/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_i/clk_in1' to 'IBUFGDS_i/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1071.734 ; gain = 703.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1106.910 ; gain = 739.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |kfenps_div    |        12|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |kfenps_div     |     1|
|3     |kfenps_div__12 |     1|
|4     |kfenps_div__13 |     1|
|5     |kfenps_div__14 |     1|
|6     |kfenps_div__15 |     1|
|7     |kfenps_div__16 |     1|
|8     |kfenps_div__17 |     1|
|9     |kfenps_div__18 |     1|
|10    |kfenps_div__19 |     1|
|11    |kfenps_div__20 |     1|
|12    |kfenps_div__21 |     1|
|13    |kfenps_div__22 |     1|
|14    |CARRY4         |   205|
|15    |DSP48E1_1      |     6|
|16    |DSP48E1_2      |     6|
|17    |LUT1           |    64|
|18    |LUT2           |   720|
|19    |LUT3           |   109|
|20    |LUT4           |    37|
|21    |LUT5           |    97|
|22    |LUT6           |    77|
|23    |FDRE           |   967|
|24    |FDSE           |    14|
|25    |IBUF           |     3|
|26    |IBUFGDS        |     1|
|27    |OBUF           |     9|
+------+---------------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |  2715|
|2     |  flash_led_i  |flash_led  |   203|
|3     |  key_launch_i |key_launch |    54|
|4     |  kfenps_i     |kfenps     |  1800|
|5     |  rx_process_i |rx_process |   406|
|6     |  tx_process_i |tx_process |    72|
|7     |  u_uart_rx    |uart_rx    |    92|
|8     |  u_uart_tx    |uart_tx    |    71|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1108.926 ; gain = 218.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1108.926 ; gain = 741.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1108.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1108.926 ; gain = 752.586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1108.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/VC707/top_kfenps/top_kfenps.runs/synth_1/top_kfenps.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_kfenps_utilization_synth.rpt -pb top_kfenps_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 11:36:30 2022...
