{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"logicVector8"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"paths":["\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector8"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType"]]},"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector8","interfaceLanguage":"swift"},"metadata":{"extendedModule":"VHDLParsing","role":"symbol","symbolKind":"property","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector8","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"title":"logicVector8","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"roleHeading":"Type Property","externalID":"s:11VHDLParsing10SignalTypeO9UtilitiesE12logicVector8ACvpZ"},"schemaVersion":{"minor":3,"major":0,"patch":0},"kind":"symbol","abstract":[{"type":"text","text":"A 8-bit "},{"type":"codeVoice","code":"std_logic_vector"},{"type":"text","text":" type."}],"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector8":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector8","kind":"identifier"},{"text":": ","kind":"text"},{"text":"SignalType","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"abstract":[{"text":"A 8-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector8","kind":"symbol","title":"logicVector8","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector8","type":"topic"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType","url":"\/documentation\/utilities\/vhdlparsing\/signaltype","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"type":"topic","abstract":[{"type":"text","text":"Add constants."}],"title":"SignalType","navigatorTitle":[{"kind":"identifier","text":"SignalType"}]}}}