[ 2948.277089] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277089] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277090] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277091] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277092] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277093] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277094] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277094] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277095] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277096] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277096] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277097] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277098] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277099] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277100] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277101] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277102] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277104] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277105] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277105] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277107] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277108] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277109] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277109] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277111] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277111] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277112] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277113] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277113] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277114] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277115] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277115] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277116] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277117] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277119] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277119] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277120] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277122] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277123] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277124] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277125] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277126] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277126] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277127] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277129] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277129] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277130] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277130] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277131] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277132] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277133] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277133] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277134] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277135] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277136] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277137] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277138] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277140] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277141] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277141] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277143] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277143] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277144] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277145] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277146] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277147] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277147] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277148] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277149] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277149] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277150] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277151] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277152] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277153] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277154] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277155] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277156] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277158] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277159] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277159] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277161] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277161] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277163] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277164] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277165] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277166] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277166] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277167] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277168] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277169] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277169] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277170] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277171] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277172] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277173] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277174] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277176] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277177] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277177] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277179] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277179] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277180] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277181] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277182] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277183] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277184] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277184] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277185] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277186] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277187] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277187] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277188] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277189] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277190] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277191] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277192] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277194] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277195] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277195] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277197] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277198] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277198] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277199] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277201] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277201] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277202] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277203] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277204] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277204] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277205] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277206] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277206] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277207] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277209] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277209] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277210] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277213] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277214] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277214] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277216] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277216] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277217] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277218] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277219] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277220] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277220] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277221] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277222] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277222] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277223] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277224] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277224] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277225] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277227] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277227] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277228] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277230] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277231] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277232] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277233] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277234] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277235] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277235] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277237] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277237] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277238] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277239] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277240] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277240] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277241] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277242] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277242] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277243] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277245] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277245] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277246] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277248] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277249] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277250] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277251] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277252] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277253] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277253] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277255] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277256] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277256] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277257] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277257] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277258] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277259] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277260] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277260] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277261] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277263] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277263] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277264] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277266] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277267] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277267] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277269] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277270] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277270] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277271] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277272] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277273] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277274] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277274] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277275] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277276] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277277] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277277] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277278] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277279] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277281] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277281] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277282] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277284] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277285] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277286] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277287] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277288] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277288] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277289] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277291] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277291] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277292] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277293] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277293] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277294] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277295] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277296] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277296] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277297] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277299] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277299] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277300] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277302] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277303] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277304] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277305] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277306] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277306] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277307] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277309] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277309] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277310] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277310] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277311] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277312] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277313] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277313] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277314] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277315] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277316] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277317] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277318] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277320] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277321] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277321] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277323] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277323] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277324] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277325] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277326] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277327] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277328] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277328] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277329] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277330] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277331] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277331] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277332] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277333] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277334] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277335] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277336] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277338] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277338] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277339] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277341] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277341] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277342] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277343] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277344] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277345] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277345] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277346] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277347] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277348] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277348] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277349] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277350] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277351] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277352] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277353] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277354] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277356] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277356] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277357] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277359] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277359] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277360] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277361] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277362] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277363] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277364] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277364] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277365] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277366] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277367] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277367] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277368] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277369] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277370] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277371] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277372] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277374] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277375] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277375] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277377] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277377] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277378] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277379] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277380] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277381] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277382] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277382] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277383] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277384] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277385] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277385] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277386] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277387] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277389] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277389] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277390] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277392] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277393] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277394] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277395] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277396] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277397] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277397] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277399] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277399] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277400] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277401] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277401] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277402] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277403] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277403] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277404] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277405] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277406] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277407] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277408] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277410] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277411] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277411] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277413] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277413] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277414] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277415] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277416] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277417] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277417] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277418] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277419] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277420] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277420] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277421] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277422] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277423] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277424] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277425] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277426] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277428] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277428] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277429] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277431] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277431] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277432] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277433] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277434] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277435] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277435] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277436] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277437] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277437] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277438] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277439] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277440] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277440] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277442] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277442] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277443] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277446] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277446] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277447] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277449] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277449] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277450] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277451] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277452] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277453] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277454] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277454] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277455] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277456] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277457] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277457] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277458] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277459] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277461] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277461] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277462] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277465] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277466] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277467] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277468] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277469] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277470] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277470] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277472] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277472] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277473] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277474] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277474] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277475] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277476] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277477] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277477] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277478] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277480] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277480] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277481] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277483] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277484] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277485] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277486] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277487] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277487] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277488] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277489] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277490] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277491] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277491] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277492] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277493] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277493] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277494] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277495] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277496] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277497] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277498] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277499] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277505] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277506] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277507] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277508] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277508] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277510] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277510] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277511] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277512] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277513] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277514] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277514] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277515] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277516] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277517] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277519] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277521] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277521] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277522] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277524] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277524] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277525] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277531] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277531] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277532] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277534] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277534] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277535] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277536] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277537] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277538] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277538] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277539] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277540] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277540] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277541] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277542] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277543] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277543] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277545] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277545] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277546] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277553] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277553] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277554] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277555] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277556] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277557] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277558] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277559] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277559] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277561] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277561] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277562] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277563] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277563] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277564] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277566] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277567] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277568] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277569] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277570] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277571] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277572] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277578] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277578] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277579] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277580] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277581] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277582] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277582] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277584] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277584] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277585] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277586] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277586] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277587] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277588] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277588] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277589] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277590] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277592] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277592] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277593] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277602] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277603] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277604] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277605] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277605] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277607] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277607] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277608] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277609] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277610] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277611] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277611] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277612] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277613] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277614] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277616] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277617] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277617] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277618] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277620] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277620] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277621] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277627] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277628] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277628] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277630] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277630] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277631] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277632] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277633] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277634] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277634] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277635] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277636] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277637] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277637] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277638] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277639] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277640] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277641] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277642] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277643] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277649] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277650] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277650] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277651] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277652] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277654] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277654] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277655] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277656] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277657] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277657] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277658] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277659] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277660] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277660] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277662] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277663] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277664] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277665] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277667] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277667] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277668] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277674] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277674] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277675] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277677] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277677] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277678] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277679] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277680] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277681] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277682] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277682] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277683] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277684] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277685] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277686] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277687] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.277687] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277689] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277689] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277690] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277691] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277691] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277692] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277694] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277694] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277695] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.277696] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277697] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277698] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277698] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277699] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277700] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277701] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277702] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277703] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277703] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.277704] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277705] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277706] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277707] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277707] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277708] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277709] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277710] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277710] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277711] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277712] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277713] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277714] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277715] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277770] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277771] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277772] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277772] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277773] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277775] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277775] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277776] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277777] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277778] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277779] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277779] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277780] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277781] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277782] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277783] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277785] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277785] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277786] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277788] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277788] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277789] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277795] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277796] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277797] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277798] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277799] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277800] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277800] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277802] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277802] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277803] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277804] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277804] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277805] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277806] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277807] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277807] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277808] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277810] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277810] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277811] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277818] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277819] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277819] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277820] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277821] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277822] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277823] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277824] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.277824] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277826] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277826] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277827] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277828] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277828] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277829] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277831] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277832] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277833] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277834] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277835] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277836] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277837] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277843] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277844] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277844] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277845] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277846] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277848] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277848] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277849] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277850] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277851] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277851] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277852] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277853] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277854] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277854] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277856] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277858] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277858] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277859] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277861] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277861] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277862] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277868] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277868] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277869] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277871] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277871] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277872] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277873] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277874] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277875] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277875] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277876] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277877] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277877] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277878] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277879] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277880] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277880] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277882] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277882] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277883] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277889] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277890] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277891] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277892] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277892] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277894] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277894] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277895] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.277896] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277897] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277898] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277898] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277899] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277900] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277901] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277903] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277904] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277904] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277905] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277907] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277907] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277908] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277914] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277915] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277915] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.277917] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.277917] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277919] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.277919] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277920] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.277921] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277922] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277922] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277923] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277924] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277926] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277926] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277927] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.277927] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277929] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277929] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277930] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277931] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277932] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277932] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277934] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277934] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277935] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.277936] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277937] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277938] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277938] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277939] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277940] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277941] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277941] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.277942] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277943] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277944] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277945] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277946] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277947] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277953] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277954] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277954] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277955] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277956] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277958] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277958] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277959] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.277959] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277961] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277961] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277962] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277963] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277963] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277964] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277966] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277967] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277968] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277969] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277970] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277971] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277972] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.277977] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.277978] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.277979] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.277979] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.277980] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.277982] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.277982] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.277983] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.277984] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277985] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.277986] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.277986] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.277987] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277988] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277989] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277990] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.277992] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.277992] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.277993] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.277995] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.277995] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.277996] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278002] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278003] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278003] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278004] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278005] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278006] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278007] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278008] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278008] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278010] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278010] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278012] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278012] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278013] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278013] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278015] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278016] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278016] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278017] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278018] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278019] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278020] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278020] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278021] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278022] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278023] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278024] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278024] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278025] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278027] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278027] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278028] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278034] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278034] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278035] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278036] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278037] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278038] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278039] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278039] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-96, count:1
[ 2948.278040] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278042] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278042] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278043] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278043] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278044] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278045] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278047] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278048] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278049] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278050] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278051] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278052] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278053] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278059] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278059] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278060] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278061] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278062] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278063] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278064] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278064] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1e, count:1
[ 2948.278065] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278067] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278067] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278068] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278068] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278069] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278070] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278072] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278073] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278073] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278074] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278076] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278076] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278077] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278083] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278084] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278085] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278085] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278086] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278088] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278088] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278089] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278090] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278091] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278091] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278092] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278093] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278094] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278094] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278096] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278098] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278098] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278099] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278101] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278101] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278102] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278108] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278109] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278109] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278110] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278111] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278112] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278113] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278114] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278114] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278116] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278116] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278117] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278118] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278118] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278119] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278120] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278120] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278121] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278122] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278124] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278124] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278125] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278131] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278132] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278132] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278133] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278134] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278136] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278136] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278137] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278137] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278139] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278139] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278140] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278141] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278141] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278142] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278144] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278145] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278146] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278147] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278148] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278149] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278150] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278156] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278157] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278157] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278158] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278159] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278160] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278161] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278163] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278163] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278164] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278165] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278166] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278166] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278167] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278169] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278170] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278171] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278171] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278173] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278173] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278174] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278180] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278181] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278182] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278182] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278183] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278185] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278185] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278186] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278187] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278188] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278189] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278190] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278190] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278191] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278192] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278194] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278195] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278196] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278196] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278198] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278199] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278199] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278205] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278206] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278206] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278208] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278209] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278209] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278210] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278211] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278212] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278213] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278213] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278214] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278215] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278216] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278216] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278217] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278218] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278219] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278220] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278221] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278227] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278228] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278229] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278229] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278230] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278232] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278232] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278233] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278234] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278235] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278236] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278236] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278237] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278238] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278239] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278240] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278241] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278242] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278243] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278245] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278246] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278246] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278252] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278253] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278254] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278255] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278256] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278256] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278257] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278258] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278259] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278260] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278260] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278261] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278262] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278263] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278263] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278264] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278265] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278266] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278267] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278268] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278274] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278274] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278275] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278275] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278276] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278277] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278277] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278278] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278278] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278279] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278279] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278280] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278280] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278281] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278281] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278283] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278283] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278284] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278284] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278285] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278286] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278287] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278292] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278292] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278293] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278294] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278294] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278295] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278295] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278296] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278297] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278297] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278297] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278298] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278298] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278299] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278299] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278300] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278300] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278301] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278302] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278302] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278308] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278309] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278309] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278310] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278310] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278311] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278312] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278312] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278313] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278314] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278314] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278315] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278315] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278315] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278316] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278318] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278318] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278319] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278319] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278320] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278321] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278321] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278327] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278327] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278327] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278328] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278328] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278330] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278330] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278331] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278331] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278332] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278332] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278333] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278333] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278334] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278334] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278336] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278336] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278337] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278338] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278339] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278343] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278344] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278344] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278345] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278346] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278346] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278347] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278348] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278348] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278348] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278349] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278349] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278350] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278350] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278351] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278351] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278352] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278353] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278353] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278354] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278360] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278360] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278361] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278361] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278362] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278363] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278363] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278364] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278364] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278365] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278365] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278366] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278366] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278367] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278367] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278369] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278369] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278370] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278370] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278371] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278372] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278373] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278378] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278379] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278379] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278380] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278380] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278381] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278382] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278382] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278382] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278383] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278384] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278384] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278385] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278385] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278386] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278387] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278388] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278388] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278389] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278390] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278390] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278391] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278396] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278397] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278397] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278398] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278399] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278399] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278400] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278400] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278401] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278401] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278402] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278402] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278403] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278403] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278404] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278404] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278405] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278406] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278406] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278407] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278413] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278413] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278414] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278414] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278415] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278416] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278416] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278417] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278417] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278418] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278418] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278419] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278419] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278420] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278420] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278422] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278422] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278423] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278423] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278424] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278425] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278426] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278431] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278431] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278432] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278433] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278433] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278434] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278434] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278435] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278436] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278436] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278436] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278437] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278437] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278438] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278438] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278439] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278439] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278440] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278441] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278441] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278448] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278448] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278448] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278449] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278449] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278450] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278451] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278451] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2948.278452] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278453] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278453] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278454] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278454] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278455] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278455] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278456] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278457] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278457] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-133, count:1
[ 2948.278458] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278458] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278459] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278459] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278460] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278460] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278461] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278462] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278463] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278463] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278464] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278465] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278465] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278466] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278471] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278472] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278472] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278473] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278474] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278474] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278475] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278476] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278476] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278477] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278477] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278478] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278478] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278479] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278479] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278479] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278480] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278481] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278481] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278482] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278484] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278484] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278485] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[ 2948.278486] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2948.278486] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278487] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2948.278487] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278488] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2948.278489] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278489] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278489] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278490] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278490] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278491] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278491] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278492] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278492] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278493] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278494] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278494] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278500] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278501] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278501] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278502] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278502] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278503] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278504] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278504] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2948.278505] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278506] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278506] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278507] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278507] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278508] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278508] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278510] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2948.278510] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278511] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278511] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278512] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278513] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278513] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.278519] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278519] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278520] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278520] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278520] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278522] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278522] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278523] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278523] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278524] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278524] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278525] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278525] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278526] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278526] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278527] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278528] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278528] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278529] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278530] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278530] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[ 2948.278531] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2948.278531] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[ 2948.278532] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2948.278532] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[ 2948.278533] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2948.278533] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[ 2948.278534] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2948.278534] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278535] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2948.278536] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[ 2948.278536] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2948.278537] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278537] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278538] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278538] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2948.278539] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[ 2948.278539] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2948.278539] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[ 2948.278540] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2948.278541] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[ 2948.278542] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2948.280107] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[ 2948.426060] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
[ 5327.592205] nvidia-nvlink: Unregistered Nvlink Core, major device number 241
