

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Wed Oct 21 12:22:43 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Mat_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.31|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1637601|    2|  1637602|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |- Row            |  7600|  1637600| 152 ~ 32752 |          -|          -|    50|    no    |
        | + Col           |   150|    32750|   3 ~ 655   |          -|          -|    50|    no    |
        |  ++ RowCaching  |   100|      100|            2|          -|          -|    50|    no    |
        |  ++ ColCaching  |   100|      100|            2|          -|          -|    50|    no    |
        |  ++ Product     |   450|      450|            9|          -|          -|    50|    no    |
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond4)
3 --> 
	8  / (!exitcond3 & !tmp_s)
	4  / (!exitcond3 & tmp_s)
	2  / (exitcond3)
4 --> 
	5  / (tmp_8 & !exitcond2)
	6  / (!tmp_8) | (exitcond2)
5 --> 
	4  / true
6 --> 
	7  / (tmp_6 & !exitcond1)
	8  / (!tmp_6) | (exitcond1)
7 --> 
	6  / true
8 --> 
	9  / (tmp_s & !exitcond)
	17  / (!tmp_s) | (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	8  / true
17 --> 
	3  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i32]* %A) nounwind, !map !0

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i32]* %B) nounwind, !map !6

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i64]* %C) nounwind, !map !10

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

ST_1: A_cached_row [1/1] 0.00ns
:16  %A_cached_row = alloca [50 x i32], align 16

ST_1: B_cached [1/1] 0.00ns
:17  %B_cached = alloca [2500 x i32], align 4

ST_1: tmp [1/1] 2.00ns
:18  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:19  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:20  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:21  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:22  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_41 [1/1] 1.57ns
:23  br i1 %tmp_4, label %.preheader8, label %.loopexit9


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader8:0  %i = phi i6 [ %i_1, %8 ], [ 0, %0 ]

ST_2: phi_mul1 [1/1] 0.00ns
.preheader8:1  %phi_mul1 = phi i12 [ %next_mul2, %8 ], [ 0, %0 ]

ST_2: phi_mul2 [1/1] 0.00ns
.preheader8:2  %phi_mul2 = phi i12 [ %next_mul1, %8 ], [ 0, %0 ]

ST_2: next_mul1 [1/1] 1.84ns
.preheader8:3  %next_mul1 = add i12 %phi_mul2, 50

ST_2: next_mul2 [1/1] 1.84ns
.preheader8:4  %next_mul2 = add i12 %phi_mul1, 50

ST_2: i_cast6 [1/1] 0.00ns
.preheader8:5  %i_cast6 = zext i6 %i to i8

ST_2: exitcond4 [1/1] 1.94ns
.preheader8:6  %exitcond4 = icmp eq i6 %i, -14

ST_2: empty [1/1] 0.00ns
.preheader8:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader8:8  %i_1 = add i6 %i, 1

ST_2: stg_51 [1/1] 0.00ns
.preheader8:9  br i1 %exitcond4, label %.loopexit9, label %1

ST_2: stg_52 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast6, %mC_read

ST_2: tmp_6 [1/1] 1.94ns
:3  %tmp_6 = icmp eq i6 %i, 0

ST_2: stg_56 [1/1] 1.57ns
:4  br label %2

ST_2: stg_57 [1/1] 0.00ns
.loopexit9:0  ret void


 <State 3>: 4.94ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i6 [ 0, %1 ], [ %j_1, %.loopexit ]

ST_3: j_cast5 [1/1] 0.00ns
:1  %j_cast5 = zext i6 %j to i8

ST_3: exitcond3 [1/1] 1.94ns
:2  %exitcond3 = icmp eq i6 %j, -14

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_3: j_1 [1/1] 1.72ns
:4  %j_1 = add i6 %j, 1

ST_3: stg_63 [1/1] 0.00ns
:5  br i1 %exitcond3, label %8, label %3

ST_3: stg_64 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i8 %j_cast5, %nC_read

ST_3: tmp_s [1/1] 1.37ns
:3  %tmp_s = and i1 %tmp_5, %tmp_9

ST_3: stg_68 [1/1] 1.57ns
:4  br i1 %tmp_s, label %4, label %.loopexit

ST_3: tmp_8 [1/1] 1.94ns
:0  %tmp_8 = icmp eq i6 %j, 0

ST_3: stg_70 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader6, label %.loopexit7

ST_3: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_2) nounwind

ST_3: stg_72 [1/1] 0.00ns
:1  br label %.preheader8


 <State 4>: 4.55ns
ST_4: k [1/1] 0.00ns
.preheader6:0  %k = phi i6 [ %k_3, %5 ], [ 0, %4 ]

ST_4: exitcond2 [1/1] 1.94ns
.preheader6:1  %exitcond2 = icmp eq i6 %k, -14

ST_4: empty_4 [1/1] 0.00ns
.preheader6:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_4: k_3 [1/1] 1.72ns
.preheader6:3  %k_3 = add i6 %k, 1

ST_4: stg_77 [1/1] 0.00ns
.preheader6:4  br i1 %exitcond2, label %.loopexit7, label %5

ST_4: tmp_10_trn_cast [1/1] 0.00ns
:2  %tmp_10_trn_cast = zext i6 %k to i12

ST_4: p_addr5 [1/1] 1.84ns
:3  %p_addr5 = add i12 %tmp_10_trn_cast, %phi_mul1

ST_4: tmp_11 [1/1] 0.00ns
:4  %tmp_11 = zext i12 %p_addr5 to i64

ST_4: A_addr [1/1] 0.00ns
:5  %A_addr = getelementptr [2500 x i32]* %A, i64 0, i64 %tmp_11

ST_4: A_load [2/2] 2.71ns
:6  %A_load = load i32* %A_addr, align 4

ST_4: stg_83 [1/1] 0.00ns
.loopexit7:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit5

ST_4: tmp_11_trn7_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn7_cast = zext i6 %j to i12

ST_4: stg_85 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 5.42ns
ST_5: stg_86 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_5: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = zext i6 %k to i64

ST_5: A_load [1/2] 2.71ns
:6  %A_load = load i32* %A_addr, align 4

ST_5: A_cached_row_addr [1/1] 0.00ns
:7  %A_cached_row_addr = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_5: stg_90 [1/1] 2.71ns
:8  store i32 %A_load, i32* %A_cached_row_addr, align 4

ST_5: stg_91 [1/1] 0.00ns
:9  br label %.preheader6


 <State 6>: 4.55ns
ST_6: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i6 [ %k_4, %6 ], [ 0, %.preheader.preheader ]

ST_6: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i12 [ %next_mul, %6 ], [ 0, %.preheader.preheader ]

ST_6: exitcond1 [1/1] 1.94ns
.preheader:2  %exitcond1 = icmp eq i6 %k_1, -14

ST_6: empty_5 [1/1] 0.00ns
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_6: k_4 [1/1] 1.72ns
.preheader:4  %k_4 = add i6 %k_1, 1

ST_6: stg_97 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit5, label %6

ST_6: next_mul [1/1] 1.84ns
:1  %next_mul = add i12 %phi_mul, 50

ST_6: p_addr9 [1/1] 1.84ns
:2  %p_addr9 = add i12 %tmp_11_trn7_cast, %phi_mul

ST_6: tmp_12 [1/1] 0.00ns
:3  %tmp_12 = zext i12 %p_addr9 to i64

ST_6: B_addr [1/1] 0.00ns
:4  %B_addr = getelementptr [2500 x i32]* %B, i64 0, i64 %tmp_12

ST_6: B_load [2/2] 2.71ns
:5  %B_load = load i32* %B_addr, align 4

ST_6: tmp_13_trn_cast [1/1] 0.00ns
.loopexit5:0  %tmp_13_trn_cast = zext i6 %j to i12

ST_6: stg_104 [1/1] 1.57ns
.loopexit5:1  br label %7


 <State 7>: 5.42ns
ST_7: stg_105 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_7: B_load [1/2] 2.71ns
:5  %B_load = load i32* %B_addr, align 4

ST_7: B_cached_addr [1/1] 0.00ns
:6  %B_cached_addr = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_12

ST_7: stg_108 [1/1] 2.71ns
:7  store i32 %B_load, i32* %B_cached_addr, align 4

ST_7: stg_109 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 4.55ns
ST_8: k_2 [1/1] 0.00ns
:0  %k_2 = phi i6 [ 0, %.loopexit5 ], [ %k_5, %_ifconv ]

ST_8: temp [1/1] 0.00ns
:1  %temp = phi i64 [ 0, %.loopexit5 ], [ %temp_1, %_ifconv ]

ST_8: phi_mul3 [1/1] 0.00ns
:2  %phi_mul3 = phi i12 [ 0, %.loopexit5 ], [ %next_mul3, %_ifconv ]

ST_8: k_2_cast2 [1/1] 0.00ns
:3  %k_2_cast2 = zext i6 %k_2 to i8

ST_8: exitcond [1/1] 1.94ns
:4  %exitcond = icmp eq i6 %k_2, -14

ST_8: empty_6 [1/1] 0.00ns
:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_8: k_5 [1/1] 1.72ns
:6  %k_5 = add i6 %k_2, 1

ST_8: stg_117 [1/1] 1.57ns
:7  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_8: tmp_13 [1/1] 2.00ns
_ifconv:1  %tmp_13 = icmp ult i8 %k_2_cast2, %mB_read

ST_8: tmp_14 [1/1] 0.00ns
_ifconv:2  %tmp_14 = zext i6 %k_2 to i64

ST_8: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:3  %A_cached_row_addr_1 = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_14

ST_8: A_cached_row_load [2/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_8: next_mul3 [1/1] 1.84ns
_ifconv:5  %next_mul3 = add i12 %phi_mul3, 50

ST_8: p_addr1 [1/1] 1.84ns
_ifconv:6  %p_addr1 = add i12 %tmp_13_trn_cast, %phi_mul3

ST_8: tmp_15 [1/1] 0.00ns
_ifconv:7  %tmp_15 = zext i12 %p_addr1 to i64

ST_8: B_cached_addr_1 [1/1] 0.00ns
_ifconv:8  %B_cached_addr_1 = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_15

ST_8: B_cached_load [2/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4

ST_8: tmp_15_trn_cast [1/1] 0.00ns
.loopexit:1  %tmp_15_trn_cast = zext i6 %j to i12

ST_8: p_addr3 [1/1] 1.84ns
.loopexit:2  %p_addr3 = add i12 %tmp_15_trn_cast, %phi_mul2


 <State 9>: 2.71ns
ST_9: A_cached_row_load [1/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_9: B_cached_load [1/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 10>: 6.08ns
ST_10: tmp_16 [6/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 11>: 6.08ns
ST_11: tmp_16 [5/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_16 [4/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_16 [3/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 6.08ns
ST_14: tmp_16 [2/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 15>: 6.08ns
ST_15: tmp_16 [1/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 16>: 4.77ns
ST_16: stg_137 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_16: tmp_17 [1/1] 0.00ns
_ifconv:11  %tmp_17 = sext i32 %tmp_16 to i64

ST_16: temp_3 [1/1] 3.40ns
_ifconv:12  %temp_3 = add nsw i64 %temp, %tmp_17

ST_16: temp_1 [1/1] 1.37ns
_ifconv:13  %temp_1 = select i1 %tmp_13, i64 %temp_3, i64 %temp

ST_16: stg_141 [1/1] 0.00ns
_ifconv:14  br label %7


 <State 17>: 2.71ns
ST_17: temp_2 [1/1] 0.00ns
.loopexit:0  %temp_2 = phi i64 [ 0, %3 ], [ %temp, %7 ]

ST_17: tmp_18 [1/1] 0.00ns
.loopexit:3  %tmp_18 = zext i12 %p_addr3 to i64

ST_17: C_addr [1/1] 0.00ns
.loopexit:4  %C_addr = getelementptr [2500 x i64]* %C, i64 0, i64 %tmp_18

ST_17: stg_145 [1/1] 2.71ns
.loopexit:5  store i64 %temp_2, i64* %C_addr, align 8

ST_17: empty_7 [1/1] 0.00ns
.loopexit:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_7) nounwind

ST_17: stg_147 [1/1] 0.00ns
.loopexit:7  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
