# Welcome, Developer! ðŸ‘‹

**New to compiler development?** You're in the right place! This repository is your map to the frontier of AI compiler development. Follow along as we track how hardware and software innovations converge, paving the way for next-gen machine learning systems.

- ðŸ“… **Chronological Insights** â€“ Explore major breakthroughs in order  
- âš™ï¸ **Compiler Foundations** â€“ Learn fundamentals from real projects  
- ðŸš€ **Optimization Tips** â€“ Find hardware/software sweet spots  
- ðŸ¤ **Community-Driven** â€“ Share knowledge and grow with others  

---

# ðŸ”¥ AI Hardware Evolution Timeline

Dive into the machines powering modern AIâ€”where silicon meets neural magic. Below is a chronological journey, showcasing how each architecture pushed the boundaries of efficiency, scalability, and performance.

01. **DianNao (2014) by Tianshi Chen et al.**  
   > ðŸ† First dedicated neural acceleratorâ€”tiny but powerful, inspiring future designs  
   > ðŸ“ [Paper (ASPLOS '14)](https://dl.acm.org/doi/10.1145/2654822.2541967)  
   > ðŸŽžï¸ [Video](https://youtu.be/IA5lCVywS0I)  
   > ðŸ”§ [OpenDianNao Implementation](https://github.com/accelergy-community/opendiannao)  
   > ðŸ“š [DianNao Family Retrospective](https://people.csail.mit.edu/emer/papers/2020.06.ieeemicro.diannao.pdf)  

02. **DaDianNao (2014) by Tianshi Chen et al.**  
   > ðŸ† Scaled-up DianNao for datacenters, tackling large-scale DNNs with multi-chip designs  
   > ðŸ“ [Paper (ASPLOS '14)](https://dl.acm.org/doi/10.1145/2593069.2593077)  
   > ðŸ”§ [Architecture Analysis Toolkit](https://github.com/hpca-accelerator/accelerator-simulator)  
   > ðŸ“š [Multi-Chip Interconnect Study](https://ieeexplore.ieee.org/document/9139512)  

03. **ShiDianNao (2015) by Zidong Du et al.**  
   > ðŸ† Integrated vision accelerator with sensor-processor fusionâ€”ideal for edge devices  
   > ðŸ“ [Paper (ISCA '15)](https://dl.acm.org/doi/10.1145/2749469.2750389)  
   > ðŸ”§ [FPGA Demo Project](https://github.com/HewlettPackard/diannao-series)  
   > ðŸ“š [Edge AI Survey](https://arxiv.org/abs/2206.08063)  

04. **EIE (Efficient Inference Engine) (2016) by Song Han et al.**  
   > ðŸ† First hardware for sparse neural networks, leveraging pruning to reduce compute  
   > ðŸ“ [Paper (FPGA '16)](https://arxiv.org/abs/1603.01670)  
   > ðŸŽžï¸ [Video](https://youtu.be/vouEMwDNopQ)  
   > ðŸ”§ [SparseNN Toolkit](https://github.com/facebookresearch/SparseNN)  
   > ðŸ“š [Pruning Tutorial](https://nervanasystems.github.io/distiller/algo_pruning/)  

05. **Eyeriss (2016) by Yu-Hsin Chen et al.**  
   > ðŸ† Energy-efficient spatial architecture for CNNs, optimizing data reuse  
   > ðŸ“ [Paper (ISSCC '16)](https://ieeexplore.ieee.org/document/7783717)  
   > ðŸŽžï¸ [Video](https://youtu.be/brhOo-_7NS4)  
   > ðŸ“š [MIT Course Materials](https://eyeriss.mit.edu)  
   > ðŸ“š [Data Reuse Patterns Analysis](https://arxiv.org/abs/1807.07928)  

06. **TPU (2017) by Norman Jouppi et al. (Google)**  
   > ðŸ† Revolutionized ML acceleration with 8-bit ops, dominating inference workloads  
   > ðŸ“ [Paper (ISCA '17)](https://dl.acm.org/doi/10.1145/3079856.3080246)  
   > ðŸŽžï¸ [Architecture Deep Dive](https://youtu.be/F6fLwGE83Cw)  
   > ðŸŽžï¸ [Performance Analysis](https://youtu.be/eyAjbgkBdjU)  
   > ðŸ“š [Google Cloud TPU Docs](https://cloud.google.com/tpu/docs/system-architecture)  
   > ðŸ“š [TPU Performance Guide](https://arxiv.org/abs/2007.05509)  

07. **Cerebras WSE (2019) by Sean Lie et al.**  
   > ðŸ† Wafer-scale engineâ€”56Ã— larger than GPUs, redefining training scalability  
   > ðŸ“ [Paper (Hot Chips '19)](https://arxiv.org/abs/2104.13857)  
   > ðŸŽžï¸ [Wafer-Scale Demo](https://youtu.be/L1kCqgxRNDY)  
   > ðŸ”§ [Cerebras SDK](https://github.com/Cerebras/modelzoo)  
   > ðŸ“š [Scaling Laws Analysis](https://arxiv.org/abs/2203.15556)  

08. **Sparse Tensor Cores (2020) by Ashish Mishra et al. (NVIDIA)**  
   > ðŸ† 2Ã— speedups on GPUs via structured sparsityâ€”critical for massive models  
   > ðŸ“ [Paper (ASPLOS '20)](https://dl.acm.org/doi/10.1145/3373376.3378533)  
   > ðŸ”§ [CUDA Samples](https://github.com/NVIDIA/sparse-tensor-cores)  
   > ðŸ“š [Sparsity Training Guide](https://developer.nvidia.com/blog/accelerating-inference-with-sparsity-in-ampere/)  

09. **Graphcore IPU (2020) by Graphcore**  
   > ðŸ† Innovative data-flow approach, enabling fine-grained parallelism for AI models  
   > ðŸ“ [IPU Whitepaper](https://www.graphcore.ai/technology)  
   > ðŸŽžï¸ [Demo](https://youtu.be/kpgf-_qekT4)  
   > ðŸ”§ [Graphcore SDK](https://github.com/graphcore)

10. **Habana Gaudi (2020) by Habana Labs (Intel)**  
   > ðŸ† Scalable training architecture with native support for mixed precision  
   > ðŸ“ [Gaudi Overview](https://habana.ai/gaudi-training-accelerator/)  
   > ðŸŽžï¸ [Inference/Training Demo](https://youtu.be/BDyFQU5a_nY)  
   > ðŸ”§ [Habana GitHub](https://github.com/HabanaAI)  

11. **SambaNova DataScale (2021) by SambaNova Systems**  
   > ðŸ† Reconfigurable dataflow architecture; flexible for various model types  
   > ðŸ“ [SambaNova Tech Brief](https://sambanova.ai/resources/)  
   > ðŸŽžï¸ [DataScale Overview](https://youtu.be/3BdxEftbK50)  
   > ðŸ”§ [SambaFlow SDK](https://github.com/sambanova)  

12. **TPU v4 (2021) by Google Research**  
   > ðŸ† Optical interconnects + dynamic reconfiguration = supercomputer-scale ML  
   > ðŸ“ [Paper (2023)](https://arxiv.org/abs/2304.01433)  
   > ðŸ“š [Optical Networking Primer](https://research.google/pubs/pub51601/)  
   > ðŸ“š [Dynamic ML Systems Survey](https://arxiv.org/abs/2305.03782)  

13. **Groq TSP (2022) by Groq**  
   > ðŸ† Single-core SIMD model with deterministic executionâ€”optimized for low-latency inference  
   > ðŸ“ [Groq Technology](https://groq.com/product/architecture/)  
   > ðŸŽžï¸ [Demo](https://youtu.be/DE_6mdG0h6Q)  
   > ðŸ”§ [Groq Compiler Docs](https://groq-docs.readthedocs-hosted.com/)  

14. **IBM NorthPole (2023) by Dharmendra Modha et al.**  
   > ðŸ† Brain-inspired design with 25Ã— energy efficiency gains over GPUs  
   > ðŸ“ [Paper (Science '23)](https://www.science.org/doi/10.1126/science.adh1174)  
   > ðŸ”§ [Neuro-Symbolic SDK](https://github.com/IBM/northpole-sdk)  
   > ðŸ“š [Neuromorphic Computing Review](https://www.nature.com/articles/s41586-020-2786-7)  

---

# âš™ï¸ Core Compiler Milestones

From symbolic graph compilers to MLIR-based ecosystems, these projects laid the foundation for modern AI compilation.

01. **Theano (2010)**  
   > ðŸ† Pioneered symbolic differentiation & early GPU acceleration in Python  
   > ðŸ“ [Original Paper](https://conference.scipy.org/proceedings/scipy2010/pdfs/bastien.pdf)  
   > ðŸ“š [Theano Legacy Docs](https://theano-pymc.readthedocs.io/en/latest/)  
   > ðŸ”§ [PyMC3 (Theano Spin-off)](https://github.com/pymc-devs/pymc)  
   > ðŸ“š [TensorFlow/Theano Comparison](https://arxiv.org/abs/1605.02688)  

02. **Halide (2012)**  
   > ðŸ† Separated image-processing algorithms from their optimizations  
   > ðŸ“ [PLDI Paper](https://dl.acm.org/doi/10.1145/2491956.2462176)  
   > ðŸ”§ [Halide GitHub](https://github.com/halide/Halide)  
   > ðŸ“š [Adobe's Halide Use Cases](https://research.adobe.com/news/halide-in-production/)  
   > ðŸ“š [MIT 6.815 Course Material](https://stellar.mit.edu/S/course/6/fa15/6.815/)  

03. **TensorRT (2016)**  
   > ðŸ† Kernel fusion & INT8 quantization for NVIDIA GPUs  
   > ðŸ“š [Developer Guide](https://docs.nvidia.com/deeplearning/tensorrt/)  
   > ðŸ”§ [Triton Inference Server](https://github.com/triton-inference-server/server)  
   > ðŸ“š [NGC TensorRT Containers](https://catalog.ngc.nvidia.com/containers?filters=&orderBy=dateModifiedDESC&query=tensorrt)  

04. **XLA (2017)**  
   > ðŸ† TensorFlowâ€™s JIT compiler: aggressive op fusion for TPU/GPU/CPU  
   > ðŸ“š [XLA Architecture](https://www.tensorflow.org/xla)  
   > ðŸ”§ [JAX: XLA for NumPy](https://github.com/google/jax)  
   > ðŸ“š [XLA vs. TVM Benchmark](https://arxiv.org/abs/2105.07585)  

05. **Glow (2018)**  
   > ðŸ† Ahead-of-time compilation and unified quantization flows  
   > ðŸ“ [Glow Paper](https://arxiv.org/abs/1805.00907)  
   > ðŸ”§ [ONNX-Glow Integration](https://github.com/onnx/onnx/blob/main/docs/Glow.md)  
   > ðŸ“š [PyTorch Mobile Compiler](https://pytorch.org/mobile/home/)  

06. **TVM (2018)**  
   > ðŸ† ML-driven kernel optimization & cross-platform deployment  
   > ðŸ“ [OSDI Paper](https://www.usenix.org/conference/osdi18/presentation/chen)  
   > ðŸ“š [Apache TVM Docs](https://tvm.apache.org/docs/)  
   > ðŸ”§ [TVM Model Zoo](https://github.com/apache/tvm-model-zoo)  
   > ðŸ“š [OctoML Production Stack](https://octoml.ai/technology/)  

07. **MLIR (2021)**  
   > ðŸ† Compiler infrastructure revolution: multi-level IR for heterogeneous computing  
   > ðŸ“ [MLIR Whitepaper](https://arxiv.org/abs/2002.11054)  
   > ðŸ“š [LLVM MLIR Tutorial](https://mlir.llvm.org/docs/Tutorials/)  
   > ðŸ”§ [Torch-MLIR Project](https://github.com/llvm/torch-mlir)  
   > ðŸŽžï¸ [Google I/O MLIR Talk](https://youtu.be/qzljG6DKgic)  

08. **Triton (2021)**  
   > ðŸ† Python-like abstraction for writing efficient GPU kernels  
   > ðŸ“ [PLDI Paper](https://dl.acm.org/doi/abs/10.1145/3485486)  
   > ðŸ”§ [Triton GitHub](https://github.com/openai/triton)  
   > ðŸ“š [Triton vs. CUDA Benchmarks](https://openreview.net/forum?id=9XSIgzaFOT)  

09. **IREE (2021)**  
   > ðŸ† End-to-end MLIR-based compiler/runtime for mobile & edge  
   > ðŸ“š [IREE Architecture](https://google.github.io/iree/)  
   > ðŸ“± [Android Deployment Guide](https://github.com/openxla/iree/blob/main/docs/developers/android.md)  
   > ðŸ”§ [Vulkan Backend Demo](https://github.com/iree-org/iree-samples)  

10. **TorchDynamo (2022)**  
   > ðŸ† PyTorch graph capture in dynamic Python â†’ FX Graph  
   > ðŸ“ [TorchDynamo Paper](https://arxiv.org/abs/2205.08543)  
   > ðŸ”§ [TorchInductor](https://pytorch.org/docs/stable/dynamo/)  
   > ðŸ“š [Hugging Face Integration](https://huggingface.co/docs/diffusers/optimization/torchdynamo)  

11. **Mojo (2023) by Modular**  
   > ðŸ† High-performance superset of Python designed for AI/HPC with low-level control  
   > ðŸ“ [Mojo Documentation](https://docs.modular.com/mojo)  
   > ðŸŽžï¸ [Mojo Introduction Talk](https://youtu.be/HJfvDVVqbNs)  
   > ðŸ”§ [Mojo Playground](https://github.com/modularml/mojo)  

---

## âš¡ Pro Tips

- **Hands-On is Gold**: Jump into MLIR, TVM, or Triton. Break stuff and learn by doing!
- **Watch Hardware+Software**: Each new GPU/TPU/accelerator release unlocks fresh compiler challenges.
- **Embrace Sparsity**: Pruned or sparse-weight models can see huge speedups on specialized hardware.
- **Stay Curious**: Tech evolves fastâ€”subscribe to relevant conferences (ISCA, MICRO, PLDI, etc.) and follow open-source repos.

---
_**Happy hacking and optimizing!**_
