Loading plugins phase: Elapsed time ==> 0s.157ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.490ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.037ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CyController1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -dcpsoc3 CyController1.v -verilog
======================================================================

======================================================================
Compiling:  CyController1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -dcpsoc3 CyController1.v -verilog
======================================================================

======================================================================
Compiling:  CyController1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -dcpsoc3 -verilog CyController1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 16 16:06:11 2025


======================================================================
Compiling:  CyController1.v
Program  :   vpp
Options  :    -yv2 -q10 CyController1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 16 16:06:11 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CyController1.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CyController1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -dcpsoc3 -verilog CyController1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 16 16:06:11 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\codegentemp\CyController1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\codegentemp\CyController1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CyController1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -dcpsoc3 -verilog CyController1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 16 16:06:11 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\codegentemp\CyController1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\codegentemp\CyController1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS_1:dma_complete_0\
	\USBFS_1:Net_1922\
	\USBFS_1:dma_complete_1\
	\USBFS_1:Net_1921\
	\USBFS_1:dma_complete_2\
	\USBFS_1:Net_1920\
	\USBFS_1:dma_complete_3\
	\USBFS_1:Net_1919\
	\USBFS_1:dma_complete_4\
	\USBFS_1:Net_1918\
	\USBFS_1:dma_complete_5\
	\USBFS_1:Net_1917\
	\USBFS_1:dma_complete_6\
	\USBFS_1:Net_1916\
	\USBFS_1:dma_complete_7\
	\USBFS_1:Net_1915\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBFS_1:tmpOE__Dm_net_0\
Aliasing \USBFS_1:tmpOE__Dp_net_0\ to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_7 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_6 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_1_8_P0_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_7 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_6 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_9_16_P2_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_7 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_6 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_17_24_P3_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_31_36_P12_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_37_42_P15_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing \ButtonReg6:status_2\ to zero
Aliasing \ButtonReg6:status_3\ to zero
Aliasing \ButtonReg6:status_4\ to zero
Aliasing \ButtonReg6:status_5\ to zero
Aliasing \ButtonReg6:status_6\ to zero
Aliasing \ButtonReg6:status_7\ to zero
Aliasing tmpOE__Button_25_30_P1_net_5 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_25_30_P1_net_4 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_25_30_P1_net_3 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_25_30_P1_net_2 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_25_30_P1_net_1 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Button_25_30_P1_net_0 to \USBFS_1:tmpOE__Dm_net_0\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_909_0
Aliasing Net_915_0D to zero
Aliasing Net_913_0D to zero
Aliasing Net_914_0D to zero
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Net_909_1
Aliasing Net_915_1D to zero
Aliasing Net_913_1D to zero
Aliasing Net_914_1D to zero
Aliasing \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\ to Net_909_2
Aliasing Net_915_2D to zero
Aliasing Net_913_2D to zero
Aliasing Net_914_2D to zero
Aliasing \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\ to Net_909_3
Aliasing Net_915_3D to zero
Aliasing Net_913_3D to zero
Aliasing Net_914_3D to zero
Aliasing \Debouncer_1:DEBOUNCER[4]:d_sync_1\\D\ to Net_909_4
Aliasing Net_915_4D to zero
Aliasing Net_913_4D to zero
Aliasing Net_914_4D to zero
Aliasing \Debouncer_1:DEBOUNCER[5]:d_sync_1\\D\ to Net_909_5
Aliasing Net_915_5D to zero
Aliasing Net_913_5D to zero
Aliasing Net_914_5D to zero
Aliasing \Debouncer_1:DEBOUNCER[6]:d_sync_1\\D\ to Net_909_6
Aliasing Net_915_6D to zero
Aliasing Net_913_6D to zero
Aliasing Net_914_6D to zero
Aliasing \Debouncer_1:DEBOUNCER[7]:d_sync_1\\D\ to Net_909_7
Aliasing Net_915_7D to zero
Aliasing Net_913_7D to zero
Aliasing Net_914_7D to zero
Aliasing \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ to Net_939_0
Aliasing Net_1030_0D to zero
Aliasing Net_1028_0D to zero
Aliasing Net_1029_0D to zero
Aliasing \Debouncer_3:DEBOUNCER[1]:d_sync_1\\D\ to Net_939_1
Aliasing Net_1030_1D to zero
Aliasing Net_1028_1D to zero
Aliasing Net_1029_1D to zero
Aliasing \Debouncer_3:DEBOUNCER[2]:d_sync_1\\D\ to Net_939_2
Aliasing Net_1030_2D to zero
Aliasing Net_1028_2D to zero
Aliasing Net_1029_2D to zero
Aliasing \Debouncer_3:DEBOUNCER[3]:d_sync_1\\D\ to Net_939_3
Aliasing Net_1030_3D to zero
Aliasing Net_1028_3D to zero
Aliasing Net_1029_3D to zero
Aliasing \Debouncer_3:DEBOUNCER[4]:d_sync_1\\D\ to Net_939_4
Aliasing Net_1030_4D to zero
Aliasing Net_1028_4D to zero
Aliasing Net_1029_4D to zero
Aliasing \Debouncer_3:DEBOUNCER[5]:d_sync_1\\D\ to Net_939_5
Aliasing Net_1030_5D to zero
Aliasing Net_1028_5D to zero
Aliasing Net_1029_5D to zero
Aliasing \Debouncer_3:DEBOUNCER[6]:d_sync_1\\D\ to Net_939_6
Aliasing Net_1030_6D to zero
Aliasing Net_1028_6D to zero
Aliasing Net_1029_6D to zero
Aliasing \Debouncer_3:DEBOUNCER[7]:d_sync_1\\D\ to Net_939_7
Aliasing Net_1030_7D to zero
Aliasing Net_1028_7D to zero
Aliasing Net_1029_7D to zero
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Net_938_0
Aliasing Net_945_0D to zero
Aliasing Net_943_0D to zero
Aliasing Net_944_0D to zero
Aliasing \Debouncer_2:DEBOUNCER[1]:d_sync_1\\D\ to Net_938_1
Aliasing Net_945_1D to zero
Aliasing Net_943_1D to zero
Aliasing Net_944_1D to zero
Aliasing \Debouncer_2:DEBOUNCER[2]:d_sync_1\\D\ to Net_938_2
Aliasing Net_945_2D to zero
Aliasing Net_943_2D to zero
Aliasing Net_944_2D to zero
Aliasing \Debouncer_2:DEBOUNCER[3]:d_sync_1\\D\ to Net_938_3
Aliasing Net_945_3D to zero
Aliasing Net_943_3D to zero
Aliasing Net_944_3D to zero
Aliasing \Debouncer_2:DEBOUNCER[4]:d_sync_1\\D\ to Net_938_4
Aliasing Net_945_4D to zero
Aliasing Net_943_4D to zero
Aliasing Net_944_4D to zero
Aliasing \Debouncer_2:DEBOUNCER[5]:d_sync_1\\D\ to Net_938_5
Aliasing Net_945_5D to zero
Aliasing Net_943_5D to zero
Aliasing Net_944_5D to zero
Aliasing \Debouncer_2:DEBOUNCER[6]:d_sync_1\\D\ to Net_938_6
Aliasing Net_945_6D to zero
Aliasing Net_943_6D to zero
Aliasing Net_944_6D to zero
Aliasing \Debouncer_2:DEBOUNCER[7]:d_sync_1\\D\ to Net_938_7
Aliasing Net_945_7D to zero
Aliasing Net_943_7D to zero
Aliasing Net_944_7D to zero
Aliasing \DB_37_42:DEBOUNCER[0]:d_sync_1\\D\ to DB_37_42_out_0
Aliasing Net_1071_0D to zero
Aliasing Net_1069_0D to zero
Aliasing Net_1070_0D to zero
Aliasing \DB_37_42:DEBOUNCER[1]:d_sync_1\\D\ to DB_37_42_out_1
Aliasing Net_1071_1D to zero
Aliasing Net_1069_1D to zero
Aliasing Net_1070_1D to zero
Aliasing \DB_37_42:DEBOUNCER[2]:d_sync_1\\D\ to DB_37_42_out_2
Aliasing Net_1071_2D to zero
Aliasing Net_1069_2D to zero
Aliasing Net_1070_2D to zero
Aliasing \DB_37_42:DEBOUNCER[3]:d_sync_1\\D\ to DB_37_42_out_3
Aliasing Net_1071_3D to zero
Aliasing Net_1069_3D to zero
Aliasing Net_1070_3D to zero
Aliasing \DB_37_42:DEBOUNCER[4]:d_sync_1\\D\ to DB_37_42_out_4
Aliasing Net_1071_4D to zero
Aliasing Net_1069_4D to zero
Aliasing Net_1070_4D to zero
Aliasing \DB_37_42:DEBOUNCER[5]:d_sync_1\\D\ to DB_37_42_out_5
Aliasing Net_1071_5D to zero
Aliasing Net_1069_5D to zero
Aliasing Net_1070_5D to zero
Aliasing \DB_31_36:DEBOUNCER[0]:d_sync_1\\D\ to DB_31_36_out_0
Aliasing Net_1063_0D to zero
Aliasing Net_1061_0D to zero
Aliasing Net_1062_0D to zero
Aliasing \DB_31_36:DEBOUNCER[1]:d_sync_1\\D\ to DB_31_36_out_1
Aliasing Net_1063_1D to zero
Aliasing Net_1061_1D to zero
Aliasing Net_1062_1D to zero
Aliasing \DB_31_36:DEBOUNCER[2]:d_sync_1\\D\ to DB_31_36_out_2
Aliasing Net_1063_2D to zero
Aliasing Net_1061_2D to zero
Aliasing Net_1062_2D to zero
Aliasing \DB_31_36:DEBOUNCER[3]:d_sync_1\\D\ to DB_31_36_out_3
Aliasing Net_1063_3D to zero
Aliasing Net_1061_3D to zero
Aliasing Net_1062_3D to zero
Aliasing \DB_31_36:DEBOUNCER[4]:d_sync_1\\D\ to DB_31_36_out_4
Aliasing Net_1063_4D to zero
Aliasing Net_1061_4D to zero
Aliasing Net_1062_4D to zero
Aliasing \DB_31_36:DEBOUNCER[5]:d_sync_1\\D\ to DB_31_36_out_5
Aliasing Net_1063_5D to zero
Aliasing Net_1061_5D to zero
Aliasing Net_1062_5D to zero
Aliasing \DB_25_30:DEBOUNCER[0]:d_sync_1\\D\ to DB_25_30_out_0
Aliasing Net_1058_0D to zero
Aliasing Net_1056_0D to zero
Aliasing Net_1057_0D to zero
Aliasing \DB_25_30:DEBOUNCER[1]:d_sync_1\\D\ to DB_25_30_out_1
Aliasing Net_1058_1D to zero
Aliasing Net_1056_1D to zero
Aliasing Net_1057_1D to zero
Aliasing \DB_25_30:DEBOUNCER[2]:d_sync_1\\D\ to DB_25_30_out_2
Aliasing Net_1058_2D to zero
Aliasing Net_1056_2D to zero
Aliasing Net_1057_2D to zero
Aliasing \DB_25_30:DEBOUNCER[3]:d_sync_1\\D\ to DB_25_30_out_3
Aliasing Net_1058_3D to zero
Aliasing Net_1056_3D to zero
Aliasing Net_1057_3D to zero
Aliasing \DB_25_30:DEBOUNCER[4]:d_sync_1\\D\ to DB_25_30_out_4
Aliasing Net_1058_4D to zero
Aliasing Net_1056_4D to zero
Aliasing Net_1057_4D to zero
Aliasing \DB_25_30:DEBOUNCER[5]:d_sync_1\\D\ to DB_25_30_out_5
Aliasing Net_1058_5D to zero
Aliasing Net_1056_5D to zero
Aliasing Net_1057_5D to zero
Removing Rhs of wire one[9] = \USBFS_1:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBFS_1:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \ButtonReg1:status_7\[65] = Net_909_7[66]
Removing Rhs of wire Net_909_7[66] = \Debouncer_1:DEBOUNCER[7]:d_sync_0\[126]
Removing Lhs of wire \ButtonReg1:status_6\[67] = Net_909_6[68]
Removing Rhs of wire Net_909_6[68] = \Debouncer_1:DEBOUNCER[6]:d_sync_0\[120]
Removing Lhs of wire \ButtonReg1:status_5\[69] = Net_909_5[70]
Removing Rhs of wire Net_909_5[70] = \Debouncer_1:DEBOUNCER[5]:d_sync_0\[114]
Removing Lhs of wire \ButtonReg1:status_4\[71] = Net_909_4[72]
Removing Rhs of wire Net_909_4[72] = \Debouncer_1:DEBOUNCER[4]:d_sync_0\[108]
Removing Lhs of wire \ButtonReg1:status_3\[73] = Net_909_3[74]
Removing Rhs of wire Net_909_3[74] = \Debouncer_1:DEBOUNCER[3]:d_sync_0\[102]
Removing Lhs of wire \ButtonReg1:status_2\[75] = Net_909_2[76]
Removing Rhs of wire Net_909_2[76] = \Debouncer_1:DEBOUNCER[2]:d_sync_0\[96]
Removing Lhs of wire \ButtonReg1:status_1\[77] = Net_909_1[78]
Removing Rhs of wire Net_909_1[78] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[90]
Removing Lhs of wire \ButtonReg1:status_0\[79] = Net_909_0[80]
Removing Rhs of wire Net_909_0[80] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[84]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_7[133] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_6[134] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_5[135] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_4[136] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_3[137] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_2[138] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_1[139] = one[9]
Removing Lhs of wire tmpOE__Button_1_8_P0_net_0[140] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_7[152] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_6[153] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_5[154] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_4[155] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_3[156] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_2[157] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_1[158] = one[9]
Removing Lhs of wire tmpOE__Button_9_16_P2_net_0[159] = one[9]
Removing Lhs of wire \ButtonReg2:status_7\[178] = Net_938_7[179]
Removing Rhs of wire Net_938_7[179] = \Debouncer_2:DEBOUNCER[7]:d_sync_0\[309]
Removing Lhs of wire \ButtonReg2:status_6\[180] = Net_938_6[181]
Removing Rhs of wire Net_938_6[181] = \Debouncer_2:DEBOUNCER[6]:d_sync_0\[304]
Removing Lhs of wire \ButtonReg2:status_5\[182] = Net_938_5[183]
Removing Rhs of wire Net_938_5[183] = \Debouncer_2:DEBOUNCER[5]:d_sync_0\[299]
Removing Lhs of wire \ButtonReg2:status_4\[184] = Net_938_4[185]
Removing Rhs of wire Net_938_4[185] = \Debouncer_2:DEBOUNCER[4]:d_sync_0\[294]
Removing Lhs of wire \ButtonReg2:status_3\[186] = Net_938_3[187]
Removing Rhs of wire Net_938_3[187] = \Debouncer_2:DEBOUNCER[3]:d_sync_0\[289]
Removing Lhs of wire \ButtonReg2:status_2\[188] = Net_938_2[189]
Removing Rhs of wire Net_938_2[189] = \Debouncer_2:DEBOUNCER[2]:d_sync_0\[284]
Removing Lhs of wire \ButtonReg2:status_1\[190] = Net_938_1[191]
Removing Rhs of wire Net_938_1[191] = \Debouncer_2:DEBOUNCER[1]:d_sync_0\[279]
Removing Lhs of wire \ButtonReg2:status_0\[192] = Net_938_0[193]
Removing Rhs of wire Net_938_0[193] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[274]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_7[196] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_6[197] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_5[198] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_4[199] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_3[200] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_2[201] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_1[202] = one[9]
Removing Lhs of wire tmpOE__Button_17_24_P3_net_0[203] = one[9]
Removing Rhs of wire Net_939_0[226] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[224]
Removing Rhs of wire Net_939_1[232] = \Debouncer_3:DEBOUNCER[1]:d_sync_0\[230]
Removing Rhs of wire Net_939_2[238] = \Debouncer_3:DEBOUNCER[2]:d_sync_0\[236]
Removing Rhs of wire Net_939_3[244] = \Debouncer_3:DEBOUNCER[3]:d_sync_0\[242]
Removing Rhs of wire Net_939_4[250] = \Debouncer_3:DEBOUNCER[4]:d_sync_0\[248]
Removing Rhs of wire Net_939_5[256] = \Debouncer_3:DEBOUNCER[5]:d_sync_0\[254]
Removing Rhs of wire Net_939_6[262] = \Debouncer_3:DEBOUNCER[6]:d_sync_0\[260]
Removing Rhs of wire Net_939_7[268] = \Debouncer_3:DEBOUNCER[7]:d_sync_0\[266]
Removing Lhs of wire \ButtonReg3:status_7\[314] = Net_939_7[268]
Removing Lhs of wire \ButtonReg3:status_6\[315] = Net_939_6[262]
Removing Lhs of wire \ButtonReg3:status_5\[316] = Net_939_5[256]
Removing Lhs of wire \ButtonReg3:status_4\[317] = Net_939_4[250]
Removing Lhs of wire \ButtonReg3:status_3\[318] = Net_939_3[244]
Removing Lhs of wire \ButtonReg3:status_2\[319] = Net_939_2[238]
Removing Lhs of wire \ButtonReg3:status_1\[320] = Net_939_1[232]
Removing Lhs of wire \ButtonReg3:status_0\[321] = Net_939_0[226]
Removing Rhs of wire DB_37_42_out_0[328] = \DB_37_42:DEBOUNCER[0]:d_sync_0\[325]
Removing Rhs of wire DB_37_42_out_1[335] = \DB_37_42:DEBOUNCER[1]:d_sync_0\[332]
Removing Rhs of wire DB_37_42_out_2[342] = \DB_37_42:DEBOUNCER[2]:d_sync_0\[339]
Removing Rhs of wire DB_37_42_out_3[349] = \DB_37_42:DEBOUNCER[3]:d_sync_0\[346]
Removing Rhs of wire DB_37_42_out_4[356] = \DB_37_42:DEBOUNCER[4]:d_sync_0\[353]
Removing Rhs of wire DB_37_42_out_5[363] = \DB_37_42:DEBOUNCER[5]:d_sync_0\[360]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_5[368] = one[9]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_4[369] = one[9]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_3[370] = one[9]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_2[371] = one[9]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_1[372] = one[9]
Removing Lhs of wire tmpOE__Button_31_36_P12_net_0[373] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_5[389] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_4[390] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_3[391] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_2[392] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_1[393] = one[9]
Removing Lhs of wire tmpOE__Button_37_42_P15_net_0[394] = one[9]
Removing Lhs of wire \ButtonReg6:status_0\[403] = DB_37_42_out_4[356]
Removing Lhs of wire \ButtonReg6:status_1\[404] = DB_37_42_out_5[363]
Removing Lhs of wire \ButtonReg6:status_2\[405] = zero[4]
Removing Lhs of wire \ButtonReg6:status_3\[406] = zero[4]
Removing Lhs of wire \ButtonReg6:status_4\[407] = zero[4]
Removing Lhs of wire \ButtonReg6:status_5\[408] = zero[4]
Removing Lhs of wire \ButtonReg6:status_6\[409] = zero[4]
Removing Lhs of wire \ButtonReg6:status_7\[410] = zero[4]
Removing Lhs of wire \ButtonReg5:status_0\[412] = DB_31_36_out_2[413]
Removing Rhs of wire DB_31_36_out_2[413] = \DB_31_36:DEBOUNCER[2]:d_sync_0\[439]
Removing Lhs of wire \ButtonReg5:status_1\[414] = DB_31_36_out_3[415]
Removing Rhs of wire DB_31_36_out_3[415] = \DB_31_36:DEBOUNCER[3]:d_sync_0\[444]
Removing Lhs of wire \ButtonReg5:status_2\[416] = DB_31_36_out_4[417]
Removing Rhs of wire DB_31_36_out_4[417] = \DB_31_36:DEBOUNCER[4]:d_sync_0\[449]
Removing Lhs of wire \ButtonReg5:status_3\[418] = DB_31_36_out_5[419]
Removing Rhs of wire DB_31_36_out_5[419] = \DB_31_36:DEBOUNCER[5]:d_sync_0\[454]
Removing Lhs of wire \ButtonReg5:status_4\[420] = DB_37_42_out_0[328]
Removing Lhs of wire \ButtonReg5:status_5\[421] = DB_37_42_out_1[335]
Removing Lhs of wire \ButtonReg5:status_6\[422] = DB_37_42_out_2[342]
Removing Lhs of wire \ButtonReg5:status_7\[423] = DB_37_42_out_3[349]
Removing Rhs of wire DB_31_36_out_0[429] = \DB_31_36:DEBOUNCER[0]:d_sync_0\[427]
Removing Rhs of wire DB_31_36_out_1[435] = \DB_31_36:DEBOUNCER[1]:d_sync_0\[433]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_5[460] = one[9]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_4[461] = one[9]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_3[462] = one[9]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_2[463] = one[9]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_1[464] = one[9]
Removing Lhs of wire tmpOE__Button_25_30_P1_net_0[465] = one[9]
Removing Lhs of wire \ButtonReg4:status_0\[480] = DB_25_30_out_0[481]
Removing Rhs of wire DB_25_30_out_0[481] = \DB_25_30:DEBOUNCER[0]:d_sync_0\[497]
Removing Lhs of wire \ButtonReg4:status_1\[482] = DB_25_30_out_1[483]
Removing Rhs of wire DB_25_30_out_1[483] = \DB_25_30:DEBOUNCER[1]:d_sync_0\[502]
Removing Lhs of wire \ButtonReg4:status_2\[484] = DB_25_30_out_2[485]
Removing Rhs of wire DB_25_30_out_2[485] = \DB_25_30:DEBOUNCER[2]:d_sync_0\[507]
Removing Lhs of wire \ButtonReg4:status_3\[486] = DB_25_30_out_3[487]
Removing Rhs of wire DB_25_30_out_3[487] = \DB_25_30:DEBOUNCER[3]:d_sync_0\[512]
Removing Lhs of wire \ButtonReg4:status_4\[488] = DB_25_30_out_4[489]
Removing Rhs of wire DB_25_30_out_4[489] = \DB_25_30:DEBOUNCER[4]:d_sync_0\[517]
Removing Lhs of wire \ButtonReg4:status_5\[490] = DB_25_30_out_5[491]
Removing Rhs of wire DB_25_30_out_5[491] = \DB_25_30:DEBOUNCER[5]:d_sync_0\[522]
Removing Lhs of wire \ButtonReg4:status_6\[492] = DB_31_36_out_0[429]
Removing Lhs of wire \ButtonReg4:status_7\[493] = DB_31_36_out_1[435]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[527] = Net_910_0[85]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[528] = Net_909_0[80]
Removing Lhs of wire Net_915_0D[529] = zero[4]
Removing Lhs of wire Net_913_0D[530] = zero[4]
Removing Lhs of wire Net_914_0D[531] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[532] = Net_910_1[91]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[533] = Net_909_1[78]
Removing Lhs of wire Net_915_1D[534] = zero[4]
Removing Lhs of wire Net_913_1D[535] = zero[4]
Removing Lhs of wire Net_914_1D[536] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_0\\D\[537] = Net_910_2[97]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\[538] = Net_909_2[76]
Removing Lhs of wire Net_915_2D[539] = zero[4]
Removing Lhs of wire Net_913_2D[540] = zero[4]
Removing Lhs of wire Net_914_2D[541] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_0\\D\[542] = Net_910_3[103]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[3]:d_sync_1\\D\[543] = Net_909_3[74]
Removing Lhs of wire Net_915_3D[544] = zero[4]
Removing Lhs of wire Net_913_3D[545] = zero[4]
Removing Lhs of wire Net_914_3D[546] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[4]:d_sync_0\\D\[547] = Net_910_4[109]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[4]:d_sync_1\\D\[548] = Net_909_4[72]
Removing Lhs of wire Net_915_4D[549] = zero[4]
Removing Lhs of wire Net_913_4D[550] = zero[4]
Removing Lhs of wire Net_914_4D[551] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[5]:d_sync_0\\D\[552] = Net_910_5[115]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[5]:d_sync_1\\D\[553] = Net_909_5[70]
Removing Lhs of wire Net_915_5D[554] = zero[4]
Removing Lhs of wire Net_913_5D[555] = zero[4]
Removing Lhs of wire Net_914_5D[556] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[6]:d_sync_0\\D\[557] = Net_910_6[121]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[6]:d_sync_1\\D\[558] = Net_909_6[68]
Removing Lhs of wire Net_915_6D[559] = zero[4]
Removing Lhs of wire Net_913_6D[560] = zero[4]
Removing Lhs of wire Net_914_6D[561] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[7]:d_sync_0\\D\[562] = Net_910_7[127]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[7]:d_sync_1\\D\[563] = Net_909_7[66]
Removing Lhs of wire Net_915_7D[564] = zero[4]
Removing Lhs of wire Net_913_7D[565] = zero[4]
Removing Lhs of wire Net_914_7D[566] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[567] = Net_946_0[211]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[568] = Net_939_0[226]
Removing Lhs of wire Net_1030_0D[569] = zero[4]
Removing Lhs of wire Net_1028_0D[570] = zero[4]
Removing Lhs of wire Net_1029_0D[571] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[1]:d_sync_0\\D\[572] = Net_946_1[210]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[1]:d_sync_1\\D\[573] = Net_939_1[232]
Removing Lhs of wire Net_1030_1D[574] = zero[4]
Removing Lhs of wire Net_1028_1D[575] = zero[4]
Removing Lhs of wire Net_1029_1D[576] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[2]:d_sync_0\\D\[577] = Net_946_2[209]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[2]:d_sync_1\\D\[578] = Net_939_2[238]
Removing Lhs of wire Net_1030_2D[579] = zero[4]
Removing Lhs of wire Net_1028_2D[580] = zero[4]
Removing Lhs of wire Net_1029_2D[581] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[3]:d_sync_0\\D\[582] = Net_946_3[208]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[3]:d_sync_1\\D\[583] = Net_939_3[244]
Removing Lhs of wire Net_1030_3D[584] = zero[4]
Removing Lhs of wire Net_1028_3D[585] = zero[4]
Removing Lhs of wire Net_1029_3D[586] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[4]:d_sync_0\\D\[587] = Net_946_4[207]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[4]:d_sync_1\\D\[588] = Net_939_4[250]
Removing Lhs of wire Net_1030_4D[589] = zero[4]
Removing Lhs of wire Net_1028_4D[590] = zero[4]
Removing Lhs of wire Net_1029_4D[591] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[5]:d_sync_0\\D\[592] = Net_946_5[206]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[5]:d_sync_1\\D\[593] = Net_939_5[256]
Removing Lhs of wire Net_1030_5D[594] = zero[4]
Removing Lhs of wire Net_1028_5D[595] = zero[4]
Removing Lhs of wire Net_1029_5D[596] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[6]:d_sync_0\\D\[597] = Net_946_6[205]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[6]:d_sync_1\\D\[598] = Net_939_6[262]
Removing Lhs of wire Net_1030_6D[599] = zero[4]
Removing Lhs of wire Net_1028_6D[600] = zero[4]
Removing Lhs of wire Net_1029_6D[601] = zero[4]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[7]:d_sync_0\\D\[602] = Net_946_7[204]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[7]:d_sync_1\\D\[603] = Net_939_7[268]
Removing Lhs of wire Net_1030_7D[604] = zero[4]
Removing Lhs of wire Net_1028_7D[605] = zero[4]
Removing Lhs of wire Net_1029_7D[606] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[607] = Net_940_0[167]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[608] = Net_938_0[193]
Removing Lhs of wire Net_945_0D[609] = zero[4]
Removing Lhs of wire Net_943_0D[610] = zero[4]
Removing Lhs of wire Net_944_0D[611] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[1]:d_sync_0\\D\[612] = Net_940_1[166]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[1]:d_sync_1\\D\[613] = Net_938_1[191]
Removing Lhs of wire Net_945_1D[614] = zero[4]
Removing Lhs of wire Net_943_1D[615] = zero[4]
Removing Lhs of wire Net_944_1D[616] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[2]:d_sync_0\\D\[617] = Net_940_2[165]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[2]:d_sync_1\\D\[618] = Net_938_2[189]
Removing Lhs of wire Net_945_2D[619] = zero[4]
Removing Lhs of wire Net_943_2D[620] = zero[4]
Removing Lhs of wire Net_944_2D[621] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[3]:d_sync_0\\D\[622] = Net_940_3[164]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[3]:d_sync_1\\D\[623] = Net_938_3[187]
Removing Lhs of wire Net_945_3D[624] = zero[4]
Removing Lhs of wire Net_943_3D[625] = zero[4]
Removing Lhs of wire Net_944_3D[626] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[4]:d_sync_0\\D\[627] = Net_940_4[163]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[4]:d_sync_1\\D\[628] = Net_938_4[185]
Removing Lhs of wire Net_945_4D[629] = zero[4]
Removing Lhs of wire Net_943_4D[630] = zero[4]
Removing Lhs of wire Net_944_4D[631] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[5]:d_sync_0\\D\[632] = Net_940_5[162]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[5]:d_sync_1\\D\[633] = Net_938_5[183]
Removing Lhs of wire Net_945_5D[634] = zero[4]
Removing Lhs of wire Net_943_5D[635] = zero[4]
Removing Lhs of wire Net_944_5D[636] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[6]:d_sync_0\\D\[637] = Net_940_6[161]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[6]:d_sync_1\\D\[638] = Net_938_6[181]
Removing Lhs of wire Net_945_6D[639] = zero[4]
Removing Lhs of wire Net_943_6D[640] = zero[4]
Removing Lhs of wire Net_944_6D[641] = zero[4]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[7]:d_sync_0\\D\[642] = Net_940_7[160]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[7]:d_sync_1\\D\[643] = Net_938_7[179]
Removing Lhs of wire Net_945_7D[644] = zero[4]
Removing Lhs of wire Net_943_7D[645] = zero[4]
Removing Lhs of wire Net_944_7D[646] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[0]:d_sync_0\\D\[647] = Net_1068_0[326]
Removing Lhs of wire \DB_37_42:DEBOUNCER[0]:d_sync_1\\D\[648] = DB_37_42_out_0[328]
Removing Lhs of wire Net_1071_0D[649] = zero[4]
Removing Lhs of wire Net_1069_0D[650] = zero[4]
Removing Lhs of wire Net_1070_0D[651] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[1]:d_sync_0\\D\[652] = Net_1068_1[333]
Removing Lhs of wire \DB_37_42:DEBOUNCER[1]:d_sync_1\\D\[653] = DB_37_42_out_1[335]
Removing Lhs of wire Net_1071_1D[654] = zero[4]
Removing Lhs of wire Net_1069_1D[655] = zero[4]
Removing Lhs of wire Net_1070_1D[656] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[2]:d_sync_0\\D\[657] = Net_1068_2[340]
Removing Lhs of wire \DB_37_42:DEBOUNCER[2]:d_sync_1\\D\[658] = DB_37_42_out_2[342]
Removing Lhs of wire Net_1071_2D[659] = zero[4]
Removing Lhs of wire Net_1069_2D[660] = zero[4]
Removing Lhs of wire Net_1070_2D[661] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[3]:d_sync_0\\D\[662] = Net_1068_3[347]
Removing Lhs of wire \DB_37_42:DEBOUNCER[3]:d_sync_1\\D\[663] = DB_37_42_out_3[349]
Removing Lhs of wire Net_1071_3D[664] = zero[4]
Removing Lhs of wire Net_1069_3D[665] = zero[4]
Removing Lhs of wire Net_1070_3D[666] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[4]:d_sync_0\\D\[667] = Net_1068_4[354]
Removing Lhs of wire \DB_37_42:DEBOUNCER[4]:d_sync_1\\D\[668] = DB_37_42_out_4[356]
Removing Lhs of wire Net_1071_4D[669] = zero[4]
Removing Lhs of wire Net_1069_4D[670] = zero[4]
Removing Lhs of wire Net_1070_4D[671] = zero[4]
Removing Lhs of wire \DB_37_42:DEBOUNCER[5]:d_sync_0\\D\[672] = Net_1068_5[361]
Removing Lhs of wire \DB_37_42:DEBOUNCER[5]:d_sync_1\\D\[673] = DB_37_42_out_5[363]
Removing Lhs of wire Net_1071_5D[674] = zero[4]
Removing Lhs of wire Net_1069_5D[675] = zero[4]
Removing Lhs of wire Net_1070_5D[676] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[0]:d_sync_0\\D\[677] = Net_1060_0[379]
Removing Lhs of wire \DB_31_36:DEBOUNCER[0]:d_sync_1\\D\[678] = DB_31_36_out_0[429]
Removing Lhs of wire Net_1063_0D[679] = zero[4]
Removing Lhs of wire Net_1061_0D[680] = zero[4]
Removing Lhs of wire Net_1062_0D[681] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[1]:d_sync_0\\D\[682] = Net_1060_1[378]
Removing Lhs of wire \DB_31_36:DEBOUNCER[1]:d_sync_1\\D\[683] = DB_31_36_out_1[435]
Removing Lhs of wire Net_1063_1D[684] = zero[4]
Removing Lhs of wire Net_1061_1D[685] = zero[4]
Removing Lhs of wire Net_1062_1D[686] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[2]:d_sync_0\\D\[687] = Net_1060_2[377]
Removing Lhs of wire \DB_31_36:DEBOUNCER[2]:d_sync_1\\D\[688] = DB_31_36_out_2[413]
Removing Lhs of wire Net_1063_2D[689] = zero[4]
Removing Lhs of wire Net_1061_2D[690] = zero[4]
Removing Lhs of wire Net_1062_2D[691] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[3]:d_sync_0\\D\[692] = Net_1060_3[376]
Removing Lhs of wire \DB_31_36:DEBOUNCER[3]:d_sync_1\\D\[693] = DB_31_36_out_3[415]
Removing Lhs of wire Net_1063_3D[694] = zero[4]
Removing Lhs of wire Net_1061_3D[695] = zero[4]
Removing Lhs of wire Net_1062_3D[696] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[4]:d_sync_0\\D\[697] = Net_1060_4[375]
Removing Lhs of wire \DB_31_36:DEBOUNCER[4]:d_sync_1\\D\[698] = DB_31_36_out_4[417]
Removing Lhs of wire Net_1063_4D[699] = zero[4]
Removing Lhs of wire Net_1061_4D[700] = zero[4]
Removing Lhs of wire Net_1062_4D[701] = zero[4]
Removing Lhs of wire \DB_31_36:DEBOUNCER[5]:d_sync_0\\D\[702] = Net_1060_5[374]
Removing Lhs of wire \DB_31_36:DEBOUNCER[5]:d_sync_1\\D\[703] = DB_31_36_out_5[419]
Removing Lhs of wire Net_1063_5D[704] = zero[4]
Removing Lhs of wire Net_1061_5D[705] = zero[4]
Removing Lhs of wire Net_1062_5D[706] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[0]:d_sync_0\\D\[707] = Net_1031_0[471]
Removing Lhs of wire \DB_25_30:DEBOUNCER[0]:d_sync_1\\D\[708] = DB_25_30_out_0[481]
Removing Lhs of wire Net_1058_0D[709] = zero[4]
Removing Lhs of wire Net_1056_0D[710] = zero[4]
Removing Lhs of wire Net_1057_0D[711] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[1]:d_sync_0\\D\[712] = Net_1031_1[470]
Removing Lhs of wire \DB_25_30:DEBOUNCER[1]:d_sync_1\\D\[713] = DB_25_30_out_1[483]
Removing Lhs of wire Net_1058_1D[714] = zero[4]
Removing Lhs of wire Net_1056_1D[715] = zero[4]
Removing Lhs of wire Net_1057_1D[716] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[2]:d_sync_0\\D\[717] = Net_1031_2[469]
Removing Lhs of wire \DB_25_30:DEBOUNCER[2]:d_sync_1\\D\[718] = DB_25_30_out_2[485]
Removing Lhs of wire Net_1058_2D[719] = zero[4]
Removing Lhs of wire Net_1056_2D[720] = zero[4]
Removing Lhs of wire Net_1057_2D[721] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[3]:d_sync_0\\D\[722] = Net_1031_3[468]
Removing Lhs of wire \DB_25_30:DEBOUNCER[3]:d_sync_1\\D\[723] = DB_25_30_out_3[487]
Removing Lhs of wire Net_1058_3D[724] = zero[4]
Removing Lhs of wire Net_1056_3D[725] = zero[4]
Removing Lhs of wire Net_1057_3D[726] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[4]:d_sync_0\\D\[727] = Net_1031_4[467]
Removing Lhs of wire \DB_25_30:DEBOUNCER[4]:d_sync_1\\D\[728] = DB_25_30_out_4[489]
Removing Lhs of wire Net_1058_4D[729] = zero[4]
Removing Lhs of wire Net_1056_4D[730] = zero[4]
Removing Lhs of wire Net_1057_4D[731] = zero[4]
Removing Lhs of wire \DB_25_30:DEBOUNCER[5]:d_sync_0\\D\[732] = Net_1031_5[466]
Removing Lhs of wire \DB_25_30:DEBOUNCER[5]:d_sync_1\\D\[733] = DB_25_30_out_5[491]
Removing Lhs of wire Net_1058_5D[734] = zero[4]
Removing Lhs of wire Net_1056_5D[735] = zero[4]
Removing Lhs of wire Net_1057_5D[736] = zero[4]

------------------------------------------------------
Aliased 0 equations, 344 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj" -dcpsoc3 CyController1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.694ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 16 February 2025 16:06:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\billy\Documents\PSoC Creator\PSoC-5LP-Gamepad\CyController1.cydsn\CyController1.cyprj -d CY8C5888LTI-LP097 CyController1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_915_0 from registered to combinatorial
    Converted constant MacroCell: Net_913_0 from registered to combinatorial
    Converted constant MacroCell: Net_914_0 from registered to combinatorial
    Converted constant MacroCell: Net_915_1 from registered to combinatorial
    Converted constant MacroCell: Net_913_1 from registered to combinatorial
    Converted constant MacroCell: Net_914_1 from registered to combinatorial
    Converted constant MacroCell: Net_915_2 from registered to combinatorial
    Converted constant MacroCell: Net_913_2 from registered to combinatorial
    Converted constant MacroCell: Net_914_2 from registered to combinatorial
    Converted constant MacroCell: Net_915_3 from registered to combinatorial
    Converted constant MacroCell: Net_913_3 from registered to combinatorial
    Converted constant MacroCell: Net_914_3 from registered to combinatorial
    Converted constant MacroCell: Net_915_4 from registered to combinatorial
    Converted constant MacroCell: Net_913_4 from registered to combinatorial
    Converted constant MacroCell: Net_914_4 from registered to combinatorial
    Converted constant MacroCell: Net_915_5 from registered to combinatorial
    Converted constant MacroCell: Net_913_5 from registered to combinatorial
    Converted constant MacroCell: Net_914_5 from registered to combinatorial
    Converted constant MacroCell: Net_915_6 from registered to combinatorial
    Converted constant MacroCell: Net_913_6 from registered to combinatorial
    Converted constant MacroCell: Net_914_6 from registered to combinatorial
    Converted constant MacroCell: Net_915_7 from registered to combinatorial
    Converted constant MacroCell: Net_913_7 from registered to combinatorial
    Converted constant MacroCell: Net_914_7 from registered to combinatorial
    Converted constant MacroCell: Net_1030_0 from registered to combinatorial
    Converted constant MacroCell: Net_1028_0 from registered to combinatorial
    Converted constant MacroCell: Net_1029_0 from registered to combinatorial
    Converted constant MacroCell: Net_1030_1 from registered to combinatorial
    Converted constant MacroCell: Net_1028_1 from registered to combinatorial
    Converted constant MacroCell: Net_1029_1 from registered to combinatorial
    Converted constant MacroCell: Net_1030_2 from registered to combinatorial
    Converted constant MacroCell: Net_1028_2 from registered to combinatorial
    Converted constant MacroCell: Net_1029_2 from registered to combinatorial
    Converted constant MacroCell: Net_1030_3 from registered to combinatorial
    Converted constant MacroCell: Net_1028_3 from registered to combinatorial
    Converted constant MacroCell: Net_1029_3 from registered to combinatorial
    Converted constant MacroCell: Net_1030_4 from registered to combinatorial
    Converted constant MacroCell: Net_1028_4 from registered to combinatorial
    Converted constant MacroCell: Net_1029_4 from registered to combinatorial
    Converted constant MacroCell: Net_1030_5 from registered to combinatorial
    Converted constant MacroCell: Net_1028_5 from registered to combinatorial
    Converted constant MacroCell: Net_1029_5 from registered to combinatorial
    Converted constant MacroCell: Net_1030_6 from registered to combinatorial
    Converted constant MacroCell: Net_1028_6 from registered to combinatorial
    Converted constant MacroCell: Net_1029_6 from registered to combinatorial
    Converted constant MacroCell: Net_1030_7 from registered to combinatorial
    Converted constant MacroCell: Net_1028_7 from registered to combinatorial
    Converted constant MacroCell: Net_1029_7 from registered to combinatorial
    Converted constant MacroCell: Net_945_0 from registered to combinatorial
    Converted constant MacroCell: Net_943_0 from registered to combinatorial
    Converted constant MacroCell: Net_944_0 from registered to combinatorial
    Converted constant MacroCell: Net_945_1 from registered to combinatorial
    Converted constant MacroCell: Net_943_1 from registered to combinatorial
    Converted constant MacroCell: Net_944_1 from registered to combinatorial
    Converted constant MacroCell: Net_945_2 from registered to combinatorial
    Converted constant MacroCell: Net_943_2 from registered to combinatorial
    Converted constant MacroCell: Net_944_2 from registered to combinatorial
    Converted constant MacroCell: Net_945_3 from registered to combinatorial
    Converted constant MacroCell: Net_943_3 from registered to combinatorial
    Converted constant MacroCell: Net_944_3 from registered to combinatorial
    Converted constant MacroCell: Net_945_4 from registered to combinatorial
    Converted constant MacroCell: Net_943_4 from registered to combinatorial
    Converted constant MacroCell: Net_944_4 from registered to combinatorial
    Converted constant MacroCell: Net_945_5 from registered to combinatorial
    Converted constant MacroCell: Net_943_5 from registered to combinatorial
    Converted constant MacroCell: Net_944_5 from registered to combinatorial
    Converted constant MacroCell: Net_945_6 from registered to combinatorial
    Converted constant MacroCell: Net_943_6 from registered to combinatorial
    Converted constant MacroCell: Net_944_6 from registered to combinatorial
    Converted constant MacroCell: Net_945_7 from registered to combinatorial
    Converted constant MacroCell: Net_943_7 from registered to combinatorial
    Converted constant MacroCell: Net_944_7 from registered to combinatorial
    Converted constant MacroCell: Net_1071_0 from registered to combinatorial
    Converted constant MacroCell: Net_1069_0 from registered to combinatorial
    Converted constant MacroCell: Net_1070_0 from registered to combinatorial
    Converted constant MacroCell: Net_1071_1 from registered to combinatorial
    Converted constant MacroCell: Net_1069_1 from registered to combinatorial
    Converted constant MacroCell: Net_1070_1 from registered to combinatorial
    Converted constant MacroCell: Net_1071_2 from registered to combinatorial
    Converted constant MacroCell: Net_1069_2 from registered to combinatorial
    Converted constant MacroCell: Net_1070_2 from registered to combinatorial
    Converted constant MacroCell: Net_1071_3 from registered to combinatorial
    Converted constant MacroCell: Net_1069_3 from registered to combinatorial
    Converted constant MacroCell: Net_1070_3 from registered to combinatorial
    Converted constant MacroCell: Net_1071_4 from registered to combinatorial
    Converted constant MacroCell: Net_1069_4 from registered to combinatorial
    Converted constant MacroCell: Net_1070_4 from registered to combinatorial
    Converted constant MacroCell: Net_1071_5 from registered to combinatorial
    Converted constant MacroCell: Net_1069_5 from registered to combinatorial
    Converted constant MacroCell: Net_1070_5 from registered to combinatorial
    Converted constant MacroCell: Net_1063_0 from registered to combinatorial
    Converted constant MacroCell: Net_1061_0 from registered to combinatorial
    Converted constant MacroCell: Net_1062_0 from registered to combinatorial
    Converted constant MacroCell: Net_1063_1 from registered to combinatorial
    Converted constant MacroCell: Net_1061_1 from registered to combinatorial
    Converted constant MacroCell: Net_1062_1 from registered to combinatorial
    Converted constant MacroCell: Net_1063_2 from registered to combinatorial
    Converted constant MacroCell: Net_1061_2 from registered to combinatorial
    Converted constant MacroCell: Net_1062_2 from registered to combinatorial
    Converted constant MacroCell: Net_1063_3 from registered to combinatorial
    Converted constant MacroCell: Net_1061_3 from registered to combinatorial
    Converted constant MacroCell: Net_1062_3 from registered to combinatorial
    Converted constant MacroCell: Net_1063_4 from registered to combinatorial
    Converted constant MacroCell: Net_1061_4 from registered to combinatorial
    Converted constant MacroCell: Net_1062_4 from registered to combinatorial
    Converted constant MacroCell: Net_1063_5 from registered to combinatorial
    Converted constant MacroCell: Net_1061_5 from registered to combinatorial
    Converted constant MacroCell: Net_1062_5 from registered to combinatorial
    Converted constant MacroCell: Net_1058_0 from registered to combinatorial
    Converted constant MacroCell: Net_1056_0 from registered to combinatorial
    Converted constant MacroCell: Net_1057_0 from registered to combinatorial
    Converted constant MacroCell: Net_1058_1 from registered to combinatorial
    Converted constant MacroCell: Net_1056_1 from registered to combinatorial
    Converted constant MacroCell: Net_1057_1 from registered to combinatorial
    Converted constant MacroCell: Net_1058_2 from registered to combinatorial
    Converted constant MacroCell: Net_1056_2 from registered to combinatorial
    Converted constant MacroCell: Net_1057_2 from registered to combinatorial
    Converted constant MacroCell: Net_1058_3 from registered to combinatorial
    Converted constant MacroCell: Net_1056_3 from registered to combinatorial
    Converted constant MacroCell: Net_1057_3 from registered to combinatorial
    Converted constant MacroCell: Net_1058_4 from registered to combinatorial
    Converted constant MacroCell: Net_1056_4 from registered to combinatorial
    Converted constant MacroCell: Net_1057_4 from registered to combinatorial
    Converted constant MacroCell: Net_1058_5 from registered to combinatorial
    Converted constant MacroCell: Net_1056_5 from registered to combinatorial
    Converted constant MacroCell: Net_1057_5 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=InClk
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \DB_37_42:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \DB_31_36:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \DB_25_30:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: Button_37_42_P15(0), Button_37_42_P15(1), Button_37_42_P15(2), Button_37_42_P15(3), Button_37_42_P15(4), Button_37_42_P15(5)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBFS_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dm(0)\__PA ,
            analog_term => \USBFS_1:Net_597\ ,
            pad => \USBFS_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dp(0)\__PA ,
            analog_term => \USBFS_1:Net_1000\ ,
            pad => \USBFS_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(0)__PA ,
            fb => Net_910_0 ,
            pad => Button_1_8_P0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(1)__PA ,
            fb => Net_910_1 ,
            pad => Button_1_8_P0(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(2)__PA ,
            fb => Net_910_2 ,
            pad => Button_1_8_P0(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(3)__PA ,
            fb => Net_910_3 ,
            pad => Button_1_8_P0(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(4)__PA ,
            fb => Net_910_4 ,
            pad => Button_1_8_P0(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(5)__PA ,
            fb => Net_910_5 ,
            pad => Button_1_8_P0(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(6)__PA ,
            fb => Net_910_6 ,
            pad => Button_1_8_P0(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1_8_P0(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1_8_P0(7)__PA ,
            fb => Net_910_7 ,
            pad => Button_1_8_P0(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(0)__PA ,
            fb => Net_940_0 ,
            pad => Button_9_16_P2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(1)__PA ,
            fb => Net_940_1 ,
            pad => Button_9_16_P2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(2)__PA ,
            fb => Net_940_2 ,
            pad => Button_9_16_P2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(3)__PA ,
            fb => Net_940_3 ,
            pad => Button_9_16_P2(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(4)__PA ,
            fb => Net_940_4 ,
            pad => Button_9_16_P2(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(5)__PA ,
            fb => Net_940_5 ,
            pad => Button_9_16_P2(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(6)__PA ,
            fb => Net_940_6 ,
            pad => Button_9_16_P2(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_9_16_P2(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_9_16_P2(7)__PA ,
            fb => Net_940_7 ,
            pad => Button_9_16_P2(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(0)__PA ,
            fb => Net_946_0 ,
            pad => Button_17_24_P3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(1)__PA ,
            fb => Net_946_1 ,
            pad => Button_17_24_P3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(2)__PA ,
            fb => Net_946_2 ,
            pad => Button_17_24_P3(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(3)__PA ,
            fb => Net_946_3 ,
            pad => Button_17_24_P3(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(4)__PA ,
            fb => Net_946_4 ,
            pad => Button_17_24_P3(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(5)__PA ,
            fb => Net_946_5 ,
            pad => Button_17_24_P3(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(6)__PA ,
            fb => Net_946_6 ,
            pad => Button_17_24_P3(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_17_24_P3(7)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_17_24_P3(7)__PA ,
            fb => Net_946_7 ,
            pad => Button_17_24_P3(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(0)__PA ,
            fb => Net_1060_0 ,
            pad => Button_31_36_P12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(1)__PA ,
            fb => Net_1060_1 ,
            pad => Button_31_36_P12(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(2)__PA ,
            fb => Net_1060_2 ,
            pad => Button_31_36_P12(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(3)__PA ,
            fb => Net_1060_3 ,
            pad => Button_31_36_P12(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(4)__PA ,
            fb => Net_1060_4 ,
            pad => Button_31_36_P12(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_31_36_P12(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_31_36_P12(5)__PA ,
            fb => Net_1060_5 ,
            pad => Button_31_36_P12(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_37_42_P15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(0)__PA ,
            fb => Net_1068_0 ,
            pad => Button_37_42_P15(0)_PAD );

    Pin : Name = Button_37_42_P15(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(1)__PA ,
            fb => Net_1068_1 ,
            pad => Button_37_42_P15(1)_PAD );

    Pin : Name = Button_37_42_P15(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(2)__PA ,
            fb => Net_1068_2 ,
            pad => Button_37_42_P15(2)_PAD );

    Pin : Name = Button_37_42_P15(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(3)__PA ,
            fb => Net_1068_3 ,
            pad => Button_37_42_P15(3)_PAD );

    Pin : Name = Button_37_42_P15(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(4)__PA ,
            fb => Net_1068_4 ,
            pad => Button_37_42_P15(4)_PAD );

    Pin : Name = Button_37_42_P15(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_37_42_P15(5)__PA ,
            fb => Net_1068_5 ,
            pad => Button_37_42_P15(5)_PAD );

    Pin : Name = Button_25_30_P1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(0)__PA ,
            fb => Net_1031_0 ,
            pad => Button_25_30_P1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_25_30_P1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(1)__PA ,
            fb => Net_1031_1 ,
            pad => Button_25_30_P1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_25_30_P1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(2)__PA ,
            fb => Net_1031_2 ,
            pad => Button_25_30_P1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_25_30_P1(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(3)__PA ,
            fb => Net_1031_3 ,
            pad => Button_25_30_P1(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_25_30_P1(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(4)__PA ,
            fb => Net_1031_4 ,
            pad => Button_25_30_P1(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_25_30_P1(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_25_30_P1(5)__PA ,
            fb => Net_1031_5 ,
            pad => Button_25_30_P1(5)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_909_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_0
        );
        Output = Net_909_0 (fanout=1)

    MacroCell: Name=Net_909_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_1
        );
        Output = Net_909_1 (fanout=1)

    MacroCell: Name=Net_909_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_2
        );
        Output = Net_909_2 (fanout=1)

    MacroCell: Name=Net_909_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_3
        );
        Output = Net_909_3 (fanout=1)

    MacroCell: Name=Net_909_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_4
        );
        Output = Net_909_4 (fanout=1)

    MacroCell: Name=Net_909_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_5
        );
        Output = Net_909_5 (fanout=1)

    MacroCell: Name=Net_909_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_6
        );
        Output = Net_909_6 (fanout=1)

    MacroCell: Name=Net_909_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_7
        );
        Output = Net_909_7 (fanout=1)

    MacroCell: Name=Net_939_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_0
        );
        Output = Net_939_0 (fanout=1)

    MacroCell: Name=Net_939_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_1
        );
        Output = Net_939_1 (fanout=1)

    MacroCell: Name=Net_939_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_2
        );
        Output = Net_939_2 (fanout=1)

    MacroCell: Name=Net_939_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_3
        );
        Output = Net_939_3 (fanout=1)

    MacroCell: Name=Net_939_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_4
        );
        Output = Net_939_4 (fanout=1)

    MacroCell: Name=Net_939_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_5
        );
        Output = Net_939_5 (fanout=1)

    MacroCell: Name=Net_939_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_6
        );
        Output = Net_939_6 (fanout=1)

    MacroCell: Name=Net_939_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_7
        );
        Output = Net_939_7 (fanout=1)

    MacroCell: Name=Net_938_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_0
        );
        Output = Net_938_0 (fanout=1)

    MacroCell: Name=Net_938_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_1
        );
        Output = Net_938_1 (fanout=1)

    MacroCell: Name=Net_938_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_2
        );
        Output = Net_938_2 (fanout=1)

    MacroCell: Name=Net_938_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_3
        );
        Output = Net_938_3 (fanout=1)

    MacroCell: Name=Net_938_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_4
        );
        Output = Net_938_4 (fanout=1)

    MacroCell: Name=Net_938_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_5
        );
        Output = Net_938_5 (fanout=1)

    MacroCell: Name=Net_938_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_6
        );
        Output = Net_938_6 (fanout=1)

    MacroCell: Name=Net_938_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_7
        );
        Output = Net_938_7 (fanout=1)

    MacroCell: Name=DB_37_42_out_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_0
        );
        Output = DB_37_42_out_0 (fanout=1)

    MacroCell: Name=DB_37_42_out_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_1
        );
        Output = DB_37_42_out_1 (fanout=1)

    MacroCell: Name=DB_37_42_out_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_2
        );
        Output = DB_37_42_out_2 (fanout=1)

    MacroCell: Name=DB_37_42_out_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_3
        );
        Output = DB_37_42_out_3 (fanout=1)

    MacroCell: Name=DB_37_42_out_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_4
        );
        Output = DB_37_42_out_4 (fanout=1)

    MacroCell: Name=DB_37_42_out_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_5
        );
        Output = DB_37_42_out_5 (fanout=1)

    MacroCell: Name=DB_31_36_out_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_0
        );
        Output = DB_31_36_out_0 (fanout=1)

    MacroCell: Name=DB_31_36_out_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_1
        );
        Output = DB_31_36_out_1 (fanout=1)

    MacroCell: Name=DB_31_36_out_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_2
        );
        Output = DB_31_36_out_2 (fanout=1)

    MacroCell: Name=DB_31_36_out_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_3
        );
        Output = DB_31_36_out_3 (fanout=1)

    MacroCell: Name=DB_31_36_out_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_4
        );
        Output = DB_31_36_out_4 (fanout=1)

    MacroCell: Name=DB_31_36_out_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_5
        );
        Output = DB_31_36_out_5 (fanout=1)

    MacroCell: Name=DB_25_30_out_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_0
        );
        Output = DB_25_30_out_0 (fanout=1)

    MacroCell: Name=DB_25_30_out_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_1
        );
        Output = DB_25_30_out_1 (fanout=1)

    MacroCell: Name=DB_25_30_out_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_2
        );
        Output = DB_25_30_out_2 (fanout=1)

    MacroCell: Name=DB_25_30_out_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_3
        );
        Output = DB_25_30_out_3 (fanout=1)

    MacroCell: Name=DB_25_30_out_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_4
        );
        Output = DB_25_30_out_4 (fanout=1)

    MacroCell: Name=DB_25_30_out_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_5
        );
        Output = DB_25_30_out_5 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ButtonReg1:sts:sts_reg\
        PORT MAP (
            status_7 => Net_909_7 ,
            status_6 => Net_909_6 ,
            status_5 => Net_909_5 ,
            status_4 => Net_909_4 ,
            status_3 => Net_909_3 ,
            status_2 => Net_909_2 ,
            status_1 => Net_909_1 ,
            status_0 => Net_909_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ButtonReg2:sts:sts_reg\
        PORT MAP (
            status_7 => Net_938_7 ,
            status_6 => Net_938_6 ,
            status_5 => Net_938_5 ,
            status_4 => Net_938_4 ,
            status_3 => Net_938_3 ,
            status_2 => Net_938_2 ,
            status_1 => Net_938_1 ,
            status_0 => Net_938_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ButtonReg3:sts:sts_reg\
        PORT MAP (
            status_7 => Net_939_7 ,
            status_6 => Net_939_6 ,
            status_5 => Net_939_5 ,
            status_4 => Net_939_4 ,
            status_3 => Net_939_3 ,
            status_2 => Net_939_2 ,
            status_1 => Net_939_1 ,
            status_0 => Net_939_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ButtonReg6:sts:sts_reg\
        PORT MAP (
            status_1 => DB_37_42_out_5 ,
            status_0 => DB_37_42_out_4 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ButtonReg5:sts:sts_reg\
        PORT MAP (
            status_7 => DB_37_42_out_3 ,
            status_6 => DB_37_42_out_2 ,
            status_5 => DB_37_42_out_1 ,
            status_4 => DB_37_42_out_0 ,
            status_3 => DB_31_36_out_5 ,
            status_2 => DB_31_36_out_4 ,
            status_1 => DB_31_36_out_3 ,
            status_0 => DB_31_36_out_2 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ButtonReg4:sts:sts_reg\
        PORT MAP (
            status_7 => DB_31_36_out_1 ,
            status_6 => DB_31_36_out_0 ,
            status_5 => DB_25_30_out_5 ,
            status_4 => DB_25_30_out_4 ,
            status_3 => DB_25_30_out_3 ,
            status_2 => DB_25_30_out_2 ,
            status_1 => DB_25_30_out_1 ,
            status_0 => DB_25_30_out_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_2\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_1024 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   46 :    2 :   48 : 95.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   42 :  150 :  192 : 21.88 %
  Unique P-terms              :   42 :  342 :  384 : 10.94 %
  Total P-terms               :   42 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    6 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.155ms
Tech Mapping phase: Elapsed time ==> 0s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Button_17_24_P3(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Button_17_24_P3(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Button_17_24_P3(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Button_17_24_P3(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Button_17_24_P3(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Button_17_24_P3(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Button_17_24_P3(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Button_17_24_P3(7) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Button_1_8_P0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Button_1_8_P0(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Button_1_8_P0(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Button_1_8_P0(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_1_8_P0(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Button_1_8_P0(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Button_1_8_P0(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Button_1_8_P0(7) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Button_25_30_P1(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Button_25_30_P1(1) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Button_25_30_P1(2) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Button_25_30_P1(3) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Button_25_30_P1(4) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Button_25_30_P1(5) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Button_31_36_P12(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Button_31_36_P12(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Button_31_36_P12(2) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Button_31_36_P12(3) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Button_31_36_P12(4) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Button_31_36_P12(5) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Button_9_16_P2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Button_9_16_P2(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Button_9_16_P2(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Button_9_16_P2(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Button_9_16_P2(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Button_9_16_P2(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Button_9_16_P2(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Button_9_16_P2(7) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS_1:USB\
Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.33
                   Pterms :            2.33
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       4.20 :       4.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_938_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_0
        );
        Output = Net_938_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DB_37_42_out_4, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_4
        );
        Output = DB_37_42_out_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DB_37_42_out_5, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_5
        );
        Output = DB_37_42_out_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_938_3, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_3
        );
        Output = Net_938_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_938_4, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_4
        );
        Output = Net_938_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DB_25_30_out_1, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_1
        );
        Output = DB_25_30_out_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ButtonReg6:sts:sts_reg\
    PORT MAP (
        status_1 => DB_37_42_out_5 ,
        status_0 => DB_37_42_out_4 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_938_2, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_2
        );
        Output = Net_938_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DB_25_30_out_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_0
        );
        Output = DB_25_30_out_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_938_7, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_7
        );
        Output = Net_938_7 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_938_5, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_5
        );
        Output = Net_938_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DB_31_36_out_3, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_3
        );
        Output = DB_31_36_out_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ButtonReg2:sts:sts_reg\
    PORT MAP (
        status_7 => Net_938_7 ,
        status_6 => Net_938_6 ,
        status_5 => Net_938_5 ,
        status_4 => Net_938_4 ,
        status_3 => Net_938_3 ,
        status_2 => Net_938_2 ,
        status_1 => Net_938_1 ,
        status_0 => Net_938_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=DB_31_36_out_5, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_5
        );
        Output = DB_31_36_out_5 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=DB_31_36_out_4, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_4
        );
        Output = DB_31_36_out_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=DB_25_30_out_5, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_5
        );
        Output = DB_25_30_out_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=DB_25_30_out_4, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_4
        );
        Output = DB_25_30_out_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DB_25_30_out_2, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_2
        );
        Output = DB_25_30_out_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=DB_25_30_out_3, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1031_3
        );
        Output = DB_25_30_out_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DB_37_42_out_2, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_2
        );
        Output = DB_37_42_out_2 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ButtonReg5:sts:sts_reg\
    PORT MAP (
        status_7 => DB_37_42_out_3 ,
        status_6 => DB_37_42_out_2 ,
        status_5 => DB_37_42_out_1 ,
        status_4 => DB_37_42_out_0 ,
        status_3 => DB_31_36_out_5 ,
        status_2 => DB_31_36_out_4 ,
        status_1 => DB_31_36_out_3 ,
        status_0 => DB_31_36_out_2 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=DB_31_36_out_0, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_0
        );
        Output = DB_31_36_out_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ButtonReg4:sts:sts_reg\
    PORT MAP (
        status_7 => DB_31_36_out_1 ,
        status_6 => DB_31_36_out_0 ,
        status_5 => DB_25_30_out_5 ,
        status_4 => DB_25_30_out_4 ,
        status_3 => DB_25_30_out_3 ,
        status_2 => DB_25_30_out_2 ,
        status_1 => DB_25_30_out_1 ,
        status_0 => DB_25_30_out_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_938_1, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_1
        );
        Output = Net_938_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DB_31_36_out_2, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_2
        );
        Output = DB_31_36_out_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_938_6, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_940_6
        );
        Output = Net_938_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_939_6, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_6
        );
        Output = Net_939_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_939_7, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_7
        );
        Output = Net_939_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_939_2, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_2
        );
        Output = Net_939_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_939_5, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_5
        );
        Output = Net_939_5 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_939_4, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_4
        );
        Output = Net_939_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_939_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_0
        );
        Output = Net_939_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_939_1, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_1
        );
        Output = Net_939_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_939_3, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_946_3
        );
        Output = Net_939_3 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ButtonReg3:sts:sts_reg\
    PORT MAP (
        status_7 => Net_939_7 ,
        status_6 => Net_939_6 ,
        status_5 => Net_939_5 ,
        status_4 => Net_939_4 ,
        status_3 => Net_939_3 ,
        status_2 => Net_939_2 ,
        status_1 => Net_939_1 ,
        status_0 => Net_939_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=DB_37_42_out_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_0
        );
        Output = DB_37_42_out_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=DB_37_42_out_3, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_3
        );
        Output = DB_37_42_out_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=DB_37_42_out_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1068_1
        );
        Output = DB_37_42_out_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=DB_31_36_out_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1060_1
        );
        Output = DB_31_36_out_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_909_3, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_3
        );
        Output = Net_909_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_909_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_0
        );
        Output = Net_909_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_909_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_1
        );
        Output = Net_909_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_909_7, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_7
        );
        Output = Net_909_7 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_909_6, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_6
        );
        Output = Net_909_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_909_5, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_5
        );
        Output = Net_909_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_909_4, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_4
        );
        Output = Net_909_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_909_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (InClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_910_2
        );
        Output = Net_909_2 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ButtonReg1:sts:sts_reg\
    PORT MAP (
        status_7 => Net_909_7 ,
        status_6 => Net_909_6 ,
        status_5 => Net_909_5 ,
        status_4 => Net_909_4 ,
        status_3 => Net_909_3 ,
        status_2 => Net_909_2 ,
        status_1 => Net_909_1 ,
        status_0 => Net_909_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS_1:ep_2\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_1024 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Button_1_8_P0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(0)__PA ,
        fb => Net_910_0 ,
        pad => Button_1_8_P0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button_1_8_P0(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(1)__PA ,
        fb => Net_910_1 ,
        pad => Button_1_8_P0(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button_1_8_P0(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(2)__PA ,
        fb => Net_910_2 ,
        pad => Button_1_8_P0(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_1_8_P0(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(3)__PA ,
        fb => Net_910_3 ,
        pad => Button_1_8_P0(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_1_8_P0(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(4)__PA ,
        fb => Net_910_4 ,
        pad => Button_1_8_P0(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_1_8_P0(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(5)__PA ,
        fb => Net_910_5 ,
        pad => Button_1_8_P0(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button_1_8_P0(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(6)__PA ,
        fb => Net_910_6 ,
        pad => Button_1_8_P0(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_1_8_P0(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1_8_P0(7)__PA ,
        fb => Net_910_7 ,
        pad => Button_1_8_P0(7)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button_25_30_P1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(0)__PA ,
        fb => Net_1031_0 ,
        pad => Button_25_30_P1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_25_30_P1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(1)__PA ,
        fb => Net_1031_1 ,
        pad => Button_25_30_P1(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_25_30_P1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(2)__PA ,
        fb => Net_1031_2 ,
        pad => Button_25_30_P1(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_25_30_P1(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(3)__PA ,
        fb => Net_1031_3 ,
        pad => Button_25_30_P1(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button_25_30_P1(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(4)__PA ,
        fb => Net_1031_4 ,
        pad => Button_25_30_P1(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_25_30_P1(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_25_30_P1(5)__PA ,
        fb => Net_1031_5 ,
        pad => Button_25_30_P1(5)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Button_9_16_P2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(0)__PA ,
        fb => Net_940_0 ,
        pad => Button_9_16_P2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button_9_16_P2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(1)__PA ,
        fb => Net_940_1 ,
        pad => Button_9_16_P2(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button_9_16_P2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(2)__PA ,
        fb => Net_940_2 ,
        pad => Button_9_16_P2(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_9_16_P2(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(3)__PA ,
        fb => Net_940_3 ,
        pad => Button_9_16_P2(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_9_16_P2(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(4)__PA ,
        fb => Net_940_4 ,
        pad => Button_9_16_P2(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_9_16_P2(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(5)__PA ,
        fb => Net_940_5 ,
        pad => Button_9_16_P2(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button_9_16_P2(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(6)__PA ,
        fb => Net_940_6 ,
        pad => Button_9_16_P2(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_9_16_P2(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_9_16_P2(7)__PA ,
        fb => Net_940_7 ,
        pad => Button_9_16_P2(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Button_17_24_P3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(0)__PA ,
        fb => Net_946_0 ,
        pad => Button_17_24_P3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button_17_24_P3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(1)__PA ,
        fb => Net_946_1 ,
        pad => Button_17_24_P3(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button_17_24_P3(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(2)__PA ,
        fb => Net_946_2 ,
        pad => Button_17_24_P3(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_17_24_P3(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(3)__PA ,
        fb => Net_946_3 ,
        pad => Button_17_24_P3(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_17_24_P3(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(4)__PA ,
        fb => Net_946_4 ,
        pad => Button_17_24_P3(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_17_24_P3(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(5)__PA ,
        fb => Net_946_5 ,
        pad => Button_17_24_P3(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button_17_24_P3(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(6)__PA ,
        fb => Net_946_6 ,
        pad => Button_17_24_P3(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_17_24_P3(7)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_17_24_P3(7)__PA ,
        fb => Net_946_7 ,
        pad => Button_17_24_P3(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Button_31_36_P12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(0)__PA ,
        fb => Net_1060_0 ,
        pad => Button_31_36_P12(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_31_36_P12(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(1)__PA ,
        fb => Net_1060_1 ,
        pad => Button_31_36_P12(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_31_36_P12(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(2)__PA ,
        fb => Net_1060_2 ,
        pad => Button_31_36_P12(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_31_36_P12(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(3)__PA ,
        fb => Net_1060_3 ,
        pad => Button_31_36_P12(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button_31_36_P12(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(4)__PA ,
        fb => Net_1060_4 ,
        pad => Button_31_36_P12(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button_31_36_P12(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_31_36_P12(5)__PA ,
        fb => Net_1060_5 ,
        pad => Button_31_36_P12(5)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "7be80a1a-83d4-456b-b277-c70f3736c34b/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Button_37_42_P15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(0)__PA ,
        fb => Net_1068_0 ,
        pad => Button_37_42_P15(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button_37_42_P15(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(1)__PA ,
        fb => Net_1068_1 ,
        pad => Button_37_42_P15(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button_37_42_P15(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(2)__PA ,
        fb => Net_1068_2 ,
        pad => Button_37_42_P15(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Button_37_42_P15(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(3)__PA ,
        fb => Net_1068_3 ,
        pad => Button_37_42_P15(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_37_42_P15(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(4)__PA ,
        fb => Net_1068_4 ,
        pad => Button_37_42_P15(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button_37_42_P15(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_37_42_P15(5)__PA ,
        fb => Net_1068_5 ,
        pad => Button_37_42_P15(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dp(0)\__PA ,
        analog_term => \USBFS_1:Net_1000\ ,
        pad => \USBFS_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dm(0)\__PA ,
        analog_term => \USBFS_1:Net_597\ ,
        pad => \USBFS_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => InClk ,
            dclk_0 => InClk_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS_1:USB\
        PORT MAP (
            dp => \USBFS_1:Net_1000\ ,
            dm => \USBFS_1:Net_597\ ,
            sof_int => Net_1024 ,
            arb_int => \USBFS_1:Net_1889\ ,
            usb_int => \USBFS_1:Net_1876\ ,
            ept_int_8 => \USBFS_1:ep_int_8\ ,
            ept_int_7 => \USBFS_1:ep_int_7\ ,
            ept_int_6 => \USBFS_1:ep_int_6\ ,
            ept_int_5 => \USBFS_1:ep_int_5\ ,
            ept_int_4 => \USBFS_1:ep_int_4\ ,
            ept_int_3 => \USBFS_1:ep_int_3\ ,
            ept_int_2 => \USBFS_1:ep_int_2\ ,
            ept_int_1 => \USBFS_1:ep_int_1\ ,
            ept_int_0 => \USBFS_1:ep_int_0\ ,
            ord_int => \USBFS_1:Net_95\ ,
            dma_req_7 => \USBFS_1:dma_request_7\ ,
            dma_req_6 => \USBFS_1:dma_request_6\ ,
            dma_req_5 => \USBFS_1:dma_request_5\ ,
            dma_req_4 => \USBFS_1:dma_request_4\ ,
            dma_req_3 => \USBFS_1:dma_request_3\ ,
            dma_req_2 => \USBFS_1:dma_request_2\ ,
            dma_req_1 => \USBFS_1:dma_request_1\ ,
            dma_req_0 => \USBFS_1:dma_request_0\ ,
            dma_termin => \USBFS_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(0) | FB(Net_910_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(1) | FB(Net_910_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(2) | FB(Net_910_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(3) | FB(Net_910_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(4) | FB(Net_910_4)
     |   5 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(5) | FB(Net_910_5)
     |   6 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(6) | FB(Net_910_6)
     |   7 |     * |      NONE |    RES_PULL_DOWN |    Button_1_8_P0(7) | FB(Net_910_7)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   1 |   2 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(0) | FB(Net_1031_0)
     |   3 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(1) | FB(Net_1031_1)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(2) | FB(Net_1031_2)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(3) | FB(Net_1031_3)
     |   6 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(4) | FB(Net_1031_4)
     |   7 |     * |      NONE |    RES_PULL_DOWN |  Button_25_30_P1(5) | FB(Net_1031_5)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(0) | FB(Net_940_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(1) | FB(Net_940_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(2) | FB(Net_940_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(3) | FB(Net_940_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(4) | FB(Net_940_4)
     |   5 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(5) | FB(Net_940_5)
     |   6 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(6) | FB(Net_940_6)
     |   7 |     * |      NONE |    RES_PULL_DOWN |   Button_9_16_P2(7) | FB(Net_940_7)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(0) | FB(Net_946_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(1) | FB(Net_946_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(2) | FB(Net_946_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(3) | FB(Net_946_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(4) | FB(Net_946_4)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(5) | FB(Net_946_5)
     |   6 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(6) | FB(Net_946_6)
     |   7 |     * |      NONE |    RES_PULL_DOWN |  Button_17_24_P3(7) | FB(Net_946_7)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
  12 |   2 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(0) | FB(Net_1060_0)
     |   3 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(1) | FB(Net_1060_1)
     |   4 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(2) | FB(Net_1060_2)
     |   5 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(3) | FB(Net_1060_3)
     |   6 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(4) | FB(Net_1060_4)
     |   7 |     * |      NONE |    RES_PULL_DOWN | Button_31_36_P12(5) | FB(Net_1060_5)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
  15 |   0 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(0) | FB(Net_1068_0)
     |   1 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(1) | FB(Net_1068_1)
     |   2 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(2) | FB(Net_1068_2)
     |   3 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(3) | FB(Net_1068_3)
     |   4 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(4) | FB(Net_1068_4)
     |   5 |       |      NONE |    RES_PULL_DOWN | Button_37_42_P15(5) | FB(Net_1068_5)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |     \USBFS_1:Dp(0)\ | Analog(\USBFS_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     \USBFS_1:Dm(0)\ | Analog(\USBFS_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 1s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CyController1_r.vh2" --pcf-path "CyController1.pco" --des-name "CyController1" --dsf-path "CyController1.dsf" --sdc-path "CyController1.sdc" --lib-path "CyController1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CyController1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.287ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.260ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.261ms
API generation phase: Elapsed time ==> 1s.783ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.001ms
