Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-9334] readline() is called past the end of file 'bin_file' [D:/Documents/HDL/RV32/RV32.srcs/sources_1/new/pmem.vhd:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture design_1_cpu_0_0_arch of entity xil_defaultlib.design_1_cpu_0_0 [design_1_cpu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.pmem [pmem_default]
Compiling architecture design_1_pmem_0_0_arch of entity xil_defaultlib.design_1_pmem_0_0 [design_1_pmem_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_tb
Built simulation snapshot cpu_tb_behav
