
<html><head><title>Types of Libraries for Creating Unified Libraries</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-10-26" />
<meta name="CreateTime" content="1698324217" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Multi-Technology Solution that binds package designing in Virtuoso Studio and Allegro Package Designer Plus" />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Types of Libraries for Creating Unified Libraries" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-26" />
<meta name="ModifiedTime" content="1698324217" />
<meta name="NextFile" content="library_ct_library_validation.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="library_ct_component_modeling.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Types of Libraries for Creating Unified Libraries" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso MultiTech Framework" />
<meta name="prod_subfeature" content="Unified Libraries" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vmtUserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="library_ct_component_modeling.html" title="Component Modeling">Component Modeling</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="library_ct_library_validation.html" title="Unified Library Validation">Unified Library Validation</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_libraries_types" title="Types of Libraries for Creating Unified Libraries"></a><h2>
<a id="pgfId-928853"></a><a id="59678"></a>Types of Libraries for Creating Unified Libraries</h2>

<p>
<a id="pgfId-927394"></a>You can use unified libraries to enable all the Virtuoso multiple technology flows. Design data libraries from various sources are imported or created as unified libraries in the following ways:</p>
<ul><li>
<a id="pgfId-927446"></a>Allegro views and self-contained SiP files are imported by the <code>libImport</code> utility to create abstracts for padstacks, LGA/BGA packages, discrete devices, and dies. </li><li>
<a id="pgfId-927452"></a>Virtuoso IC abstracts are created by Die Export. </li><li>
<a id="pgfId-928903"></a>Vendor libraries of discrete devices are imported through CSV Import.</li></ul>


<p>
<a id="pgfId-929899"></a>The following types of design data libraries can be made as unified libraries:</p>
<ul><li>
<a id="pgfId-929947"></a><a href="library_ct_libraries_types.html#82043">Exported Die Library</a></li><li>
<a id="pgfId-929957"></a><a href="library_ct_libraries_types.html#96103">BGA Library</a></li><li>
<a id="pgfId-929963"></a><a href="library_ct_libraries_types.html#90584">Tline Library</a></li><li>
<a id="pgfId-929969"></a><a href="library_ct_libraries_types.html#12547">pkgLib Library</a></li><li>
<a id="pgfId-929975"></a><a href="library_ct_libraries_types.html#37070">Passive Component Library</a></li><li>
<a id="pgfId-929981"></a><a href="library_ct_libraries_types.html#18666">CSV Import Library</a></li></ul>






<h3>
<a id="pgfId-924265"></a><a id="die_exp_mig"></a><a id="82043"></a>Exported Die Library</h3>

<p>
<a id="pgfId-924310"></a>Exporting a die from a Virtuoso layout generates the following data:</p>
<ul><li>
<a id="pgfId-928607"></a>Abstract: This contains the instances of the padstack that correspond to the IO cell or shape-based interfaces in the source IC layout. The terminal names in the abstract view correspond to the physical domain names.</li><li>
<a id="pgfId-928608"></a>Symbol: This corresponds to the logical interface of the physical footprint of the exported die. The terminal names in the symbol view correspond to the logical domain names.</li><li>
<a id="pgfId-928609"></a>Schematic: This is the mapping schematic between the source IC symbol view and the exported symbol view. The duplicate pins in the source IC layout are made unique. Therefore, this mapping schematic has connectivity from the unique interface of the exported die to the generic interface of the source IC.</li><li>
<a id="pgfId-928610"></a>Layout: This is the placeholder die TILP cellview.</li></ul>



<p>
<a id="pgfId-928611"></a>Exporting the die also creates one cell for each unique padstack used in the die abstract. Consequently, the following views are created for the padstack:</p>
<ul><li>
<a id="pgfId-928612"></a>Abstract: base cellview of the padstack</li><li>
<a id="pgfId-928613"></a>Layout: placeholder padStack TILP cellview</li></ul>


<h4>
<a id="pgfId-924160"></a>Preparing for Die Export</h4>

<p>
<a id="pgfId-924161"></a>To ensure that the die abstract is accurate before using it in the package, you need to prepare the die. There are three important requirements. For details, refer to <h-hot><a actuate="user" class="URL" href="../vmtUser/chap2_vmt_ct_vrf_die_exp_prep.html#prep_die_exp" show="replace" xml:link="simple">Preparing for Die Export</a></h-hot>.</p>

<h4>
<a id="pgfId-924176"></a><a id="41592"></a>Exporting Dies</h4>

<p>
<a id="pgfId-924179"></a>This is the step in the flow where the IC/die footprint is handed over to the package designer. By exporting the die, you can create technology-independent abstraction, which enables Edit-in-Concert, layout versus abstract (LVA) checks, and cross-fabric simulation using die schematic and model-based simulation for dies. For details, refer to <a href="chap2_vmt_tk_vrf_exp_dies.html#41592">Exporting Dies</a>.</p>

<h3>
<a id="pgfId-921356"></a><a id="96103"></a>BGA Library</h3>

<p>
<a id="pgfId-923917"></a>Ball grid array (BGA) is a type of die component whose pins are solder balls arranged in a grid pattern. For an effective use model, group multiple BGAs within a part table.</p>

<p>
<a id="pgfId-924034"></a></p>
<div class="webflare-div-image">
<img width="668" height="198" src="images/library-4.gif" /></div>
<h3>
<a id="pgfId-925186"></a><a id="90584"></a>Tline Library</h3>

<p>
<a id="pgfId-925187"></a>The Tline library contains the symbol view, simulation view, and OpenAccess layout view for TLines. You can instantiate the symbol views and capture connectivity in the package schematic. Tline components are derived from <code>rfTlineLib</code>, which is a library of wideband-accurate transmission line models in multi-conductor microstrip and stripline configurations.</p>

<p>
<a id="pgfId-925191"></a></p>
<div class="webflare-div-image">
<img src="images/tline2.gif" /></div>
<h3>
<a id="pgfId-925476"></a><a id="12547"></a>pkgLib Library</h3>

<p>
<a id="pgfId-925477"></a>The pkgLib library contains wirebonds and fingers. These are stored as TILPs in the library for use in the Virtuoso Multi-Technology Solution. The mapping from Virtuoso instance parameters to Allegro symbol parameters is provided in the TILP parameter mapping.</p>

<h3>
<a id="pgfId-925787"></a><a id="37070"></a>Passive Component Library</h3>

<p>
<a id="pgfId-925877"></a>The passive library contains different topologies of inductors to be implemented as generic TILPs in Virtuoso.</p>

<h3>
<a id="pgfId-913882"></a><a id="18666"></a>CSV Import Library</h3>

<p>
<a id="pgfId-925946"></a>The CSV library describes the part variants as CDF parameters in Virtuoso. There is a need to support <code>.csv</code> import functionality for vendor-provided SMD libraries. The component definitions are created with the name-to-number mapping for pins. Subsequently, you can create the base cellview and the TILP that can be instantiated in the layout views.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="library_ct_component_modeling.html" id="prev" title="Component Modeling">Component Modeling</a></em></b><b><em><a href="library_ct_library_validation.html" id="nex" title="Unified Library Validation">Unified Library Validation</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>