	#HD: Parsing log file "./Synth/psl_fpga/create_project.log":


	#HD: Parsing log file "./Synth/psl_fpga/ram_input1_generate.log":


	#HD: Parsing log file "./Synth/psl_fpga/ram_input2_generate.log":


	#HD: Parsing log file "./Synth/psl_fpga/ram_output_generate.log":


	#HD: Parsing log file "./Synth/psl_fpga/psl_fpga_synth_design.rds":
	CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_img' instantiated as 'b' [/shares/bulk/jianyuchen/capi_development_25015/alphadata/adv7_capi_1_1_release/Sources/top/psl_fpga.vhdl:390]


	#HD: Parsing log file "./Synth/psl_fpga/temp.log":


	#HD: Parsing log file "./Synth/psl_fpga/temp.log":


