-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_Loop_Row_DCT_Loop_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    buf_2d_in_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_0_ce0 : OUT STD_LOGIC;
    buf_2d_in_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_1_ce0 : OUT STD_LOGIC;
    buf_2d_in_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_2_ce0 : OUT STD_LOGIC;
    buf_2d_in_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_3_ce0 : OUT STD_LOGIC;
    buf_2d_in_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_4_ce0 : OUT STD_LOGIC;
    buf_2d_in_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_5_ce0 : OUT STD_LOGIC;
    buf_2d_in_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_6_ce0 : OUT STD_LOGIC;
    buf_2d_in_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_2d_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_2d_in_7_ce0 : OUT STD_LOGIC;
    buf_2d_in_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    row_outbuf_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    row_outbuf_i_ce0 : OUT STD_LOGIC;
    row_outbuf_i_we0 : OUT STD_LOGIC;
    row_outbuf_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct_Loop_Row_DCT_Loop_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv29_1000 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln61_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal dct_1d_dct_coeff_table_02_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_02_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dct_1d_dct_coeff_table_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_13_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_24_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_35_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_46_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_57_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_57_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_68_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_68_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dct_1d_dct_coeff_table_79_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dct_1d_dct_coeff_table_79_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln57_fu_353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln57_reg_613_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln57_reg_613_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln61_fu_369_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln61_reg_618_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln39_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_reg_703 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_708 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_2d_in_0_load_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_load_reg_717 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_load_reg_722 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_load_reg_727 : STD_LOGIC_VECTOR (15 downto 0);
    signal coeff_reg_752 : STD_LOGIC_VECTOR (13 downto 0);
    signal coeff_2_reg_762 : STD_LOGIC_VECTOR (14 downto 0);
    signal coeff_4_reg_772 : STD_LOGIC_VECTOR (14 downto 0);
    signal coeff_6_reg_782 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln46_2_fu_492_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln46_2_reg_802 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln46_4_fu_498_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln46_4_reg_807 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln46_6_fu_504_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln46_6_reg_812 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_554_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_reg_817 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_reg_817_pp0_iter5_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_569_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_1_reg_822 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_1_reg_822_pp0_iter5_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_576_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_3_reg_827 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_561_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_6_fu_510_p2 : STD_LOGIC_VECTOR (28 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln46_6_fu_510_p2 : signal is "no";
    signal add_ln46_6_reg_837 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln_reg_842 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_icmp_ln394_phi_fu_316_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln61_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_2_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten1_fu_80 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln61_1_fu_403_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_indvar_flatten1_load : STD_LOGIC_VECTOR (5 downto 0);
    signal i2_fu_84 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_fu_361_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal k3_fu_88 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal k_fu_397_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_k3_load : STD_LOGIC_VECTOR (3 downto 0);
    signal buf_2d_in_0_ce0_local : STD_LOGIC;
    signal buf_2d_in_1_ce0_local : STD_LOGIC;
    signal buf_2d_in_2_ce0_local : STD_LOGIC;
    signal buf_2d_in_3_ce0_local : STD_LOGIC;
    signal buf_2d_in_4_ce0_local : STD_LOGIC;
    signal buf_2d_in_5_ce0_local : STD_LOGIC;
    signal buf_2d_in_6_ce0_local : STD_LOGIC;
    signal buf_2d_in_7_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_02_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_13_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_24_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_35_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_46_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_57_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_68_ce0_local : STD_LOGIC;
    signal dct_1d_dct_coeff_table_79_ce0_local : STD_LOGIC;
    signal row_outbuf_i_we0_local : STD_LOGIC;
    signal row_outbuf_i_ce0_local : STD_LOGIC;
    signal add_ln61_fu_347_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln46_2_fu_492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln46_6_fu_510_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_583_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln46_2_fu_514_p2 : STD_LOGIC_VECTOR (28 downto 0);
    attribute use_dsp48 of add_ln46_2_fu_514_p2 : signal is "no";
    signal add_ln46_7_fu_518_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_fu_533_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_1_fu_540_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_8_fu_543_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_561_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_554_ce : STD_LOGIC;
    signal grp_fu_561_ce : STD_LOGIC;
    signal grp_fu_569_ce : STD_LOGIC;
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_583_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln46_2_fu_492_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_condition_645 : BOOLEAN;
    signal ap_condition_238 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dct_mul_16s_14ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component dct_mul_16s_15s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component dct_mac_muladd_16s_15s_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component dct_mac_muladd_16s_15s_13ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component dct_mac_muladd_16s_15s_29ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_02_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_24_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_35_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_46_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_57_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_68_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_79_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dct_1d_dct_coeff_table_02_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_02_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_02_address0,
        ce0 => dct_1d_dct_coeff_table_02_ce0_local,
        q0 => dct_1d_dct_coeff_table_02_q0);

    dct_1d_dct_coeff_table_13_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_13_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_13_address0,
        ce0 => dct_1d_dct_coeff_table_13_ce0_local,
        q0 => dct_1d_dct_coeff_table_13_q0);

    dct_1d_dct_coeff_table_24_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_24_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_24_address0,
        ce0 => dct_1d_dct_coeff_table_24_ce0_local,
        q0 => dct_1d_dct_coeff_table_24_q0);

    dct_1d_dct_coeff_table_35_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_35_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_35_address0,
        ce0 => dct_1d_dct_coeff_table_35_ce0_local,
        q0 => dct_1d_dct_coeff_table_35_q0);

    dct_1d_dct_coeff_table_46_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_46_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_46_address0,
        ce0 => dct_1d_dct_coeff_table_46_ce0_local,
        q0 => dct_1d_dct_coeff_table_46_q0);

    dct_1d_dct_coeff_table_57_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_57_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_57_address0,
        ce0 => dct_1d_dct_coeff_table_57_ce0_local,
        q0 => dct_1d_dct_coeff_table_57_q0);

    dct_1d_dct_coeff_table_68_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_68_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_68_address0,
        ce0 => dct_1d_dct_coeff_table_68_ce0_local,
        q0 => dct_1d_dct_coeff_table_68_q0);

    dct_1d_dct_coeff_table_79_U : component dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_79_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_1d_dct_coeff_table_79_address0,
        ce0 => dct_1d_dct_coeff_table_79_ce0_local,
        q0 => dct_1d_dct_coeff_table_79_q0);

    mul_16s_14ns_29_1_1_U10 : component dct_mul_16s_14ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 29)
    port map (
        din0 => buf_2d_in_0_load_reg_712,
        din1 => mul_ln46_2_fu_492_p1,
        dout => mul_ln46_2_fu_492_p2);

    mul_16s_15s_29_1_1_U11 : component dct_mul_16s_15s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 29)
    port map (
        din0 => buf_2d_in_4_load_reg_722,
        din1 => coeff_4_reg_772,
        dout => mul_ln46_4_fu_498_p2);

    mul_16s_15s_29_1_1_U12 : component dct_mul_16s_15s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 29)
    port map (
        din0 => buf_2d_in_2_load_reg_717,
        din1 => coeff_2_reg_762,
        dout => mul_ln46_6_fu_504_p2);

    mac_muladd_16s_15s_29s_29_4_1_U13 : component dct_mac_muladd_16s_15s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_1_q0,
        din1 => dct_1d_dct_coeff_table_13_q0,
        din2 => mul_ln46_2_reg_802,
        ce => grp_fu_554_ce,
        dout => grp_fu_554_p3);

    mac_muladd_16s_15s_13ns_29_4_1_U14 : component dct_mac_muladd_16s_15s_13ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_7_q0,
        din1 => dct_1d_dct_coeff_table_79_q0,
        din2 => grp_fu_561_p2,
        ce => grp_fu_561_ce,
        dout => grp_fu_561_p3);

    mac_muladd_16s_15s_29s_29_4_1_U15 : component dct_mac_muladd_16s_15s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_3_q0,
        din1 => dct_1d_dct_coeff_table_35_q0,
        din2 => mul_ln46_6_reg_812,
        ce => grp_fu_569_ce,
        dout => grp_fu_569_p3);

    mac_muladd_16s_15s_29s_29_4_1_U16 : component dct_mac_muladd_16s_15s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_5_q0,
        din1 => dct_1d_dct_coeff_table_57_q0,
        din2 => mul_ln46_4_reg_807,
        ce => grp_fu_576_ce,
        dout => grp_fu_576_p3);

    mac_muladd_16s_15s_29ns_29_4_1_U17 : component dct_mac_muladd_16s_15s_29ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_6_load_reg_727,
        din1 => coeff_6_reg_782,
        din2 => grp_fu_561_p3,
        ce => grp_fu_583_ce,
        dout => grp_fu_583_p3);

    flow_control_loop_pipe_U : component dct_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    i2_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_238)) then
                i2_fu_84 <= i_fu_361_p3;
            end if;
        end if;
    end process;

    indvar_flatten1_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_238)) then
                indvar_flatten1_fu_80 <= add_ln61_1_fu_403_p2;
            end if;
        end if;
    end process;

    k3_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_238)) then
                k3_fu_88 <= k_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                add_ln46_1_reg_822 <= grp_fu_569_p3;
                add_ln46_3_reg_827 <= grp_fu_576_p3;
                add_ln46_reg_817 <= grp_fu_554_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln46_1_reg_822_pp0_iter5_reg <= add_ln46_1_reg_822;
                add_ln46_6_reg_837 <= add_ln46_6_fu_510_p2;
                add_ln46_reg_817_pp0_iter5_reg <= add_ln46_reg_817;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                mul_ln46_2_reg_802 <= mul_ln46_2_fu_492_p2;
                mul_ln46_4_reg_807 <= mul_ln46_4_fu_498_p2;
                mul_ln46_6_reg_812 <= mul_ln46_6_fu_504_p2;
                select_ln57_reg_613_pp0_iter2_reg <= select_ln57_reg_613_pp0_iter1_reg;
                select_ln57_reg_613_pp0_iter3_reg <= select_ln57_reg_613_pp0_iter2_reg;
                select_ln57_reg_613_pp0_iter4_reg <= select_ln57_reg_613_pp0_iter3_reg;
                select_ln57_reg_613_pp0_iter5_reg <= select_ln57_reg_613_pp0_iter4_reg;
                select_ln57_reg_613_pp0_iter6_reg <= select_ln57_reg_613_pp0_iter5_reg;
                trunc_ln61_reg_618_pp0_iter2_reg <= trunc_ln61_reg_618_pp0_iter1_reg;
                trunc_ln61_reg_618_pp0_iter3_reg <= trunc_ln61_reg_618_pp0_iter2_reg;
                trunc_ln61_reg_618_pp0_iter4_reg <= trunc_ln61_reg_618_pp0_iter3_reg;
                trunc_ln61_reg_618_pp0_iter5_reg <= trunc_ln61_reg_618_pp0_iter4_reg;
                trunc_ln61_reg_618_pp0_iter6_reg <= trunc_ln61_reg_618_pp0_iter5_reg;
                trunc_ln_reg_842 <= add_ln46_7_fu_518_p2(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                buf_2d_in_0_load_reg_712 <= buf_2d_in_0_q0;
                buf_2d_in_2_load_reg_717 <= buf_2d_in_2_q0;
                buf_2d_in_4_load_reg_722 <= buf_2d_in_4_q0;
                buf_2d_in_6_load_reg_727 <= buf_2d_in_6_q0;
                coeff_2_reg_762 <= dct_1d_dct_coeff_table_24_q0;
                coeff_4_reg_772 <= dct_1d_dct_coeff_table_46_q0;
                coeff_6_reg_782 <= dct_1d_dct_coeff_table_68_q0;
                coeff_reg_752 <= dct_1d_dct_coeff_table_02_q0;
                icmp_ln61_reg_708 <= icmp_ln61_fu_415_p2;
                select_ln57_reg_613 <= select_ln57_fu_353_p3;
                select_ln57_reg_613_pp0_iter1_reg <= select_ln57_reg_613;
                trunc_ln61_reg_618 <= trunc_ln61_fu_369_p1;
                trunc_ln61_reg_618_pp0_iter1_reg <= trunc_ln61_reg_618;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln39_reg_703 <= icmp_ln39_fu_409_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln46_2_fu_514_p2 <= std_logic_vector(signed(add_ln46_1_reg_822_pp0_iter5_reg) + signed(add_ln46_reg_817_pp0_iter5_reg));
    add_ln46_6_fu_510_p0 <= grp_fu_583_p3;
    add_ln46_6_fu_510_p2 <= std_logic_vector(signed(add_ln46_6_fu_510_p0) + signed(add_ln46_3_reg_827));
    add_ln46_7_fu_518_p2 <= std_logic_vector(unsigned(add_ln46_6_reg_837) + unsigned(add_ln46_2_fu_514_p2));
    add_ln46_8_fu_543_p2 <= std_logic_vector(unsigned(tmp_fu_533_p3) + unsigned(zext_ln46_1_fu_540_p1));
    add_ln61_1_fu_403_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten1_load) + unsigned(ap_const_lv6_1));
    add_ln61_fu_347_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i2_load) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_238_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_238 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_645_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln61_reg_708, ap_block_pp0_stage0)
    begin
                ap_condition_645 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln61_reg_708 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln61_fu_415_p2, ap_start_int)
    begin
        if (((icmp_ln61_fu_415_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_icmp_ln394_phi_fu_316_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln39_reg_703, ap_loop_init, ap_condition_645)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_645)) then 
                ap_phi_mux_icmp_ln394_phi_fu_316_p4 <= icmp_ln39_reg_703;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln394_phi_fu_316_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_icmp_ln394_phi_fu_316_p4 <= icmp_ln39_reg_703;
            end if;
        else 
            ap_phi_mux_icmp_ln394_phi_fu_316_p4 <= icmp_ln39_reg_703;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, i2_fu_84, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i2_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i2_load <= i2_fu_84;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten1_fu_80, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten1_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_indvar_flatten1_load <= indvar_flatten1_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_k3_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k3_fu_88, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k3_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_k3_load <= k3_fu_88;
        end if; 
    end process;

    buf_2d_in_0_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_0_ce0 <= buf_2d_in_0_ce0_local;

    buf_2d_in_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_0_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_1_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_1_ce0 <= buf_2d_in_1_ce0_local;

    buf_2d_in_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_1_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_2_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_2_ce0 <= buf_2d_in_2_ce0_local;

    buf_2d_in_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_2_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_3_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_3_ce0 <= buf_2d_in_3_ce0_local;

    buf_2d_in_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_3_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_4_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_4_ce0 <= buf_2d_in_4_ce0_local;

    buf_2d_in_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_4_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_5_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_5_ce0 <= buf_2d_in_5_ce0_local;

    buf_2d_in_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_5_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_6_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_6_ce0 <= buf_2d_in_6_ce0_local;

    buf_2d_in_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_6_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    buf_2d_in_7_address0 <= zext_ln61_fu_373_p1(3 - 1 downto 0);
    buf_2d_in_7_ce0 <= buf_2d_in_7_ce0_local;

    buf_2d_in_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_in_7_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_02_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_02_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_02_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_02_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_13_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_13_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_24_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_24_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_35_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_35_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_35_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_35_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_46_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_46_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_46_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_46_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_57_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_57_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_57_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_57_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_68_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_68_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_68_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_68_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dct_1d_dct_coeff_table_79_address0 <= zext_ln39_fu_385_p1(3 - 1 downto 0);

    dct_1d_dct_coeff_table_79_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dct_1d_dct_coeff_table_79_ce0_local <= ap_const_logic_1;
        else 
            dct_1d_dct_coeff_table_79_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_554_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_554_ce <= ap_const_logic_1;
        else 
            grp_fu_554_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_561_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_561_ce <= ap_const_logic_1;
        else 
            grp_fu_561_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_561_p2 <= ap_const_lv29_1000(13 - 1 downto 0);

    grp_fu_569_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_569_ce <= ap_const_logic_1;
        else 
            grp_fu_569_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_576_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_576_ce <= ap_const_logic_1;
        else 
            grp_fu_576_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_583_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_583_ce <= ap_const_logic_1;
        else 
            grp_fu_583_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_361_p3 <= 
        add_ln61_fu_347_p2 when (ap_phi_mux_icmp_ln394_phi_fu_316_p4(0) = '1') else 
        ap_sig_allocacmp_i2_load;
    icmp_ln39_fu_409_p2 <= "1" when (k_fu_397_p2 = ap_const_lv4_8) else "0";
    icmp_ln61_fu_415_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten1_load = ap_const_lv6_3F) else "0";
    k_fu_397_p2 <= std_logic_vector(unsigned(select_ln57_fu_353_p3) + unsigned(ap_const_lv4_1));
    mul_ln46_2_fu_492_p1 <= mul_ln46_2_fu_492_p10(14 - 1 downto 0);
    mul_ln46_2_fu_492_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(coeff_reg_752),29));
    row_outbuf_i_address0 <= zext_ln46_2_fu_549_p1(6 - 1 downto 0);
    row_outbuf_i_ce0 <= row_outbuf_i_ce0_local;

    row_outbuf_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            row_outbuf_i_ce0_local <= ap_const_logic_1;
        else 
            row_outbuf_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    row_outbuf_i_d0 <= trunc_ln_reg_842;
    row_outbuf_i_we0 <= row_outbuf_i_we0_local;

    row_outbuf_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            row_outbuf_i_we0_local <= ap_const_logic_1;
        else 
            row_outbuf_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln57_fu_353_p3 <= 
        ap_const_lv4_0 when (ap_phi_mux_icmp_ln394_phi_fu_316_p4(0) = '1') else 
        ap_sig_allocacmp_k3_load;
    tmp_fu_533_p3 <= (trunc_ln61_reg_618_pp0_iter6_reg & ap_const_lv3_0);
    trunc_ln61_fu_369_p1 <= i_fu_361_p3(3 - 1 downto 0);
    zext_ln39_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_fu_353_p3),64));
    zext_ln46_1_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_reg_613_pp0_iter6_reg),6));
    zext_ln46_2_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_8_fu_543_p2),64));
    zext_ln61_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_361_p3),64));
end behav;
