factorialRAND8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    65050000                       # Number of ticks simulated
final_tick                                   65050000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 653403                       # Simulator instruction rate (inst/s)
host_op_rate                                   652454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4103842029                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485372                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       10329                       # Number of instructions simulated
sim_ops                                         10329                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     65050000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               12719                       # Number of hits
system.cache.misses                               846                       # Number of misses
system.cache.missLatency::samples                 846                       # Ticks for misses to the cache
system.cache.missLatency::mean           60856.973995                       # Ticks for misses to the cache
system.cache.missLatency::gmean          55428.034873                       # Ticks for misses to the cache
system.cache.missLatency::stdev          31685.056935                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  93     10.99%     10.99% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             571     67.49%     78.49% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             137     16.19%     94.68% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             11      1.30%     95.98% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            24      2.84%     98.82% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             4      0.47%     99.29% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.29% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.29% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.12%     99.41% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             4      0.47%     99.88% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.12%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   846                       # Ticks for misses to the cache
system.cache.hitRatio                        0.937634                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       100096                       # Cumulative packet size per connected master and slave (bytes)
