module sr_ff(
input s,
input r,
input clk,
input rst,
output reg q,
output qb
    );
    always @(posedge clk) 
    begin
    if(!rst)
    begin
    q<=1'b0;
    end
    else
    begin
    case ({s,r})
    2'b00:q<=q;
    2'b01:q<=1'b0;
    2'b10:q<=1'b1;
    2'b11:q<=1'bx;
    endcase
    end
    end
    assign qb = ~q;
endmodule
