// Seed: 4115503495
module module_0 ();
  assign id_1 = {id_1, 1'b0, 1, id_1 + (1), id_1, 1'd0 != id_1, id_1, 1'd0, 1};
  assign module_2.type_2 = 0;
  id_3(
      1, 1'b0, id_1
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  wor id_3 = id_2;
  module_0 modCall_1 ();
  wire id_4;
  tri1 id_7 = 1;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output wor   id_4,
    output logic id_5
);
  always @(posedge 1 or posedge id_0) id_5 = #1 1;
  module_0 modCall_1 ();
endmodule
