# File empty by default.
# Replace contents of this file with custom configuration.
#+bug 436532, zhaoyijie.wt, ADD, 20190402, F9S 3C Certification - add thermal control [TEMP_STATE].
#1.Add default configuration;
#2.Increased a new node("sys/class/thermal/thermal_message/temp_state") about thermal--[TEMP_STATE].

# SENSOR : ALIAS

#debug
#Conf file: /vendor/etc/thermal-engine.conf

Thermal Zones

[THERMAL_ZONE_0]
algo_type      step_wise
sensor         pmi632-tz
polling_delay  0
passive_delay  0
set_temp       95000   115000  145000
clr_temp       95000   115000  145000
device         battery battery
upper_limit    05      06
lower_limit    05      06
[THERMAL_ZONE_1]
algo_type      step_wise
sensor         pmi632-ibat-lvl0
polling_delay  0
passive_delay  100
set_temp       4000
clr_temp       3800
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    02+02+02+02+02+02+02+02
lower_limit    02+02+02+02+02+02+02+02
[THERMAL_ZONE_2]
algo_type      step_wise
sensor         pmi632-ibat-lvl1
polling_delay  0
passive_delay  100
set_temp       4200
clr_temp       4000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    03+03+03+03+03+03+08+08
lower_limit    03+03+03+03+03+03+08+08
[THERMAL_ZONE_3]
algo_type      low_limits_cap
sensor         pmi632-vbat-lvl0
polling_delay  0
passive_delay  100
set_temp       2989
clr_temp       3089
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    02+02+02+02+02+02+02+02
lower_limit    02+02+02+02+02+02+02+02
[THERMAL_ZONE_4]
algo_type      low_limits_cap
sensor         pmi632-vbat-lvl1
polling_delay  0
passive_delay  100
set_temp       2800
clr_temp       2900
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    03+03+03+03+03+03+08+08
lower_limit    03+03+03+03+03+03+08+08
[THERMAL_ZONE_5]
algo_type      low_limits_cap
sensor         pmi632-vbat-lvl2
polling_delay  0
passive_delay  100
set_temp       2600
clr_temp       2700
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    03+03+03+03+08+08+08+08
lower_limit    03+03+03+03+08+08+08+08
[THERMAL_ZONE_6]
algo_type      low_limits_cap
sensor         soc
polling_delay  0
passive_delay  100
set_temp       10
clr_temp       10
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    03+03+03+03+03+03+08+08
lower_limit    03+03+03+03+03+03+08+08
[THERMAL_ZONE_7]
algo_type      step_wise
sensor         pm6125-tz
polling_delay  0
passive_delay  0
set_temp       95000                                   115000                             145000
clr_temp       95000                                   115000                             145000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7 cpu1+cpu2+cpu3+cpu4+cpu5+cpu6+cpu7
upper_limit    07+07+07+07+07+07+07+07                 08+08+08+08+08+08+08
lower_limit    07+07+07+07+07+07+07+07                 08+08+08+08+08+08+08
[THERMAL_ZONE_8]
algo_type      user_space
sensor         rf-pa0-therm-adc
polling_delay  0
passive_delay  0
set_temp       125000
clr_temp       124000
[THERMAL_ZONE_9]
algo_type      user_space
sensor         quiet-therm-adc
polling_delay  0
passive_delay  0
set_temp       125000
clr_temp       124000
[THERMAL_ZONE_10]
algo_type      user_space
sensor         xo-therm-adc
polling_delay  0
passive_delay  0
set_temp       125000
clr_temp       124000
[THERMAL_ZONE_11]
algo_type      user_space
sensor         conn-therm-adc
polling_delay  0
passive_delay  0
set_temp       125000
clr_temp       124000
[THERMAL_ZONE_12]
algo_type      user_space
sensor         skin-therm-adc
polling_delay  0
passive_delay  0
set_temp       125000
clr_temp       124000
[THERMAL_ZONE_13]
algo_type      user_space
sensor         camera-ftherm-adc
polling_delay  5000
passive_delay  0
[THERMAL_ZONE_14]
algo_type      user_space
sensor         emmc-ufs-therm-adc
polling_delay  5000
passive_delay  0
[THERMAL_ZONE_15]
algo_type      user_space
sensor         aoss0-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_16]
algo_type      user_space
sensor         cdsp-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_17]
algo_type      user_space
sensor         wlan-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_18]
algo_type      user_space
sensor         camera-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_19]
algo_type      user_space
sensor         video-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_20]
algo_type      user_space
sensor         cpuss-0-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_21]
algo_type      user_space
sensor         cpuss-1-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_22]
algo_type      user_space
sensor         cpuss-2-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_23]
algo_type      user_space
sensor         cpu-1-0-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_24]
algo_type      user_space
sensor         cpu-1-1-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_25]
algo_type      user_space
sensor         cpu-1-2-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_26]
algo_type      user_space
sensor         cpu-1-3-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_27]
algo_type      user_space
sensor         mdm-core-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_28]
algo_type      user_space
sensor         display-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_29]
algo_type      user_space
sensor         gpu-usr
polling_delay  0
passive_delay  0
set_temp       125000  110000  115000
clr_temp       124000  105000  110000
[THERMAL_ZONE_30]
algo_type      user_space
sensor         lmh-dcvs-00
polling_delay  0
passive_delay  0
set_temp       95000
clr_temp       65000
[THERMAL_ZONE_31]
algo_type      step_wise
sensor         gpu-step
polling_delay  0
passive_delay  10
set_temp       95000
clr_temp       95000
device         gpu
upper_limit    06
lower_limit    00
[THERMAL_ZONE_32]
algo_type      step_wise
sensor         hepta-cpu-max-step
polling_delay  0
passive_delay  0
set_temp       120000
clr_temp       120000
[THERMAL_ZONE_33]
algo_type      step_wise
sensor         cpuss-1-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu5+cpu7
upper_limit    08+08
lower_limit    08+08
[THERMAL_ZONE_34]
algo_type      step_wise
sensor         cpuss-2-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu4+cpu6
upper_limit    08+08
lower_limit    08+08
[THERMAL_ZONE_35]
algo_type      step_wise
sensor         cpuss-0-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu0+cpu1+cpu2+cpu3
upper_limit    08+08+08+08
lower_limit    08+08+08+08
[THERMAL_ZONE_36]
algo_type      step_wise
sensor         cpu-1-0-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu4
upper_limit    08
lower_limit    08
[THERMAL_ZONE_37]
algo_type      step_wise
sensor         cpu-1-1-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu5
upper_limit    08
lower_limit    08
[THERMAL_ZONE_38]
algo_type      step_wise
sensor         cpu-1-2-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu6
upper_limit    08
lower_limit    08
[THERMAL_ZONE_39]
algo_type      step_wise
sensor         cpu-1-3-step
polling_delay  0
passive_delay  0
set_temp       110000
clr_temp       100000
device         cpu7
upper_limit    08
lower_limit    08
[THERMAL_ZONE_40]
algo_type      low_limits_floor
sensor         aoss0-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_41]
algo_type      low_limits_floor
sensor         cdsp-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_42]
algo_type      low_limits_floor
sensor         wlan-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_43]
algo_type      low_limits_floor
sensor         camera-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_44]
algo_type      low_limits_floor
sensor         video-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_45]
algo_type      low_limits_floor
sensor         cpu-1-0-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_46]
algo_type      low_limits_floor
sensor         cpuss-0-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_47]
algo_type      low_limits_floor
sensor         mdm-core-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_48]
algo_type      low_limits_floor
sensor         display-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_49]
algo_type      low_limits_floor
sensor         gpu-lowf
polling_delay  0
passive_delay  0
set_temp       5000
clr_temp       10000
device         cpu0+cpu1+cpu2+cpu3+cpu4+cx-cdev-lvl+cpu5+mx-cdev-lvl+cpu6+cpu7+adsp_vdd+cdsp_vdd+modem_vdd
upper_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
lower_limit    03+03+03+03+03+00+03+00+03+03+00+00+00
[THERMAL_ZONE_50]
algo_type      step_wise
sensor         cdsp-step
polling_delay  0
passive_delay  10
set_temp       95000     95000   105000
clr_temp       75000     95000   100000
device         cxip-cdev cdsp cdsp
upper_limit    01        04   04
lower_limit    01        00   04
[THERMAL_ZONE_51]
algo_type      step_wise
sensor         bms
polling_delay  0
passive_delay  0
[THERMAL_ZONE_52]
algo_type      step_wise
sensor         battery
polling_delay  0
passive_delay  0
[TEMP_STATE]
algo_type	monitor
sampling	10000
sensor 		xo-therm-adc
thresholds 	58000
thresholds_clr 	53000
actions 	tempState
action_info 	5

[TEMP_CPU0]
algo_type     ss
sampling     1000
sensor        xo-therm-adc
device           cpu2
set_point        120000
set_point_clr    100000
time_constant    2
device_max_limit 1612800

#-bug 436532, zhaoyijie.wt, ADD, 20190402, F9S 3C Certification - add thermal control [TEMP_STATE].
