$date
	Thu Aug 12 18:54:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_shifter $end
$var wire 128 ! o00 [127:0] $end
$var reg 1 " clk $end
$var reg 128 # p00 [127:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 128 $ in [127:0] $end
$var wire 128 % out [127:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk2[5] $end
$upscope $end
$scope begin genblk2[6] $end
$upscope $end
$scope begin genblk2[7] $end
$upscope $end
$scope begin genblk3[8] $end
$upscope $end
$scope begin genblk3[9] $end
$upscope $end
$scope begin genblk4[12] $end
$upscope $end
$scope begin genblk4[13] $end
$upscope $end
$scope begin genblk4[14] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110001001100110011001000110001001000010010000000100011001000100001001000010001000100000001001100000011000000100000000100000000 %
b110011001100100011000100110000001000110010001000100001001000000001001100010010000100010001000000000011000000100000000100000000 $
b110011001100100011000100110000001000110010001000100001001000000001001100010010000100010001000000000011000000100000000100000000 #
1"
b110001001100110011001000110001001000010010000000100011001000100001001000010001000100000001001100000011000000100000000100000000 !
$end
#2000
0"
#4000
