---
title: "List of known VHDL metacomment pragma's"
layout: page 
pager: true
author: philippe.faes (Sigasi)
date: 2011-04-28
tags: 
  - Aldec
  - Altera
  - pragma
  - Synopsys
  - VHDL
  - Xilinx
---
<div class="content">
<p>Following up on a <a href="/content/vhdl-pragmas">previous post</a>, this is an incomplete list of supported VHDL pragmas, organized by vendor.</p><p>As an introduction, most pragmas have the following structure:<br/><span class="geshifilter"><code class="vhdl geshifilter-vhdl"><span style="color: #3f7f5f;">-- trigger directive</span></code></span><br/>Where <span class="geshifilter"><code class="vhdl geshifilter-vhdl">trigger</code></span> is a keyword such as <span class="geshifilter"><code class="vhdl geshifilter-vhdl">pragma</code></span> or <span class="geshifilter"><code class="vhdl geshifilter-vhdl">synthesis</code></span>, and the <span class="geshifilter"><code class="vhdl geshifilter-vhdl">directive</code></span> is a special compiler directive.<br/>Many tools support several triggers, each with identical meaning.</p><h2>Synopsys</h2><p>ref: <a href="http://cseweb.ucsd.edu/~tweng/cse143/VHDLReference/11.pdf" title="http://cseweb.ucsd.edu/~tweng/cse143/VHDLReference/11.pdf" class="elf-external elf-icon">http://cseweb.ucsd.edu/~tweng/cse143/VHDLReference/11.pdf</a></p><p>Triggers: </p><ul><li>synopsys</li><li>pragma</li></ul><p>Known directives are:<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- pragma translate_off</span><span style="color: #3f7f5f;">-- pragma translate_on</span><span style="color: #3f7f5f;">-- pragma synthesis_off</span><span style="color: #3f7f5f;">-- pragma synthesis_on</span><span style="color: #3f7f5f;">-- pragma resolution_method wired_and</span><span style="color: #3f7f5f;">-- pragma resolution_method wired_or</span><span style="color: #3f7f5f;">-- pragma resolution_method three_state </span><span style="color: #3f7f5f;">-- pragma map_to_entity entity_name</span><span style="color: #3f7f5f;">-- pragma return_port_name port_name</span></pre></div></p><h2>ActiveHDL</h2><p>ref: <a href="http://support.aldec.com/KnowledgeBase/Article.aspx?aid=000795&amp;show=vsa00429.htm&amp;print=1" title="http://support.aldec.com/KnowledgeBase/Article.aspx?aid=000795&amp;show=vsa00429.htm&amp;print=1" class="elf-external elf-icon">http://support.aldec.com/KnowledgeBase/Article.aspx?aid=000795&amp;show=vsa0...</a><br/>No triggers.</p><p>Disable compilation (and simulation)<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- vhdl_comp_on</span><span style="color: #3f7f5f;">-- vhdl_comp_off</span></pre></div><br/>Disable code coverage analysis<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- vhdl_cover_off</span><span style="color: #3f7f5f;">-- vhdl_cover_on</span><span style="color: #3f7f5f;">-- coverage off</span><span style="color: #3f7f5f;">-- coverage on</span></pre></div></p><h2>Altera</h2><p>ref: <a href="http://quartushelp.altera.com/current/mergedProjects/hdl/vhdl/vhdl_file_dir.htm" title="http://quartushelp.altera.com/current/mergedProjects/hdl/vhdl/vhdl_file_dir.htm" class="elf-external elf-icon">http://quartushelp.altera.com/current/mergedProjects/hdl/vhdl/vhdl_file_...</a> </p><p>Triggers:</p><ul><li>pragma</li><li>synopsys</li><li>synthesis</li><li>exemplar</li><li>altera  (not clear if this is supported for all directives, but given as an example trigger for <span class="geshifilter"><code class="vhdl geshifilter-vhdl">message_level</code></span>)</li></ul><p>Directives:<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- synthesis translate_on</span><span style="color: #3f7f5f;">-- synthesis translate_off</span><span style="color: #3f7f5f;">-- synthesis library &lt;my_lib&gt;</span><span style="color: #3f7f5f;">-- altera message_level</span><span style="color: #3f7f5f;">-- altera message_on</span><span style="color: #3f7f5f;">-- altera message_off</span><span style="color: #3f7f5f;">-- synthesis VHDL_INPUT_VERSION</span><span style="color: #3f7f5f;">-- synthesis read_comments_as_HDL on</span><span style="color: #3f7f5f;">-- synthesis read_comments_as_HDL off</span></pre></div></p><p>Note that the last two directives allow the synthesis tool to interpret commented code as VHDL. This is the opposite as the <span class="geshifilter"><code class="vhdl geshifilter-vhdl">synthesis translate_off</code></span> pragma, which suppresses VHDL code as if it were commented.</p><h2>Xilinx</h2><p>ref: <a href="http://www.xilinx.com/itp/xilinx4/data/docs/cgd/t10.html" title="http://www.xilinx.com/itp/xilinx4/data/docs/cgd/t10.html" class="elf-external elf-icon">http://www.xilinx.com/itp/xilinx4/data/docs/cgd/t10.html</a> </p><p>Triggers:</p><ul><li>pragma</li><li>synopsys</li><li>synthesis</li></ul><p>Directives:<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- pragma translate_on</span><span style="color: #3f7f5f;">-- pragma translate_off</span></pre></div></p><h2>IEEE VHDL</h2><p>ref: <a href="http://ieeexplore.ieee.org/servlet/opac?punumber=9308" title="http://ieeexplore.ieee.org/servlet/opac?punumber=9308" class="elf-external elf-icon">http://ieeexplore.ieee.org/servlet/opac?punumber=9308</a></p><p><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- RTL_SYNTHESIS OFF</span><span style="color: #3f7f5f;">-- RTL_SYNTHESIS ON</span></pre></div></p><h2>Conclusion</h2><p>While the IEEE standard on synthesizable VHDL code specifies <span class="geshifilter"><code class="vhdl geshifilter-vhdl"><span style="color: #3f7f5f;">-- RTL_SYNTHESIS OFF</span></code></span> or <span class="geshifilter"><code class="vhdl geshifilter-vhdl"><span style="color: #7f0055; font-weight: bold;">ON</span></code></span> as the only legal metacomment pragmas, this does not correspond to the tool vendors' implementations. From what I gather, your safest bet is:<br/><div class="geshifilter"><pre class="vhdl geshifilter-vhdl" style="font-family:monospace;"><span style="color: #3f7f5f;">-- pragma translate_off</span><span style="color: #3f7f5f;">-- pragma translate_on</span></pre></div></p><p>If you find that any information is missing in this post, please write a comment. It would be great if you can also provide a reference to the orignal documentation.</p>  <div id="book-navigation-1518" class="book-navigation">            <div class="page-links clear-block">              <a href="/content/be-careful-vhdl-operator-precedence" class="page-previous" title="Go to previous page">&#8249; Be careful with VHDL operator precedence</a>                    <a href="/content/vhdl-tips-tricks" class="page-up" title="Go to parent page">up</a>                    <a href="/content/name-shadowing-vhdl" class="page-next" title="Go to next page">Name shadowing in VHDL &#8250;</a>          </div>      </div>  </div>

