<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Sep 18 22:57:16 2019


Command Line:  synthesis -f FPGASDR_impl1_lattice.synproj -gui -msgset C:/Users/Rinaldi-i3/lattice/FPGASDR_3/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1 (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/TestUart.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/top.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/UartRX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/UartTX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/NCO.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/Mixer.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/SinCos.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/CIC.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PWM.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PLL.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/Multiplier.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/HP_shift.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/frequency_select.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/testuart.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/uartrx.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/uarttx.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/nco.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/mixer.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/sincos.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/cic.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pwm.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pll.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/multiplier.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/hp_shift.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/frequency_select.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v(3): compiling module top. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/nco.v(18): compiling module nco_sig. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/sincos.v(8): compiling module SinCos. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1062): compiling module ROM256X1A_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/mixer.v(2): compiling module Mixer. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/cic.v(25): compiling module CIC(width=16,decimation_ratio=8). VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/cic.v(25): compiling module CIC(width=63,decimation_ratio=2048). VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/hp_shift.v(6): compiling module HP_shift. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/pwm.v(1): compiling module PWM. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/pll.v(8): compiling module PLL. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=15,CLKOP_DIV=4,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=3,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/uartrx.v(19): compiling module uart_rx(CLKS_PER_BIT=130). VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/uarttx.v(14): compiling module uart_tx(CLKS_PER_BIT=130). VERI-1018
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v(27): net phase_inc_carr[63] does not have a driver. VDB-1002
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top.
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v(149): Removing unused instance HP_shift1. VDB-5034
WARNING - synthesis: I/O Port XOut 's net has no driver and is unused.
WARNING - synthesis: I/O Port sinGen 's net has no driver and is unused.
######## Missing driver on net XOut. Patching with GND.
######## Missing driver on net sinGen. Patching with GND.
######## Missing driver on net phase_inc_carr[63]. Patching with GND.
######## Missing driver on net phase_inc_carr[62]. Patching with GND.
######## Missing driver on net phase_inc_carr[61]. Patching with GND.
######## Missing driver on net phase_inc_carr[60]. Patching with GND.
######## Missing driver on net phase_inc_carr[59]. Patching with GND.
######## Missing driver on net phase_inc_carr[58]. Patching with GND.
######## Missing driver on net phase_inc_carr[57]. Patching with GND.
######## Missing driver on net phase_inc_carr[56]. Patching with GND.
######## Missing driver on net phase_inc_carr[55]. Patching with GND.
######## Missing driver on net phase_inc_carr[54]. Patching with GND.
######## Missing driver on net phase_inc_carr[53]. Patching with GND.
######## Missing driver on net phase_inc_carr[52]. Patching with GND.
######## Missing driver on net phase_inc_carr[51]. Patching with GND.
######## Missing driver on net phase_inc_carr[50]. Patching with GND.
######## Missing driver on net phase_inc_carr[49]. Patching with GND.
######## Missing driver on net phase_inc_carr[48]. Patching with GND.
######## Missing driver on net phase_inc_carr[47]. Patching with GND.
######## Missing driver on net phase_inc_carr[46]. Patching with GND.
######## Missing driver on net phase_inc_carr[45]. Patching with GND.
######## Missing driver on net phase_inc_carr[44]. Patching with GND.
######## Missing driver on net phase_inc_carr[43]. Patching with GND.
######## Missing driver on net phase_inc_carr[42]. Patching with GND.
######## Missing driver on net phase_inc_carr[41]. Patching with GND.
######## Missing driver on net phase_inc_carr[40]. Patching with GND.
######## Missing driver on net phase_inc_carr[39]. Patching with GND.
######## Missing driver on net phase_inc_carr[38]. Patching with GND.
######## Missing driver on net phase_inc_carr[37]. Patching with GND.
######## Missing driver on net phase_inc_carr[36]. Patching with GND.
######## Missing driver on net phase_inc_carr[35]. Patching with GND.
######## Missing driver on net phase_inc_carr[34]. Patching with GND.
######## Missing driver on net phase_inc_carr[33]. Patching with GND.
######## Missing driver on net phase_inc_carr[32]. Patching with GND.
######## Missing driver on net phase_inc_carr[31]. Patching with GND.
######## Missing driver on net phase_inc_carr[30]. Patching with GND.
######## Missing driver on net phase_inc_carr[29]. Patching with GND.
######## Missing driver on net phase_inc_carr[28]. Patching with GND.
######## Missing driver on net phase_inc_carr[27]. Patching with GND.
######## Missing driver on net phase_inc_carr[26]. Patching with GND.
######## Missing driver on net phase_inc_carr[25]. Patching with GND.
######## Missing driver on net phase_inc_carr[24]. Patching with GND.
######## Missing driver on net phase_inc_carr[23]. Patching with GND.
######## Missing driver on net phase_inc_carr[22]. Patching with GND.
######## Missing driver on net phase_inc_carr[21]. Patching with GND.
######## Missing driver on net phase_inc_carr[20]. Patching with GND.
######## Missing driver on net phase_inc_carr[19]. Patching with GND.
######## Missing driver on net phase_inc_carr[18]. Patching with GND.
######## Missing driver on net phase_inc_carr[17]. Patching with GND.
######## Missing driver on net phase_inc_carr[16]. Patching with GND.
######## Missing driver on net phase_inc_carr[15]. Patching with GND.
######## Missing driver on net phase_inc_carr[14]. Patching with GND.
######## Missing driver on net phase_inc_carr[13]. Patching with GND.
######## Missing driver on net phase_inc_carr[12]. Patching with GND.
######## Missing driver on net phase_inc_carr[11]. Patching with GND.
######## Missing driver on net phase_inc_carr[10]. Patching with GND.
######## Missing driver on net phase_inc_carr[9]. Patching with GND.
######## Missing driver on net phase_inc_carr[8]. Patching with GND.
######## Missing driver on net phase_inc_carr[7]. Patching with GND.
######## Missing driver on net phase_inc_carr[6]. Patching with GND.
######## Missing driver on net phase_inc_carr[5]. Patching with GND.
######## Missing driver on net phase_inc_carr[4]. Patching with GND.
######## Missing driver on net phase_inc_carr[3]. Patching with GND.
######## Missing driver on net phase_inc_carr[2]. Patching with GND.
######## Missing driver on net phase_inc_carr[1]. Patching with GND.
######## Missing driver on net phase_inc_carr[0]. Patching with GND.



WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/nco.v(52): Register \nco/phase_accum_i0 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FPGASDR_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 1371 of 7209 (19 % )
CCU2D => 453
EHXPLLJ => 1
FD1P3AX => 854
FD1P3DX => 8
FD1P3IX => 32
FD1S3AX => 433
FD1S3AY => 4
FD1S3IX => 38
FD1S3JX => 2
GSR => 1
IB => 3
L6MUX21 => 1
LUT4 => 157
OB => 32
PFUMX => 4
ROM256X1A => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CIC1/osc_clk_derived_991, loads : 991
  Net : osc_clk, loads : 317
  Net : uart_tx1/UartClk_2, loads : 65
  Net : XIn_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 34
Top 10 highest fanout Clock Enables:
  Net : CIC2/osc_clk_derived_991_enable_597, loads : 61
  Net : CIC2/osc_clk_derived_991_enable_96, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_446, loads : 50
  Net : CIC1/osc_clk_enable_158, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_496, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_196, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_546, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_296, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_596, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_396, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CIC2/osc_clk_derived_991_enable_146, loads : 100
  Net : CIC2/osc_clk_derived_991_enable_346, loads : 100
  Net : CIC2/osc_clk_derived_991_enable_246, loads : 100
  Net : CIC1/osc_clk_enable_51, loads : 100
  Net : CIC1/osc_clk_enable_101, loads : 100
  Net : CIC2/v_comb, loads : 66
  Net : CIC2/osc_clk_derived_991_enable_597, loads : 61
  Net : CIC1/CIC1_out_7, loads : 55
  Net : CIC2/osc_clk_derived_991_enable_96, loads : 50
  Net : CIC2/osc_clk_derived_991_enable_596, loads : 50
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets UartClk[2]]              |  200.000 MHz|   94.563 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_clk_derived_991]     |  200.000 MHz|  103.114 MHz|    33 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |  200.000 MHz|  110.840 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 78.656  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.998  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
