{"version":"1.1.0","info":[["/home/george-sleen/documents/projects/verilog-cpu/misc/prep/state_machine.sv",[[[[[["traffic_light",[[0,0],[6,2]],[[0,7],[0,20]],[],["module"]],[124,9]],[[["clk",[[1,2],[1,17]],[[1,14],[1,17]],["traffic_light"],["port","logic"]],["rst_n",[[2,2],[2,19]],[[2,14],[2,19]],["traffic_light"],["port","logic"]],["timer_done",[[3,2],[3,24]],[[3,14],[3,24]],["traffic_light"],["port","logic"]],["ns_light",[[4,2],[4,29]],[[4,21],[4,29]],["traffic_light"],["port","logic"]],["ew_light",[[5,2],[5,29]],[[5,21],[5,29]],["traffic_light"],["port","logic"]],["RED",[[9,2],[9,29]],[[9,13],[9,16]],["traffic_light"],["localparam"]],["YELLOW",[[10,2],[10,29]],[[10,13],[10,19]],["traffic_light"],["localparam"]],["GREEN",[[11,2],[11,29]],[[11,13],[11,18]],["traffic_light"],["localparam"]],["S_NS_GREEN",[[15,4],[15,14]],[[15,4],[15,14]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_NS_YELLOW",[[16,4],[16,15]],[[16,4],[16,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_ALL_RED_1",[[17,4],[17,15]],[[17,4],[17,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_EW_GREEN",[[18,4],[18,14]],[[18,4],[18,14]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_EW_YELLOW",[[19,4],[19,15]],[[19,4],[19,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["S_ALL_RED_2",[[20,4],[20,15]],[[20,4],[20,15]],["traffic_light"],["enum_member","#AnonymousEnum0"]],["state_t",[[14,2],[21,12]],[[21,4],[21,11]],["traffic_light"],["typedef","#AnonymousEnum0"]],["current_state",[[23,2],[23,23]],[[23,10],[23,23]],["traffic_light"],["variable","state_t"]],["next_state",[[23,2],[23,35]],[[23,25],[23,35]],["traffic_light"],["variable","current_state"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/misc/prep/tb_state_machine.sv",[[[[[["tb_traffic_light",[[2,0],[3,4]],[[2,7],[2,23]],[],["module"]],[43,9]],[[["clk",[[5,2],[5,11]],[[5,8],[5,11]],["tb_traffic_light"],["variable","logic"]],["rst_n",[[5,2],[5,18]],[[5,13],[5,18]],["tb_traffic_light"],["variable","clk"]],["timer_done",[[5,2],[5,30]],[[5,20],[5,30]],["tb_traffic_light"],["variable","rst_n"]],["ns_light",[[7,2],[7,22]],[[7,14],[7,22]],["tb_traffic_light"],["variable","logic"]],["ew_light",[[7,2],[7,32]],[[7,24],[7,32]],["tb_traffic_light"],["variable","ns_light"]],["dut",[[10,2],[16,3]],[[10,16],[10,19]],["tb_traffic_light"],["instance","traffic_light"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/alu/alu.sv",[[[[[["adder",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["WIDTH",[[1,2],[1,17]],[[1,12],[1,17]],["adder"],["parameter-port","parameter"]],["a",[[3,2],[3,27]],[[3,26],[3,27]],["adder"],["port","logic"]],["b",[[3,29],[3,30]],[[3,29],[3,30]],["adder"],["port","a"]],["result",[[4,2],[4,33]],[[4,27],[4,33]],["adder"],["port","logic"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/alu/tb_alu.sv",[[[[[["tb_adder",[[1,0],[1,19]],[[1,7],[1,15]],[],["module"]],[45,9]],[[["WIDTH",[[4,2],[4,23]],[[4,13],[4,18]],["tb_adder"],["localparam"]],["a",[[7,2],[7,21]],[[7,20],[7,21]],["tb_adder"],["variable","logic"]],["b",[[7,2],[7,24]],[[7,23],[7,24]],["tb_adder"],["variable","a"]],["result",[[10,2],[10,26]],[[10,20],[10,26]],["tb_adder"],["variable","logic"]],["dut",[[13,2],[19,3]],[[15,4],[15,7]],["tb_adder"],["instance","adder"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/program-counter/program_counter.sv",[[[[[["program_counter",[[5,0],[12,2]],[[5,7],[5,22]],[],["module"]],[58,9]],[[["WIDTH",[[6,2],[6,17]],[[6,12],[6,17]],["program_counter"],["parameter-port","parameter"]],["clk",[[8,2],[8,17]],[[8,14],[8,17]],["program_counter"],["port","logic"]],["n_rst",[[9,2],[9,19]],[[9,14],[9,19]],["program_counter"],["port","logic"]],["in_address",[[10,2],[10,37]],[[10,27],[10,37]],["program_counter"],["port","logic"]],["out_address",[[11,2],[11,38]],[[11,27],[11,38]],["program_counter"],["port","logic"]],["JUMP",[[17,2],[17,32]],[[17,19],[17,23]],["program_counter"],["localparam"]],["r_jump",[[20,2],[20,14]],[[20,8],[20,14]],["program_counter"],["variable","logic"]]]]]]],null,0]],["/home/george-sleen/documents/projects/verilog-cpu/src/program-counter/tb_program_counter.sv",[[[[[["tb_program_counter",[[5,0],[5,29]],[[5,7],[5,25]],[],["module"]],[79,9]],[[["WIDTH",[[10,2],[10,24]],[[10,13],[10,18]],["tb_program_counter"],["localparam"]],["clk",[[15,2],[15,11]],[[15,8],[15,11]],["tb_program_counter"],["variable","logic"]],["n_rst",[[15,2],[15,18]],[[15,13],[15,18]],["tb_program_counter"],["variable","clk"]],["bus",[[16,2],[16,23]],[[16,20],[16,23]],["tb_program_counter"],["variable","logic"]],["address",[[16,2],[16,32]],[[16,25],[16,32]],["tb_program_counter"],["variable","bus"]],["dut",[[21,2],[28,3]],[[23,4],[23,7]],["tb_program_counter"],["instance","program_counter"]]]]]]],null,0]]]}