--
-- VHDL Architecture ece411.DirtyMux.untitled
--
-- Created:
--          by - adalton2.ews (gelib-057-16.ews.illinois.edu)
--          at - 23:34:10 02/19/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY DirtyMux IS
   PORT( 
      DirtyOut0   : IN     std_logic;
      DirtyOut1   : IN     std_logic;
      TagisEqual0 : IN     std_logic;
      TagisEqual1 : IN     std_logic;
      dirty       : OUT    std_logic
   );

-- Declarations

END DirtyMux ;

--
ARCHITECTURE untitled OF DirtyMux IS
BEGIN
END ARCHITECTURE untitled;

