

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Wed Jul 12 21:20:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13313|    14337| 0.133 ms | 0.143 ms |  13313|  14337|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop    |    13312|    14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + reverse_bits_loop  |       10|       10|         1|          -|          -|    10|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      72|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        -|      -|     105|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     105|     183|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_141_p2        |     +    |      0|  0|  18|           1|          11|
    |i_fu_153_p2          |     +    |      0|  0|  12|           4|           1|
    |icmp_ln21_fu_135_p2  |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln23_fu_189_p2  |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln8_fu_147_p2   |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  72|          52|          60|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_I_address0         |  21|          4|   10|         40|
    |X_R_address0         |  21|          4|   10|         40|
    |ap_NS_fsm            |  33|          6|    1|          6|
    |i_0_i_reg_107        |   9|          2|    4|          8|
    |input_assign_reg_84  |   9|          2|   11|         22|
    |p_0_i_reg_118        |   9|          2|   10|         20|
    |reversed_reg_96      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 111|         22|   78|        200|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |X_I_addr_2_reg_251   |  10|   0|   10|          0|
    |X_R_addr_2_reg_246   |  10|   0|   10|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_i_reg_107        |   4|   0|    4|          0|
    |i_4_reg_219          |  11|   0|   11|          0|
    |icmp_ln23_reg_242    |   1|   0|    1|          0|
    |input_assign_reg_84  |  11|   0|   11|          0|
    |p_0_i_reg_118        |  10|   0|   10|          0|
    |reversed_reg_96      |  32|   0|   32|          0|
    |zext_ln21_reg_211    |  11|   0|   32|         21|
    +---------------------+----+----+-----+-----------+
    |Total                | 105|   0|  126|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

