ModuleName LEA_TwoAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 22
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 168 ,X2: 456 ,Y2: 168
Edge X1: 248 ,Y1: 88 ,X2: 248 ,Y2: 168
Edge X1: 136 ,Y1: 88 ,X2: 248 ,Y2: 88
Edge X1: 248 ,Y1: 88 ,X2: 328 ,Y2: 88
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 184 ,X2: 456 ,Y2: 184
Edge X1: 240 ,Y1: 120 ,X2: 240 ,Y2: 184
Edge X1: 136 ,Y1: 120 ,X2: 240 ,Y2: 120
Edge X1: 240 ,Y1: 120 ,X2: 272 ,Y2: 120
Edge X1: 272 ,Y1: 104 ,X2: 272 ,Y2: 120
Edge X1: 272 ,Y1: 104 ,X2: 328 ,Y2: 104
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 520 ,Y1: 176 ,X2: 592 ,Y2: 176
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 96 ,X2: 456 ,Y2: 96
End
Branches
End
End
Ports
Port Left: 136 Top: 88 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 120 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 176 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 456 Top: 96 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 328 Top: 80
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 456 Top: 160
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
