// Seed: 751136318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4
);
  assign id_4 = 1 ==? -1;
  assign id_4 = id_2;
  final if (id_0) if (id_1) id_4 = id_1 * 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
